
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8f8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000096e8  0800c9b4  0800c9b4  0001c9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801609c  0801609c  00030070  2**0
                  CONTENTS
  4 .ARM          00000000  0801609c  0801609c  00030070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801609c  0801609c  00030070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801609c  0801609c  0002609c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080160a0  080160a0  000260a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080160a4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013d0  20000070  08016114  00030070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001440  08016114  00031440  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000192e6  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003574  00000000  00000000  0004937e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001918  00000000  00000000  0004c8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a0  00000000  00000000  0004e210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8a7  00000000  00000000  0004f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c62b  00000000  00000000  0006c257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afac2  00000000  00000000  00088882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00138344  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c04  00000000  00000000  00138394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800c99c 	.word	0x0800c99c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	0800c99c 	.word	0x0800c99c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b7f      	cmp	r3, #127	; 0x7f
 800022e:	d809      	bhi.n	8000244 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000230:	1dfb      	adds	r3, r7, #7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	001a      	movs	r2, r3
 8000236:	231f      	movs	r3, #31
 8000238:	401a      	ands	r2, r3
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <__NVIC_EnableIRQ+0x30>)
 800023c:	2101      	movs	r1, #1
 800023e:	4091      	lsls	r1, r2
 8000240:	000a      	movs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b7f      	cmp	r3, #127	; 0x7f
 8000264:	d828      	bhi.n	80002b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <__NVIC_SetPriority+0xd4>)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b25b      	sxtb	r3, r3
 800026e:	089b      	lsrs	r3, r3, #2
 8000270:	33c0      	adds	r3, #192	; 0xc0
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	589b      	ldr	r3, [r3, r2]
 8000276:	1dfa      	adds	r2, r7, #7
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0011      	movs	r1, r2
 800027c:	2203      	movs	r2, #3
 800027e:	400a      	ands	r2, r1
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	21ff      	movs	r1, #255	; 0xff
 8000284:	4091      	lsls	r1, r2
 8000286:	000a      	movs	r2, r1
 8000288:	43d2      	mvns	r2, r2
 800028a:	401a      	ands	r2, r3
 800028c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	019b      	lsls	r3, r3, #6
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	401a      	ands	r2, r3
 8000296:	1dfb      	adds	r3, r7, #7
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	0018      	movs	r0, r3
 800029c:	2303      	movs	r3, #3
 800029e:	4003      	ands	r3, r0
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	481f      	ldr	r0, [pc, #124]	; (8000324 <__NVIC_SetPriority+0xd4>)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	089b      	lsrs	r3, r3, #2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	33c0      	adds	r3, #192	; 0xc0
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b6:	e031      	b.n	800031c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <__NVIC_SetPriority+0xd8>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0019      	movs	r1, r3
 80002c0:	230f      	movs	r3, #15
 80002c2:	400b      	ands	r3, r1
 80002c4:	3b08      	subs	r3, #8
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	3306      	adds	r3, #6
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	18d3      	adds	r3, r2, r3
 80002ce:	3304      	adds	r3, #4
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1dfa      	adds	r2, r7, #7
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	0011      	movs	r1, r2
 80002d8:	2203      	movs	r2, #3
 80002da:	400a      	ands	r2, r1
 80002dc:	00d2      	lsls	r2, r2, #3
 80002de:	21ff      	movs	r1, #255	; 0xff
 80002e0:	4091      	lsls	r1, r2
 80002e2:	000a      	movs	r2, r1
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	401a      	ands	r2, r3
 80002e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	019b      	lsls	r3, r3, #6
 80002ee:	22ff      	movs	r2, #255	; 0xff
 80002f0:	401a      	ands	r2, r3
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	2303      	movs	r3, #3
 80002fa:	4003      	ands	r3, r0
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4809      	ldr	r0, [pc, #36]	; (8000328 <__NVIC_SetPriority+0xd8>)
 8000302:	1dfb      	adds	r3, r7, #7
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001c      	movs	r4, r3
 8000308:	230f      	movs	r3, #15
 800030a:	4023      	ands	r3, r4
 800030c:	3b08      	subs	r3, #8
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	3306      	adds	r3, #6
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	18c3      	adds	r3, r0, r3
 8000318:	3304      	adds	r3, #4
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b003      	add	sp, #12
 8000322:	bd90      	pop	{r4, r7, pc}
 8000324:	e000e100 	.word	0xe000e100
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2201      	movs	r2, #1
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b002      	add	sp, #8
 8000346:	bd80      	pop	{r7, pc}

08000348 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a03      	ldr	r2, [pc, #12]	; (8000364 <LL_USART_DisableFIFO+0x1c>)
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}
 8000364:	dfffffff 	.word	0xdfffffff

08000368 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b086      	sub	sp, #24
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000372:	f3ef 8310 	mrs	r3, PRIMASK
 8000376:	60bb      	str	r3, [r7, #8]
  return(result);
 8000378:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800037a:	617b      	str	r3, [r7, #20]
 800037c:	2301      	movs	r3, #1
 800037e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f383 8810 	msr	PRIMASK, r3
}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	00db      	lsls	r3, r3, #3
 800038e:	08da      	lsrs	r2, r3, #3
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	075b      	lsls	r3, r3, #29
 8000394:	431a      	orrs	r2, r3
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800039e:	693b      	ldr	r3, [r7, #16]
 80003a0:	f383 8810 	msr	PRIMASK, r3
}
 80003a4:	46c0      	nop			; (mov r8, r8)
}
 80003a6:	46c0      	nop			; (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b006      	add	sp, #24
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80003ba:	f3ef 8310 	mrs	r3, PRIMASK
 80003be:	60bb      	str	r3, [r7, #8]
  return(result);
 80003c0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	2301      	movs	r3, #1
 80003c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f383 8810 	msr	PRIMASK, r3
}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	4a08      	ldr	r2, [pc, #32]	; (80003f8 <LL_USART_SetRXFIFOThreshold+0x48>)
 80003d6:	401a      	ands	r2, r3
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	065b      	lsls	r3, r3, #25
 80003dc:	431a      	orrs	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	697b      	ldr	r3, [r7, #20]
 80003e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	f383 8810 	msr	PRIMASK, r3
}
 80003ec:	46c0      	nop			; (mov r8, r8)
}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b006      	add	sp, #24
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	f1ffffff 	.word	0xf1ffffff

080003fc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	4a07      	ldr	r2, [pc, #28]	; (8000428 <LL_USART_ConfigAsyncMode+0x2c>)
 800040a:	401a      	ands	r2, r3
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	222a      	movs	r2, #42	; 0x2a
 8000416:	4393      	bics	r3, r2
 8000418:	001a      	movs	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	609a      	str	r2, [r3, #8]
}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffb7ff 	.word	0xffffb7ff

0800042c <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	69da      	ldr	r2, [r3, #28]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	039b      	lsls	r3, r3, #14
 800043c:	401a      	ands	r2, r3
 800043e:	2380      	movs	r3, #128	; 0x80
 8000440:	039b      	lsls	r3, r3, #14
 8000442:	429a      	cmp	r2, r3
 8000444:	d101      	bne.n	800044a <LL_USART_IsActiveFlag_TEACK+0x1e>
 8000446:	2301      	movs	r3, #1
 8000448:	e000      	b.n	800044c <LL_USART_IsActiveFlag_TEACK+0x20>
 800044a:	2300      	movs	r3, #0
}
 800044c:	0018      	movs	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	b002      	add	sp, #8
 8000452:	bd80      	pop	{r7, pc}

08000454 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	69da      	ldr	r2, [r3, #28]
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	03db      	lsls	r3, r3, #15
 8000464:	401a      	ands	r2, r3
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	03db      	lsls	r3, r3, #15
 800046a:	429a      	cmp	r2, r3
 800046c:	d101      	bne.n	8000472 <LL_USART_IsActiveFlag_REACK+0x1e>
 800046e:	2301      	movs	r3, #1
 8000470:	e000      	b.n	8000474 <LL_USART_IsActiveFlag_REACK+0x20>
 8000472:	2300      	movs	r3, #0
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}

0800047c <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000484:	f3ef 8310 	mrs	r3, PRIMASK
 8000488:	60bb      	str	r3, [r7, #8]
  return(result);
 800048a:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800048c:	617b      	str	r3, [r7, #20]
 800048e:	2301      	movs	r3, #1
 8000490:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	f383 8810 	msr	PRIMASK, r3
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2220      	movs	r2, #32
 80004a0:	431a      	orrs	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	f383 8810 	msr	PRIMASK, r3
}
 80004b0:	46c0      	nop			; (mov r8, r8)
}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	46bd      	mov	sp, r7
 80004b6:	b006      	add	sp, #24
 80004b8:	bd80      	pop	{r7, pc}

080004ba <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b086      	sub	sp, #24
 80004be:	af00      	add	r7, sp, #0
 80004c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80004c2:	f3ef 8310 	mrs	r3, PRIMASK
 80004c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80004c8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80004ca:	617b      	str	r3, [r7, #20]
 80004cc:	2301      	movs	r3, #1
 80004ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	f383 8810 	msr	PRIMASK, r3
}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	2201      	movs	r2, #1
 80004de:	431a      	orrs	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	f383 8810 	msr	PRIMASK, r3
}
 80004ee:	46c0      	nop			; (mov r8, r8)
}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b006      	add	sp, #24
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000504:	b29b      	uxth	r3, r3
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	0ddb      	lsrs	r3, r3, #23
 800050a:	b29b      	uxth	r3, r3
}
 800050c:	0018      	movs	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	b002      	add	sp, #8
 8000512:	bd80      	pop	{r7, pc}

08000514 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800051e:	6819      	ldr	r1, [r3, #0]
 8000520:	4b03      	ldr	r3, [pc, #12]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	430a      	orrs	r2, r1
 8000526:	601a      	str	r2, [r3, #0]
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b002      	add	sp, #8
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40010000 	.word	0x40010000

08000534 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	683a      	ldr	r2, [r7, #0]
 8000542:	619a      	str	r2, [r3, #24]
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}

0800054c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	683a      	ldr	r2, [r7, #0]
 800055a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b002      	add	sp, #8
 8000562:	bd80      	pop	{r7, pc}

08000564 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800056c:	4b07      	ldr	r3, [pc, #28]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800056e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	430a      	orrs	r2, r1
 8000576:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800057a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	4013      	ands	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000582:	68fb      	ldr	r3, [r7, #12]
}
 8000584:	46c0      	nop			; (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b004      	add	sp, #16
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40021000 	.word	0x40021000

08000590 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000598:	4b07      	ldr	r3, [pc, #28]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	430a      	orrs	r2, r1
 80005a2:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005a4:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 80005a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ae:	68fb      	ldr	r3, [r7, #12]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b004      	add	sp, #16
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40021000 	.word	0x40021000

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b08d      	sub	sp, #52	; 0x34
 80005c0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80005c2:	2324      	movs	r3, #36	; 0x24
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	2200      	movs	r2, #0
 80005c8:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80005ca:	2322      	movs	r3, #34	; 0x22
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	2200      	movs	r2, #0
 80005d0:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80005d2:	2320      	movs	r3, #32
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	2200      	movs	r2, #0
 80005d8:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80005da:	231e      	movs	r3, #30
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	2200      	movs	r2, #0
 80005e0:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80005e2:	231c      	movs	r3, #28
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	2201      	movs	r2, #1
 80005e8:	4252      	negs	r2, r2
 80005ea:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f004 feb8 	bl	8005360 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f8de 	bl	80007b0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005f4:	4b67      	ldr	r3, [pc, #412]	; (8000794 <main+0x1d8>)
 80005f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005f8:	4b66      	ldr	r3, [pc, #408]	; (8000794 <main+0x1d8>)
 80005fa:	2101      	movs	r1, #1
 80005fc:	430a      	orrs	r2, r1
 80005fe:	635a      	str	r2, [r3, #52]	; 0x34
 8000600:	4b64      	ldr	r3, [pc, #400]	; (8000794 <main+0x1d8>)
 8000602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000604:	2201      	movs	r2, #1
 8000606:	4013      	ands	r3, r2
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800060c:	4b61      	ldr	r3, [pc, #388]	; (8000794 <main+0x1d8>)
 800060e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000610:	4b60      	ldr	r3, [pc, #384]	; (8000794 <main+0x1d8>)
 8000612:	2102      	movs	r1, #2
 8000614:	430a      	orrs	r2, r1
 8000616:	635a      	str	r2, [r3, #52]	; 0x34
 8000618:	4b5e      	ldr	r3, [pc, #376]	; (8000794 <main+0x1d8>)
 800061a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800061c:	2202      	movs	r2, #2
 800061e:	4013      	ands	r3, r2
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000624:	4b5b      	ldr	r3, [pc, #364]	; (8000794 <main+0x1d8>)
 8000626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000628:	4b5a      	ldr	r3, [pc, #360]	; (8000794 <main+0x1d8>)
 800062a:	2104      	movs	r1, #4
 800062c:	430a      	orrs	r2, r1
 800062e:	635a      	str	r2, [r3, #52]	; 0x34
 8000630:	4b58      	ldr	r3, [pc, #352]	; (8000794 <main+0x1d8>)
 8000632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000634:	2204      	movs	r2, #4
 8000636:	4013      	ands	r3, r2
 8000638:	603b      	str	r3, [r7, #0]
 800063a:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 fc18 	bl	8000e70 <MX_GPIO_Init>
  MX_DMA_Init();
 8000640:	f000 fbe8 	bl	8000e14 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000644:	f000 faec 	bl	8000c20 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8000648:	f000 f910 	bl	800086c <MX_COMP1_Init>
  MX_TIM1_Init();
 800064c:	f000 f9ee 	bl	8000a2c <MX_TIM1_Init>
  MX_USART3_Init();
 8000650:	f000 fb9c 	bl	8000d8c <MX_USART3_Init>
  MX_I2S1_Init();
 8000654:	f000 f97c 	bl	8000950 <MX_I2S1_Init>
  MX_I2C1_Init();
 8000658:	f000 f93a 	bl	80008d0 <MX_I2C1_Init>
  MX_SPI2_Init();
 800065c:	f000 f9a2 	bl	80009a4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8000660:	4b4d      	ldr	r3, [pc, #308]	; (8000798 <main+0x1dc>)
 8000662:	0018      	movs	r0, r3
 8000664:	f005 f94a 	bl	80058fc <HAL_COMP_Start>
	HAL_Delay(100);
 8000668:	2064      	movs	r0, #100	; 0x64
 800066a:	f004 feff 	bl	800546c <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 800066e:	f001 fd49 	bl	8002104 <MEM_Reset>

	weoInit();
 8000672:	f000 fe5b 	bl	800132c <weoInit>
	HAL_Delay(1);
 8000676:	2001      	movs	r0, #1
 8000678:	f004 fef8 	bl	800546c <HAL_Delay>
	weoClear();
 800067c:	f000 fec2 	bl	8001404 <weoClear>
	MEM_GetID();
 8000680:	f002 f98e 	bl	80029a0 <MEM_GetID>
	soundSetup();
 8000684:	f001 f848 	bl	8001718 <soundSetup>
	LIS3DHsetup();
 8000688:	f004 f972 	bl	8004970 <LIS3DHsetup>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 800068c:	4b43      	ldr	r3, [pc, #268]	; (800079c <main+0x1e0>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b42      	ldr	r3, [pc, #264]	; (800079c <main+0x1e0>)
 8000692:	4943      	ldr	r1, [pc, #268]	; (80007a0 <main+0x1e4>)
 8000694:	430a      	orrs	r2, r1
 8000696:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 8000698:	4b40      	ldr	r3, [pc, #256]	; (800079c <main+0x1e0>)
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff feee 	bl	800047c <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80006a0:	4b3e      	ldr	r3, [pc, #248]	; (800079c <main+0x1e0>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f7ff ff09 	bl	80004ba <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 80006a8:	4b3c      	ldr	r3, [pc, #240]	; (800079c <main+0x1e0>)
 80006aa:	6a1a      	ldr	r2, [r3, #32]
 80006ac:	4b3b      	ldr	r3, [pc, #236]	; (800079c <main+0x1e0>)
 80006ae:	2108      	movs	r1, #8
 80006b0:	430a      	orrs	r2, r1
 80006b2:	621a      	str	r2, [r3, #32]
//    squeak_triple(signal);
//    soundLoad(3);
//    soundPlay(3);
//    squeak_long();

	uint8_t ASCII_X=0x02;
 80006b4:	231b      	movs	r3, #27
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	2202      	movs	r2, #2
 80006ba:	701a      	strb	r2, [r3, #0]
	uint8_t imY=0x04;
 80006bc:	231a      	movs	r3, #26
 80006be:	18fb      	adds	r3, r7, r3
 80006c0:	2204      	movs	r2, #4
 80006c2:	701a      	strb	r2, [r3, #0]
	uint8_t ASCII_height=0x26;
 80006c4:	2319      	movs	r3, #25
 80006c6:	18fb      	adds	r3, r7, r3
 80006c8:	2226      	movs	r2, #38	; 0x26
 80006ca:	701a      	strb	r2, [r3, #0]
	uint8_t X_increment=0x10;
 80006cc:	2318      	movs	r3, #24
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	2210      	movs	r2, #16
 80006d2:	701a      	strb	r2, [r3, #0]
	uint8_t decY=1;
 80006d4:	2127      	movs	r1, #39	; 0x27
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2201      	movs	r2, #1
 80006da:	701a      	strb	r2, [r3, #0]
	uint16_t k,j;
	uint8_t fontInfo=0xF1;
 80006dc:	2317      	movs	r3, #23
 80006de:	18fb      	adds	r3, r7, r3
 80006e0:	22f1      	movs	r2, #241	; 0xf1
 80006e2:	701a      	strb	r2, [r3, #0]
	uint8_t fontCur;
	uint8_t curStr=1;
 80006e4:	2316      	movs	r3, #22
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	2201      	movs	r2, #1
 80006ea:	701a      	strb	r2, [r3, #0]
//	uint8_t curStr[4]={1,2,3,4};
	uint8_t strLen=4;
 80006ec:	2315      	movs	r3, #21
 80006ee:	18fb      	adds	r3, r7, r3
 80006f0:	2204      	movs	r2, #4
 80006f2:	701a      	strb	r2, [r3, #0]
//					USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//					USART_AS_SPI_sendCMD(0xFF);
//					GPIOA->ODR |= 1 << 7;	//set dc
//					GPIOA->ODR |= 1 << 6;	//set cs

	uint8_t localWidth=0x07;
 80006f4:	2314      	movs	r3, #20
 80006f6:	18fb      	adds	r3, r7, r3
 80006f8:	2207      	movs	r2, #7
 80006fa:	701a      	strb	r2, [r3, #0]
		uint8_t localHeight=0x0E;
 80006fc:	2313      	movs	r3, #19
 80006fe:	18fb      	adds	r3, r7, r3
 8000700:	220e      	movs	r2, #14
 8000702:	701a      	strb	r2, [r3, #0]
		uint8_t x = 0;
 8000704:	2312      	movs	r3, #18
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
		uint8_t y = 0;
 800070c:	2011      	movs	r0, #17
 800070e:	183b      	adds	r3, r7, r0
 8000710:	2200      	movs	r2, #0
 8000712:	701a      	strb	r2, [r3, #0]
				decY=0x01;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2201      	movs	r2, #1
 8000718:	701a      	strb	r2, [r3, #0]
				if(y % 2 !=0){
 800071a:	183b      	adds	r3, r7, r0
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2201      	movs	r2, #1
 8000720:	4013      	ands	r3, r2
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2b00      	cmp	r3, #0
 8000726:	d002      	beq.n	800072e <main+0x172>
					decY=0x02;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2202      	movs	r2, #2
 800072c:	701a      	strb	r2, [r3, #0]
				}
	weoDrawRectangleFilled(x,y,(x+localWidth-1),y+(localHeight-decY),0xFF,aim);
 800072e:	2012      	movs	r0, #18
 8000730:	183a      	adds	r2, r7, r0
 8000732:	2314      	movs	r3, #20
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	7812      	ldrb	r2, [r2, #0]
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	18d3      	adds	r3, r2, r3
 800073c:	b2db      	uxtb	r3, r3
 800073e:	3b01      	subs	r3, #1
 8000740:	b2dc      	uxtb	r4, r3
 8000742:	2313      	movs	r3, #19
 8000744:	18fa      	adds	r2, r7, r3
 8000746:	2327      	movs	r3, #39	; 0x27
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	7812      	ldrb	r2, [r2, #0]
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	b2da      	uxtb	r2, r3
 8000752:	2111      	movs	r1, #17
 8000754:	187b      	adds	r3, r7, r1
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	18d3      	adds	r3, r2, r3
 800075a:	b2da      	uxtb	r2, r3
 800075c:	187b      	adds	r3, r7, r1
 800075e:	7819      	ldrb	r1, [r3, #0]
 8000760:	183b      	adds	r3, r7, r0
 8000762:	7818      	ldrb	r0, [r3, #0]
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <main+0x1e8>)
 8000766:	9301      	str	r3, [sp, #4]
 8000768:	23ff      	movs	r3, #255	; 0xff
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	0013      	movs	r3, r2
 800076e:	0022      	movs	r2, r4
 8000770:	f000 feac 	bl	80014cc <weoDrawRectangleFilled>
//				if(y % 2 !=0){
//					decY=0x02;
//				}
//	weoDrawRectangleFilled(x,y,(x+localWidth-1),(y+localHeight-decY),0xFF,aim);
//    GPIOB->PUPDR &= ~0x3F000;
	GPIOC->ODR |= 1 << 6;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <main+0x1ec>)
 8000776:	695a      	ldr	r2, [r3, #20]
 8000778:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <main+0x1ec>)
 800077a:	2140      	movs	r1, #64	; 0x40
 800077c:	430a      	orrs	r2, r1
 800077e:	615a      	str	r2, [r3, #20]
	while (1) {
//		weoShowSmallImage(0x02,0x70,0x00);
//		LIS3DHreadData();
		cmdExecute(cmd2Execute);
 8000780:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <main+0x1f0>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	0018      	movs	r0, r3
 8000786:	f002 f96d 	bl	8002a64 <cmdExecute>
//		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//		WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
//		squeak_single(signal);
		soundPlay(7);
 800078a:	2007      	movs	r0, #7
 800078c:	f002 f8de 	bl	800294c <soundPlay>
		cmdExecute(cmd2Execute);
 8000790:	e7f6      	b.n	8000780 <main+0x1c4>
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40021000 	.word	0x40021000
 8000798:	2000008c 	.word	0x2000008c
 800079c:	40004400 	.word	0x40004400
 80007a0:	1000100d 	.word	0x1000100d
 80007a4:	20000030 	.word	0x20000030
 80007a8:	50000800 	.word	0x50000800
 80007ac:	20000426 	.word	0x20000426

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b093      	sub	sp, #76	; 0x4c
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	2410      	movs	r4, #16
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	0018      	movs	r0, r3
 80007bc:	2338      	movs	r3, #56	; 0x38
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f00c f8e3 	bl	800c98c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c6:	003b      	movs	r3, r7
 80007c8:	0018      	movs	r0, r3
 80007ca:	2310      	movs	r3, #16
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f00c f8dc 	bl	800c98c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	0018      	movs	r0, r3
 80007da:	f007 faf5 	bl	8007dc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	2202      	movs	r2, #2
 80007e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	2280      	movs	r2, #128	; 0x80
 80007e8:	0052      	lsls	r2, r2, #1
 80007ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007ec:	0021      	movs	r1, r4
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2240      	movs	r2, #64	; 0x40
 80007f8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2202      	movs	r2, #2
 80007fe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2202      	movs	r2, #2
 8000804:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2208      	movs	r2, #8
 8000810:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2280      	movs	r2, #128	; 0x80
 8000816:	0292      	lsls	r2, r2, #10
 8000818:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	0492      	lsls	r2, r2, #18
 8000820:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0592      	lsls	r2, r2, #22
 8000828:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082a:	187b      	adds	r3, r7, r1
 800082c:	0018      	movs	r0, r3
 800082e:	f007 fb17 	bl	8007e60 <HAL_RCC_OscConfig>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000836:	f004 f8cd 	bl	80049d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	003b      	movs	r3, r7
 800083c:	2207      	movs	r2, #7
 800083e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000840:	003b      	movs	r3, r7
 8000842:	2202      	movs	r2, #2
 8000844:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	003b      	movs	r3, r7
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084c:	003b      	movs	r3, r7
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000852:	003b      	movs	r3, r7
 8000854:	2102      	movs	r1, #2
 8000856:	0018      	movs	r0, r3
 8000858:	f007 fe1c 	bl	8008494 <HAL_RCC_ClockConfig>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000860:	f004 f8b8 	bl	80049d4 <Error_Handler>
  }
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	b013      	add	sp, #76	; 0x4c
 800086a:	bd90      	pop	{r4, r7, pc}

0800086c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000870:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000872:	4a16      	ldr	r2, [pc, #88]	; (80008cc <MX_COMP1_Init+0x60>)
 8000874:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000876:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	0052      	lsls	r2, r2, #1
 800087c:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800087e:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000880:	2230      	movs	r2, #48	; 0x30
 8000882:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000884:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 800088a:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <MX_COMP1_Init+0x5c>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000890:	4b0d      	ldr	r3, [pc, #52]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 8000896:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <MX_COMP1_Init+0x5c>)
 8000898:	2280      	movs	r2, #128	; 0x80
 800089a:	0392      	lsls	r2, r2, #14
 800089c:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800089e:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <MX_COMP1_Init+0x5c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008a4:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <MX_COMP1_Init+0x5c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 80008aa:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <MX_COMP1_Init+0x5c>)
 80008ac:	2212      	movs	r2, #18
 80008ae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <MX_COMP1_Init+0x5c>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f004 fec0 	bl	8005638 <HAL_COMP_Init>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80008bc:	f004 f88a 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80008c0:	46c0      	nop			; (mov r8, r8)
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	2000008c 	.word	0x2000008c
 80008cc:	40010200 	.word	0x40010200

080008d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b1b      	ldr	r3, [pc, #108]	; (8000944 <MX_I2C1_Init+0x74>)
 80008d6:	4a1c      	ldr	r2, [pc, #112]	; (8000948 <MX_I2C1_Init+0x78>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_I2C1_Init+0x74>)
 80008dc:	4a1b      	ldr	r2, [pc, #108]	; (800094c <MX_I2C1_Init+0x7c>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e0:	4b18      	ldr	r3, [pc, #96]	; (8000944 <MX_I2C1_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008e6:	4b17      	ldr	r3, [pc, #92]	; (8000944 <MX_I2C1_Init+0x74>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008ec:	4b15      	ldr	r3, [pc, #84]	; (8000944 <MX_I2C1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_I2C1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <MX_I2C1_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_I2C1_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_I2C1_Init+0x74>)
 8000906:	2200      	movs	r2, #0
 8000908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_I2C1_Init+0x74>)
 800090c:	0018      	movs	r0, r3
 800090e:	f005 fd51 	bl	80063b4 <HAL_I2C_Init>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000916:	f004 f85d 	bl	80049d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <MX_I2C1_Init+0x74>)
 800091c:	2100      	movs	r1, #0
 800091e:	0018      	movs	r0, r3
 8000920:	f006 fee6 	bl	80076f0 <HAL_I2CEx_ConfigAnalogFilter>
 8000924:	1e03      	subs	r3, r0, #0
 8000926:	d001      	beq.n	800092c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000928:	f004 f854 	bl	80049d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <MX_I2C1_Init+0x74>)
 800092e:	2100      	movs	r1, #0
 8000930:	0018      	movs	r0, r3
 8000932:	f006 ff29 	bl	8007788 <HAL_I2CEx_ConfigDigitalFilter>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d001      	beq.n	800093e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800093a:	f004 f84b 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200000bc 	.word	0x200000bc
 8000948:	40005400 	.word	0x40005400
 800094c:	1094102c 	.word	0x1094102c

08000950 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <MX_I2S1_Init+0x4c>)
 8000956:	4a12      	ldr	r2, [pc, #72]	; (80009a0 <MX_I2S1_Init+0x50>)
 8000958:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <MX_I2S1_Init+0x4c>)
 800095c:	2280      	movs	r2, #128	; 0x80
 800095e:	0092      	lsls	r2, r2, #2
 8000960:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000962:	4b0e      	ldr	r3, [pc, #56]	; (800099c <MX_I2S1_Init+0x4c>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000968:	4b0c      	ldr	r3, [pc, #48]	; (800099c <MX_I2S1_Init+0x4c>)
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800096e:	4b0b      	ldr	r3, [pc, #44]	; (800099c <MX_I2S1_Init+0x4c>)
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0092      	lsls	r2, r2, #2
 8000974:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000976:	4b09      	ldr	r3, [pc, #36]	; (800099c <MX_I2S1_Init+0x4c>)
 8000978:	22fa      	movs	r2, #250	; 0xfa
 800097a:	0192      	lsls	r2, r2, #6
 800097c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800097e:	4b07      	ldr	r3, [pc, #28]	; (800099c <MX_I2S1_Init+0x4c>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000984:	4b05      	ldr	r3, [pc, #20]	; (800099c <MX_I2S1_Init+0x4c>)
 8000986:	0018      	movs	r0, r3
 8000988:	f006 ff4a 	bl	8007820 <HAL_I2S_Init>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 8000990:	f004 f820 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000994:	46c0      	nop			; (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	20000108 	.word	0x20000108
 80009a0:	40013000 	.word	0x40013000

080009a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80009a8:	4b1e      	ldr	r3, [pc, #120]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009aa:	2208      	movs	r2, #8
 80009ac:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009b0:	4a1d      	ldr	r2, [pc, #116]	; (8000a28 <MX_SPI2_Init+0x84>)
 80009b2:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009b6:	2282      	movs	r2, #130	; 0x82
 80009b8:	0052      	lsls	r2, r2, #1
 80009ba:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c2:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009c4:	22e0      	movs	r2, #224	; 0xe0
 80009c6:	00d2      	lsls	r2, r2, #3
 80009c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ca:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009d0:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009d6:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009d8:	2280      	movs	r2, #128	; 0x80
 80009da:	0092      	lsls	r2, r2, #2
 80009dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009de:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009e0:	2210      	movs	r2, #16
 80009e2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009f8:	2207      	movs	r2, #7
 80009fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <MX_SPI2_Init+0x80>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <MX_SPI2_Init+0x80>)
 8000a04:	2208      	movs	r2, #8
 8000a06:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <MX_SPI2_Init+0x80>)
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f008 fbec 	bl	80091e8 <HAL_SPI_Init>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 8000a14:	f003 ffde 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <MX_SPI2_Init+0x80>)
 8000a1a:	2208      	movs	r2, #8
 8000a1c:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	200001a0 	.word	0x200001a0
 8000a28:	40003800 	.word	0x40003800

08000a2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b09e      	sub	sp, #120	; 0x78
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a32:	2368      	movs	r3, #104	; 0x68
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	0018      	movs	r0, r3
 8000a38:	2310      	movs	r3, #16
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f00b ffa5 	bl	800c98c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a42:	235c      	movs	r3, #92	; 0x5c
 8000a44:	18fb      	adds	r3, r7, r3
 8000a46:	0018      	movs	r0, r3
 8000a48:	230c      	movs	r3, #12
 8000a4a:	001a      	movs	r2, r3
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	f00b ff9d 	bl	800c98c <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000a52:	2350      	movs	r3, #80	; 0x50
 8000a54:	18fb      	adds	r3, r7, r3
 8000a56:	0018      	movs	r0, r3
 8000a58:	230c      	movs	r3, #12
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	f00b ff95 	bl	800c98c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a62:	2334      	movs	r3, #52	; 0x34
 8000a64:	18fb      	adds	r3, r7, r3
 8000a66:	0018      	movs	r0, r3
 8000a68:	231c      	movs	r3, #28
 8000a6a:	001a      	movs	r2, r3
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f00b ff8d 	bl	800c98c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a72:	003b      	movs	r3, r7
 8000a74:	0018      	movs	r0, r3
 8000a76:	2334      	movs	r3, #52	; 0x34
 8000a78:	001a      	movs	r2, r3
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	f00b ff86 	bl	800c98c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a80:	4b64      	ldr	r3, [pc, #400]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000a82:	4a65      	ldr	r2, [pc, #404]	; (8000c18 <MX_TIM1_Init+0x1ec>)
 8000a84:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a86:	4b63      	ldr	r3, [pc, #396]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a8c:	4b61      	ldr	r3, [pc, #388]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 8000a92:	4b60      	ldr	r3, [pc, #384]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000a94:	4a61      	ldr	r2, [pc, #388]	; (8000c1c <MX_TIM1_Init+0x1f0>)
 8000a96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a98:	4b5e      	ldr	r3, [pc, #376]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a9e:	4b5d      	ldr	r3, [pc, #372]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000aa4:	4b5b      	ldr	r3, [pc, #364]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000aaa:	4b5a      	ldr	r3, [pc, #360]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000aac:	0018      	movs	r0, r3
 8000aae:	f009 fbb9 	bl	800a224 <HAL_TIM_Base_Init>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000ab6:	f003 ff8d 	bl	80049d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aba:	2168      	movs	r1, #104	; 0x68
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2280      	movs	r2, #128	; 0x80
 8000ac0:	0152      	lsls	r2, r2, #5
 8000ac2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ac4:	187a      	adds	r2, r7, r1
 8000ac6:	4b53      	ldr	r3, [pc, #332]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000ac8:	0011      	movs	r1, r2
 8000aca:	0018      	movs	r0, r3
 8000acc:	f009 fe4c 	bl	800a768 <HAL_TIM_ConfigClockSource>
 8000ad0:	1e03      	subs	r3, r0, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000ad4:	f003 ff7e 	bl	80049d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ad8:	4b4e      	ldr	r3, [pc, #312]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f009 fbfa 	bl	800a2d4 <HAL_TIM_PWM_Init>
 8000ae0:	1e03      	subs	r3, r0, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000ae4:	f003 ff76 	bl	80049d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae8:	215c      	movs	r1, #92	; 0x5c
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000afc:	187a      	adds	r2, r7, r1
 8000afe:	4b45      	ldr	r3, [pc, #276]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000b00:	0011      	movs	r1, r2
 8000b02:	0018      	movs	r0, r3
 8000b04:	f00a fb0a 	bl	800b11c <HAL_TIMEx_MasterConfigSynchronization>
 8000b08:	1e03      	subs	r3, r0, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8000b0c:	f003 ff62 	bl	80049d4 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8000b10:	2150      	movs	r1, #80	; 0x50
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2202      	movs	r2, #2
 8000b16:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000b24:	187a      	adds	r2, r7, r1
 8000b26:	4b3b      	ldr	r3, [pc, #236]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000b28:	2101      	movs	r1, #1
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f00a fc0a 	bl	800b344 <HAL_TIMEx_ConfigBreakInput>
 8000b30:	1e03      	subs	r3, r0, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000b34:	f003 ff4e 	bl	80049d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b38:	2134      	movs	r1, #52	; 0x34
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	2260      	movs	r2, #96	; 0x60
 8000b3e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2296      	movs	r2, #150	; 0x96
 8000b44:	0052      	lsls	r2, r2, #1
 8000b46:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2204      	movs	r2, #4
 8000b58:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2200      	movs	r2, #0
 8000b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b66:	1879      	adds	r1, r7, r1
 8000b68:	4b2a      	ldr	r3, [pc, #168]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f009 fcfb 	bl	800a568 <HAL_TIM_PWM_ConfigChannel>
 8000b72:	1e03      	subs	r3, r0, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8000b76:	f003 ff2d 	bl	80049d4 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8000b7a:	2134      	movs	r1, #52	; 0x34
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2232      	movs	r2, #50	; 0x32
 8000b80:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8000b82:	1879      	adds	r1, r7, r1
 8000b84:	4b23      	ldr	r3, [pc, #140]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000b86:	2210      	movs	r2, #16
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f009 fced 	bl	800a568 <HAL_TIM_PWM_ConfigChannel>
 8000b8e:	1e03      	subs	r3, r0, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8000b92:	f003 ff1f 	bl	80049d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000b96:	003b      	movs	r3, r7
 8000b98:	2280      	movs	r2, #128	; 0x80
 8000b9a:	0112      	lsls	r2, r2, #4
 8000b9c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	2280      	movs	r2, #128	; 0x80
 8000ba2:	00d2      	lsls	r2, r2, #3
 8000ba4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ba6:	003b      	movs	r3, r7
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bac:	003b      	movs	r3, r7
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000bb2:	003b      	movs	r3, r7
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	0152      	lsls	r2, r2, #5
 8000bb8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bba:	003b      	movs	r3, r7
 8000bbc:	2280      	movs	r2, #128	; 0x80
 8000bbe:	0192      	lsls	r2, r2, #6
 8000bc0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	220a      	movs	r2, #10
 8000bc6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000bc8:	003b      	movs	r3, r7
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bce:	003b      	movs	r3, r7
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000bd4:	003b      	movs	r3, r7
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	0492      	lsls	r2, r2, #18
 8000bda:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000bdc:	003b      	movs	r3, r7
 8000bde:	2200      	movs	r2, #0
 8000be0:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000be2:	003b      	movs	r3, r7
 8000be4:	2200      	movs	r2, #0
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000be8:	003b      	movs	r3, r7
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	01d2      	lsls	r2, r2, #7
 8000bee:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bf0:	003a      	movs	r2, r7
 8000bf2:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000bf4:	0011      	movs	r1, r2
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f00a fafe 	bl	800b1f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8000c00:	f003 fee8 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c04:	4b03      	ldr	r3, [pc, #12]	; (8000c14 <MX_TIM1_Init+0x1e8>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f004 f96e 	bl	8004ee8 <HAL_TIM_MspPostInit>

}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b01e      	add	sp, #120	; 0x78
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200002bc 	.word	0x200002bc
 8000c18:	40012c00 	.word	0x40012c00
 8000c1c:	0000027f 	.word	0x0000027f

08000c20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b09d      	sub	sp, #116	; 0x74
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000c26:	2350      	movs	r3, #80	; 0x50
 8000c28:	18fb      	adds	r3, r7, r3
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	2320      	movs	r3, #32
 8000c2e:	001a      	movs	r2, r3
 8000c30:	2100      	movs	r1, #0
 8000c32:	f00b feab 	bl	800c98c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	2338      	movs	r3, #56	; 0x38
 8000c38:	18fb      	adds	r3, r7, r3
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	2318      	movs	r3, #24
 8000c3e:	001a      	movs	r2, r3
 8000c40:	2100      	movs	r1, #0
 8000c42:	f00b fea3 	bl	800c98c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	0018      	movs	r0, r3
 8000c4a:	2334      	movs	r3, #52	; 0x34
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	2100      	movs	r1, #0
 8000c50:	f00b fe9c 	bl	800c98c <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c54:	1d3b      	adds	r3, r7, #4
 8000c56:	2202      	movs	r2, #2
 8000c58:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	0018      	movs	r0, r3
 8000c64:	f007 fdc0 	bl	80087e8 <HAL_RCCEx_PeriphCLKConfig>
 8000c68:	1e03      	subs	r3, r0, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8000c6c:	f003 feb2 	bl	80049d4 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000c70:	2380      	movs	r3, #128	; 0x80
 8000c72:	029b      	lsls	r3, r3, #10
 8000c74:	0018      	movs	r0, r3
 8000c76:	f7ff fc75 	bl	8000564 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	f7ff fc88 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000c80:	2438      	movs	r4, #56	; 0x38
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2204      	movs	r2, #4
 8000c86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c88:	193b      	adds	r3, r7, r4
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c8e:	193b      	adds	r3, r7, r4
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c94:	193b      	adds	r3, r7, r4
 8000c96:	2200      	movs	r2, #0
 8000c98:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000ca0:	193b      	adds	r3, r7, r4
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca6:	193a      	adds	r2, r7, r4
 8000ca8:	23a0      	movs	r3, #160	; 0xa0
 8000caa:	05db      	lsls	r3, r3, #23
 8000cac:	0011      	movs	r1, r2
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f00b faea 	bl	800c288 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000cb4:	0021      	movs	r1, r4
 8000cb6:	187b      	adds	r3, r7, r1
 8000cb8:	2208      	movs	r2, #8
 8000cba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	2200      	movs	r2, #0
 8000ccc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	187a      	adds	r2, r7, r1
 8000cdc:	23a0      	movs	r3, #160	; 0xa0
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	0011      	movs	r1, r2
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f00b fad0 	bl	800c288 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000ce8:	2100      	movs	r1, #0
 8000cea:	201c      	movs	r0, #28
 8000cec:	f7ff fab0 	bl	8000250 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000cf0:	201c      	movs	r0, #28
 8000cf2:	f7ff fa93 	bl	800021c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000cf6:	2150      	movs	r1, #80	; 0x50
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	22e1      	movs	r2, #225	; 0xe1
 8000d02:	0212      	lsls	r2, r2, #8
 8000d04:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2280      	movs	r2, #128	; 0x80
 8000d0a:	0152      	lsls	r2, r2, #5
 8000d0c:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	220c      	movs	r2, #12
 8000d1e:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2200      	movs	r2, #0
 8000d24:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2200      	movs	r2, #0
 8000d2a:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	4a16      	ldr	r2, [pc, #88]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d30:	0019      	movs	r1, r3
 8000d32:	0010      	movs	r0, r2
 8000d34:	f00b fd78 	bl	800c828 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000d38:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f7ff fb13 	bl	8000368 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d44:	2100      	movs	r1, #0
 8000d46:	0018      	movs	r0, r3
 8000d48:	f7ff fb32 	bl	80003b0 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f7ff fafa 	bl	8000348 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d56:	0018      	movs	r0, r3
 8000d58:	f7ff fb50 	bl	80003fc <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f7ff fae4 	bl	800032c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff fb5f 	bl	800042c <LL_USART_IsActiveFlag_TEACK>
 8000d6e:	1e03      	subs	r3, r0, #0
 8000d70:	d0f9      	beq.n	8000d66 <MX_USART2_UART_Init+0x146>
 8000d72:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <MX_USART2_UART_Init+0x168>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff fb6d 	bl	8000454 <LL_USART_IsActiveFlag_REACK>
 8000d7a:	1e03      	subs	r3, r0, #0
 8000d7c:	d0f3      	beq.n	8000d66 <MX_USART2_UART_Init+0x146>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46c0      	nop			; (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b01d      	add	sp, #116	; 0x74
 8000d86:	bd90      	pop	{r4, r7, pc}
 8000d88:	40004400 	.word	0x40004400

08000d8c <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <MX_USART3_Init+0x78>)
 8000d92:	685a      	ldr	r2, [r3, #4]
 8000d94:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <MX_USART3_Init+0x78>)
 8000d96:	2180      	movs	r1, #128	; 0x80
 8000d98:	0309      	lsls	r1, r1, #12
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000d9e:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000da0:	4a18      	ldr	r2, [pc, #96]	; (8000e04 <MX_USART3_Init+0x78>)
 8000da2:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 4000000;
 8000da4:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000da6:	4a19      	ldr	r2, [pc, #100]	; (8000e0c <MX_USART3_Init+0x80>)
 8000da8:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000daa:	4b17      	ldr	r3, [pc, #92]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000db0:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000db6:	4b14      	ldr	r3, [pc, #80]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8000dbc:	4b12      	ldr	r3, [pc, #72]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000dbe:	2208      	movs	r2, #8
 8000dc0:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	00d2      	lsls	r2, r2, #3
 8000dc8:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8000dca:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	0092      	lsls	r2, r2, #2
 8000dd0:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000dd4:	2280      	movs	r2, #128	; 0x80
 8000dd6:	0052      	lsls	r2, r2, #1
 8000dd8:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000dda:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000de0:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000de6:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000de8:	0018      	movs	r0, r3
 8000dea:	f00a fb57 	bl	800b49c <HAL_USART_Init>
 8000dee:	1e03      	subs	r3, r0, #0
 8000df0:	d001      	beq.n	8000df6 <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8000df2:	f003 fdef 	bl	80049d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8000000;
 8000df6:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <MX_USART3_Init+0x7c>)
 8000df8:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <MX_USART3_Init+0x84>)
 8000dfa:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	40004800 	.word	0x40004800
 8000e08:	20000308 	.word	0x20000308
 8000e0c:	003d0900 	.word	0x003d0900
 8000e10:	007a1200 	.word	0x007a1200

08000e14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e1a:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <MX_DMA_Init+0x58>)
 8000e1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <MX_DMA_Init+0x58>)
 8000e20:	2101      	movs	r1, #1
 8000e22:	430a      	orrs	r2, r1
 8000e24:	639a      	str	r2, [r3, #56]	; 0x38
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <MX_DMA_Init+0x58>)
 8000e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	607b      	str	r3, [r7, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	2009      	movs	r0, #9
 8000e38:	f004 fe5e 	bl	8005af8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e3c:	2009      	movs	r0, #9
 8000e3e:	f004 fe70 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	200a      	movs	r0, #10
 8000e48:	f004 fe56 	bl	8005af8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000e4c:	200a      	movs	r0, #10
 8000e4e:	f004 fe68 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	200b      	movs	r0, #11
 8000e58:	f004 fe4e 	bl	8005af8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8000e5c:	200b      	movs	r0, #11
 8000e5e:	f004 fe60 	bl	8005b22 <HAL_NVIC_EnableIRQ>

}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b002      	add	sp, #8
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	40021000 	.word	0x40021000

08000e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	003b      	movs	r3, r7
 8000e78:	0018      	movs	r0, r3
 8000e7a:	2318      	movs	r3, #24
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2100      	movs	r1, #0
 8000e80:	f00b fd84 	bl	800c98c <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000e84:	2002      	movs	r0, #2
 8000e86:	f7ff fb83 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000e8a:	2004      	movs	r0, #4
 8000e8c:	f7ff fb80 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fb7d 	bl	8000590 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	4a8f      	ldr	r2, [pc, #572]	; (80010d8 <MX_GPIO_Init+0x268>)
 8000e9c:	0019      	movs	r1, r3
 8000e9e:	0010      	movs	r0, r2
 8000ea0:	f7ff fb48 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8000ea4:	2380      	movs	r3, #128	; 0x80
 8000ea6:	01db      	lsls	r3, r3, #7
 8000ea8:	4a8c      	ldr	r2, [pc, #560]	; (80010dc <MX_GPIO_Init+0x26c>)
 8000eaa:	0019      	movs	r1, r3
 8000eac:	0010      	movs	r0, r2
 8000eae:	f7ff fb41 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8000eb2:	2380      	movs	r3, #128	; 0x80
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	4a89      	ldr	r2, [pc, #548]	; (80010dc <MX_GPIO_Init+0x26c>)
 8000eb8:	0019      	movs	r1, r3
 8000eba:	0010      	movs	r0, r2
 8000ebc:	f7ff fb3a 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8000ec0:	23a0      	movs	r3, #160	; 0xa0
 8000ec2:	05db      	lsls	r3, r3, #23
 8000ec4:	2140      	movs	r1, #64	; 0x40
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f7ff fb34 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8000ecc:	23a0      	movs	r3, #160	; 0xa0
 8000ece:	05db      	lsls	r3, r3, #23
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f7ff fb2e 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8000ed8:	4b80      	ldr	r3, [pc, #512]	; (80010dc <MX_GPIO_Init+0x26c>)
 8000eda:	2140      	movs	r1, #64	; 0x40
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff fb29 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	011a      	lsls	r2, r3, #4
 8000ee6:	23a0      	movs	r3, #160	; 0xa0
 8000ee8:	05db      	lsls	r3, r3, #23
 8000eea:	0011      	movs	r1, r2
 8000eec:	0018      	movs	r0, r3
 8000eee:	f7ff fb2d 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	015a      	lsls	r2, r3, #5
 8000ef6:	23a0      	movs	r3, #160	; 0xa0
 8000ef8:	05db      	lsls	r3, r3, #23
 8000efa:	0011      	movs	r1, r2
 8000efc:	0018      	movs	r0, r3
 8000efe:	f7ff fb25 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8000f02:	003b      	movs	r3, r7
 8000f04:	2280      	movs	r2, #128	; 0x80
 8000f06:	0092      	lsls	r2, r2, #2
 8000f08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f0a:	003b      	movs	r3, r7
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f10:	003b      	movs	r3, r7
 8000f12:	2203      	movs	r2, #3
 8000f14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f16:	003b      	movs	r3, r7
 8000f18:	2200      	movs	r2, #0
 8000f1a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8000f22:	003b      	movs	r3, r7
 8000f24:	4a6c      	ldr	r2, [pc, #432]	; (80010d8 <MX_GPIO_Init+0x268>)
 8000f26:	0019      	movs	r1, r3
 8000f28:	0010      	movs	r0, r2
 8000f2a:	f00b f9ad 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8000f2e:	003b      	movs	r3, r7
 8000f30:	2280      	movs	r2, #128	; 0x80
 8000f32:	01d2      	lsls	r2, r2, #7
 8000f34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f36:	003b      	movs	r3, r7
 8000f38:	2201      	movs	r2, #1
 8000f3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f3c:	003b      	movs	r3, r7
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f42:	003b      	movs	r3, r7
 8000f44:	2200      	movs	r2, #0
 8000f46:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f48:	003b      	movs	r3, r7
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	003b      	movs	r3, r7
 8000f50:	4a62      	ldr	r2, [pc, #392]	; (80010dc <MX_GPIO_Init+0x26c>)
 8000f52:	0019      	movs	r1, r3
 8000f54:	0010      	movs	r0, r2
 8000f56:	f00b f997 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	2280      	movs	r2, #128	; 0x80
 8000f5e:	0212      	lsls	r2, r2, #8
 8000f60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f62:	003b      	movs	r3, r7
 8000f64:	2201      	movs	r2, #1
 8000f66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f68:	003b      	movs	r3, r7
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f6e:	003b      	movs	r3, r7
 8000f70:	2200      	movs	r2, #0
 8000f72:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f74:	003b      	movs	r3, r7
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8000f7a:	003b      	movs	r3, r7
 8000f7c:	4a57      	ldr	r2, [pc, #348]	; (80010dc <MX_GPIO_Init+0x26c>)
 8000f7e:	0019      	movs	r1, r3
 8000f80:	0010      	movs	r0, r2
 8000f82:	f00b f981 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8000f86:	003b      	movs	r3, r7
 8000f88:	2201      	movs	r2, #1
 8000f8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000f8c:	003b      	movs	r3, r7
 8000f8e:	2200      	movs	r2, #0
 8000f90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f92:	003b      	movs	r3, r7
 8000f94:	2201      	movs	r2, #1
 8000f96:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8000f98:	003a      	movs	r2, r7
 8000f9a:	23a0      	movs	r3, #160	; 0xa0
 8000f9c:	05db      	lsls	r3, r3, #23
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f00b f971 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8000fa6:	003b      	movs	r3, r7
 8000fa8:	2202      	movs	r2, #2
 8000faa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000fac:	003b      	movs	r3, r7
 8000fae:	2200      	movs	r2, #0
 8000fb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000fb2:	003b      	movs	r3, r7
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	003a      	movs	r2, r7
 8000fba:	23a0      	movs	r3, #160	; 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f00b f961 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2210      	movs	r2, #16
 8000fca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000fcc:	003b      	movs	r3, r7
 8000fce:	2200      	movs	r2, #0
 8000fd0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000fd2:	003b      	movs	r3, r7
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000fd8:	003a      	movs	r2, r7
 8000fda:	23a0      	movs	r3, #160	; 0xa0
 8000fdc:	05db      	lsls	r3, r3, #23
 8000fde:	0011      	movs	r1, r2
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f00b f951 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8000fe6:	003b      	movs	r3, r7
 8000fe8:	2240      	movs	r2, #64	; 0x40
 8000fea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fec:	003b      	movs	r3, r7
 8000fee:	2201      	movs	r2, #1
 8000ff0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff2:	003b      	movs	r3, r7
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ff8:	003b      	movs	r3, r7
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ffe:	003b      	movs	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8001004:	003a      	movs	r2, r7
 8001006:	23a0      	movs	r3, #160	; 0xa0
 8001008:	05db      	lsls	r3, r3, #23
 800100a:	0011      	movs	r1, r2
 800100c:	0018      	movs	r0, r3
 800100e:	f00b f93b 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8001012:	003b      	movs	r3, r7
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001018:	003b      	movs	r3, r7
 800101a:	2201      	movs	r2, #1
 800101c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800101e:	003b      	movs	r3, r7
 8001020:	2203      	movs	r2, #3
 8001022:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001024:	003b      	movs	r3, r7
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800102a:	003b      	movs	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8001030:	003a      	movs	r2, r7
 8001032:	23a0      	movs	r3, #160	; 0xa0
 8001034:	05db      	lsls	r3, r3, #23
 8001036:	0011      	movs	r1, r2
 8001038:	0018      	movs	r0, r3
 800103a:	f00b f925 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 800103e:	003b      	movs	r3, r7
 8001040:	2240      	movs	r2, #64	; 0x40
 8001042:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001044:	003b      	movs	r3, r7
 8001046:	2201      	movs	r2, #1
 8001048:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	003b      	movs	r3, r7
 800104c:	2203      	movs	r2, #3
 800104e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001050:	003b      	movs	r3, r7
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001056:	003b      	movs	r3, r7
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 800105c:	003b      	movs	r3, r7
 800105e:	4a1f      	ldr	r2, [pc, #124]	; (80010dc <MX_GPIO_Init+0x26c>)
 8001060:	0019      	movs	r1, r3
 8001062:	0010      	movs	r0, r2
 8001064:	f00b f910 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8001068:	003b      	movs	r3, r7
 800106a:	2280      	movs	r2, #128	; 0x80
 800106c:	0112      	lsls	r2, r2, #4
 800106e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001070:	003b      	movs	r3, r7
 8001072:	2201      	movs	r2, #1
 8001074:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	003b      	movs	r3, r7
 8001078:	2203      	movs	r2, #3
 800107a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	003b      	movs	r3, r7
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001082:	003b      	movs	r3, r7
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8001088:	003a      	movs	r2, r7
 800108a:	23a0      	movs	r3, #160	; 0xa0
 800108c:	05db      	lsls	r3, r3, #23
 800108e:	0011      	movs	r1, r2
 8001090:	0018      	movs	r0, r3
 8001092:	f00b f8f9 	bl	800c288 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8001096:	003b      	movs	r3, r7
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	0152      	lsls	r2, r2, #5
 800109c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800109e:	003b      	movs	r3, r7
 80010a0:	2201      	movs	r2, #1
 80010a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010a4:	003b      	movs	r3, r7
 80010a6:	2203      	movs	r2, #3
 80010a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010aa:	003b      	movs	r3, r7
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010b0:	003b      	movs	r3, r7
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 80010b6:	003a      	movs	r2, r7
 80010b8:	23a0      	movs	r3, #160	; 0xa0
 80010ba:	05db      	lsls	r3, r3, #23
 80010bc:	0011      	movs	r1, r2
 80010be:	0018      	movs	r0, r3
 80010c0:	f00b f8e2 	bl	800c288 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	031b      	lsls	r3, r3, #12
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff fa23 	bl	8000514 <LL_SYSCFG_EnableFastModePlus>

}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	46bd      	mov	sp, r7
 80010d2:	b006      	add	sp, #24
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	50000400 	.word	0x50000400
 80010dc:	50000800 	.word	0x50000800

080010e0 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <USART2_RX_Callback+0x58>)
 80010e6:	0018      	movs	r0, r3
 80010e8:	f7ff fa06 	bl	80004f8 <LL_USART_ReceiveData9>
 80010ec:	0003      	movs	r3, r0
 80010ee:	001a      	movs	r2, r3
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <USART2_RX_Callback+0x5c>)
 80010f2:	801a      	strh	r2, [r3, #0]
//	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
  ByteReceived=1;
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <USART2_RX_Callback+0x60>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
  if(dt1 & 0x100){
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <USART2_RX_Callback+0x5c>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	001a      	movs	r2, r3
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	4013      	ands	r3, r2
 8001106:	d00a      	beq.n	800111e <USART2_RX_Callback+0x3e>
	  cmd[0]=dt1;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <USART2_RX_Callback+0x5c>)
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <USART2_RX_Callback+0x64>)
 8001110:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8001112:	4b0d      	ldr	r3, [pc, #52]	; (8001148 <USART2_RX_Callback+0x68>)
 8001114:	2200      	movs	r2, #0
 8001116:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <USART2_RX_Callback+0x6c>)
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 800111e:	4b0b      	ldr	r3, [pc, #44]	; (800114c <USART2_RX_Callback+0x6c>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d104      	bne.n	8001130 <USART2_RX_Callback+0x50>
	  cmdReceive(dt1);
 8001126:	4b05      	ldr	r3, [pc, #20]	; (800113c <USART2_RX_Callback+0x5c>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	0018      	movs	r0, r3
 800112c:	f000 f862 	bl	80011f4 <cmdReceive>
  }
}
 8001130:	46c0      	nop			; (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	40004400 	.word	0x40004400
 800113c:	20000422 	.word	0x20000422
 8001140:	20000420 	.word	0x20000420
 8001144:	200003f0 	.word	0x200003f0
 8001148:	20000424 	.word	0x20000424
 800114c:	20000421 	.word	0x20000421

08001150 <HAL_USART_TxCpltCallback>:
//return;
//	}
}
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001158:	23a0      	movs	r3, #160	; 0xa0
 800115a:	05db      	lsls	r3, r3, #23
 800115c:	695a      	ldr	r2, [r3, #20]
 800115e:	23a0      	movs	r3, #160	; 0xa0
 8001160:	05db      	lsls	r3, r3, #23
 8001162:	2180      	movs	r1, #128	; 0x80
 8001164:	438a      	bics	r2, r1
 8001166:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 8001168:	23a0      	movs	r3, #160	; 0xa0
 800116a:	05db      	lsls	r3, r3, #23
 800116c:	695a      	ldr	r2, [r3, #20]
 800116e:	23a0      	movs	r3, #160	; 0xa0
 8001170:	05db      	lsls	r3, r3, #23
 8001172:	2140      	movs	r1, #64	; 0x40
 8001174:	430a      	orrs	r2, r1
 8001176:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_USART_TxCpltCallback+0x44>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
//	while(BFEN==0){};
	GPIOC->ODR |= 1 << 6;	//set BF
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_USART_TxCpltCallback+0x48>)
 8001180:	695a      	ldr	r2, [r3, #20]
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <HAL_USART_TxCpltCallback+0x48>)
 8001184:	2140      	movs	r1, #64	; 0x40
 8001186:	430a      	orrs	r2, r1
 8001188:	615a      	str	r2, [r3, #20]
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b002      	add	sp, #8
 8001190:	bd80      	pop	{r7, pc}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	20000426 	.word	0x20000426
 8001198:	50000800 	.word	0x50000800

0800119c <HAL_I2S_TxHalfCpltCallback>:
//	GPIOA->ODR |= 1 << 6;	//set cs		????????????????????????????????????????????????
	//	cmd2Execute=0;
//	GPIOC->ODR |= 1 << 6;	//set BF
}
//======================================================================================================================
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s1) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	curBuf += 1;
 80011a4:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <HAL_I2S_TxHalfCpltCallback+0x28>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <HAL_I2S_TxHalfCpltCallback+0x28>)
 80011ae:	801a      	strh	r2, [r3, #0]
	soundLoad(soundNum);
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_I2S_TxHalfCpltCallback+0x2c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	0018      	movs	r0, r3
 80011b6:	f001 fa0d 	bl	80025d4 <soundLoad>
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[1], 1, 50); //send address
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[0], 1, 50); //send address
//		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
//		curAddr+=sizeof(MEM_Buffer);
//    }
}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	46bd      	mov	sp, r7
 80011be:	b002      	add	sp, #8
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	20000434 	.word	0x20000434
 80011c8:	200003c6 	.word	0x200003c6

080011cc <HAL_I2S_TxCpltCallback>:
//======================================================================================================================
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s1) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
//	if(numSound==1){
	soundReady=1;
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <HAL_I2S_TxCpltCallback+0x20>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
	soundLoad(soundNum);
 80011da:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <HAL_I2S_TxCpltCallback+0x24>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	0018      	movs	r0, r3
 80011e0:	f001 f9f8 	bl	80025d4 <soundLoad>
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[1], 1, 50); //send address
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[0], 1, 50); //send address
//		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
//		curAddr+=sizeof(MEM_Buffer);
//    }
}
 80011e4:	46c0      	nop			; (mov r8, r8)
 80011e6:	46bd      	mov	sp, r7
 80011e8:	b002      	add	sp, #8
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000061 	.word	0x20000061
 80011f0:	200003c6 	.word	0x200003c6

080011f4 <cmdReceive>:
//=======================================================================================================================
	void cmdReceive (uint16_t dt1)
	{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	0002      	movs	r2, r0
 80011fc:	1dbb      	adds	r3, r7, #6
 80011fe:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 8001200:	230f      	movs	r3, #15
 8001202:	18fb      	adds	r3, r7, r3
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8001208:	46c0      	nop			; (mov r8, r8)
 800120a:	4b39      	ldr	r3, [pc, #228]	; (80012f0 <cmdReceive+0xfc>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0fb      	beq.n	800120a <cmdReceive+0x16>
	  ByteReceived=0;
 8001212:	4b37      	ldr	r3, [pc, #220]	; (80012f0 <cmdReceive+0xfc>)
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8001218:	4b36      	ldr	r3, [pc, #216]	; (80012f4 <cmdReceive+0x100>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	001a      	movs	r2, r3
 800121e:	1dbb      	adds	r3, r7, #6
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	b2d9      	uxtb	r1, r3
 8001224:	4b34      	ldr	r3, [pc, #208]	; (80012f8 <cmdReceive+0x104>)
 8001226:	5499      	strb	r1, [r3, r2]
//	  if(dt1==0x110){
//		  BFEN=0;
//	  }
	  ind++;
 8001228:	4b32      	ldr	r3, [pc, #200]	; (80012f4 <cmdReceive+0x100>)
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	b29a      	uxth	r2, r3
 8001230:	4b30      	ldr	r3, [pc, #192]	; (80012f4 <cmdReceive+0x100>)
 8001232:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8001234:	4b2f      	ldr	r3, [pc, #188]	; (80012f4 <cmdReceive+0x100>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d04f      	beq.n	80012dc <cmdReceive+0xe8>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 800123c:	4b2d      	ldr	r3, [pc, #180]	; (80012f4 <cmdReceive+0x100>)
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	001a      	movs	r2, r3
 8001242:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <cmdReceive+0x104>)
 8001244:	785b      	ldrb	r3, [r3, #1]
 8001246:	3301      	adds	r3, #1
 8001248:	429a      	cmp	r2, r3
 800124a:	dd47      	ble.n	80012dc <cmdReceive+0xe8>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 800124c:	230f      	movs	r3, #15
 800124e:	18fb      	adds	r3, r7, r3
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
 8001254:	e00f      	b.n	8001276 <cmdReceive+0x82>
				 inputCS+=cmd[i];
 8001256:	210f      	movs	r1, #15
 8001258:	187b      	adds	r3, r7, r1
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4a26      	ldr	r2, [pc, #152]	; (80012f8 <cmdReceive+0x104>)
 800125e:	5cd2      	ldrb	r2, [r2, r3]
 8001260:	4b26      	ldr	r3, [pc, #152]	; (80012fc <cmdReceive+0x108>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	18d3      	adds	r3, r2, r3
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b24      	ldr	r3, [pc, #144]	; (80012fc <cmdReceive+0x108>)
 800126a:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 800126c:	187b      	adds	r3, r7, r1
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	187b      	adds	r3, r7, r1
 8001272:	3201      	adds	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <cmdReceive+0x104>)
 8001278:	785b      	ldrb	r3, [r3, #1]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	210f      	movs	r1, #15
 800127e:	187b      	adds	r3, r7, r1
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	dae7      	bge.n	8001256 <cmdReceive+0x62>
			 }
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 8001286:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <cmdReceive+0x108>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d022      	beq.n	80012d4 <cmdReceive+0xe0>
 800128e:	4b19      	ldr	r3, [pc, #100]	; (80012f4 <cmdReceive+0x100>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	001a      	movs	r2, r3
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <cmdReceive+0x104>)
 8001296:	785b      	ldrb	r3, [r3, #1]
 8001298:	3302      	adds	r3, #2
 800129a:	429a      	cmp	r2, r3
 800129c:	d11a      	bne.n	80012d4 <cmdReceive+0xe0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
//				 firstByteReceived=0;
				 firstByteReceived=0;
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <cmdReceive+0x10c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
 80012aa:	e00a      	b.n	80012c2 <cmdReceive+0xce>
				 					 cmd[i]=0;
 80012ac:	200f      	movs	r0, #15
 80012ae:	183b      	adds	r3, r7, r0
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	4a11      	ldr	r2, [pc, #68]	; (80012f8 <cmdReceive+0x104>)
 80012b4:	2100      	movs	r1, #0
 80012b6:	54d1      	strb	r1, [r2, r3]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012b8:	183b      	adds	r3, r7, r0
 80012ba:	781a      	ldrb	r2, [r3, #0]
 80012bc:	183b      	adds	r3, r7, r0
 80012be:	3201      	adds	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <cmdReceive+0x104>)
 80012c4:	785b      	ldrb	r3, [r3, #1]
 80012c6:	1c5a      	adds	r2, r3, #1
 80012c8:	230f      	movs	r3, #15
 80012ca:	18fb      	adds	r3, r7, r3
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	daec      	bge.n	80012ac <cmdReceive+0xb8>
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 80012d2:	e003      	b.n	80012dc <cmdReceive+0xe8>
				 				 }
			 }
			 else{
				 answer2CPU(cmd);
 80012d4:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <cmdReceive+0x104>)
 80012d6:	0018      	movs	r0, r3
 80012d8:	f000 faa8 	bl	800182c <answer2CPU>
//				 GPIOC->ODR |= 1 << 6;	//set BF
//			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <cmdReceive+0x110>)
 80012de:	6a1a      	ldr	r2, [r3, #32]
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <cmdReceive+0x110>)
 80012e2:	2108      	movs	r1, #8
 80012e4:	430a      	orrs	r2, r1
 80012e6:	621a      	str	r2, [r3, #32]
	}
 80012e8:	46c0      	nop			; (mov r8, r8)
 80012ea:	46bd      	mov	sp, r7
 80012ec:	b004      	add	sp, #16
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000420 	.word	0x20000420
 80012f4:	20000424 	.word	0x20000424
 80012f8:	200003f0 	.word	0x200003f0
 80012fc:	20000428 	.word	0x20000428
 8001300:	20000421 	.word	0x20000421
 8001304:	40004400 	.word	0x40004400

08001308 <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	0002      	movs	r2, r0
 8001310:	1dfb      	adds	r3, r7, #7
 8001312:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8001314:	1df9      	adds	r1, r7, #7
 8001316:	4804      	ldr	r0, [pc, #16]	; (8001328 <USART_AS_SPI_sendCMD+0x20>)
 8001318:	230a      	movs	r3, #10
 800131a:	2201      	movs	r2, #1
 800131c:	f00a f90e 	bl	800b53c <HAL_USART_Transmit>
		}
 8001320:	46c0      	nop			; (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b002      	add	sp, #8
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000308 	.word	0x20000308

0800132c <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 8001330:	4b32      	ldr	r3, [pc, #200]	; (80013fc <weoInit+0xd0>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b31      	ldr	r3, [pc, #196]	; (80013fc <weoInit+0xd0>)
 8001336:	2101      	movs	r1, #1
 8001338:	438a      	bics	r2, r1
 800133a:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 800133c:	4b2f      	ldr	r3, [pc, #188]	; (80013fc <weoInit+0xd0>)
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	4b2e      	ldr	r3, [pc, #184]	; (80013fc <weoInit+0xd0>)
 8001342:	2180      	movs	r1, #128	; 0x80
 8001344:	0309      	lsls	r1, r1, #12
 8001346:	430a      	orrs	r2, r1
 8001348:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 800134a:	4b2c      	ldr	r3, [pc, #176]	; (80013fc <weoInit+0xd0>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	4b2b      	ldr	r3, [pc, #172]	; (80013fc <weoInit+0xd0>)
 8001350:	2101      	movs	r1, #1
 8001352:	430a      	orrs	r2, r1
 8001354:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 8001356:	2001      	movs	r0, #1
 8001358:	f004 f888 	bl	800546c <HAL_Delay>
		HAL_Delay(1);
 800135c:	2001      	movs	r0, #1
 800135e:	f004 f885 	bl	800546c <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001362:	4b27      	ldr	r3, [pc, #156]	; (8001400 <weoInit+0xd4>)
 8001364:	2100      	movs	r1, #0
 8001366:	0018      	movs	r0, r3
 8001368:	f009 f814 	bl	800a394 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 800136c:	2001      	movs	r0, #1
 800136e:	f004 f87d 	bl	800546c <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001372:	23a0      	movs	r3, #160	; 0xa0
 8001374:	05db      	lsls	r3, r3, #23
 8001376:	695a      	ldr	r2, [r3, #20]
 8001378:	23a0      	movs	r3, #160	; 0xa0
 800137a:	05db      	lsls	r3, r3, #23
 800137c:	2140      	movs	r1, #64	; 0x40
 800137e:	438a      	bics	r2, r1
 8001380:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001382:	23a0      	movs	r3, #160	; 0xa0
 8001384:	05db      	lsls	r3, r3, #23
 8001386:	695a      	ldr	r2, [r3, #20]
 8001388:	23a0      	movs	r3, #160	; 0xa0
 800138a:	05db      	lsls	r3, r3, #23
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	438a      	bics	r2, r1
 8001390:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8001392:	20af      	movs	r0, #175	; 0xaf
 8001394:	f7ff ffb8 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 8001398:	20a0      	movs	r0, #160	; 0xa0
 800139a:	f7ff ffb5 	bl	8001308 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0x51);
		USART_AS_SPI_sendCMD(0b01010010);// 0b01010010 = 0x52 is a proper remap 4 my bmp_2_bin converter, but pictures must b turned right @ 90 degrees. 0b01000001 = 0x is good if turn display on 180 degrees.
 800139e:	2052      	movs	r0, #82	; 0x52
 80013a0:	f7ff ffb2 	bl	8001308 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x41); //	0x51 is a proper remap 4 lcd image converter // 0b01010010 is a proper remap 4 left-turned images
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 80013a4:	2081      	movs	r0, #129	; 0x81
 80013a6:	f7ff ffaf 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 80013aa:	20ff      	movs	r0, #255	; 0xff
 80013ac:	f7ff ffac 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 80013b0:	20a1      	movs	r0, #161	; 0xa1
 80013b2:	f7ff ffa9 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80013b6:	2000      	movs	r0, #0
 80013b8:	f7ff ffa6 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 80013bc:	20a2      	movs	r0, #162	; 0xa2
 80013be:	f7ff ffa3 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff ffa0 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 80013c8:	20a8      	movs	r0, #168	; 0xa8
 80013ca:	f7ff ff9d 	bl	8001308 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 80013ce:	207f      	movs	r0, #127	; 0x7f
 80013d0:	f7ff ff9a 	bl	8001308 <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 80013d4:	23a0      	movs	r3, #160	; 0xa0
 80013d6:	05db      	lsls	r3, r3, #23
 80013d8:	695a      	ldr	r2, [r3, #20]
 80013da:	23a0      	movs	r3, #160	; 0xa0
 80013dc:	05db      	lsls	r3, r3, #23
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	430a      	orrs	r2, r1
 80013e2:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 80013e4:	23a0      	movs	r3, #160	; 0xa0
 80013e6:	05db      	lsls	r3, r3, #23
 80013e8:	695a      	ldr	r2, [r3, #20]
 80013ea:	23a0      	movs	r3, #160	; 0xa0
 80013ec:	05db      	lsls	r3, r3, #23
 80013ee:	2140      	movs	r1, #64	; 0x40
 80013f0:	430a      	orrs	r2, r1
 80013f2:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	40004800 	.word	0x40004800
 8001400:	200002bc 	.word	0x200002bc

08001404 <weoClear>:
	void weoClear(void) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800140a:	23a0      	movs	r3, #160	; 0xa0
 800140c:	05db      	lsls	r3, r3, #23
 800140e:	695a      	ldr	r2, [r3, #20]
 8001410:	23a0      	movs	r3, #160	; 0xa0
 8001412:	05db      	lsls	r3, r3, #23
 8001414:	2140      	movs	r1, #64	; 0x40
 8001416:	438a      	bics	r2, r1
 8001418:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 800141a:	23a0      	movs	r3, #160	; 0xa0
 800141c:	05db      	lsls	r3, r3, #23
 800141e:	695a      	ldr	r2, [r3, #20]
 8001420:	23a0      	movs	r3, #160	; 0xa0
 8001422:	05db      	lsls	r3, r3, #23
 8001424:	2180      	movs	r1, #128	; 0x80
 8001426:	438a      	bics	r2, r1
 8001428:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800142a:	2075      	movs	r0, #117	; 0x75
 800142c:	f7ff ff6c 	bl	8001308 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff ff69 	bl	8001308 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8001436:	207f      	movs	r0, #127	; 0x7f
 8001438:	f7ff ff66 	bl	8001308 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 800143c:	2015      	movs	r0, #21
 800143e:	f7ff ff63 	bl	8001308 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001442:	2000      	movs	r0, #0
 8001444:	f7ff ff60 	bl	8001308 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8001448:	207f      	movs	r0, #127	; 0x7f
 800144a:	f7ff ff5d 	bl	8001308 <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800144e:	23a0      	movs	r3, #160	; 0xa0
 8001450:	05db      	lsls	r3, r3, #23
 8001452:	695a      	ldr	r2, [r3, #20]
 8001454:	23a0      	movs	r3, #160	; 0xa0
 8001456:	05db      	lsls	r3, r3, #23
 8001458:	2140      	movs	r1, #64	; 0x40
 800145a:	438a      	bics	r2, r1
 800145c:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 800145e:	23a0      	movs	r3, #160	; 0xa0
 8001460:	05db      	lsls	r3, r3, #23
 8001462:	695a      	ldr	r2, [r3, #20]
 8001464:	23a0      	movs	r3, #160	; 0xa0
 8001466:	05db      	lsls	r3, r3, #23
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	430a      	orrs	r2, r1
 800146c:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 800146e:	1dbb      	adds	r3, r7, #6
 8001470:	2200      	movs	r2, #0
 8001472:	801a      	strh	r2, [r3, #0]
 8001474:	e00d      	b.n	8001492 <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <weoClear+0xc0>)
 800147a:	69db      	ldr	r3, [r3, #28]
 800147c:	2280      	movs	r2, #128	; 0x80
 800147e:	4013      	ands	r3, r2
 8001480:	d0fa      	beq.n	8001478 <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <weoClear+0xc0>)
 8001484:	2200      	movs	r2, #0
 8001486:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 8001488:	1dbb      	adds	r3, r7, #6
 800148a:	881a      	ldrh	r2, [r3, #0]
 800148c:	1dbb      	adds	r3, r7, #6
 800148e:	3201      	adds	r2, #1
 8001490:	801a      	strh	r2, [r3, #0]
 8001492:	1dbb      	adds	r3, r7, #6
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	4a0c      	ldr	r2, [pc, #48]	; (80014c8 <weoClear+0xc4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d9ec      	bls.n	8001476 <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 800149c:	23a0      	movs	r3, #160	; 0xa0
 800149e:	05db      	lsls	r3, r3, #23
 80014a0:	695a      	ldr	r2, [r3, #20]
 80014a2:	23a0      	movs	r3, #160	; 0xa0
 80014a4:	05db      	lsls	r3, r3, #23
 80014a6:	2180      	movs	r1, #128	; 0x80
 80014a8:	438a      	bics	r2, r1
 80014aa:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 80014ac:	23a0      	movs	r3, #160	; 0xa0
 80014ae:	05db      	lsls	r3, r3, #23
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	23a0      	movs	r3, #160	; 0xa0
 80014b4:	05db      	lsls	r3, r3, #23
 80014b6:	2140      	movs	r1, #64	; 0x40
 80014b8:	430a      	orrs	r2, r1
 80014ba:	615a      	str	r2, [r3, #20]
	}
 80014bc:	46c0      	nop			; (mov r8, r8)
 80014be:	46bd      	mov	sp, r7
 80014c0:	b002      	add	sp, #8
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40004800 	.word	0x40004800
 80014c8:	00002001 	.word	0x00002001

080014cc <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char contrast,
				uint8_t MEM_Buffer[]) {
 80014cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	0005      	movs	r5, r0
 80014d4:	000c      	movs	r4, r1
 80014d6:	0010      	movs	r0, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	1dfb      	adds	r3, r7, #7
 80014dc:	1c2a      	adds	r2, r5, #0
 80014de:	701a      	strb	r2, [r3, #0]
 80014e0:	1dbb      	adds	r3, r7, #6
 80014e2:	1c22      	adds	r2, r4, #0
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	1d7b      	adds	r3, r7, #5
 80014e8:	1c02      	adds	r2, r0, #0
 80014ea:	701a      	strb	r2, [r3, #0]
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	1c0a      	adds	r2, r1, #0
 80014f0:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80014f2:	240e      	movs	r4, #14
 80014f4:	193b      	adds	r3, r7, r4
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	da00      	bge.n	8001506 <weoDrawRectangleFilled+0x3a>
 8001504:	e0c1      	b.n	800168a <weoDrawRectangleFilled+0x1be>
 8001506:	1dbb      	adds	r3, r7, #6
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b25b      	sxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	da00      	bge.n	8001512 <weoDrawRectangleFilled+0x46>
 8001510:	e0bb      	b.n	800168a <weoDrawRectangleFilled+0x1be>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 8001512:	1d7b      	adds	r3, r7, #5
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b25b      	sxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	da00      	bge.n	800151e <weoDrawRectangleFilled+0x52>
 800151c:	e0b5      	b.n	800168a <weoDrawRectangleFilled+0x1be>
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b25b      	sxtb	r3, r3
 8001524:	2b00      	cmp	r3, #0
 8001526:	da00      	bge.n	800152a <weoDrawRectangleFilled+0x5e>
 8001528:	e0af      	b.n	800168a <weoDrawRectangleFilled+0x1be>
				return;
			}

			start_x_New=start_x;
 800152a:	250d      	movs	r5, #13
 800152c:	197b      	adds	r3, r7, r5
 800152e:	1dfa      	adds	r2, r7, #7
 8001530:	7812      	ldrb	r2, [r2, #0]
 8001532:	701a      	strb	r2, [r3, #0]
			start_y_New=start_y;
 8001534:	260c      	movs	r6, #12
 8001536:	19bb      	adds	r3, r7, r6
 8001538:	1dba      	adds	r2, r7, #6
 800153a:	7812      	ldrb	r2, [r2, #0]
 800153c:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800153e:	230b      	movs	r3, #11
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	1d7a      	adds	r2, r7, #5
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	701a      	strb	r2, [r3, #0]
			end_y_New=end_y;
 8001548:	220a      	movs	r2, #10
 800154a:	18bb      	adds	r3, r7, r2
 800154c:	1d3a      	adds	r2, r7, #4
 800154e:	7812      	ldrb	r2, [r2, #0]
 8001550:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001552:	23a0      	movs	r3, #160	; 0xa0
 8001554:	05db      	lsls	r3, r3, #23
 8001556:	695a      	ldr	r2, [r3, #20]
 8001558:	23a0      	movs	r3, #160	; 0xa0
 800155a:	05db      	lsls	r3, r3, #23
 800155c:	2140      	movs	r1, #64	; 0x40
 800155e:	438a      	bics	r2, r1
 8001560:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001562:	23a0      	movs	r3, #160	; 0xa0
 8001564:	05db      	lsls	r3, r3, #23
 8001566:	695a      	ldr	r2, [r3, #20]
 8001568:	23a0      	movs	r3, #160	; 0xa0
 800156a:	05db      	lsls	r3, r3, #23
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	438a      	bics	r2, r1
 8001570:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 8001572:	2075      	movs	r0, #117	; 0x75
 8001574:	f7ff fec8 	bl	8001308 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8001578:	197b      	adds	r3, r7, r5
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff fec3 	bl	8001308 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 8001582:	230b      	movs	r3, #11
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	0018      	movs	r0, r3
 800158a:	f7ff febd 	bl	8001308 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 800158e:	2015      	movs	r0, #21
 8001590:	f7ff feba 	bl	8001308 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8001594:	19bb      	adds	r3, r7, r6
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	b2db      	uxtb	r3, r3
 800159c:	0018      	movs	r0, r3
 800159e:	f7ff feb3 	bl	8001308 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80015a2:	220a      	movs	r2, #10
 80015a4:	18bb      	adds	r3, r7, r2
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	085b      	lsrs	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	0018      	movs	r0, r3
 80015ae:	f7ff feab 	bl	8001308 <USART_AS_SPI_sendCMD>
//					USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//					USART_AS_SPI_sendCMD(contrast);
			GPIOA->ODR |= 1 << 7;	//set dc
 80015b2:	23a0      	movs	r3, #160	; 0xa0
 80015b4:	05db      	lsls	r3, r3, #23
 80015b6:	695a      	ldr	r2, [r3, #20]
 80015b8:	23a0      	movs	r3, #160	; 0xa0
 80015ba:	05db      	lsls	r3, r3, #23
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	430a      	orrs	r2, r1
 80015c0:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80015c2:	23a0      	movs	r3, #160	; 0xa0
 80015c4:	05db      	lsls	r3, r3, #23
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	23a0      	movs	r3, #160	; 0xa0
 80015ca:	05db      	lsls	r3, r3, #23
 80015cc:	2140      	movs	r1, #64	; 0x40
 80015ce:	430a      	orrs	r2, r1
 80015d0:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 80015d2:	23a0      	movs	r3, #160	; 0xa0
 80015d4:	05db      	lsls	r3, r3, #23
 80015d6:	695a      	ldr	r2, [r3, #20]
 80015d8:	23a0      	movs	r3, #160	; 0xa0
 80015da:	05db      	lsls	r3, r3, #23
 80015dc:	2140      	movs	r1, #64	; 0x40
 80015de:	438a      	bics	r2, r1
 80015e0:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 80015e2:	23a0      	movs	r3, #160	; 0xa0
 80015e4:	05db      	lsls	r3, r3, #23
 80015e6:	695a      	ldr	r2, [r3, #20]
 80015e8:	23a0      	movs	r3, #160	; 0xa0
 80015ea:	05db      	lsls	r3, r3, #23
 80015ec:	2180      	movs	r1, #128	; 0x80
 80015ee:	430a      	orrs	r2, r1
 80015f0:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80015f2:	193b      	adds	r3, r7, r4
 80015f4:	2200      	movs	r2, #0
 80015f6:	801a      	strh	r2, [r3, #0]
 80015f8:	e012      	b.n	8001620 <weoDrawRectangleFilled+0x154>
//			for (i = 0; i < len;i++) {
//				if (i%((end_y-start_y))==0){
//					MEM_Buffer[i] &=0xF0 ;
//				}
				while(!(USART3->ISR & USART_ISR_TXE)){};
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <weoDrawRectangleFilled+0x1c8>)
 80015fe:	69db      	ldr	r3, [r3, #28]
 8001600:	2280      	movs	r2, #128	; 0x80
 8001602:	4013      	ands	r3, r2
 8001604:	d0fa      	beq.n	80015fc <weoDrawRectangleFilled+0x130>
				USART3->TDR =MEM_Buffer[i];
 8001606:	210e      	movs	r1, #14
 8001608:	187b      	adds	r3, r7, r1
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800160e:	18d3      	adds	r3, r2, r3
 8001610:	781a      	ldrb	r2, [r3, #0]
 8001612:	4b20      	ldr	r3, [pc, #128]	; (8001694 <weoDrawRectangleFilled+0x1c8>)
 8001614:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 8001616:	187b      	adds	r3, r7, r1
 8001618:	881a      	ldrh	r2, [r3, #0]
 800161a:	187b      	adds	r3, r7, r1
 800161c:	3201      	adds	r2, #1
 800161e:	801a      	strh	r2, [r3, #0]
 8001620:	230e      	movs	r3, #14
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	881a      	ldrh	r2, [r3, #0]
 8001626:	230b      	movs	r3, #11
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	7819      	ldrb	r1, [r3, #0]
 800162c:	230d      	movs	r3, #13
 800162e:	18fb      	adds	r3, r7, r3
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	1acb      	subs	r3, r1, r3
 8001634:	3301      	adds	r3, #1
 8001636:	210a      	movs	r1, #10
 8001638:	1879      	adds	r1, r7, r1
 800163a:	7809      	ldrb	r1, [r1, #0]
 800163c:	0849      	lsrs	r1, r1, #1
 800163e:	b2c9      	uxtb	r1, r1
 8001640:	0008      	movs	r0, r1
 8001642:	210c      	movs	r1, #12
 8001644:	1879      	adds	r1, r7, r1
 8001646:	7809      	ldrb	r1, [r1, #0]
 8001648:	0849      	lsrs	r1, r1, #1
 800164a:	b2c9      	uxtb	r1, r1
 800164c:	1a41      	subs	r1, r0, r1
 800164e:	3101      	adds	r1, #1
 8001650:	434b      	muls	r3, r1
 8001652:	429a      	cmp	r2, r3
 8001654:	dbd1      	blt.n	80015fa <weoDrawRectangleFilled+0x12e>
			}
			while(!(USART3->ISR & USART_ISR_TXE)){};
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <weoDrawRectangleFilled+0x1c8>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	4013      	ands	r3, r2
 8001660:	d0fa      	beq.n	8001658 <weoDrawRectangleFilled+0x18c>
			HAL_Delay(1);
 8001662:	2001      	movs	r0, #1
 8001664:	f003 ff02 	bl	800546c <HAL_Delay>
//			GPIOA->ODR &= ~(1 << 7);	// reset dc
//			USART_AS_SPI_sendCMD(0xBB);	// command for NOP
//			USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//			USART_AS_SPI_sendCMD(0xFF);

			GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001668:	23a0      	movs	r3, #160	; 0xa0
 800166a:	05db      	lsls	r3, r3, #23
 800166c:	695a      	ldr	r2, [r3, #20]
 800166e:	23a0      	movs	r3, #160	; 0xa0
 8001670:	05db      	lsls	r3, r3, #23
 8001672:	2180      	movs	r1, #128	; 0x80
 8001674:	438a      	bics	r2, r1
 8001676:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 8001678:	23a0      	movs	r3, #160	; 0xa0
 800167a:	05db      	lsls	r3, r3, #23
 800167c:	695a      	ldr	r2, [r3, #20]
 800167e:	23a0      	movs	r3, #160	; 0xa0
 8001680:	05db      	lsls	r3, r3, #23
 8001682:	2140      	movs	r1, #64	; 0x40
 8001684:	430a      	orrs	r2, r1
 8001686:	615a      	str	r2, [r3, #20]
 8001688:	e000      	b.n	800168c <weoDrawRectangleFilled+0x1c0>
				return;
 800168a:	46c0      	nop			; (mov r8, r8)
		}
 800168c:	46bd      	mov	sp, r7
 800168e:	b005      	add	sp, #20
 8001690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	40004800 	.word	0x40004800

08001698 <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	0002      	movs	r2, r0
 80016a0:	1dfb      	adds	r3, r7, #7
 80016a2:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 80016a4:	210c      	movs	r1, #12
 80016a6:	187b      	adds	r3, r7, r1
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
 80016ac:	187b      	adds	r3, r7, r1
 80016ae:	1dfa      	adds	r2, r7, #7
 80016b0:	7812      	ldrb	r2, [r2, #0]
 80016b2:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 80016b4:	187a      	adds	r2, r7, r1
 80016b6:	4806      	ldr	r0, [pc, #24]	; (80016d0 <I2C_SOUND_ChangePage+0x38>)
 80016b8:	23fa      	movs	r3, #250	; 0xfa
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	2302      	movs	r3, #2
 80016c0:	2130      	movs	r1, #48	; 0x30
 80016c2:	f004 ff0d 	bl	80064e0 <HAL_I2C_Master_Transmit>
	}
 80016c6:	46c0      	nop			; (mov r8, r8)
 80016c8:	46bd      	mov	sp, r7
 80016ca:	b004      	add	sp, #16
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	200000bc 	.word	0x200000bc

080016d4 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af02      	add	r7, sp, #8
 80016da:	0002      	movs	r2, r0
 80016dc:	1dfb      	adds	r3, r7, #7
 80016de:	701a      	strb	r2, [r3, #0]
 80016e0:	1dbb      	adds	r3, r7, #6
 80016e2:	1c0a      	adds	r2, r1, #0
 80016e4:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 80016e6:	210c      	movs	r1, #12
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	1dfa      	adds	r2, r7, #7
 80016ec:	7812      	ldrb	r2, [r2, #0]
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	187b      	adds	r3, r7, r1
 80016f2:	1dba      	adds	r2, r7, #6
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 80016f8:	187a      	adds	r2, r7, r1
 80016fa:	4806      	ldr	r0, [pc, #24]	; (8001714 <WriteReg_I2C_SOUND+0x40>)
 80016fc:	23fa      	movs	r3, #250	; 0xfa
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2302      	movs	r3, #2
 8001704:	2130      	movs	r1, #48	; 0x30
 8001706:	f004 feeb 	bl	80064e0 <HAL_I2C_Master_Transmit>
	}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	46bd      	mov	sp, r7
 800170e:	b004      	add	sp, #16
 8001710:	bd80      	pop	{r7, pc}
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	200000bc 	.word	0x200000bc

08001718 <soundSetup>:
	void soundSetup(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ffbb 	bl	8001698 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 8001722:	2101      	movs	r1, #1
 8001724:	2001      	movs	r0, #1
 8001726:	f7ff ffd5 	bl	80016d4 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800172a:	2001      	movs	r0, #1
 800172c:	f7ff ffb4 	bl	8001698 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 8001730:	2100      	movs	r1, #0
 8001732:	2002      	movs	r0, #2
 8001734:	f7ff ffce 	bl	80016d4 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 8001738:	200f      	movs	r0, #15
 800173a:	f003 fe97 	bl	800546c <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 800173e:	2000      	movs	r0, #0
 8001740:	f7ff ffaa 	bl	8001698 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 8001744:	2103      	movs	r1, #3
 8001746:	2004      	movs	r0, #4
 8001748:	f7ff ffc4 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 800174c:	2191      	movs	r1, #145	; 0x91
 800174e:	2005      	movs	r0, #5
 8001750:	f7ff ffc0 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 8001754:	2104      	movs	r1, #4
 8001756:	2006      	movs	r0, #6
 8001758:	f7ff ffbc 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 800175c:	2100      	movs	r1, #0
 800175e:	2007      	movs	r0, #7
 8001760:	f7ff ffb8 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 8001764:	2100      	movs	r1, #0
 8001766:	2008      	movs	r0, #8
 8001768:	f7ff ffb4 	bl	80016d4 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 800176c:	200f      	movs	r0, #15
 800176e:	f003 fe7d 	bl	800546c <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 8001772:	2184      	movs	r1, #132	; 0x84
 8001774:	200b      	movs	r0, #11
 8001776:	f7ff ffad 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 800177a:	2182      	movs	r1, #130	; 0x82
 800177c:	200c      	movs	r0, #12
 800177e:	f7ff ffa9 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 8001782:	2100      	movs	r1, #0
 8001784:	200d      	movs	r0, #13
 8001786:	f7ff ffa5 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 800178a:	2180      	movs	r1, #128	; 0x80
 800178c:	200e      	movs	r0, #14
 800178e:	f7ff ffa1 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 8001792:	2100      	movs	r1, #0
 8001794:	201b      	movs	r0, #27
 8001796:	f7ff ff9d 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 800179a:	2100      	movs	r1, #0
 800179c:	201c      	movs	r0, #28
 800179e:	f7ff ff99 	bl	80016d4 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 80017a2:	2102      	movs	r1, #2
 80017a4:	203c      	movs	r0, #60	; 0x3c
 80017a6:	f7ff ff95 	bl	80016d4 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 80017aa:	2001      	movs	r0, #1
 80017ac:	f7ff ff74 	bl	8001698 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 80017b0:	2110      	movs	r1, #16
 80017b2:	2001      	movs	r0, #1
 80017b4:	f7ff ff8e 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 80017b8:	2100      	movs	r1, #0
 80017ba:	200a      	movs	r0, #10
 80017bc:	f7ff ff8a 	bl	80016d4 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 80017c0:	2100      	movs	r1, #0
 80017c2:	200c      	movs	r0, #12
 80017c4:	f7ff ff86 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 80017c8:	2100      	movs	r1, #0
 80017ca:	2016      	movs	r0, #22
 80017cc:	f7ff ff82 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 80017d0:	2100      	movs	r1, #0
 80017d2:	2018      	movs	r0, #24
 80017d4:	f7ff ff7e 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 80017d8:	2100      	movs	r1, #0
 80017da:	2019      	movs	r0, #25
 80017dc:	f7ff ff7a 	bl	80016d4 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 80017e0:	2100      	movs	r1, #0
 80017e2:	2009      	movs	r0, #9
 80017e4:	f7ff ff76 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80017e8:	2100      	movs	r1, #0
 80017ea:	2010      	movs	r0, #16
 80017ec:	f7ff ff72 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 80017f0:	2100      	movs	r1, #0
 80017f2:	202e      	movs	r0, #46	; 0x2e
 80017f4:	f7ff ff6e 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 80017f8:	2110      	movs	r1, #16
 80017fa:	2030      	movs	r0, #48	; 0x30
 80017fc:	f7ff ff6a 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 8001800:	2102      	movs	r1, #2
 8001802:	202d      	movs	r0, #45	; 0x2d
 8001804:	f7ff ff66 	bl	80016d4 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8001808:	2000      	movs	r0, #0
 800180a:	f7ff ff45 	bl	8001698 <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 800180e:	2190      	movs	r1, #144	; 0x90
 8001810:	203f      	movs	r0, #63	; 0x3f
 8001812:	f7ff ff5f 	bl	80016d4 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 8001816:	2100      	movs	r1, #0
 8001818:	2041      	movs	r0, #65	; 0x41
 800181a:	f7ff ff5b 	bl	80016d4 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 800181e:	2104      	movs	r1, #4
 8001820:	2040      	movs	r0, #64	; 0x40
 8001822:	f7ff ff57 	bl	80016d4 <WriteReg_I2C_SOUND>
	}
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 8001834:	230f      	movs	r3, #15
 8001836:	18fb      	adds	r3, r7, r3
 8001838:	22ff      	movs	r2, #255	; 0xff
 800183a:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 800183c:	230d      	movs	r3, #13
 800183e:	18fb      	adds	r3, r7, r3
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		isReceiverDisabled=1;
 8001844:	4bd9      	ldr	r3, [pc, #868]	; (8001bac <answer2CPU+0x380>)
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]

		cmd2Execute=0;
 800184a:	4bd9      	ldr	r3, [pc, #868]	; (8001bb0 <answer2CPU+0x384>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
		cmd[0]&=~0x100;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781a      	ldrb	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)||(cmd[0] == 0x15)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b11      	cmp	r3, #17
 800185e:	d00f      	beq.n	8001880 <answer2CPU+0x54>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b12      	cmp	r3, #18
 8001866:	d00b      	beq.n	8001880 <answer2CPU+0x54>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b13      	cmp	r3, #19
 800186e:	d007      	beq.n	8001880 <answer2CPU+0x54>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b14      	cmp	r3, #20
 8001876:	d003      	beq.n	8001880 <answer2CPU+0x54>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b15      	cmp	r3, #21
 800187e:	d105      	bne.n	800188c <answer2CPU+0x60>
 8001880:	4bcc      	ldr	r3, [pc, #816]	; (8001bb4 <answer2CPU+0x388>)
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	4bcb      	ldr	r3, [pc, #812]	; (8001bb4 <answer2CPU+0x388>)
 8001886:	2140      	movs	r1, #64	; 0x40
 8001888:	438a      	bics	r2, r1
 800188a:	615a      	str	r2, [r3, #20]
		if (cmd[0] == 0x11) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b11      	cmp	r3, #17
 8001892:	d105      	bne.n	80018a0 <answer2CPU+0x74>
//			GPIOC->ODR &= ~(1 << 6);
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8001894:	4bc7      	ldr	r3, [pc, #796]	; (8001bb4 <answer2CPU+0x388>)
 8001896:	695a      	ldr	r2, [r3, #20]
 8001898:	4bc6      	ldr	r3, [pc, #792]	; (8001bb4 <answer2CPU+0x388>)
 800189a:	2140      	movs	r1, #64	; 0x40
 800189c:	438a      	bics	r2, r1
 800189e:	615a      	str	r2, [r3, #20]
		}//reset BF
		ans[0] = cmd[0]|0x80;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2280      	movs	r2, #128	; 0x80
 80018a6:	4252      	negs	r2, r2
 80018a8:	4313      	orrs	r3, r2
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	4bc2      	ldr	r3, [pc, #776]	; (8001bb8 <answer2CPU+0x38c>)
 80018b0:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b0f      	cmp	r3, #15
 80018b8:	d800      	bhi.n	80018bc <answer2CPU+0x90>
 80018ba:	e162      	b.n	8001b82 <answer2CPU+0x356>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b15      	cmp	r3, #21
 80018c2:	d900      	bls.n	80018c6 <answer2CPU+0x9a>
 80018c4:	e15d      	b.n	8001b82 <answer2CPU+0x356>
//		if (cmd[0] != 0x10) {
//			GPIOC->ODR &= ~(1 << 6);
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 80018c6:	23a0      	movs	r3, #160	; 0xa0
 80018c8:	05db      	lsls	r3, r3, #23
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	2210      	movs	r2, #16
 80018ce:	4013      	ands	r3, r2
 80018d0:	d106      	bne.n	80018e0 <answer2CPU+0xb4>
					keyboard &= 0b11111110;
 80018d2:	220f      	movs	r2, #15
 80018d4:	18bb      	adds	r3, r7, r2
 80018d6:	18ba      	adds	r2, r7, r2
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	2101      	movs	r1, #1
 80018dc:	438a      	bics	r2, r1
 80018de:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 80018e0:	23a0      	movs	r3, #160	; 0xa0
 80018e2:	05db      	lsls	r3, r3, #23
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	2202      	movs	r2, #2
 80018e8:	4013      	ands	r3, r2
 80018ea:	d106      	bne.n	80018fa <answer2CPU+0xce>
					keyboard &= 0b11111101;
 80018ec:	220f      	movs	r2, #15
 80018ee:	18bb      	adds	r3, r7, r2
 80018f0:	18ba      	adds	r2, r7, r2
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	2102      	movs	r1, #2
 80018f6:	438a      	bics	r2, r1
 80018f8:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 80018fa:	23a0      	movs	r3, #160	; 0xa0
 80018fc:	05db      	lsls	r3, r3, #23
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	2201      	movs	r2, #1
 8001902:	4013      	ands	r3, r2
 8001904:	d106      	bne.n	8001914 <answer2CPU+0xe8>
					keyboard &= 0b11111011;
 8001906:	220f      	movs	r2, #15
 8001908:	18bb      	adds	r3, r7, r2
 800190a:	18ba      	adds	r2, r7, r2
 800190c:	7812      	ldrb	r2, [r2, #0]
 800190e:	2104      	movs	r1, #4
 8001910:	438a      	bics	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 8001914:	23a0      	movs	r3, #160	; 0xa0
 8001916:	05db      	lsls	r3, r3, #23
 8001918:	691a      	ldr	r2, [r3, #16]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	019b      	lsls	r3, r3, #6
 800191e:	4013      	ands	r3, r2
 8001920:	d106      	bne.n	8001930 <answer2CPU+0x104>
					keyboard &= 0b11110111;
 8001922:	220f      	movs	r2, #15
 8001924:	18bb      	adds	r3, r7, r2
 8001926:	18ba      	adds	r2, r7, r2
 8001928:	7812      	ldrb	r2, [r2, #0]
 800192a:	2108      	movs	r1, #8
 800192c:	438a      	bics	r2, r1
 800192e:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8001930:	23a0      	movs	r3, #160	; 0xa0
 8001932:	05db      	lsls	r3, r3, #23
 8001934:	691a      	ldr	r2, [r3, #16]
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	01db      	lsls	r3, r3, #7
 800193a:	4013      	ands	r3, r2
 800193c:	d106      	bne.n	800194c <answer2CPU+0x120>
					keyboard &= 0b11101111;
 800193e:	220f      	movs	r2, #15
 8001940:	18bb      	adds	r3, r7, r2
 8001942:	18ba      	adds	r2, r7, r2
 8001944:	7812      	ldrb	r2, [r2, #0]
 8001946:	2110      	movs	r1, #16
 8001948:	438a      	bics	r2, r1
 800194a:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 800194c:	210f      	movs	r1, #15
 800194e:	187b      	adds	r3, r7, r1
 8001950:	187a      	adds	r2, r7, r1
 8001952:	7812      	ldrb	r2, [r2, #0]
 8001954:	43d2      	mvns	r2, r2
 8001956:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 8001958:	200c      	movs	r0, #12
 800195a:	183b      	adds	r3, r7, r0
 800195c:	2204      	movs	r2, #4
 800195e:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001960:	183b      	adds	r3, r7, r0
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b29b      	uxth	r3, r3
 8001966:	3b02      	subs	r3, #2
 8001968:	b29a      	uxth	r2, r3
 800196a:	4b93      	ldr	r3, [pc, #588]	; (8001bb8 <answer2CPU+0x38c>)
 800196c:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 800196e:	187b      	adds	r3, r7, r1
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b29a      	uxth	r2, r3
 8001974:	4b90      	ldr	r3, [pc, #576]	; (8001bb8 <answer2CPU+0x38c>)
 8001976:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 8001978:	230e      	movs	r3, #14
 800197a:	18fb      	adds	r3, r7, r3
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	e011      	b.n	80019a6 <answer2CPU+0x17a>
					myCS = myCS + ans[i];
 8001982:	200e      	movs	r0, #14
 8001984:	183b      	adds	r3, r7, r0
 8001986:	781a      	ldrb	r2, [r3, #0]
 8001988:	4b8b      	ldr	r3, [pc, #556]	; (8001bb8 <answer2CPU+0x38c>)
 800198a:	0052      	lsls	r2, r2, #1
 800198c:	5ad3      	ldrh	r3, [r2, r3]
 800198e:	b2d9      	uxtb	r1, r3
 8001990:	220d      	movs	r2, #13
 8001992:	18bb      	adds	r3, r7, r2
 8001994:	18ba      	adds	r2, r7, r2
 8001996:	7812      	ldrb	r2, [r2, #0]
 8001998:	188a      	adds	r2, r1, r2
 800199a:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 800199c:	183b      	adds	r3, r7, r0
 800199e:	781a      	ldrb	r2, [r3, #0]
 80019a0:	183b      	adds	r3, r7, r0
 80019a2:	3201      	adds	r2, #1
 80019a4:	701a      	strb	r2, [r3, #0]
 80019a6:	200e      	movs	r0, #14
 80019a8:	183b      	adds	r3, r7, r0
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	230c      	movs	r3, #12
 80019ae:	18fb      	adds	r3, r7, r3
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dbe4      	blt.n	8001982 <answer2CPU+0x156>
				}
				myCS = 0 - myCS;
 80019b8:	210d      	movs	r1, #13
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	187a      	adds	r2, r7, r1
 80019be:	7812      	ldrb	r2, [r2, #0]
 80019c0:	4252      	negs	r2, r2
 80019c2:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	4b7b      	ldr	r3, [pc, #492]	; (8001bb8 <answer2CPU+0x38c>)
 80019cc:	80da      	strh	r2, [r3, #6]
				i=0;
 80019ce:	183b      	adds	r3, r7, r0
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================

				while(!(USART2->ISR & USART_ISR_TXE)){};
 80019d4:	46c0      	nop			; (mov r8, r8)
 80019d6:	4b79      	ldr	r3, [pc, #484]	; (8001bbc <answer2CPU+0x390>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	2280      	movs	r2, #128	; 0x80
 80019dc:	4013      	ands	r3, r2
 80019de:	d0fa      	beq.n	80019d6 <answer2CPU+0x1aa>
				USART2->TDR = ans[0]|0x0100;
 80019e0:	4b75      	ldr	r3, [pc, #468]	; (8001bb8 <answer2CPU+0x38c>)
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	2280      	movs	r2, #128	; 0x80
 80019e6:	0052      	lsls	r2, r2, #1
 80019e8:	4313      	orrs	r3, r2
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	4b73      	ldr	r3, [pc, #460]	; (8001bbc <answer2CPU+0x390>)
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80019f0:	230e      	movs	r3, #14
 80019f2:	18fb      	adds	r3, r7, r3
 80019f4:	2201      	movs	r2, #1
 80019f6:	701a      	strb	r2, [r3, #0]
 80019f8:	e013      	b.n	8001a22 <answer2CPU+0x1f6>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	4b6f      	ldr	r3, [pc, #444]	; (8001bbc <answer2CPU+0x390>)
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	2280      	movs	r2, #128	; 0x80
 8001a02:	4013      	ands	r3, r2
 8001a04:	d0fa      	beq.n	80019fc <answer2CPU+0x1d0>
				    USART2->TDR = (uint8_t)ans[i];
 8001a06:	210e      	movs	r1, #14
 8001a08:	187b      	adds	r3, r7, r1
 8001a0a:	781a      	ldrb	r2, [r3, #0]
 8001a0c:	4b6a      	ldr	r3, [pc, #424]	; (8001bb8 <answer2CPU+0x38c>)
 8001a0e:	0052      	lsls	r2, r2, #1
 8001a10:	5ad3      	ldrh	r3, [r2, r3]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b69      	ldr	r3, [pc, #420]	; (8001bbc <answer2CPU+0x390>)
 8001a16:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	781a      	ldrb	r2, [r3, #0]
 8001a1c:	187b      	adds	r3, r7, r1
 8001a1e:	3201      	adds	r2, #1
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	230e      	movs	r3, #14
 8001a24:	18fa      	adds	r2, r7, r3
 8001a26:	230c      	movs	r3, #12
 8001a28:	18fb      	adds	r3, r7, r3
 8001a2a:	7812      	ldrb	r2, [r2, #0]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d3e3      	bcc.n	80019fa <answer2CPU+0x1ce>
				  }
//				HAL_Delay(1);
				USART2->CR1 |= USART_CR1_RE;
 8001a32:	4b62      	ldr	r3, [pc, #392]	; (8001bbc <answer2CPU+0x390>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	4b61      	ldr	r3, [pc, #388]	; (8001bbc <answer2CPU+0x390>)
 8001a38:	2104      	movs	r1, #4
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]
				isReceiverDisabled=0;
 8001a3e:	4b5b      	ldr	r3, [pc, #364]	; (8001bac <answer2CPU+0x380>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
//				BFEN=1;
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b11      	cmp	r3, #17
 8001a4a:	d109      	bne.n	8001a60 <answer2CPU+0x234>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	789a      	ldrb	r2, [r3, #2]
 8001a50:	4b5b      	ldr	r3, [pc, #364]	; (8001bc0 <answer2CPU+0x394>)
 8001a52:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8001a54:	4b56      	ldr	r3, [pc, #344]	; (8001bb0 <answer2CPU+0x384>)
 8001a56:	2211      	movs	r2, #17
 8001a58:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001a5a:	4b5a      	ldr	r3, [pc, #360]	; (8001bc4 <answer2CPU+0x398>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b12      	cmp	r3, #18
 8001a66:	d115      	bne.n	8001a94 <answer2CPU+0x268>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3302      	adds	r3, #2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	001a      	movs	r2, r3
 8001a70:	4b55      	ldr	r3, [pc, #340]	; (8001bc8 <answer2CPU+0x39c>)
 8001a72:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3303      	adds	r3, #3
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	001a      	movs	r2, r3
 8001a7c:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <answer2CPU+0x3a0>)
 8001a7e:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	791a      	ldrb	r2, [r3, #4]
 8001a84:	4b4e      	ldr	r3, [pc, #312]	; (8001bc0 <answer2CPU+0x394>)
 8001a86:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8001a88:	4b49      	ldr	r3, [pc, #292]	; (8001bb0 <answer2CPU+0x384>)
 8001a8a:	2212      	movs	r2, #18
 8001a8c:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001a8e:	4b4d      	ldr	r3, [pc, #308]	; (8001bc4 <answer2CPU+0x398>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b13      	cmp	r3, #19
 8001a9a:	d140      	bne.n	8001b1e <answer2CPU+0x2f2>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	001a      	movs	r2, r3
 8001aa4:	4b48      	ldr	r3, [pc, #288]	; (8001bc8 <answer2CPU+0x39c>)
 8001aa6:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3303      	adds	r3, #3
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	001a      	movs	r2, r3
 8001ab0:	4b46      	ldr	r3, [pc, #280]	; (8001bcc <answer2CPU+0x3a0>)
 8001ab2:	601a      	str	r2, [r3, #0]
					fontInfo= cmd[4];
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	791a      	ldrb	r2, [r3, #4]
 8001ab8:	4b45      	ldr	r3, [pc, #276]	; (8001bd0 <answer2CPU+0x3a4>)
 8001aba:	701a      	strb	r2, [r3, #0]
					color=fontInfo|0xF0;
 8001abc:	4b44      	ldr	r3, [pc, #272]	; (8001bd0 <answer2CPU+0x3a4>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	4252      	negs	r2, r2
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	4b42      	ldr	r3, [pc, #264]	; (8001bd4 <answer2CPU+0x3a8>)
 8001aca:	701a      	strb	r2, [r3, #0]
					strLen = cmd[1] - 0x04;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <answer2CPU+0x3ac>)
 8001ad8:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 8001ada:	230e      	movs	r3, #14
 8001adc:	18fb      	adds	r3, r7, r3
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e00f      	b.n	8001b04 <answer2CPU+0x2d8>
					dataASCII[i] = cmd[i+5];
 8001ae4:	200e      	movs	r0, #14
 8001ae6:	183b      	adds	r3, r7, r0
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	3305      	adds	r3, #5
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	18d2      	adds	r2, r2, r3
 8001af0:	183b      	adds	r3, r7, r0
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	7811      	ldrb	r1, [r2, #0]
 8001af6:	4a39      	ldr	r2, [pc, #228]	; (8001bdc <answer2CPU+0x3b0>)
 8001af8:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8001afa:	183b      	adds	r3, r7, r0
 8001afc:	781a      	ldrb	r2, [r3, #0]
 8001afe:	183b      	adds	r3, r7, r0
 8001b00:	3201      	adds	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	4b34      	ldr	r3, [pc, #208]	; (8001bd8 <answer2CPU+0x3ac>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	220e      	movs	r2, #14
 8001b0a:	18ba      	adds	r2, r7, r2
 8001b0c:	7812      	ldrb	r2, [r2, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d3e8      	bcc.n	8001ae4 <answer2CPU+0x2b8>
				}
					cmd2Execute=0x13;
 8001b12:	4b27      	ldr	r3, [pc, #156]	; (8001bb0 <answer2CPU+0x384>)
 8001b14:	2213      	movs	r2, #19
 8001b16:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001b18:	4b2a      	ldr	r3, [pc, #168]	; (8001bc4 <answer2CPU+0x398>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b14      	cmp	r3, #20
 8001b24:	d109      	bne.n	8001b3a <answer2CPU+0x30e>
					soundNum = cmd[2];
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	789a      	ldrb	r2, [r3, #2]
 8001b2a:	4b2d      	ldr	r3, [pc, #180]	; (8001be0 <answer2CPU+0x3b4>)
 8001b2c:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8001b2e:	4b20      	ldr	r3, [pc, #128]	; (8001bb0 <answer2CPU+0x384>)
 8001b30:	2214      	movs	r2, #20
 8001b32:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001b34:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <answer2CPU+0x398>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b15      	cmp	r3, #21
 8001b40:	d10d      	bne.n	8001b5e <answer2CPU+0x332>
					volume = cmd[2];
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	789a      	ldrb	r2, [r3, #2]
 8001b46:	4b27      	ldr	r3, [pc, #156]	; (8001be4 <answer2CPU+0x3b8>)
 8001b48:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	78da      	ldrb	r2, [r3, #3]
 8001b4e:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <answer2CPU+0x3bc>)
 8001b50:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8001b52:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <answer2CPU+0x384>)
 8001b54:	2215      	movs	r2, #21
 8001b56:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001b58:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <answer2CPU+0x398>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b16      	cmp	r3, #22
 8001b64:	d10d      	bne.n	8001b82 <answer2CPU+0x356>
					volume = cmd[3];
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	78da      	ldrb	r2, [r3, #3]
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <answer2CPU+0x3b8>)
 8001b6c:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	791a      	ldrb	r2, [r3, #4]
 8001b72:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <answer2CPU+0x3bc>)
 8001b74:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <answer2CPU+0x384>)
 8001b78:	2216      	movs	r2, #22
 8001b7a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <answer2CPU+0x398>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d000      	beq.n	8001b8c <answer2CPU+0x360>
 8001b8a:	e09f      	b.n	8001ccc <answer2CPU+0x4a0>
				myLength = 0x14; //20 bytes length answer
 8001b8c:	210c      	movs	r1, #12
 8001b8e:	187b      	adds	r3, r7, r1
 8001b90:	2214      	movs	r2, #20
 8001b92:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001b94:	187b      	adds	r3, r7, r1
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	3b02      	subs	r3, #2
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <answer2CPU+0x38c>)
 8001ba0:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001ba2:	230e      	movs	r3, #14
 8001ba4:	18fb      	adds	r3, r7, r3
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
 8001baa:	e030      	b.n	8001c0e <answer2CPU+0x3e2>
 8001bac:	200003c4 	.word	0x200003c4
 8001bb0:	20000426 	.word	0x20000426
 8001bb4:	50000800 	.word	0x50000800
 8001bb8:	2000040c 	.word	0x2000040c
 8001bbc:	40004400 	.word	0x40004400
 8001bc0:	200003c5 	.word	0x200003c5
 8001bc4:	20000427 	.word	0x20000427
 8001bc8:	200003cc 	.word	0x200003cc
 8001bcc:	200003d0 	.word	0x200003d0
 8001bd0:	20000431 	.word	0x20000431
 8001bd4:	20000432 	.word	0x20000432
 8001bd8:	200003ca 	.word	0x200003ca
 8001bdc:	200003d8 	.word	0x200003d8
 8001be0:	200003c6 	.word	0x200003c6
 8001be4:	200003c7 	.word	0x200003c7
 8001be8:	200003c8 	.word	0x200003c8
					ans[i + 2] = PCB_type[i];
 8001bec:	200e      	movs	r0, #14
 8001bee:	183b      	adds	r3, r7, r0
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	4acb      	ldr	r2, [pc, #812]	; (8001f20 <answer2CPU+0x6f4>)
 8001bf4:	5cd1      	ldrb	r1, [r2, r3]
 8001bf6:	183b      	adds	r3, r7, r0
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	1c9a      	adds	r2, r3, #2
 8001bfc:	b289      	uxth	r1, r1
 8001bfe:	4bc9      	ldr	r3, [pc, #804]	; (8001f24 <answer2CPU+0x6f8>)
 8001c00:	0052      	lsls	r2, r2, #1
 8001c02:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001c04:	183b      	adds	r3, r7, r0
 8001c06:	781a      	ldrb	r2, [r3, #0]
 8001c08:	183b      	adds	r3, r7, r0
 8001c0a:	3201      	adds	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
 8001c0e:	220e      	movs	r2, #14
 8001c10:	18bb      	adds	r3, r7, r2
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b10      	cmp	r3, #16
 8001c16:	d9e9      	bls.n	8001bec <answer2CPU+0x3c0>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001c18:	18bb      	adds	r3, r7, r2
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e011      	b.n	8001c44 <answer2CPU+0x418>
					myCS = myCS + ans[i];
 8001c20:	200e      	movs	r0, #14
 8001c22:	183b      	adds	r3, r7, r0
 8001c24:	781a      	ldrb	r2, [r3, #0]
 8001c26:	4bbf      	ldr	r3, [pc, #764]	; (8001f24 <answer2CPU+0x6f8>)
 8001c28:	0052      	lsls	r2, r2, #1
 8001c2a:	5ad3      	ldrh	r3, [r2, r3]
 8001c2c:	b2d9      	uxtb	r1, r3
 8001c2e:	220d      	movs	r2, #13
 8001c30:	18bb      	adds	r3, r7, r2
 8001c32:	18ba      	adds	r2, r7, r2
 8001c34:	7812      	ldrb	r2, [r2, #0]
 8001c36:	188a      	adds	r2, r1, r2
 8001c38:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	781a      	ldrb	r2, [r3, #0]
 8001c3e:	183b      	adds	r3, r7, r0
 8001c40:	3201      	adds	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	230e      	movs	r3, #14
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	200c      	movs	r0, #12
 8001c4c:	183b      	adds	r3, r7, r0
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	3b01      	subs	r3, #1
 8001c52:	429a      	cmp	r2, r3
 8001c54:	dbe4      	blt.n	8001c20 <answer2CPU+0x3f4>
				}
				myCS = 0 - myCS;
 8001c56:	210d      	movs	r1, #13
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	187a      	adds	r2, r7, r1
 8001c5c:	7812      	ldrb	r2, [r2, #0]
 8001c5e:	4252      	negs	r2, r2
 8001c60:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001c62:	183b      	adds	r3, r7, r0
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	1e5a      	subs	r2, r3, #1
 8001c68:	187b      	adds	r3, r7, r1
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	b299      	uxth	r1, r3
 8001c6e:	4bad      	ldr	r3, [pc, #692]	; (8001f24 <answer2CPU+0x6f8>)
 8001c70:	0052      	lsls	r2, r2, #1
 8001c72:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001c74:	46c0      	nop			; (mov r8, r8)
 8001c76:	4bac      	ldr	r3, [pc, #688]	; (8001f28 <answer2CPU+0x6fc>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	2280      	movs	r2, #128	; 0x80
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d0fa      	beq.n	8001c76 <answer2CPU+0x44a>
				USART2->TDR = ans[0]|0x0100;
 8001c80:	4ba8      	ldr	r3, [pc, #672]	; (8001f24 <answer2CPU+0x6f8>)
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	2280      	movs	r2, #128	; 0x80
 8001c86:	0052      	lsls	r2, r2, #1
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	4ba6      	ldr	r3, [pc, #664]	; (8001f28 <answer2CPU+0x6fc>)
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001c90:	e014      	b.n	8001cbc <answer2CPU+0x490>
				  {
				    i++;
 8001c92:	210e      	movs	r1, #14
 8001c94:	187b      	adds	r3, r7, r1
 8001c96:	781a      	ldrb	r2, [r3, #0]
 8001c98:	187b      	adds	r3, r7, r1
 8001c9a:	3201      	adds	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	4ba1      	ldr	r3, [pc, #644]	; (8001f28 <answer2CPU+0x6fc>)
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	2280      	movs	r2, #128	; 0x80
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d0fa      	beq.n	8001ca0 <answer2CPU+0x474>
				    USART2->TDR = (uint8_t)ans[i];
 8001caa:	230e      	movs	r3, #14
 8001cac:	18fb      	adds	r3, r7, r3
 8001cae:	781a      	ldrb	r2, [r3, #0]
 8001cb0:	4b9c      	ldr	r3, [pc, #624]	; (8001f24 <answer2CPU+0x6f8>)
 8001cb2:	0052      	lsls	r2, r2, #1
 8001cb4:	5ad3      	ldrh	r3, [r2, r3]
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b9b      	ldr	r3, [pc, #620]	; (8001f28 <answer2CPU+0x6fc>)
 8001cba:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001cbc:	230e      	movs	r3, #14
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	781a      	ldrb	r2, [r3, #0]
 8001cc2:	4b98      	ldr	r3, [pc, #608]	; (8001f24 <answer2CPU+0x6f8>)
 8001cc4:	0052      	lsls	r2, r2, #1
 8001cc6:	5ad3      	ldrh	r3, [r2, r3]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1e2      	bne.n	8001c92 <answer2CPU+0x466>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d000      	beq.n	8001cd6 <answer2CPU+0x4aa>
 8001cd4:	e07f      	b.n	8001dd6 <answer2CPU+0x5aa>
				myLength = 0x0B; //19 bytes length answer
 8001cd6:	210c      	movs	r1, #12
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	220b      	movs	r2, #11
 8001cdc:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	3b02      	subs	r3, #2
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b8e      	ldr	r3, [pc, #568]	; (8001f24 <answer2CPU+0x6f8>)
 8001cea:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001cec:	230e      	movs	r3, #14
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
 8001cf4:	e010      	b.n	8001d18 <answer2CPU+0x4ec>
					ans[i + 2] = PCB_rev[i];
 8001cf6:	200e      	movs	r0, #14
 8001cf8:	183b      	adds	r3, r7, r0
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	4a8b      	ldr	r2, [pc, #556]	; (8001f2c <answer2CPU+0x700>)
 8001cfe:	5cd1      	ldrb	r1, [r2, r3]
 8001d00:	183b      	adds	r3, r7, r0
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	1c9a      	adds	r2, r3, #2
 8001d06:	b289      	uxth	r1, r1
 8001d08:	4b86      	ldr	r3, [pc, #536]	; (8001f24 <answer2CPU+0x6f8>)
 8001d0a:	0052      	lsls	r2, r2, #1
 8001d0c:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001d0e:	183b      	adds	r3, r7, r0
 8001d10:	781a      	ldrb	r2, [r3, #0]
 8001d12:	183b      	adds	r3, r7, r0
 8001d14:	3201      	adds	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
 8001d18:	220e      	movs	r2, #14
 8001d1a:	18bb      	adds	r3, r7, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b10      	cmp	r3, #16
 8001d20:	d9e9      	bls.n	8001cf6 <answer2CPU+0x4ca>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001d22:	18bb      	adds	r3, r7, r2
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	e011      	b.n	8001d4e <answer2CPU+0x522>
					myCS = myCS + ans[i];
 8001d2a:	200e      	movs	r0, #14
 8001d2c:	183b      	adds	r3, r7, r0
 8001d2e:	781a      	ldrb	r2, [r3, #0]
 8001d30:	4b7c      	ldr	r3, [pc, #496]	; (8001f24 <answer2CPU+0x6f8>)
 8001d32:	0052      	lsls	r2, r2, #1
 8001d34:	5ad3      	ldrh	r3, [r2, r3]
 8001d36:	b2d9      	uxtb	r1, r3
 8001d38:	220d      	movs	r2, #13
 8001d3a:	18bb      	adds	r3, r7, r2
 8001d3c:	18ba      	adds	r2, r7, r2
 8001d3e:	7812      	ldrb	r2, [r2, #0]
 8001d40:	188a      	adds	r2, r1, r2
 8001d42:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001d44:	183b      	adds	r3, r7, r0
 8001d46:	781a      	ldrb	r2, [r3, #0]
 8001d48:	183b      	adds	r3, r7, r0
 8001d4a:	3201      	adds	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
 8001d4e:	230e      	movs	r3, #14
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	781a      	ldrb	r2, [r3, #0]
 8001d54:	200c      	movs	r0, #12
 8001d56:	183b      	adds	r3, r7, r0
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	dbe4      	blt.n	8001d2a <answer2CPU+0x4fe>
				}
				myCS = 0 - myCS;
 8001d60:	210d      	movs	r1, #13
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	187a      	adds	r2, r7, r1
 8001d66:	7812      	ldrb	r2, [r2, #0]
 8001d68:	4252      	negs	r2, r2
 8001d6a:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001d6c:	183b      	adds	r3, r7, r0
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	1e5a      	subs	r2, r3, #1
 8001d72:	187b      	adds	r3, r7, r1
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	b299      	uxth	r1, r3
 8001d78:	4b6a      	ldr	r3, [pc, #424]	; (8001f24 <answer2CPU+0x6f8>)
 8001d7a:	0052      	lsls	r2, r2, #1
 8001d7c:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	4b69      	ldr	r3, [pc, #420]	; (8001f28 <answer2CPU+0x6fc>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	2280      	movs	r2, #128	; 0x80
 8001d86:	4013      	ands	r3, r2
 8001d88:	d0fa      	beq.n	8001d80 <answer2CPU+0x554>
				USART2->TDR = ans[0]|0x0100;
 8001d8a:	4b66      	ldr	r3, [pc, #408]	; (8001f24 <answer2CPU+0x6f8>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	0052      	lsls	r2, r2, #1
 8001d92:	4313      	orrs	r3, r2
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	4b64      	ldr	r3, [pc, #400]	; (8001f28 <answer2CPU+0x6fc>)
 8001d98:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001d9a:	e014      	b.n	8001dc6 <answer2CPU+0x59a>
					  {
					    i++;
 8001d9c:	210e      	movs	r1, #14
 8001d9e:	187b      	adds	r3, r7, r1
 8001da0:	781a      	ldrb	r2, [r3, #0]
 8001da2:	187b      	adds	r3, r7, r1
 8001da4:	3201      	adds	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	4b5f      	ldr	r3, [pc, #380]	; (8001f28 <answer2CPU+0x6fc>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	2280      	movs	r2, #128	; 0x80
 8001db0:	4013      	ands	r3, r2
 8001db2:	d0fa      	beq.n	8001daa <answer2CPU+0x57e>
					    USART2->TDR = (uint8_t)ans[i];
 8001db4:	230e      	movs	r3, #14
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	781a      	ldrb	r2, [r3, #0]
 8001dba:	4b5a      	ldr	r3, [pc, #360]	; (8001f24 <answer2CPU+0x6f8>)
 8001dbc:	0052      	lsls	r2, r2, #1
 8001dbe:	5ad3      	ldrh	r3, [r2, r3]
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4b59      	ldr	r3, [pc, #356]	; (8001f28 <answer2CPU+0x6fc>)
 8001dc4:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001dc6:	230e      	movs	r3, #14
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	781a      	ldrb	r2, [r3, #0]
 8001dcc:	4b55      	ldr	r3, [pc, #340]	; (8001f24 <answer2CPU+0x6f8>)
 8001dce:	0052      	lsls	r2, r2, #1
 8001dd0:	5ad3      	ldrh	r3, [r2, r3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1e2      	bne.n	8001d9c <answer2CPU+0x570>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d000      	beq.n	8001de0 <answer2CPU+0x5b4>
 8001dde:	e07f      	b.n	8001ee0 <answer2CPU+0x6b4>
				myLength = 0x13; //19 bytes length answer
 8001de0:	210c      	movs	r1, #12
 8001de2:	187b      	adds	r3, r7, r1
 8001de4:	2213      	movs	r2, #19
 8001de6:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001de8:	187b      	adds	r3, r7, r1
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	3b02      	subs	r3, #2
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b4c      	ldr	r3, [pc, #304]	; (8001f24 <answer2CPU+0x6f8>)
 8001df4:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001df6:	230e      	movs	r3, #14
 8001df8:	18fb      	adds	r3, r7, r3
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
 8001dfe:	e010      	b.n	8001e22 <answer2CPU+0x5f6>
					ans[i + 2] = EmitterSN[i];
 8001e00:	200e      	movs	r0, #14
 8001e02:	183b      	adds	r3, r7, r0
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	4a4a      	ldr	r2, [pc, #296]	; (8001f30 <answer2CPU+0x704>)
 8001e08:	5cd1      	ldrb	r1, [r2, r3]
 8001e0a:	183b      	adds	r3, r7, r0
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	1c9a      	adds	r2, r3, #2
 8001e10:	b289      	uxth	r1, r1
 8001e12:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <answer2CPU+0x6f8>)
 8001e14:	0052      	lsls	r2, r2, #1
 8001e16:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001e18:	183b      	adds	r3, r7, r0
 8001e1a:	781a      	ldrb	r2, [r3, #0]
 8001e1c:	183b      	adds	r3, r7, r0
 8001e1e:	3201      	adds	r2, #1
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	220e      	movs	r2, #14
 8001e24:	18bb      	adds	r3, r7, r2
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b10      	cmp	r3, #16
 8001e2a:	d9e9      	bls.n	8001e00 <answer2CPU+0x5d4>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001e2c:	18bb      	adds	r3, r7, r2
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]
 8001e32:	e011      	b.n	8001e58 <answer2CPU+0x62c>
					myCS = myCS + ans[i];
 8001e34:	200e      	movs	r0, #14
 8001e36:	183b      	adds	r3, r7, r0
 8001e38:	781a      	ldrb	r2, [r3, #0]
 8001e3a:	4b3a      	ldr	r3, [pc, #232]	; (8001f24 <answer2CPU+0x6f8>)
 8001e3c:	0052      	lsls	r2, r2, #1
 8001e3e:	5ad3      	ldrh	r3, [r2, r3]
 8001e40:	b2d9      	uxtb	r1, r3
 8001e42:	220d      	movs	r2, #13
 8001e44:	18bb      	adds	r3, r7, r2
 8001e46:	18ba      	adds	r2, r7, r2
 8001e48:	7812      	ldrb	r2, [r2, #0]
 8001e4a:	188a      	adds	r2, r1, r2
 8001e4c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001e4e:	183b      	adds	r3, r7, r0
 8001e50:	781a      	ldrb	r2, [r3, #0]
 8001e52:	183b      	adds	r3, r7, r0
 8001e54:	3201      	adds	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
 8001e58:	230e      	movs	r3, #14
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781a      	ldrb	r2, [r3, #0]
 8001e5e:	200c      	movs	r0, #12
 8001e60:	183b      	adds	r3, r7, r0
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	3b01      	subs	r3, #1
 8001e66:	429a      	cmp	r2, r3
 8001e68:	dbe4      	blt.n	8001e34 <answer2CPU+0x608>
				}
				myCS = 0 - myCS;
 8001e6a:	210d      	movs	r1, #13
 8001e6c:	187b      	adds	r3, r7, r1
 8001e6e:	187a      	adds	r2, r7, r1
 8001e70:	7812      	ldrb	r2, [r2, #0]
 8001e72:	4252      	negs	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001e76:	183b      	adds	r3, r7, r0
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	1e5a      	subs	r2, r3, #1
 8001e7c:	187b      	adds	r3, r7, r1
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b299      	uxth	r1, r3
 8001e82:	4b28      	ldr	r3, [pc, #160]	; (8001f24 <answer2CPU+0x6f8>)
 8001e84:	0052      	lsls	r2, r2, #1
 8001e86:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001e88:	46c0      	nop			; (mov r8, r8)
 8001e8a:	4b27      	ldr	r3, [pc, #156]	; (8001f28 <answer2CPU+0x6fc>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	2280      	movs	r2, #128	; 0x80
 8001e90:	4013      	ands	r3, r2
 8001e92:	d0fa      	beq.n	8001e8a <answer2CPU+0x65e>
				USART2->TDR = ans[0]|0x0100;
 8001e94:	4b23      	ldr	r3, [pc, #140]	; (8001f24 <answer2CPU+0x6f8>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	0052      	lsls	r2, r2, #1
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <answer2CPU+0x6fc>)
 8001ea2:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001ea4:	e014      	b.n	8001ed0 <answer2CPU+0x6a4>
				  {
				    i++;
 8001ea6:	210e      	movs	r1, #14
 8001ea8:	187b      	adds	r3, r7, r1
 8001eaa:	781a      	ldrb	r2, [r3, #0]
 8001eac:	187b      	adds	r3, r7, r1
 8001eae:	3201      	adds	r2, #1
 8001eb0:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <answer2CPU+0x6fc>)
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	2280      	movs	r2, #128	; 0x80
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d0fa      	beq.n	8001eb4 <answer2CPU+0x688>
				    	USART2->TDR = (uint8_t)ans[i];
 8001ebe:	230e      	movs	r3, #14
 8001ec0:	18fb      	adds	r3, r7, r3
 8001ec2:	781a      	ldrb	r2, [r3, #0]
 8001ec4:	4b17      	ldr	r3, [pc, #92]	; (8001f24 <answer2CPU+0x6f8>)
 8001ec6:	0052      	lsls	r2, r2, #1
 8001ec8:	5ad3      	ldrh	r3, [r2, r3]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <answer2CPU+0x6fc>)
 8001ece:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001ed0:	230e      	movs	r3, #14
 8001ed2:	18fb      	adds	r3, r7, r3
 8001ed4:	781a      	ldrb	r2, [r3, #0]
 8001ed6:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <answer2CPU+0x6f8>)
 8001ed8:	0052      	lsls	r2, r2, #1
 8001eda:	5ad3      	ldrh	r3, [r2, r3]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1e2      	bne.n	8001ea6 <answer2CPU+0x67a>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	d000      	beq.n	8001eea <answer2CPU+0x6be>
 8001ee8:	e07c      	b.n	8001fe4 <answer2CPU+0x7b8>
				myLength = 0x04; //4 bytes length answer
 8001eea:	210c      	movs	r1, #12
 8001eec:	187b      	adds	r3, r7, r1
 8001eee:	2204      	movs	r2, #4
 8001ef0:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001ef2:	187b      	adds	r3, r7, r1
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b02      	subs	r3, #2
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <answer2CPU+0x6f8>)
 8001efe:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <answer2CPU+0x708>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <answer2CPU+0x6f8>)
 8001f08:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8001f0a:	230d      	movs	r3, #13
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <answer2CPU+0x6f8>)
 8001f14:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8001f16:	230e      	movs	r3, #14
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	e01d      	b.n	8001f5c <answer2CPU+0x730>
 8001f20:	20000000 	.word	0x20000000
 8001f24:	2000040c 	.word	0x2000040c
 8001f28:	40004400 	.word	0x40004400
 8001f2c:	20000014 	.word	0x20000014
 8001f30:	20000020 	.word	0x20000020
 8001f34:	2000001c 	.word	0x2000001c
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8001f38:	200e      	movs	r0, #14
 8001f3a:	183b      	adds	r3, r7, r0
 8001f3c:	781a      	ldrb	r2, [r3, #0]
 8001f3e:	4b6d      	ldr	r3, [pc, #436]	; (80020f4 <answer2CPU+0x8c8>)
 8001f40:	0052      	lsls	r2, r2, #1
 8001f42:	5ad3      	ldrh	r3, [r2, r3]
 8001f44:	b2d9      	uxtb	r1, r3
 8001f46:	220d      	movs	r2, #13
 8001f48:	18bb      	adds	r3, r7, r2
 8001f4a:	18ba      	adds	r2, r7, r2
 8001f4c:	7812      	ldrb	r2, [r2, #0]
 8001f4e:	188a      	adds	r2, r1, r2
 8001f50:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001f52:	183b      	adds	r3, r7, r0
 8001f54:	781a      	ldrb	r2, [r3, #0]
 8001f56:	183b      	adds	r3, r7, r0
 8001f58:	3201      	adds	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
 8001f5c:	230e      	movs	r3, #14
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	781a      	ldrb	r2, [r3, #0]
 8001f62:	200c      	movs	r0, #12
 8001f64:	183b      	adds	r3, r7, r0
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	dbe4      	blt.n	8001f38 <answer2CPU+0x70c>
				}
				myCS = 0 - myCS;
 8001f6e:	210d      	movs	r1, #13
 8001f70:	187b      	adds	r3, r7, r1
 8001f72:	187a      	adds	r2, r7, r1
 8001f74:	7812      	ldrb	r2, [r2, #0]
 8001f76:	4252      	negs	r2, r2
 8001f78:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001f7a:	183b      	adds	r3, r7, r0
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	1e5a      	subs	r2, r3, #1
 8001f80:	187b      	adds	r3, r7, r1
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	b299      	uxth	r1, r3
 8001f86:	4b5b      	ldr	r3, [pc, #364]	; (80020f4 <answer2CPU+0x8c8>)
 8001f88:	0052      	lsls	r2, r2, #1
 8001f8a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	4b5a      	ldr	r3, [pc, #360]	; (80020f8 <answer2CPU+0x8cc>)
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	2280      	movs	r2, #128	; 0x80
 8001f94:	4013      	ands	r3, r2
 8001f96:	d0fa      	beq.n	8001f8e <answer2CPU+0x762>
					USART2->TDR = ans[0]|0x0100;
 8001f98:	4b56      	ldr	r3, [pc, #344]	; (80020f4 <answer2CPU+0x8c8>)
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	2280      	movs	r2, #128	; 0x80
 8001f9e:	0052      	lsls	r2, r2, #1
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	4b54      	ldr	r3, [pc, #336]	; (80020f8 <answer2CPU+0x8cc>)
 8001fa6:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001fa8:	e014      	b.n	8001fd4 <answer2CPU+0x7a8>
						{
						  i++;
 8001faa:	210e      	movs	r1, #14
 8001fac:	187b      	adds	r3, r7, r1
 8001fae:	781a      	ldrb	r2, [r3, #0]
 8001fb0:	187b      	adds	r3, r7, r1
 8001fb2:	3201      	adds	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	4b4f      	ldr	r3, [pc, #316]	; (80020f8 <answer2CPU+0x8cc>)
 8001fba:	69db      	ldr	r3, [r3, #28]
 8001fbc:	2280      	movs	r2, #128	; 0x80
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d0fa      	beq.n	8001fb8 <answer2CPU+0x78c>
						     USART2->TDR = (uint8_t)ans[i];
 8001fc2:	230e      	movs	r3, #14
 8001fc4:	18fb      	adds	r3, r7, r3
 8001fc6:	781a      	ldrb	r2, [r3, #0]
 8001fc8:	4b4a      	ldr	r3, [pc, #296]	; (80020f4 <answer2CPU+0x8c8>)
 8001fca:	0052      	lsls	r2, r2, #1
 8001fcc:	5ad3      	ldrh	r3, [r2, r3]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b49      	ldr	r3, [pc, #292]	; (80020f8 <answer2CPU+0x8cc>)
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001fd4:	230e      	movs	r3, #14
 8001fd6:	18fb      	adds	r3, r7, r3
 8001fd8:	781a      	ldrb	r2, [r3, #0]
 8001fda:	4b46      	ldr	r3, [pc, #280]	; (80020f4 <answer2CPU+0x8c8>)
 8001fdc:	0052      	lsls	r2, r2, #1
 8001fde:	5ad3      	ldrh	r3, [r2, r3]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1e2      	bne.n	8001faa <answer2CPU+0x77e>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d000      	beq.n	8001fee <answer2CPU+0x7c2>
 8001fec:	e076      	b.n	80020dc <answer2CPU+0x8b0>
				myLength = 0x04; //4 bytes length answer
 8001fee:	210c      	movs	r1, #12
 8001ff0:	187b      	adds	r3, r7, r1
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001ff6:	187b      	adds	r3, r7, r1
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b02      	subs	r3, #2
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	4b3c      	ldr	r3, [pc, #240]	; (80020f4 <answer2CPU+0x8c8>)
 8002002:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3302      	adds	r3, #2
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	001a      	movs	r2, r3
 800200c:	4b3b      	ldr	r3, [pc, #236]	; (80020fc <answer2CPU+0x8d0>)
 800200e:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8002010:	4b3b      	ldr	r3, [pc, #236]	; (8002100 <answer2CPU+0x8d4>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b29a      	uxth	r2, r3
 8002016:	4b37      	ldr	r3, [pc, #220]	; (80020f4 <answer2CPU+0x8c8>)
 8002018:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 800201a:	230d      	movs	r3, #13
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b29a      	uxth	r2, r3
 8002022:	4b34      	ldr	r3, [pc, #208]	; (80020f4 <answer2CPU+0x8c8>)
 8002024:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8002026:	230e      	movs	r3, #14
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	e011      	b.n	8002054 <answer2CPU+0x828>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8002030:	200e      	movs	r0, #14
 8002032:	183b      	adds	r3, r7, r0
 8002034:	781a      	ldrb	r2, [r3, #0]
 8002036:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <answer2CPU+0x8c8>)
 8002038:	0052      	lsls	r2, r2, #1
 800203a:	5ad3      	ldrh	r3, [r2, r3]
 800203c:	b2d9      	uxtb	r1, r3
 800203e:	220d      	movs	r2, #13
 8002040:	18bb      	adds	r3, r7, r2
 8002042:	18ba      	adds	r2, r7, r2
 8002044:	7812      	ldrb	r2, [r2, #0]
 8002046:	188a      	adds	r2, r1, r2
 8002048:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 800204a:	183b      	adds	r3, r7, r0
 800204c:	781a      	ldrb	r2, [r3, #0]
 800204e:	183b      	adds	r3, r7, r0
 8002050:	3201      	adds	r2, #1
 8002052:	701a      	strb	r2, [r3, #0]
 8002054:	230e      	movs	r3, #14
 8002056:	18fb      	adds	r3, r7, r3
 8002058:	781a      	ldrb	r2, [r3, #0]
 800205a:	200c      	movs	r0, #12
 800205c:	183b      	adds	r3, r7, r0
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	3b01      	subs	r3, #1
 8002062:	429a      	cmp	r2, r3
 8002064:	dbe4      	blt.n	8002030 <answer2CPU+0x804>
				}
				myCS = 0 - myCS;
 8002066:	210d      	movs	r1, #13
 8002068:	187b      	adds	r3, r7, r1
 800206a:	187a      	adds	r2, r7, r1
 800206c:	7812      	ldrb	r2, [r2, #0]
 800206e:	4252      	negs	r2, r2
 8002070:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8002072:	183b      	adds	r3, r7, r0
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	1e5a      	subs	r2, r3, #1
 8002078:	187b      	adds	r3, r7, r1
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	b299      	uxth	r1, r3
 800207e:	4b1d      	ldr	r3, [pc, #116]	; (80020f4 <answer2CPU+0x8c8>)
 8002080:	0052      	lsls	r2, r2, #1
 8002082:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8002084:	46c0      	nop			; (mov r8, r8)
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <answer2CPU+0x8cc>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	2280      	movs	r2, #128	; 0x80
 800208c:	4013      	ands	r3, r2
 800208e:	d0fa      	beq.n	8002086 <answer2CPU+0x85a>
				USART2->TDR = ans[0]|0x0100;
 8002090:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <answer2CPU+0x8c8>)
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	2280      	movs	r2, #128	; 0x80
 8002096:	0052      	lsls	r2, r2, #1
 8002098:	4313      	orrs	r3, r2
 800209a:	b29a      	uxth	r2, r3
 800209c:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <answer2CPU+0x8cc>)
 800209e:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 80020a0:	e014      	b.n	80020cc <answer2CPU+0x8a0>
				{
				  i++;
 80020a2:	210e      	movs	r1, #14
 80020a4:	187b      	adds	r3, r7, r1
 80020a6:	781a      	ldrb	r2, [r3, #0]
 80020a8:	187b      	adds	r3, r7, r1
 80020aa:	3201      	adds	r2, #1
 80020ac:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <answer2CPU+0x8cc>)
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	2280      	movs	r2, #128	; 0x80
 80020b6:	4013      	ands	r3, r2
 80020b8:	d0fa      	beq.n	80020b0 <answer2CPU+0x884>
				  USART2->TDR = (uint8_t)ans[i];
 80020ba:	230e      	movs	r3, #14
 80020bc:	18fb      	adds	r3, r7, r3
 80020be:	781a      	ldrb	r2, [r3, #0]
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <answer2CPU+0x8c8>)
 80020c2:	0052      	lsls	r2, r2, #1
 80020c4:	5ad3      	ldrh	r3, [r2, r3]
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <answer2CPU+0x8cc>)
 80020ca:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 80020cc:	230e      	movs	r3, #14
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	781a      	ldrb	r2, [r3, #0]
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <answer2CPU+0x8c8>)
 80020d4:	0052      	lsls	r2, r2, #1
 80020d6:	5ad3      	ldrh	r3, [r2, r3]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e2      	bne.n	80020a2 <answer2CPU+0x876>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 80020dc:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <answer2CPU+0x8cc>)
 80020de:	6a1a      	ldr	r2, [r3, #32]
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <answer2CPU+0x8cc>)
 80020e2:	2108      	movs	r1, #8
 80020e4:	430a      	orrs	r2, r1
 80020e6:	621a      	str	r2, [r3, #32]
}
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	0018      	movs	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b004      	add	sp, #16
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	2000040c 	.word	0x2000040c
 80020f8:	40004400 	.word	0x40004400
 80020fc:	200003d4 	.word	0x200003d4
 8002100:	200003c9 	.word	0x200003c9

08002104 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 800210a:	2001      	movs	r0, #1
 800210c:	f003 f9ae 	bl	800546c <HAL_Delay>
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002110:	4b28      	ldr	r3, [pc, #160]	; (80021b4 <MEM_Reset+0xb0>)
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	4b27      	ldr	r3, [pc, #156]	; (80021b4 <MEM_Reset+0xb0>)
 8002116:	4928      	ldr	r1, [pc, #160]	; (80021b8 <MEM_Reset+0xb4>)
 8002118:	400a      	ands	r2, r1
 800211a:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 800211c:	1dfb      	adds	r3, r7, #7
 800211e:	2266      	movs	r2, #102	; 0x66
 8002120:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8002122:	1df9      	adds	r1, r7, #7
 8002124:	4825      	ldr	r0, [pc, #148]	; (80021bc <MEM_Reset+0xb8>)
 8002126:	2305      	movs	r3, #5
 8002128:	2201      	movs	r2, #1
 800212a:	f007 f915 	bl	8009358 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 800212e:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <MEM_Reset+0xb0>)
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	4b20      	ldr	r3, [pc, #128]	; (80021b4 <MEM_Reset+0xb0>)
 8002134:	2180      	movs	r1, #128	; 0x80
 8002136:	0089      	lsls	r1, r1, #2
 8002138:	430a      	orrs	r2, r1
 800213a:	615a      	str	r2, [r3, #20]
		asm("NOP");
 800213c:	46c0      	nop			; (mov r8, r8)
		__NOP();
 800213e:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8002140:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 8002142:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8002144:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8002146:	46c0      	nop			; (mov r8, r8)
		GPIOB->ODR &= ~(1 << 9);			//reset cs
 8002148:	4b1a      	ldr	r3, [pc, #104]	; (80021b4 <MEM_Reset+0xb0>)
 800214a:	695a      	ldr	r2, [r3, #20]
 800214c:	4b19      	ldr	r3, [pc, #100]	; (80021b4 <MEM_Reset+0xb0>)
 800214e:	491a      	ldr	r1, [pc, #104]	; (80021b8 <MEM_Reset+0xb4>)
 8002150:	400a      	ands	r2, r1
 8002152:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 8002154:	1dfb      	adds	r3, r7, #7
 8002156:	2299      	movs	r2, #153	; 0x99
 8002158:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 800215a:	1df9      	adds	r1, r7, #7
 800215c:	4817      	ldr	r0, [pc, #92]	; (80021bc <MEM_Reset+0xb8>)
 800215e:	2305      	movs	r3, #5
 8002160:	2201      	movs	r2, #1
 8002162:	f007 f8f9 	bl	8009358 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8002166:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <MEM_Reset+0xb0>)
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <MEM_Reset+0xb0>)
 800216c:	2180      	movs	r1, #128	; 0x80
 800216e:	0089      	lsls	r1, r1, #2
 8002170:	430a      	orrs	r2, r1
 8002172:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8002174:	2001      	movs	r0, #1
 8002176:	f003 f979 	bl	800546c <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 800217a:	1dfb      	adds	r3, r7, #7
 800217c:	22b7      	movs	r2, #183	; 0xb7
 800217e:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <MEM_Reset+0xb0>)
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <MEM_Reset+0xb0>)
 8002186:	490c      	ldr	r1, [pc, #48]	; (80021b8 <MEM_Reset+0xb4>)
 8002188:	400a      	ands	r2, r1
 800218a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 800218c:	1df9      	adds	r1, r7, #7
 800218e:	480b      	ldr	r0, [pc, #44]	; (80021bc <MEM_Reset+0xb8>)
 8002190:	2305      	movs	r3, #5
 8002192:	2201      	movs	r2, #1
 8002194:	f007 f8e0 	bl	8009358 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8002198:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <MEM_Reset+0xb0>)
 800219a:	695a      	ldr	r2, [r3, #20]
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <MEM_Reset+0xb0>)
 800219e:	2180      	movs	r1, #128	; 0x80
 80021a0:	0089      	lsls	r1, r1, #2
 80021a2:	430a      	orrs	r2, r1
 80021a4:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 80021a6:	2001      	movs	r0, #1
 80021a8:	f003 f960 	bl	800546c <HAL_Delay>
	}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b002      	add	sp, #8
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	50000400 	.word	0x50000400
 80021b8:	fffffdff 	.word	0xfffffdff
 80021bc:	200001a0 	.word	0x200001a0

080021c0 <weoShowFullScreen>:
//==================================================================================================================================
	uint8_t weoShowFullScreen(uint8_t picNum) {
 80021c0:	b5b0      	push	{r4, r5, r7, lr}
 80021c2:	4c42      	ldr	r4, [pc, #264]	; (80022cc <weoShowFullScreen+0x10c>)
 80021c4:	44a5      	add	sp, r4
 80021c6:	af02      	add	r7, sp, #8
 80021c8:	0002      	movs	r2, r0
 80021ca:	4b41      	ldr	r3, [pc, #260]	; (80022d0 <weoShowFullScreen+0x110>)
 80021cc:	4941      	ldr	r1, [pc, #260]	; (80022d4 <weoShowFullScreen+0x114>)
 80021ce:	185b      	adds	r3, r3, r1
 80021d0:	19db      	adds	r3, r3, r7
 80021d2:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i, len;
		uint32_t addrInfo,addr,firstImAddr;
		memCMD = 0x13; //read command with 4-byte address
 80021d4:	4c40      	ldr	r4, [pc, #256]	; (80022d8 <weoShowFullScreen+0x118>)
 80021d6:	193b      	adds	r3, r7, r4
 80021d8:	2213      	movs	r2, #19
 80021da:	701a      	strb	r2, [r3, #0]
//		picNum=0x02;
		addr=(picNum)*0x2000;
 80021dc:	4b3c      	ldr	r3, [pc, #240]	; (80022d0 <weoShowFullScreen+0x110>)
 80021de:	185b      	adds	r3, r3, r1
 80021e0:	19db      	adds	r3, r3, r7
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	035b      	lsls	r3, r3, #13
 80021e6:	483d      	ldr	r0, [pc, #244]	; (80022dc <weoShowFullScreen+0x11c>)
 80021e8:	183a      	adds	r2, r7, r0
 80021ea:	6013      	str	r3, [r2, #0]
//		addr=0x00003800;
		addrArray[0]=addr & 0xFF;
 80021ec:	183b      	adds	r3, r7, r0
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <weoShowFullScreen+0x120>)
 80021f4:	185b      	adds	r3, r3, r1
 80021f6:	19db      	adds	r3, r3, r7
 80021f8:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 80021fa:	183b      	adds	r3, r7, r0
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	0a1b      	lsrs	r3, r3, #8
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b37      	ldr	r3, [pc, #220]	; (80022e0 <weoShowFullScreen+0x120>)
 8002204:	185b      	adds	r3, r3, r1
 8002206:	19db      	adds	r3, r3, r7
 8002208:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 800220a:	183b      	adds	r3, r7, r0
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	0c1b      	lsrs	r3, r3, #16
 8002210:	b2da      	uxtb	r2, r3
 8002212:	4b33      	ldr	r3, [pc, #204]	; (80022e0 <weoShowFullScreen+0x120>)
 8002214:	185b      	adds	r3, r3, r1
 8002216:	19db      	adds	r3, r3, r7
 8002218:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 800221a:	183b      	adds	r3, r7, r0
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0e1b      	lsrs	r3, r3, #24
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4b2f      	ldr	r3, [pc, #188]	; (80022e0 <weoShowFullScreen+0x120>)
 8002224:	185b      	adds	r3, r3, r1
 8002226:	19db      	adds	r3, r3, r7
 8002228:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 800222a:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <weoShowFullScreen+0x124>)
 800222c:	695a      	ldr	r2, [r3, #20]
 800222e:	4b2d      	ldr	r3, [pc, #180]	; (80022e4 <weoShowFullScreen+0x124>)
 8002230:	492d      	ldr	r1, [pc, #180]	; (80022e8 <weoShowFullScreen+0x128>)
 8002232:	400a      	ands	r2, r1
 8002234:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8002236:	1939      	adds	r1, r7, r4
 8002238:	482c      	ldr	r0, [pc, #176]	; (80022ec <weoShowFullScreen+0x12c>)
 800223a:	2332      	movs	r3, #50	; 0x32
 800223c:	2201      	movs	r2, #1
 800223e:	f007 f88b 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8002242:	2408      	movs	r4, #8
 8002244:	193b      	adds	r3, r7, r4
 8002246:	1cd9      	adds	r1, r3, #3
 8002248:	4828      	ldr	r0, [pc, #160]	; (80022ec <weoShowFullScreen+0x12c>)
 800224a:	2332      	movs	r3, #50	; 0x32
 800224c:	2201      	movs	r2, #1
 800224e:	f007 f883 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8002252:	193b      	adds	r3, r7, r4
 8002254:	1c99      	adds	r1, r3, #2
 8002256:	4825      	ldr	r0, [pc, #148]	; (80022ec <weoShowFullScreen+0x12c>)
 8002258:	2332      	movs	r3, #50	; 0x32
 800225a:	2201      	movs	r2, #1
 800225c:	f007 f87c 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8002260:	193b      	adds	r3, r7, r4
 8002262:	1c59      	adds	r1, r3, #1
 8002264:	4821      	ldr	r0, [pc, #132]	; (80022ec <weoShowFullScreen+0x12c>)
 8002266:	2332      	movs	r3, #50	; 0x32
 8002268:	2201      	movs	r2, #1
 800226a:	f007 f875 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 800226e:	1939      	adds	r1, r7, r4
 8002270:	481e      	ldr	r0, [pc, #120]	; (80022ec <weoShowFullScreen+0x12c>)
 8002272:	2332      	movs	r3, #50	; 0x32
 8002274:	2201      	movs	r2, #1
 8002276:	f007 f86f 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,8192, 5000);
 800227a:	4c1d      	ldr	r4, [pc, #116]	; (80022f0 <weoShowFullScreen+0x130>)
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	019a      	lsls	r2, r3, #6
 8002280:	2510      	movs	r5, #16
 8002282:	1979      	adds	r1, r7, r5
 8002284:	4819      	ldr	r0, [pc, #100]	; (80022ec <weoShowFullScreen+0x12c>)
 8002286:	0023      	movs	r3, r4
 8002288:	f007 f9be 	bl	8009608 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 800228c:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <weoShowFullScreen+0x124>)
 800228e:	695a      	ldr	r2, [r3, #20]
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <weoShowFullScreen+0x124>)
 8002292:	2180      	movs	r1, #128	; 0x80
 8002294:	0089      	lsls	r1, r1, #2
 8002296:	430a      	orrs	r2, r1
 8002298:	615a      	str	r2, [r3, #20]

		weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, MEM_Buffer); //   
 800229a:	197b      	adds	r3, r7, r5
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	23ff      	movs	r3, #255	; 0xff
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	237f      	movs	r3, #127	; 0x7f
 80022a4:	227f      	movs	r2, #127	; 0x7f
 80022a6:	2100      	movs	r1, #0
 80022a8:	2000      	movs	r0, #0
 80022aa:	f7ff f90f 	bl	80014cc <weoDrawRectangleFilled>
		cmd2Execute=0;
 80022ae:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <weoShowFullScreen+0x134>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
 80022b4:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <weoShowFullScreen+0x138>)
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <weoShowFullScreen+0x138>)
 80022ba:	2140      	movs	r1, #64	; 0x40
 80022bc:	430a      	orrs	r2, r1
 80022be:	615a      	str	r2, [r3, #20]
	}
 80022c0:	46c0      	nop			; (mov r8, r8)
 80022c2:	0018      	movs	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	4b03      	ldr	r3, [pc, #12]	; (80022d4 <weoShowFullScreen+0x114>)
 80022c8:	449d      	add	sp, r3
 80022ca:	bdb0      	pop	{r4, r5, r7, pc}
 80022cc:	ffffdfe0 	.word	0xffffdfe0
 80022d0:	ffffdfef 	.word	0xffffdfef
 80022d4:	00002018 	.word	0x00002018
 80022d8:	00002013 	.word	0x00002013
 80022dc:	00002014 	.word	0x00002014
 80022e0:	ffffdff0 	.word	0xffffdff0
 80022e4:	50000400 	.word	0x50000400
 80022e8:	fffffdff 	.word	0xfffffdff
 80022ec:	200001a0 	.word	0x200001a0
 80022f0:	00001388 	.word	0x00001388
 80022f4:	20000426 	.word	0x20000426
 80022f8:	50000800 	.word	0x50000800

080022fc <weoShowSmallImage>:
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
	}
//==========================================================================================================================
	uint8_t weoShowSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 80022fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022fe:	4c9f      	ldr	r4, [pc, #636]	; (800257c <weoShowSmallImage+0x280>)
 8002300:	44a5      	add	sp, r4
 8002302:	af02      	add	r7, sp, #8
 8002304:	0004      	movs	r4, r0
 8002306:	0008      	movs	r0, r1
 8002308:	0011      	movs	r1, r2
 800230a:	4b9d      	ldr	r3, [pc, #628]	; (8002580 <weoShowSmallImage+0x284>)
 800230c:	4d9d      	ldr	r5, [pc, #628]	; (8002584 <weoShowSmallImage+0x288>)
 800230e:	195b      	adds	r3, r3, r5
 8002310:	19db      	adds	r3, r3, r7
 8002312:	1c22      	adds	r2, r4, #0
 8002314:	701a      	strb	r2, [r3, #0]
 8002316:	4b9c      	ldr	r3, [pc, #624]	; (8002588 <weoShowSmallImage+0x28c>)
 8002318:	002c      	movs	r4, r5
 800231a:	191b      	adds	r3, r3, r4
 800231c:	19db      	adds	r3, r3, r7
 800231e:	1c02      	adds	r2, r0, #0
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	4b9a      	ldr	r3, [pc, #616]	; (800258c <weoShowSmallImage+0x290>)
 8002324:	0020      	movs	r0, r4
 8002326:	181b      	adds	r3, r3, r0
 8002328:	19db      	adds	r3, r3, r7
 800232a:	1c0a      	adds	r2, r1, #0
 800232c:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192];
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 800232e:	2300      	movs	r3, #0
 8002330:	4c97      	ldr	r4, [pc, #604]	; (8002590 <weoShowSmallImage+0x294>)
 8002332:	193a      	adds	r2, r7, r4
 8002334:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 8002336:	4d97      	ldr	r5, [pc, #604]	; (8002594 <weoShowSmallImage+0x298>)
 8002338:	197b      	adds	r3, r7, r5
 800233a:	2213      	movs	r2, #19
 800233c:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;// the right path is to multiply picNum * image repeat period!
 800233e:	4b90      	ldr	r3, [pc, #576]	; (8002580 <weoShowSmallImage+0x284>)
 8002340:	0001      	movs	r1, r0
 8002342:	185b      	adds	r3, r3, r1
 8002344:	19db      	adds	r3, r3, r7
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	33ff      	adds	r3, #255	; 0xff
 800234c:	035b      	lsls	r3, r3, #13
 800234e:	0026      	movs	r6, r4
 8002350:	19ba      	adds	r2, r7, r6
 8002352:	6013      	str	r3, [r2, #0]
//		addr=(picNum*0x2000);

		addrArray[0]=addr & 0xFF;
 8002354:	19bb      	adds	r3, r7, r6
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b8f      	ldr	r3, [pc, #572]	; (8002598 <weoShowSmallImage+0x29c>)
 800235c:	000c      	movs	r4, r1
 800235e:	191b      	adds	r3, r3, r4
 8002360:	19db      	adds	r3, r3, r7
 8002362:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8002364:	19bb      	adds	r3, r7, r6
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0a1b      	lsrs	r3, r3, #8
 800236a:	b2da      	uxtb	r2, r3
 800236c:	4b8a      	ldr	r3, [pc, #552]	; (8002598 <weoShowSmallImage+0x29c>)
 800236e:	191b      	adds	r3, r3, r4
 8002370:	19db      	adds	r3, r3, r7
 8002372:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8002374:	19bb      	adds	r3, r7, r6
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	0c1b      	lsrs	r3, r3, #16
 800237a:	b2da      	uxtb	r2, r3
 800237c:	4b86      	ldr	r3, [pc, #536]	; (8002598 <weoShowSmallImage+0x29c>)
 800237e:	191b      	adds	r3, r3, r4
 8002380:	19db      	adds	r3, r3, r7
 8002382:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8002384:	19bb      	adds	r3, r7, r6
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	0e1b      	lsrs	r3, r3, #24
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b82      	ldr	r3, [pc, #520]	; (8002598 <weoShowSmallImage+0x29c>)
 800238e:	191b      	adds	r3, r3, r4
 8002390:	19db      	adds	r3, r3, r7
 8002392:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002394:	4b81      	ldr	r3, [pc, #516]	; (800259c <weoShowSmallImage+0x2a0>)
 8002396:	695a      	ldr	r2, [r3, #20]
 8002398:	4b80      	ldr	r3, [pc, #512]	; (800259c <weoShowSmallImage+0x2a0>)
 800239a:	4981      	ldr	r1, [pc, #516]	; (80025a0 <weoShowSmallImage+0x2a4>)
 800239c:	400a      	ands	r2, r1
 800239e:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 80023a0:	1979      	adds	r1, r7, r5
 80023a2:	4880      	ldr	r0, [pc, #512]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023a4:	2332      	movs	r3, #50	; 0x32
 80023a6:	2201      	movs	r2, #1
 80023a8:	f006 ffd6 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 80023ac:	2508      	movs	r5, #8
 80023ae:	197b      	adds	r3, r7, r5
 80023b0:	1cd9      	adds	r1, r3, #3
 80023b2:	487c      	ldr	r0, [pc, #496]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023b4:	2332      	movs	r3, #50	; 0x32
 80023b6:	2201      	movs	r2, #1
 80023b8:	f006 ffce 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80023bc:	197b      	adds	r3, r7, r5
 80023be:	1c99      	adds	r1, r3, #2
 80023c0:	4878      	ldr	r0, [pc, #480]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023c2:	2332      	movs	r3, #50	; 0x32
 80023c4:	2201      	movs	r2, #1
 80023c6:	f006 ffc7 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80023ca:	197b      	adds	r3, r7, r5
 80023cc:	1c59      	adds	r1, r3, #1
 80023ce:	4875      	ldr	r0, [pc, #468]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023d0:	2332      	movs	r3, #50	; 0x32
 80023d2:	2201      	movs	r2, #1
 80023d4:	f006 ffc0 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80023d8:	1979      	adds	r1, r7, r5
 80023da:	4872      	ldr	r0, [pc, #456]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023dc:	2332      	movs	r3, #50	; 0x32
 80023de:	2201      	movs	r2, #1
 80023e0:	f006 ffba 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80023e4:	4b70      	ldr	r3, [pc, #448]	; (80025a8 <weoShowSmallImage+0x2ac>)
 80023e6:	220c      	movs	r2, #12
 80023e8:	18b9      	adds	r1, r7, r2
 80023ea:	486e      	ldr	r0, [pc, #440]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80023ec:	2202      	movs	r2, #2
 80023ee:	f007 f90b 	bl	8009608 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 80023f2:	4b6a      	ldr	r3, [pc, #424]	; (800259c <weoShowSmallImage+0x2a0>)
 80023f4:	695a      	ldr	r2, [r3, #20]
 80023f6:	4b69      	ldr	r3, [pc, #420]	; (800259c <weoShowSmallImage+0x2a0>)
 80023f8:	2180      	movs	r1, #128	; 0x80
 80023fa:	0089      	lsls	r1, r1, #2
 80023fc:	430a      	orrs	r2, r1
 80023fe:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 8002400:	4b6a      	ldr	r3, [pc, #424]	; (80025ac <weoShowSmallImage+0x2b0>)
 8002402:	0018      	movs	r0, r3
 8002404:	18fb      	adds	r3, r7, r3
 8002406:	4a6a      	ldr	r2, [pc, #424]	; (80025b0 <weoShowSmallImage+0x2b4>)
 8002408:	0021      	movs	r1, r4
 800240a:	1852      	adds	r2, r2, r1
 800240c:	19d2      	adds	r2, r2, r7
 800240e:	7812      	ldrb	r2, [r2, #0]
 8002410:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 8002412:	4c68      	ldr	r4, [pc, #416]	; (80025b4 <weoShowSmallImage+0x2b8>)
 8002414:	193b      	adds	r3, r7, r4
 8002416:	4a66      	ldr	r2, [pc, #408]	; (80025b0 <weoShowSmallImage+0x2b4>)
 8002418:	1852      	adds	r2, r2, r1
 800241a:	19d2      	adds	r2, r2, r7
 800241c:	7852      	ldrb	r2, [r2, #1]
 800241e:	701a      	strb	r2, [r3, #0]
//		len=(width*(height/2));

//		if(width % 2 !=0){
//			width-=0x01;
//		}
		len=((width+0)*((height)/2));
 8002420:	0003      	movs	r3, r0
 8002422:	18fb      	adds	r3, r7, r3
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b29b      	uxth	r3, r3
 8002428:	193a      	adds	r2, r7, r4
 800242a:	7812      	ldrb	r2, [r2, #0]
 800242c:	0852      	lsrs	r2, r2, #1
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	b292      	uxth	r2, r2
 8002432:	4353      	muls	r3, r2
 8002434:	b29a      	uxth	r2, r3
 8002436:	4b60      	ldr	r3, [pc, #384]	; (80025b8 <weoShowSmallImage+0x2bc>)
 8002438:	801a      	strh	r2, [r3, #0]

		addrData=addr+0x02;
 800243a:	19ba      	adds	r2, r7, r6
 800243c:	6813      	ldr	r3, [r2, #0]
 800243e:	3302      	adds	r3, #2
 8002440:	485e      	ldr	r0, [pc, #376]	; (80025bc <weoShowSmallImage+0x2c0>)
 8002442:	183a      	adds	r2, r7, r0
 8002444:	6013      	str	r3, [r2, #0]
		addrArray[0]=addrData & 0xFF;
 8002446:	183a      	adds	r2, r7, r0
 8002448:	6813      	ldr	r3, [r2, #0]
 800244a:	b2da      	uxtb	r2, r3
 800244c:	4b52      	ldr	r3, [pc, #328]	; (8002598 <weoShowSmallImage+0x29c>)
 800244e:	000c      	movs	r4, r1
 8002450:	1919      	adds	r1, r3, r4
 8002452:	19cb      	adds	r3, r1, r7
 8002454:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 8002456:	0001      	movs	r1, r0
 8002458:	187a      	adds	r2, r7, r1
 800245a:	6813      	ldr	r3, [r2, #0]
 800245c:	0a1b      	lsrs	r3, r3, #8
 800245e:	b2da      	uxtb	r2, r3
 8002460:	4b4d      	ldr	r3, [pc, #308]	; (8002598 <weoShowSmallImage+0x29c>)
 8002462:	191e      	adds	r6, r3, r4
 8002464:	19f3      	adds	r3, r6, r7
 8002466:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 8002468:	187a      	adds	r2, r7, r1
 800246a:	6813      	ldr	r3, [r2, #0]
 800246c:	0c1b      	lsrs	r3, r3, #16
 800246e:	b2da      	uxtb	r2, r3
 8002470:	4b49      	ldr	r3, [pc, #292]	; (8002598 <weoShowSmallImage+0x29c>)
 8002472:	191e      	adds	r6, r3, r4
 8002474:	19f3      	adds	r3, r6, r7
 8002476:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 8002478:	187a      	adds	r2, r7, r1
 800247a:	6813      	ldr	r3, [r2, #0]
 800247c:	0e1b      	lsrs	r3, r3, #24
 800247e:	b2da      	uxtb	r2, r3
 8002480:	4b45      	ldr	r3, [pc, #276]	; (8002598 <weoShowSmallImage+0x29c>)
 8002482:	1919      	adds	r1, r3, r4
 8002484:	19cb      	adds	r3, r1, r7
 8002486:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 8002488:	4b4d      	ldr	r3, [pc, #308]	; (80025c0 <weoShowSmallImage+0x2c4>)
 800248a:	6a1a      	ldr	r2, [r3, #32]
 800248c:	4b4c      	ldr	r3, [pc, #304]	; (80025c0 <weoShowSmallImage+0x2c4>)
 800248e:	2108      	movs	r1, #8
 8002490:	430a      	orrs	r2, r1
 8002492:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 8002494:	483f      	ldr	r0, [pc, #252]	; (8002594 <weoShowSmallImage+0x298>)
 8002496:	183b      	adds	r3, r7, r0
 8002498:	2213      	movs	r2, #19
 800249a:	701a      	strb	r2, [r3, #0]

		GPIOB->ODR &= ~(1 <<9);	//reset cs
 800249c:	4b3f      	ldr	r3, [pc, #252]	; (800259c <weoShowSmallImage+0x2a0>)
 800249e:	695a      	ldr	r2, [r3, #20]
 80024a0:	4b3e      	ldr	r3, [pc, #248]	; (800259c <weoShowSmallImage+0x2a0>)
 80024a2:	493f      	ldr	r1, [pc, #252]	; (80025a0 <weoShowSmallImage+0x2a4>)
 80024a4:	400a      	ands	r2, r1
 80024a6:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 80024a8:	1839      	adds	r1, r7, r0
 80024aa:	483e      	ldr	r0, [pc, #248]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024ac:	2332      	movs	r3, #50	; 0x32
 80024ae:	2201      	movs	r2, #1
 80024b0:	f006 ff52 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 80024b4:	197b      	adds	r3, r7, r5
 80024b6:	1cd9      	adds	r1, r3, #3
 80024b8:	483a      	ldr	r0, [pc, #232]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024ba:	2332      	movs	r3, #50	; 0x32
 80024bc:	2201      	movs	r2, #1
 80024be:	f006 ff4b 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 80024c2:	197b      	adds	r3, r7, r5
 80024c4:	1c99      	adds	r1, r3, #2
 80024c6:	4837      	ldr	r0, [pc, #220]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024c8:	2332      	movs	r3, #50	; 0x32
 80024ca:	2201      	movs	r2, #1
 80024cc:	f006 ff44 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80024d0:	197b      	adds	r3, r7, r5
 80024d2:	1c59      	adds	r1, r3, #1
 80024d4:	4833      	ldr	r0, [pc, #204]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024d6:	2332      	movs	r3, #50	; 0x32
 80024d8:	2201      	movs	r2, #1
 80024da:	f006 ff3d 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80024de:	1979      	adds	r1, r7, r5
 80024e0:	4830      	ldr	r0, [pc, #192]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024e2:	2332      	movs	r3, #50	; 0x32
 80024e4:	2201      	movs	r2, #1
 80024e6:	f006 ff37 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80024ea:	4b33      	ldr	r3, [pc, #204]	; (80025b8 <weoShowSmallImage+0x2bc>)
 80024ec:	881a      	ldrh	r2, [r3, #0]
 80024ee:	4b2e      	ldr	r3, [pc, #184]	; (80025a8 <weoShowSmallImage+0x2ac>)
 80024f0:	2510      	movs	r5, #16
 80024f2:	1979      	adds	r1, r7, r5
 80024f4:	482b      	ldr	r0, [pc, #172]	; (80025a4 <weoShowSmallImage+0x2a8>)
 80024f6:	f007 f887 	bl	8009608 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9;	// set cs
 80024fa:	4b28      	ldr	r3, [pc, #160]	; (800259c <weoShowSmallImage+0x2a0>)
 80024fc:	695a      	ldr	r2, [r3, #20]
 80024fe:	4b27      	ldr	r3, [pc, #156]	; (800259c <weoShowSmallImage+0x2a0>)
 8002500:	2180      	movs	r1, #128	; 0x80
 8002502:	0089      	lsls	r1, r1, #2
 8002504:	430a      	orrs	r2, r1
 8002506:	615a      	str	r2, [r3, #20]

		decY=1;
 8002508:	4b2e      	ldr	r3, [pc, #184]	; (80025c4 <weoShowSmallImage+0x2c8>)
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
//			decY=2;
//		}
//		imX = 0;
//		imY = 0;
//		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);//classic	//    0xFF - 
		weoDrawRectangleFilled(imX, imY, imX + width-1, (imY + height-1), 0xFF, MEM_Buffer);
 800250e:	4b1e      	ldr	r3, [pc, #120]	; (8002588 <weoShowSmallImage+0x28c>)
 8002510:	0021      	movs	r1, r4
 8002512:	185a      	adds	r2, r3, r1
 8002514:	19d2      	adds	r2, r2, r7
 8002516:	4b25      	ldr	r3, [pc, #148]	; (80025ac <weoShowSmallImage+0x2b0>)
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	7812      	ldrb	r2, [r2, #0]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	18d3      	adds	r3, r2, r3
 8002520:	b2db      	uxtb	r3, r3
 8002522:	3b01      	subs	r3, #1
 8002524:	b2dc      	uxtb	r4, r3
 8002526:	4b19      	ldr	r3, [pc, #100]	; (800258c <weoShowSmallImage+0x290>)
 8002528:	185a      	adds	r2, r3, r1
 800252a:	19d2      	adds	r2, r2, r7
 800252c:	4b21      	ldr	r3, [pc, #132]	; (80025b4 <weoShowSmallImage+0x2b8>)
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	18d3      	adds	r3, r2, r3
 8002536:	b2db      	uxtb	r3, r3
 8002538:	3b01      	subs	r3, #1
 800253a:	b2da      	uxtb	r2, r3
 800253c:	4b13      	ldr	r3, [pc, #76]	; (800258c <weoShowSmallImage+0x290>)
 800253e:	0008      	movs	r0, r1
 8002540:	185b      	adds	r3, r3, r1
 8002542:	19db      	adds	r3, r3, r7
 8002544:	7819      	ldrb	r1, [r3, #0]
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <weoShowSmallImage+0x28c>)
 8002548:	181b      	adds	r3, r3, r0
 800254a:	19db      	adds	r3, r3, r7
 800254c:	7818      	ldrb	r0, [r3, #0]
 800254e:	197b      	adds	r3, r7, r5
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	23ff      	movs	r3, #255	; 0xff
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	0013      	movs	r3, r2
 8002558:	0022      	movs	r2, r4
 800255a:	f7fe ffb7 	bl	80014cc <weoDrawRectangleFilled>
		cmd2Execute=0;
 800255e:	4b1a      	ldr	r3, [pc, #104]	; (80025c8 <weoShowSmallImage+0x2cc>)
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <weoShowSmallImage+0x2d0>)
 8002566:	695a      	ldr	r2, [r3, #20]
 8002568:	4b18      	ldr	r3, [pc, #96]	; (80025cc <weoShowSmallImage+0x2d0>)
 800256a:	2140      	movs	r1, #64	; 0x40
 800256c:	430a      	orrs	r2, r1
 800256e:	615a      	str	r2, [r3, #20]
	}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	0018      	movs	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	4b16      	ldr	r3, [pc, #88]	; (80025d0 <weoShowSmallImage+0x2d4>)
 8002578:	449d      	add	sp, r3
 800257a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800257c:	ffffdfd4 	.word	0xffffdfd4
 8002580:	ffffdfe7 	.word	0xffffdfe7
 8002584:	00002020 	.word	0x00002020
 8002588:	ffffdfe6 	.word	0xffffdfe6
 800258c:	ffffdfe5 	.word	0xffffdfe5
 8002590:	0000201c 	.word	0x0000201c
 8002594:	00002013 	.word	0x00002013
 8002598:	ffffdfe8 	.word	0xffffdfe8
 800259c:	50000400 	.word	0x50000400
 80025a0:	fffffdff 	.word	0xfffffdff
 80025a4:	200001a0 	.word	0x200001a0
 80025a8:	00001388 	.word	0x00001388
 80025ac:	0000201b 	.word	0x0000201b
 80025b0:	ffffdfec 	.word	0xffffdfec
 80025b4:	0000201a 	.word	0x0000201a
 80025b8:	2000042a 	.word	0x2000042a
 80025bc:	00002014 	.word	0x00002014
 80025c0:	40004400 	.word	0x40004400
 80025c4:	20000430 	.word	0x20000430
 80025c8:	20000426 	.word	0x20000426
 80025cc:	50000800 	.word	0x50000800
 80025d0:	00002024 	.word	0x00002024

080025d4 <soundLoad>:
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
	}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	uint8_t soundLoad(uint8_t soundNum) {
 80025d4:	b5b0      	push	{r4, r5, r7, lr}
 80025d6:	4cc6      	ldr	r4, [pc, #792]	; (80028f0 <soundLoad+0x31c>)
 80025d8:	44a5      	add	sp, r4
 80025da:	af00      	add	r7, sp, #0
 80025dc:	0002      	movs	r2, r0
 80025de:	4bc5      	ldr	r3, [pc, #788]	; (80028f4 <soundLoad+0x320>)
 80025e0:	49c5      	ldr	r1, [pc, #788]	; (80028f8 <soundLoad+0x324>)
 80025e2:	185b      	adds	r3, r3, r1
 80025e4:	19db      	adds	r3, r3, r7
 80025e6:	701a      	strb	r2, [r3, #0]
			uint8_t memCMD,addr_l,addr_L,addr_h,addr_H;
			uint8_t MEM_Buffer[8192], soundInfo[9],addrINFO[4],addr[4],length[4], addrSound;
			uint16_t i;
			uint32_t addrInfo,firstImAddr;
			memCMD = 0x13; //read command with 4-byte address
 80025e8:	48c4      	ldr	r0, [pc, #784]	; (80028fc <soundLoad+0x328>)
 80025ea:	183b      	adds	r3, r7, r0
 80025ec:	2213      	movs	r2, #19
 80025ee:	701a      	strb	r2, [r3, #0]

			if (curBuf == 0){
 80025f0:	4bc3      	ldr	r3, [pc, #780]	; (8002900 <soundLoad+0x32c>)
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d000      	beq.n	80025fa <soundLoad+0x26>
 80025f8:	e0ed      	b.n	80027d6 <soundLoad+0x202>
			address=startAddressForSoundInfo+(soundNum*0x09);
 80025fa:	4bbe      	ldr	r3, [pc, #760]	; (80028f4 <soundLoad+0x320>)
 80025fc:	185b      	adds	r3, r3, r1
 80025fe:	19db      	adds	r3, r3, r7
 8002600:	781a      	ldrb	r2, [r3, #0]
 8002602:	0013      	movs	r3, r2
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	189b      	adds	r3, r3, r2
 8002608:	2280      	movs	r2, #128	; 0x80
 800260a:	03d2      	lsls	r2, r2, #15
 800260c:	4694      	mov	ip, r2
 800260e:	4463      	add	r3, ip
 8002610:	001a      	movs	r2, r3
 8002612:	4bbc      	ldr	r3, [pc, #752]	; (8002904 <soundLoad+0x330>)
 8002614:	601a      	str	r2, [r3, #0]

			addrINFO[0]=address & 0xFF;
 8002616:	4bbb      	ldr	r3, [pc, #748]	; (8002904 <soundLoad+0x330>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	b2da      	uxtb	r2, r3
 800261c:	4bba      	ldr	r3, [pc, #744]	; (8002908 <soundLoad+0x334>)
 800261e:	000c      	movs	r4, r1
 8002620:	191b      	adds	r3, r3, r4
 8002622:	19db      	adds	r3, r3, r7
 8002624:	701a      	strb	r2, [r3, #0]
			addrINFO[1]=(address >> 8) & 0xFF;
 8002626:	4bb7      	ldr	r3, [pc, #732]	; (8002904 <soundLoad+0x330>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	0a1b      	lsrs	r3, r3, #8
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4bb6      	ldr	r3, [pc, #728]	; (8002908 <soundLoad+0x334>)
 8002630:	191b      	adds	r3, r3, r4
 8002632:	19db      	adds	r3, r3, r7
 8002634:	705a      	strb	r2, [r3, #1]
			addrINFO[2]=(address >> 16) & 0xFF;
 8002636:	4bb3      	ldr	r3, [pc, #716]	; (8002904 <soundLoad+0x330>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	0c1b      	lsrs	r3, r3, #16
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4bb2      	ldr	r3, [pc, #712]	; (8002908 <soundLoad+0x334>)
 8002640:	191b      	adds	r3, r3, r4
 8002642:	19db      	adds	r3, r3, r7
 8002644:	709a      	strb	r2, [r3, #2]
			addrINFO[3]=(address >> 24) & 0xFF;
 8002646:	4baf      	ldr	r3, [pc, #700]	; (8002904 <soundLoad+0x330>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	0e1b      	lsrs	r3, r3, #24
 800264c:	b2da      	uxtb	r2, r3
 800264e:	4bae      	ldr	r3, [pc, #696]	; (8002908 <soundLoad+0x334>)
 8002650:	191b      	adds	r3, r3, r4
 8002652:	19db      	adds	r3, r3, r7
 8002654:	70da      	strb	r2, [r3, #3]

			GPIOB->ODR &= ~(1 << 9); //reset cs
 8002656:	4bad      	ldr	r3, [pc, #692]	; (800290c <soundLoad+0x338>)
 8002658:	695a      	ldr	r2, [r3, #20]
 800265a:	4bac      	ldr	r3, [pc, #688]	; (800290c <soundLoad+0x338>)
 800265c:	49ac      	ldr	r1, [pc, #688]	; (8002910 <soundLoad+0x33c>)
 800265e:	400a      	ands	r2, r1
 8002660:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8002662:	1839      	adds	r1, r7, r0
 8002664:	48ab      	ldr	r0, [pc, #684]	; (8002914 <soundLoad+0x340>)
 8002666:	2332      	movs	r3, #50	; 0x32
 8002668:	2201      	movs	r2, #1
 800266a:	f006 fe75 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrINFO[3], 1, 50); //send address
 800266e:	2514      	movs	r5, #20
 8002670:	197b      	adds	r3, r7, r5
 8002672:	1cd9      	adds	r1, r3, #3
 8002674:	48a7      	ldr	r0, [pc, #668]	; (8002914 <soundLoad+0x340>)
 8002676:	2332      	movs	r3, #50	; 0x32
 8002678:	2201      	movs	r2, #1
 800267a:	f006 fe6d 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrINFO[2], 1, 50); //send address
 800267e:	197b      	adds	r3, r7, r5
 8002680:	1c99      	adds	r1, r3, #2
 8002682:	48a4      	ldr	r0, [pc, #656]	; (8002914 <soundLoad+0x340>)
 8002684:	2332      	movs	r3, #50	; 0x32
 8002686:	2201      	movs	r2, #1
 8002688:	f006 fe66 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrINFO[1], 1, 50); //send address
 800268c:	197b      	adds	r3, r7, r5
 800268e:	1c59      	adds	r1, r3, #1
 8002690:	48a0      	ldr	r0, [pc, #640]	; (8002914 <soundLoad+0x340>)
 8002692:	2332      	movs	r3, #50	; 0x32
 8002694:	2201      	movs	r2, #1
 8002696:	f006 fe5f 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrINFO[0], 1, 50); //send address
 800269a:	1979      	adds	r1, r7, r5
 800269c:	489d      	ldr	r0, [pc, #628]	; (8002914 <soundLoad+0x340>)
 800269e:	2332      	movs	r3, #50	; 0x32
 80026a0:	2201      	movs	r2, #1
 80026a2:	f006 fe59 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*) &soundInfo,9, 5000);//9 bits of soundInfo
 80026a6:	4b9c      	ldr	r3, [pc, #624]	; (8002918 <soundLoad+0x344>)
 80026a8:	2218      	movs	r2, #24
 80026aa:	18b9      	adds	r1, r7, r2
 80026ac:	4899      	ldr	r0, [pc, #612]	; (8002914 <soundLoad+0x340>)
 80026ae:	2209      	movs	r2, #9
 80026b0:	f006 ffaa 	bl	8009608 <HAL_SPI_Receive>
			GPIOB->ODR |= 1 << 9; // set cs
 80026b4:	4b95      	ldr	r3, [pc, #596]	; (800290c <soundLoad+0x338>)
 80026b6:	695a      	ldr	r2, [r3, #20]
 80026b8:	4b94      	ldr	r3, [pc, #592]	; (800290c <soundLoad+0x338>)
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	0089      	lsls	r1, r1, #2
 80026be:	430a      	orrs	r2, r1
 80026c0:	615a      	str	r2, [r3, #20]

			addr[0]=soundInfo[4];
 80026c2:	4b96      	ldr	r3, [pc, #600]	; (800291c <soundLoad+0x348>)
 80026c4:	0021      	movs	r1, r4
 80026c6:	185b      	adds	r3, r3, r1
 80026c8:	19db      	adds	r3, r3, r7
 80026ca:	791a      	ldrb	r2, [r3, #4]
 80026cc:	4b94      	ldr	r3, [pc, #592]	; (8002920 <soundLoad+0x34c>)
 80026ce:	185b      	adds	r3, r3, r1
 80026d0:	19db      	adds	r3, r3, r7
 80026d2:	701a      	strb	r2, [r3, #0]
			addr[1]=soundInfo[3];
 80026d4:	4b91      	ldr	r3, [pc, #580]	; (800291c <soundLoad+0x348>)
 80026d6:	185b      	adds	r3, r3, r1
 80026d8:	19db      	adds	r3, r3, r7
 80026da:	78da      	ldrb	r2, [r3, #3]
 80026dc:	4b90      	ldr	r3, [pc, #576]	; (8002920 <soundLoad+0x34c>)
 80026de:	185b      	adds	r3, r3, r1
 80026e0:	19db      	adds	r3, r3, r7
 80026e2:	705a      	strb	r2, [r3, #1]
			addr[2]=soundInfo[2];
 80026e4:	4b8d      	ldr	r3, [pc, #564]	; (800291c <soundLoad+0x348>)
 80026e6:	185b      	adds	r3, r3, r1
 80026e8:	19db      	adds	r3, r3, r7
 80026ea:	789a      	ldrb	r2, [r3, #2]
 80026ec:	4b8c      	ldr	r3, [pc, #560]	; (8002920 <soundLoad+0x34c>)
 80026ee:	185b      	adds	r3, r3, r1
 80026f0:	19db      	adds	r3, r3, r7
 80026f2:	709a      	strb	r2, [r3, #2]
			addr[3]=soundInfo[1];
 80026f4:	4b89      	ldr	r3, [pc, #548]	; (800291c <soundLoad+0x348>)
 80026f6:	185b      	adds	r3, r3, r1
 80026f8:	19db      	adds	r3, r3, r7
 80026fa:	785a      	ldrb	r2, [r3, #1]
 80026fc:	4b88      	ldr	r3, [pc, #544]	; (8002920 <soundLoad+0x34c>)
 80026fe:	185b      	adds	r3, r3, r1
 8002700:	19db      	adds	r3, r3, r7
 8002702:	70da      	strb	r2, [r3, #3]


			length[0]=soundInfo[8];
 8002704:	4b85      	ldr	r3, [pc, #532]	; (800291c <soundLoad+0x348>)
 8002706:	185b      	adds	r3, r3, r1
 8002708:	19db      	adds	r3, r3, r7
 800270a:	7a1a      	ldrb	r2, [r3, #8]
 800270c:	4b85      	ldr	r3, [pc, #532]	; (8002924 <soundLoad+0x350>)
 800270e:	185b      	adds	r3, r3, r1
 8002710:	19db      	adds	r3, r3, r7
 8002712:	701a      	strb	r2, [r3, #0]
			length[1]=soundInfo[7];
 8002714:	4b81      	ldr	r3, [pc, #516]	; (800291c <soundLoad+0x348>)
 8002716:	185b      	adds	r3, r3, r1
 8002718:	19db      	adds	r3, r3, r7
 800271a:	79da      	ldrb	r2, [r3, #7]
 800271c:	4b81      	ldr	r3, [pc, #516]	; (8002924 <soundLoad+0x350>)
 800271e:	185b      	adds	r3, r3, r1
 8002720:	19db      	adds	r3, r3, r7
 8002722:	705a      	strb	r2, [r3, #1]
			length[2]=soundInfo[6];
 8002724:	4b7d      	ldr	r3, [pc, #500]	; (800291c <soundLoad+0x348>)
 8002726:	185b      	adds	r3, r3, r1
 8002728:	19db      	adds	r3, r3, r7
 800272a:	799a      	ldrb	r2, [r3, #6]
 800272c:	4b7d      	ldr	r3, [pc, #500]	; (8002924 <soundLoad+0x350>)
 800272e:	185b      	adds	r3, r3, r1
 8002730:	19db      	adds	r3, r3, r7
 8002732:	709a      	strb	r2, [r3, #2]
			length[3]=soundInfo[5];
 8002734:	4b79      	ldr	r3, [pc, #484]	; (800291c <soundLoad+0x348>)
 8002736:	185b      	adds	r3, r3, r1
 8002738:	19db      	adds	r3, r3, r7
 800273a:	795a      	ldrb	r2, [r3, #5]
 800273c:	4b79      	ldr	r3, [pc, #484]	; (8002924 <soundLoad+0x350>)
 800273e:	185b      	adds	r3, r3, r1
 8002740:	19db      	adds	r3, r3, r7
 8002742:	70da      	strb	r2, [r3, #3]

			len|=length[3];
 8002744:	4b77      	ldr	r3, [pc, #476]	; (8002924 <soundLoad+0x350>)
 8002746:	185b      	adds	r3, r3, r1
 8002748:	19db      	adds	r3, r3, r7
 800274a:	78db      	ldrb	r3, [r3, #3]
 800274c:	b29a      	uxth	r2, r3
 800274e:	4b76      	ldr	r3, [pc, #472]	; (8002928 <soundLoad+0x354>)
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	4313      	orrs	r3, r2
 8002754:	b29a      	uxth	r2, r3
 8002756:	4b74      	ldr	r3, [pc, #464]	; (8002928 <soundLoad+0x354>)
 8002758:	801a      	strh	r2, [r3, #0]
			len<<=8;
 800275a:	4b73      	ldr	r3, [pc, #460]	; (8002928 <soundLoad+0x354>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b29a      	uxth	r2, r3
 8002762:	4b71      	ldr	r3, [pc, #452]	; (8002928 <soundLoad+0x354>)
 8002764:	801a      	strh	r2, [r3, #0]
			len|=length[2];
 8002766:	4b6f      	ldr	r3, [pc, #444]	; (8002924 <soundLoad+0x350>)
 8002768:	185b      	adds	r3, r3, r1
 800276a:	19db      	adds	r3, r3, r7
 800276c:	789b      	ldrb	r3, [r3, #2]
 800276e:	b29a      	uxth	r2, r3
 8002770:	4b6d      	ldr	r3, [pc, #436]	; (8002928 <soundLoad+0x354>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	4313      	orrs	r3, r2
 8002776:	b29a      	uxth	r2, r3
 8002778:	4b6b      	ldr	r3, [pc, #428]	; (8002928 <soundLoad+0x354>)
 800277a:	801a      	strh	r2, [r3, #0]
			len<<=8;
 800277c:	4b6a      	ldr	r3, [pc, #424]	; (8002928 <soundLoad+0x354>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b68      	ldr	r3, [pc, #416]	; (8002928 <soundLoad+0x354>)
 8002786:	801a      	strh	r2, [r3, #0]
			len|=length[1];
 8002788:	4b66      	ldr	r3, [pc, #408]	; (8002924 <soundLoad+0x350>)
 800278a:	185b      	adds	r3, r3, r1
 800278c:	19db      	adds	r3, r3, r7
 800278e:	785b      	ldrb	r3, [r3, #1]
 8002790:	b29a      	uxth	r2, r3
 8002792:	4b65      	ldr	r3, [pc, #404]	; (8002928 <soundLoad+0x354>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	4313      	orrs	r3, r2
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b63      	ldr	r3, [pc, #396]	; (8002928 <soundLoad+0x354>)
 800279c:	801a      	strh	r2, [r3, #0]
			len<<=8;
 800279e:	4b62      	ldr	r3, [pc, #392]	; (8002928 <soundLoad+0x354>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	4b60      	ldr	r3, [pc, #384]	; (8002928 <soundLoad+0x354>)
 80027a8:	801a      	strh	r2, [r3, #0]
			len|=length[0];
 80027aa:	4b5e      	ldr	r3, [pc, #376]	; (8002924 <soundLoad+0x350>)
 80027ac:	185b      	adds	r3, r3, r1
 80027ae:	19db      	adds	r3, r3, r7
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	4b5c      	ldr	r3, [pc, #368]	; (8002928 <soundLoad+0x354>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	4b5a      	ldr	r3, [pc, #360]	; (8002928 <soundLoad+0x354>)
 80027be:	801a      	strh	r2, [r3, #0]

			soundLen = len;
 80027c0:	4b59      	ldr	r3, [pc, #356]	; (8002928 <soundLoad+0x354>)
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	001a      	movs	r2, r3
 80027c6:	4b59      	ldr	r3, [pc, #356]	; (800292c <soundLoad+0x358>)
 80027c8:	601a      	str	r2, [r3, #0]
			bufCount = len / bufLen;
 80027ca:	4b57      	ldr	r3, [pc, #348]	; (8002928 <soundLoad+0x354>)
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	0a9b      	lsrs	r3, r3, #10
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	4b57      	ldr	r3, [pc, #348]	; (8002930 <soundLoad+0x35c>)
 80027d4:	801a      	strh	r2, [r3, #0]
			}

			addrSound += (bufLen * curBuf);
 80027d6:	4857      	ldr	r0, [pc, #348]	; (8002934 <soundLoad+0x360>)
 80027d8:	183b      	adds	r3, r7, r0
 80027da:	183a      	adds	r2, r7, r0
 80027dc:	7812      	ldrb	r2, [r2, #0]
 80027de:	701a      	strb	r2, [r3, #0]
			if (curBuf != 0){
 80027e0:	4b47      	ldr	r3, [pc, #284]	; (8002900 <soundLoad+0x32c>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d015      	beq.n	8002814 <soundLoad+0x240>
			addr[0]=addrSound & 0xFF;
 80027e8:	4b4d      	ldr	r3, [pc, #308]	; (8002920 <soundLoad+0x34c>)
 80027ea:	4943      	ldr	r1, [pc, #268]	; (80028f8 <soundLoad+0x324>)
 80027ec:	185b      	adds	r3, r3, r1
 80027ee:	19db      	adds	r3, r3, r7
 80027f0:	183a      	adds	r2, r7, r0
 80027f2:	7812      	ldrb	r2, [r2, #0]
 80027f4:	701a      	strb	r2, [r3, #0]
			addr[1]=(addrSound >> 8) & 0xFF;
 80027f6:	4b4a      	ldr	r3, [pc, #296]	; (8002920 <soundLoad+0x34c>)
 80027f8:	185b      	adds	r3, r3, r1
 80027fa:	19db      	adds	r3, r3, r7
 80027fc:	2200      	movs	r2, #0
 80027fe:	705a      	strb	r2, [r3, #1]
			addr[2]=(addrSound >> 16) & 0xFF;
 8002800:	4b47      	ldr	r3, [pc, #284]	; (8002920 <soundLoad+0x34c>)
 8002802:	185b      	adds	r3, r3, r1
 8002804:	19db      	adds	r3, r3, r7
 8002806:	2200      	movs	r2, #0
 8002808:	709a      	strb	r2, [r3, #2]
			addr[3]=(addrSound >> 24) & 0xFF;
 800280a:	4b45      	ldr	r3, [pc, #276]	; (8002920 <soundLoad+0x34c>)
 800280c:	185b      	adds	r3, r3, r1
 800280e:	19db      	adds	r3, r3, r7
 8002810:	2200      	movs	r2, #0
 8002812:	70da      	strb	r2, [r3, #3]
			}

			GPIOB->ODR &= ~(1 << 9); //reset cs
 8002814:	4b3d      	ldr	r3, [pc, #244]	; (800290c <soundLoad+0x338>)
 8002816:	695a      	ldr	r2, [r3, #20]
 8002818:	4b3c      	ldr	r3, [pc, #240]	; (800290c <soundLoad+0x338>)
 800281a:	493d      	ldr	r1, [pc, #244]	; (8002910 <soundLoad+0x33c>)
 800281c:	400a      	ands	r2, r1
 800281e:	615a      	str	r2, [r3, #20]

			HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8002820:	4b36      	ldr	r3, [pc, #216]	; (80028fc <soundLoad+0x328>)
 8002822:	18f9      	adds	r1, r7, r3
 8002824:	483b      	ldr	r0, [pc, #236]	; (8002914 <soundLoad+0x340>)
 8002826:	2332      	movs	r3, #50	; 0x32
 8002828:	2201      	movs	r2, #1
 800282a:	f006 fd95 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[3], 1, 50); //send address
 800282e:	2410      	movs	r4, #16
 8002830:	193b      	adds	r3, r7, r4
 8002832:	1cd9      	adds	r1, r3, #3
 8002834:	4837      	ldr	r0, [pc, #220]	; (8002914 <soundLoad+0x340>)
 8002836:	2332      	movs	r3, #50	; 0x32
 8002838:	2201      	movs	r2, #1
 800283a:	f006 fd8d 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[2], 1, 50); //send address
 800283e:	193b      	adds	r3, r7, r4
 8002840:	1c99      	adds	r1, r3, #2
 8002842:	4834      	ldr	r0, [pc, #208]	; (8002914 <soundLoad+0x340>)
 8002844:	2332      	movs	r3, #50	; 0x32
 8002846:	2201      	movs	r2, #1
 8002848:	f006 fd86 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[1], 1, 50); //send address
 800284c:	193b      	adds	r3, r7, r4
 800284e:	1c59      	adds	r1, r3, #1
 8002850:	4830      	ldr	r0, [pc, #192]	; (8002914 <soundLoad+0x340>)
 8002852:	2332      	movs	r3, #50	; 0x32
 8002854:	2201      	movs	r2, #1
 8002856:	f006 fd7f 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[0], 1, 50); //send address
 800285a:	1939      	adds	r1, r7, r4
 800285c:	482d      	ldr	r0, [pc, #180]	; (8002914 <soundLoad+0x340>)
 800285e:	2332      	movs	r3, #50	; 0x32
 8002860:	2201      	movs	r2, #1
 8002862:	f006 fd79 	bl	8009358 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*)SOUND1, bufLen,5000);
 8002866:	4c2c      	ldr	r4, [pc, #176]	; (8002918 <soundLoad+0x344>)
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	00da      	lsls	r2, r3, #3
 800286c:	4932      	ldr	r1, [pc, #200]	; (8002938 <soundLoad+0x364>)
 800286e:	4829      	ldr	r0, [pc, #164]	; (8002914 <soundLoad+0x340>)
 8002870:	0023      	movs	r3, r4
 8002872:	f006 fec9 	bl	8009608 <HAL_SPI_Receive>
			for (i = 0; i < bufLen; i++){
 8002876:	4b31      	ldr	r3, [pc, #196]	; (800293c <soundLoad+0x368>)
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	2200      	movs	r2, #0
 800287c:	801a      	strh	r2, [r3, #0]
 800287e:	e00f      	b.n	80028a0 <soundLoad+0x2cc>
				SOUND2[i] = SOUND1[i];
 8002880:	482e      	ldr	r0, [pc, #184]	; (800293c <soundLoad+0x368>)
 8002882:	183b      	adds	r3, r7, r0
 8002884:	8819      	ldrh	r1, [r3, #0]
 8002886:	183b      	adds	r3, r7, r0
 8002888:	881a      	ldrh	r2, [r3, #0]
 800288a:	4b2b      	ldr	r3, [pc, #172]	; (8002938 <soundLoad+0x364>)
 800288c:	0049      	lsls	r1, r1, #1
 800288e:	5ac9      	ldrh	r1, [r1, r3]
 8002890:	4b2b      	ldr	r3, [pc, #172]	; (8002940 <soundLoad+0x36c>)
 8002892:	0052      	lsls	r2, r2, #1
 8002894:	52d1      	strh	r1, [r2, r3]
			for (i = 0; i < bufLen; i++){
 8002896:	183b      	adds	r3, r7, r0
 8002898:	881a      	ldrh	r2, [r3, #0]
 800289a:	183b      	adds	r3, r7, r0
 800289c:	3201      	adds	r2, #1
 800289e:	801a      	strh	r2, [r3, #0]
 80028a0:	4b26      	ldr	r3, [pc, #152]	; (800293c <soundLoad+0x368>)
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	881a      	ldrh	r2, [r3, #0]
 80028a6:	2380      	movs	r3, #128	; 0x80
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d3e8      	bcc.n	8002880 <soundLoad+0x2ac>
			}
			if (curBuf == 0){
 80028ae:	4b14      	ldr	r3, [pc, #80]	; (8002900 <soundLoad+0x32c>)
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d106      	bne.n	80028c4 <soundLoad+0x2f0>
				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)SOUND2, bufLen/2);
 80028b6:	2380      	movs	r3, #128	; 0x80
 80028b8:	009a      	lsls	r2, r3, #2
 80028ba:	4921      	ldr	r1, [pc, #132]	; (8002940 <soundLoad+0x36c>)
 80028bc:	4b21      	ldr	r3, [pc, #132]	; (8002944 <soundLoad+0x370>)
 80028be:	0018      	movs	r0, r3
 80028c0:	f005 f8a4 	bl	8007a0c <HAL_I2S_Transmit_DMA>
			}
			while (!soundReady){}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	4b20      	ldr	r3, [pc, #128]	; (8002948 <soundLoad+0x374>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0fb      	beq.n	80028c6 <soundLoad+0x2f2>
			if (curBuf != 0){
 80028ce:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <soundLoad+0x32c>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d006      	beq.n	80028e4 <soundLoad+0x310>
			HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)SOUND2, bufLen/2);
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	009a      	lsls	r2, r3, #2
 80028da:	4919      	ldr	r1, [pc, #100]	; (8002940 <soundLoad+0x36c>)
 80028dc:	4b19      	ldr	r3, [pc, #100]	; (8002944 <soundLoad+0x370>)
 80028de:	0018      	movs	r0, r3
 80028e0:	f005 f894 	bl	8007a0c <HAL_I2S_Transmit_DMA>
			}

//			HAL_Delay(500);
//			SoundPlay();
		}
 80028e4:	46c0      	nop			; (mov r8, r8)
 80028e6:	0018      	movs	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <soundLoad+0x324>)
 80028ec:	449d      	add	sp, r3
 80028ee:	bdb0      	pop	{r4, r5, r7, pc}
 80028f0:	ffffdfd8 	.word	0xffffdfd8
 80028f4:	ffffdfdf 	.word	0xffffdfdf
 80028f8:	00002028 	.word	0x00002028
 80028fc:	00002024 	.word	0x00002024
 8002900:	20000434 	.word	0x20000434
 8002904:	2000042c 	.word	0x2000042c
 8002908:	ffffdfec 	.word	0xffffdfec
 800290c:	50000400 	.word	0x50000400
 8002910:	fffffdff 	.word	0xfffffdff
 8002914:	200001a0 	.word	0x200001a0
 8002918:	00001388 	.word	0x00001388
 800291c:	ffffdff0 	.word	0xffffdff0
 8002920:	ffffdfe8 	.word	0xffffdfe8
 8002924:	ffffdfe4 	.word	0xffffdfe4
 8002928:	2000042a 	.word	0x2000042a
 800292c:	20001438 	.word	0x20001438
 8002930:	20000436 	.word	0x20000436
 8002934:	00002025 	.word	0x00002025
 8002938:	20000438 	.word	0x20000438
 800293c:	00002026 	.word	0x00002026
 8002940:	20000c38 	.word	0x20000c38
 8002944:	20000108 	.word	0x20000108
 8002948:	20000061 	.word	0x20000061

0800294c <soundPlay>:
//=========================================================================================================================
	uint8_t soundPlay(uint8_t soundNum) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	0002      	movs	r2, r0
 8002954:	1dfb      	adds	r3, r7, #7
 8002956:	701a      	strb	r2, [r3, #0]
//		HAL_Delay(500);

//		HAL_Delay(500);
			I2C_SOUND_ChangePage(0x01);
 8002958:	2001      	movs	r0, #1
 800295a:	f7fe fe9d 	bl	8001698 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x01, 0x00);
 800295e:	2100      	movs	r1, #0
 8002960:	2001      	movs	r0, #1
 8002962:	f7fe feb7 	bl	80016d4 <WriteReg_I2C_SOUND>
			I2C_SOUND_ChangePage(0x00);
 8002966:	2000      	movs	r0, #0
 8002968:	f7fe fe96 	bl	8001698 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 800296c:	2130      	movs	r1, #48	; 0x30
 800296e:	2041      	movs	r0, #65	; 0x41
 8002970:	f7fe feb0 	bl	80016d4 <WriteReg_I2C_SOUND>
		//	I2C_SOUND_ChangePage(0x00);
			I2C_SOUND_ChangePage(0x01);
 8002974:	2001      	movs	r0, #1
 8002976:	f7fe fe8f 	bl	8001698 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 800297a:	2100      	movs	r1, #0
 800297c:	2010      	movs	r0, #16
 800297e:	f7fe fea9 	bl	80016d4 <WriteReg_I2C_SOUND>
			WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 8002982:	2124      	movs	r1, #36	; 0x24
 8002984:	202e      	movs	r0, #46	; 0x2e
 8002986:	f7fe fea5 	bl	80016d4 <WriteReg_I2C_SOUND>
			soundLoad(soundNum);
 800298a:	1dfb      	adds	r3, r7, #7
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	0018      	movs	r0, r3
 8002990:	f7ff fe20 	bl	80025d4 <soundLoad>
//			HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)SOUND, 16384/2); //HAL_MAX_DELAY

//			HAL_I2S_Transmit(&hi2s1, (uint16_t*)SOUND,4096,5000);
//		squeak_double(signal);
		}
 8002994:	46c0      	nop			; (mov r8, r8)
 8002996:	0018      	movs	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	b002      	add	sp, #8
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOB->ODR |= 1 << 9;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80029a6:	1d3b      	adds	r3, r7, #4
 80029a8:	4a29      	ldr	r2, [pc, #164]	; (8002a50 <MEM_GetID+0xb0>)
 80029aa:	7812      	ldrb	r2, [r2, #0]
 80029ac:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80029ae:	1dfb      	adds	r3, r7, #7
 80029b0:	229e      	movs	r2, #158	; 0x9e
 80029b2:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 <<9);	//reset cs
 80029b4:	4b27      	ldr	r3, [pc, #156]	; (8002a54 <MEM_GetID+0xb4>)
 80029b6:	695a      	ldr	r2, [r3, #20]
 80029b8:	4b26      	ldr	r3, [pc, #152]	; (8002a54 <MEM_GetID+0xb4>)
 80029ba:	4927      	ldr	r1, [pc, #156]	; (8002a58 <MEM_GetID+0xb8>)
 80029bc:	400a      	ands	r2, r1
 80029be:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80029c0:	1df9      	adds	r1, r7, #7
 80029c2:	4826      	ldr	r0, [pc, #152]	; (8002a5c <MEM_GetID+0xbc>)
 80029c4:	2332      	movs	r3, #50	; 0x32
 80029c6:	2201      	movs	r2, #1
 80029c8:	f006 fcc6 	bl	8009358 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80029cc:	23fa      	movs	r3, #250	; 0xfa
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	1d39      	adds	r1, r7, #4
 80029d2:	4822      	ldr	r0, [pc, #136]	; (8002a5c <MEM_GetID+0xbc>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	f006 fe17 	bl	8009608 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 80029da:	1d3b      	adds	r3, r7, #4
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	001a      	movs	r2, r3
 80029e0:	4b1f      	ldr	r3, [pc, #124]	; (8002a60 <MEM_GetID+0xc0>)
 80029e2:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 80029e4:	4b1e      	ldr	r3, [pc, #120]	; (8002a60 <MEM_GetID+0xc0>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	021a      	lsls	r2, r3, #8
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <MEM_GetID+0xc0>)
 80029ec:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80029ee:	23fa      	movs	r3, #250	; 0xfa
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	1d39      	adds	r1, r7, #4
 80029f4:	4819      	ldr	r0, [pc, #100]	; (8002a5c <MEM_GetID+0xbc>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	f006 fe06 	bl	8009608 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	001a      	movs	r2, r3
 8002a02:	4b17      	ldr	r3, [pc, #92]	; (8002a60 <MEM_GetID+0xc0>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	18d2      	adds	r2, r2, r3
 8002a08:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <MEM_GetID+0xc0>)
 8002a0a:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8002a0c:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <MEM_GetID+0xc0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	021a      	lsls	r2, r3, #8
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <MEM_GetID+0xc0>)
 8002a14:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002a16:	23fa      	movs	r3, #250	; 0xfa
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	1d39      	adds	r1, r7, #4
 8002a1c:	480f      	ldr	r0, [pc, #60]	; (8002a5c <MEM_GetID+0xbc>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f006 fdf2 	bl	8009608 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002a24:	1d3b      	adds	r3, r7, #4
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	001a      	movs	r2, r3
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <MEM_GetID+0xc0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	18d2      	adds	r2, r2, r3
 8002a30:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <MEM_GetID+0xc0>)
 8002a32:	601a      	str	r2, [r3, #0]
		GPIOB->ODR |= 1 << 9;                    			// set cs
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <MEM_GetID+0xb4>)
 8002a36:	695a      	ldr	r2, [r3, #20]
 8002a38:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <MEM_GetID+0xb4>)
 8002a3a:	2180      	movs	r1, #128	; 0x80
 8002a3c:	0089      	lsls	r1, r1, #2
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 8002a42:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <MEM_GetID+0xc0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
	}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b002      	add	sp, #8
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	0800c9b4 	.word	0x0800c9b4
 8002a54:	50000400 	.word	0x50000400
 8002a58:	fffffdff 	.word	0xfffffdff
 8002a5c:	200001a0 	.word	0x200001a0
 8002a60:	200003ec 	.word	0x200003ec

08002a64 <cmdExecute>:
	uint16_t Scount(void){
		LIS3DHreadData();

	}
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	0002      	movs	r2, r0
 8002a6c:	1dfb      	adds	r3, r7, #7
 8002a6e:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8002a70:	4b76      	ldr	r3, [pc, #472]	; (8002c4c <cmdExecute+0x1e8>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b10      	cmp	r3, #16
 8002a76:	d100      	bne.n	8002a7a <cmdExecute+0x16>
 8002a78:	e0df      	b.n	8002c3a <cmdExecute+0x1d6>
		if(soundReady==0){return;}
 8002a7a:	4b75      	ldr	r3, [pc, #468]	; (8002c50 <cmdExecute+0x1ec>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d100      	bne.n	8002a84 <cmdExecute+0x20>
 8002a82:	e0dc      	b.n	8002c3e <cmdExecute+0x1da>
//		if(cmd[0]==00){return;}
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002a84:	4b73      	ldr	r3, [pc, #460]	; (8002c54 <cmdExecute+0x1f0>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d000      	beq.n	8002a8e <cmdExecute+0x2a>
 8002a8c:	e0d9      	b.n	8002c42 <cmdExecute+0x1de>
		USART2->ICR|=USART_ICR_ORECF;
 8002a8e:	4b72      	ldr	r3, [pc, #456]	; (8002c58 <cmdExecute+0x1f4>)
 8002a90:	6a1a      	ldr	r2, [r3, #32]
 8002a92:	4b71      	ldr	r3, [pc, #452]	; (8002c58 <cmdExecute+0x1f4>)
 8002a94:	2108      	movs	r1, #8
 8002a96:	430a      	orrs	r2, r1
 8002a98:	621a      	str	r2, [r3, #32]

				}
		if(cmd2Execute==0x10){

				}
		if(cmd2Execute==0x11){
 8002a9a:	1dfb      	adds	r3, r7, #7
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b11      	cmp	r3, #17
 8002aa0:	d113      	bne.n	8002aca <cmdExecute+0x66>
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8002aa2:	4b6e      	ldr	r3, [pc, #440]	; (8002c5c <cmdExecute+0x1f8>)
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	4b6d      	ldr	r3, [pc, #436]	; (8002c5c <cmdExecute+0x1f8>)
 8002aa8:	2140      	movs	r1, #64	; 0x40
 8002aaa:	438a      	bics	r2, r1
 8002aac:	615a      	str	r2, [r3, #20]
			bf4me=0x11;	//set BF flag 4 me
 8002aae:	4b69      	ldr	r3, [pc, #420]	; (8002c54 <cmdExecute+0x1f0>)
 8002ab0:	2211      	movs	r2, #17
 8002ab2:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
			weoShowFullScreen(picNum);
 8002ab4:	4b6a      	ldr	r3, [pc, #424]	; (8002c60 <cmdExecute+0x1fc>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7ff fb81 	bl	80021c0 <weoShowFullScreen>
//			weoShowFullScreenDMA(picNum);
			USART2->ICR|=USART_ICR_ORECF;
 8002abe:	4b66      	ldr	r3, [pc, #408]	; (8002c58 <cmdExecute+0x1f4>)
 8002ac0:	6a1a      	ldr	r2, [r3, #32]
 8002ac2:	4b65      	ldr	r3, [pc, #404]	; (8002c58 <cmdExecute+0x1f4>)
 8002ac4:	2108      	movs	r1, #8
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	621a      	str	r2, [r3, #32]
				}
		if(cmd2Execute==0x12){
 8002aca:	1dfb      	adds	r3, r7, #7
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	2b12      	cmp	r3, #18
 8002ad0:	d10d      	bne.n	8002aee <cmdExecute+0x8a>
			bf4me=0x12;	//set BF flag 4 me
 8002ad2:	4b60      	ldr	r3, [pc, #384]	; (8002c54 <cmdExecute+0x1f0>)
 8002ad4:	2212      	movs	r2, #18
 8002ad6:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowSmallImageDMA(picNum,imX,imY);
			weoShowSmallImage(picNum,imX,imY);
 8002ad8:	4b61      	ldr	r3, [pc, #388]	; (8002c60 <cmdExecute+0x1fc>)
 8002ada:	7818      	ldrb	r0, [r3, #0]
 8002adc:	4b61      	ldr	r3, [pc, #388]	; (8002c64 <cmdExecute+0x200>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	b2d9      	uxtb	r1, r3
 8002ae2:	4b61      	ldr	r3, [pc, #388]	; (8002c68 <cmdExecute+0x204>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	001a      	movs	r2, r3
 8002aea:	f7ff fc07 	bl	80022fc <weoShowSmallImage>
				}
		if(cmd2Execute==0x13){
 8002aee:	1dfb      	adds	r3, r7, #7
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b13      	cmp	r3, #19
 8002af4:	d111      	bne.n	8002b1a <cmdExecute+0xb6>
			bf4me=0x13;	//set BF flag 4 me
 8002af6:	4b57      	ldr	r3, [pc, #348]	; (8002c54 <cmdExecute+0x1f0>)
 8002af8:	2213      	movs	r2, #19
 8002afa:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY,strLen,fontInfo,dataASCII);
 8002afc:	4b59      	ldr	r3, [pc, #356]	; (8002c64 <cmdExecute+0x200>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	b2d8      	uxtb	r0, r3
 8002b02:	4b59      	ldr	r3, [pc, #356]	; (8002c68 <cmdExecute+0x204>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	b2d9      	uxtb	r1, r3
 8002b08:	4b58      	ldr	r3, [pc, #352]	; (8002c6c <cmdExecute+0x208>)
 8002b0a:	781a      	ldrb	r2, [r3, #0]
 8002b0c:	4b58      	ldr	r3, [pc, #352]	; (8002c70 <cmdExecute+0x20c>)
 8002b0e:	781c      	ldrb	r4, [r3, #0]
 8002b10:	4b58      	ldr	r3, [pc, #352]	; (8002c74 <cmdExecute+0x210>)
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	0023      	movs	r3, r4
 8002b16:	f000 f8b5 	bl	8002c84 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 8002b1a:	1dfb      	adds	r3, r7, #7
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b14      	cmp	r3, #20
 8002b20:	d122      	bne.n	8002b68 <cmdExecute+0x104>
//			if(soundReady!=1){return;}
			bf4me=0x14;	//set BF flag 4 me
 8002b22:	4b4c      	ldr	r3, [pc, #304]	; (8002c54 <cmdExecute+0x1f0>)
 8002b24:	2214      	movs	r2, #20
 8002b26:	701a      	strb	r2, [r3, #0]
			if(soundNum==0x01){
 8002b28:	4b53      	ldr	r3, [pc, #332]	; (8002c78 <cmdExecute+0x214>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d112      	bne.n	8002b56 <cmdExecute+0xf2>
				if(soundReady!=0){
 8002b30:	4b47      	ldr	r3, [pc, #284]	; (8002c50 <cmdExecute+0x1ec>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00e      	beq.n	8002b56 <cmdExecute+0xf2>
				soundReady=0;
 8002b38:	4b45      	ldr	r3, [pc, #276]	; (8002c50 <cmdExecute+0x1ec>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]
				USART2->ICR|=USART_ICR_ORECF;
 8002b3e:	4b46      	ldr	r3, [pc, #280]	; (8002c58 <cmdExecute+0x1f4>)
 8002b40:	6a1a      	ldr	r2, [r3, #32]
 8002b42:	4b45      	ldr	r3, [pc, #276]	; (8002c58 <cmdExecute+0x1f4>)
 8002b44:	2108      	movs	r1, #8
 8002b46:	430a      	orrs	r2, r1
 8002b48:	621a      	str	r2, [r3, #32]
//				squeak_single(signal);
				USART2->ICR|=USART_ICR_ORECF;
 8002b4a:	4b43      	ldr	r3, [pc, #268]	; (8002c58 <cmdExecute+0x1f4>)
 8002b4c:	6a1a      	ldr	r2, [r3, #32]
 8002b4e:	4b42      	ldr	r3, [pc, #264]	; (8002c58 <cmdExecute+0x1f4>)
 8002b50:	2108      	movs	r1, #8
 8002b52:	430a      	orrs	r2, r1
 8002b54:	621a      	str	r2, [r3, #32]
//				squeak_long(signal);
				}
//			if(soundNum!=1){
//			HAL_Delay(500);
//			}
			cmd2Execute=0;
 8002b56:	1dfb      	adds	r3, r7, #7
 8002b58:	2200      	movs	r2, #0
 8002b5a:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 8002b5c:	4b3f      	ldr	r3, [pc, #252]	; (8002c5c <cmdExecute+0x1f8>)
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	4b3e      	ldr	r3, [pc, #248]	; (8002c5c <cmdExecute+0x1f8>)
 8002b62:	2140      	movs	r1, #64	; 0x40
 8002b64:	430a      	orrs	r2, r1
 8002b66:	615a      	str	r2, [r3, #20]

		}
		if(cmd2Execute==0x15){
 8002b68:	1dfb      	adds	r3, r7, #7
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b15      	cmp	r3, #21
 8002b6e:	d153      	bne.n	8002c18 <cmdExecute+0x1b4>
			bf4me=0x15;	//set BF flag 4 me
 8002b70:	4b38      	ldr	r3, [pc, #224]	; (8002c54 <cmdExecute+0x1f0>)
 8002b72:	2215      	movs	r2, #21
 8002b74:	701a      	strb	r2, [r3, #0]
			I2C_SOUND_ChangePage(0x01);
 8002b76:	2001      	movs	r0, #1
 8002b78:	f7fe fd8e 	bl	8001698 <I2C_SOUND_ChangePage>
//			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
			if(volume==0x00){
 8002b7c:	4b3f      	ldr	r3, [pc, #252]	; (8002c7c <cmdExecute+0x218>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d106      	bne.n	8002b92 <cmdExecute+0x12e>
				I2C_SOUND_ChangePage(0x01);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f7fe fd87 	bl	8001698 <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2E,0xFF);// mute
 8002b8a:	21ff      	movs	r1, #255	; 0xff
 8002b8c:	202e      	movs	r0, #46	; 0x2e
 8002b8e:	f7fe fda1 	bl	80016d4 <WriteReg_I2C_SOUND>
			}
			I2C_SOUND_ChangePage(0x01);
 8002b92:	2001      	movs	r0, #1
 8002b94:	f7fe fd80 	bl	8001698 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x2E, volume);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <cmdExecute+0x218>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	202e      	movs	r0, #46	; 0x2e
 8002ba0:	f7fe fd98 	bl	80016d4 <WriteReg_I2C_SOUND>

			if(contrast==0x00){
 8002ba4:	4b36      	ldr	r3, [pc, #216]	; (8002c80 <cmdExecute+0x21c>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d102      	bne.n	8002bb2 <cmdExecute+0x14e>
				weoClear();
 8002bac:	f7fe fc2a 	bl	8001404 <weoClear>
 8002bb0:	e029      	b.n	8002c06 <cmdExecute+0x1a2>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 8002bb2:	23a0      	movs	r3, #160	; 0xa0
 8002bb4:	05db      	lsls	r3, r3, #23
 8002bb6:	695a      	ldr	r2, [r3, #20]
 8002bb8:	23a0      	movs	r3, #160	; 0xa0
 8002bba:	05db      	lsls	r3, r3, #23
 8002bbc:	2140      	movs	r1, #64	; 0x40
 8002bbe:	438a      	bics	r2, r1
 8002bc0:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 8002bc2:	23a0      	movs	r3, #160	; 0xa0
 8002bc4:	05db      	lsls	r3, r3, #23
 8002bc6:	695a      	ldr	r2, [r3, #20]
 8002bc8:	23a0      	movs	r3, #160	; 0xa0
 8002bca:	05db      	lsls	r3, r3, #23
 8002bcc:	2180      	movs	r1, #128	; 0x80
 8002bce:	438a      	bics	r2, r1
 8002bd0:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8002bd2:	2081      	movs	r0, #129	; 0x81
 8002bd4:	f7fe fb98 	bl	8001308 <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast*0x10);
 8002bd8:	4b29      	ldr	r3, [pc, #164]	; (8002c80 <cmdExecute+0x21c>)
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fe fb91 	bl	8001308 <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 8002be6:	23a0      	movs	r3, #160	; 0xa0
 8002be8:	05db      	lsls	r3, r3, #23
 8002bea:	695a      	ldr	r2, [r3, #20]
 8002bec:	23a0      	movs	r3, #160	; 0xa0
 8002bee:	05db      	lsls	r3, r3, #23
 8002bf0:	2180      	movs	r1, #128	; 0x80
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 8002bf6:	23a0      	movs	r3, #160	; 0xa0
 8002bf8:	05db      	lsls	r3, r3, #23
 8002bfa:	695a      	ldr	r2, [r3, #20]
 8002bfc:	23a0      	movs	r3, #160	; 0xa0
 8002bfe:	05db      	lsls	r3, r3, #23
 8002c00:	2140      	movs	r1, #64	; 0x40
 8002c02:	430a      	orrs	r2, r1
 8002c04:	615a      	str	r2, [r3, #20]
			}
//			bf4me=0x15;	//set BF flag 4 me
			cmd2Execute=0;
 8002c06:	1dfb      	adds	r3, r7, #7
 8002c08:	2200      	movs	r2, #0
 8002c0a:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 8002c0c:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <cmdExecute+0x1f8>)
 8002c0e:	695a      	ldr	r2, [r3, #20]
 8002c10:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <cmdExecute+0x1f8>)
 8002c12:	2140      	movs	r1, #64	; 0x40
 8002c14:	430a      	orrs	r2, r1
 8002c16:	615a      	str	r2, [r3, #20]
		}
		if(cmd2Execute==0x16){
 8002c18:	1dfb      	adds	r3, r7, #7
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	2b16      	cmp	r3, #22
 8002c1e:	d102      	bne.n	8002c26 <cmdExecute+0x1c2>
			bf4me=0x16;	//set BF flag 4 me
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <cmdExecute+0x1f0>)
 8002c22:	2216      	movs	r2, #22
 8002c24:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 8002c26:	1dfb      	adds	r3, r7, #7
 8002c28:	2200      	movs	r2, #0
 8002c2a:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 8002c2c:	4b0a      	ldr	r3, [pc, #40]	; (8002c58 <cmdExecute+0x1f4>)
 8002c2e:	6a1a      	ldr	r2, [r3, #32]
 8002c30:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <cmdExecute+0x1f4>)
 8002c32:	2108      	movs	r1, #8
 8002c34:	430a      	orrs	r2, r1
 8002c36:	621a      	str	r2, [r3, #32]
 8002c38:	e004      	b.n	8002c44 <cmdExecute+0x1e0>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	e002      	b.n	8002c44 <cmdExecute+0x1e0>
		if(soundReady==0){return;}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	e000      	b.n	8002c44 <cmdExecute+0x1e0>
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002c42:	46c0      	nop			; (mov r8, r8)
	}
 8002c44:	0018      	movs	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b003      	add	sp, #12
 8002c4a:	bd90      	pop	{r4, r7, pc}
 8002c4c:	200003f0 	.word	0x200003f0
 8002c50:	20000061 	.word	0x20000061
 8002c54:	20000427 	.word	0x20000427
 8002c58:	40004400 	.word	0x40004400
 8002c5c:	50000800 	.word	0x50000800
 8002c60:	200003c5 	.word	0x200003c5
 8002c64:	200003cc 	.word	0x200003cc
 8002c68:	200003d0 	.word	0x200003d0
 8002c6c:	200003ca 	.word	0x200003ca
 8002c70:	20000431 	.word	0x20000431
 8002c74:	200003d8 	.word	0x200003d8
 8002c78:	200003c6 	.word	0x200003c6
 8002c7c:	200003c7 	.word	0x200003c7
 8002c80:	200003c8 	.word	0x200003c8

08002c84 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t fontInfo,uint8_t dataASCII[]){
 8002c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c86:	46ce      	mov	lr, r9
 8002c88:	4647      	mov	r7, r8
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b0e5      	sub	sp, #404	; 0x194
 8002c8e:	af02      	add	r7, sp, #8
 8002c90:	0016      	movs	r6, r2
 8002c92:	469c      	mov	ip, r3
 8002c94:	2320      	movs	r3, #32
 8002c96:	33ff      	adds	r3, #255	; 0xff
 8002c98:	2208      	movs	r2, #8
 8002c9a:	189b      	adds	r3, r3, r2
 8002c9c:	19da      	adds	r2, r3, r7
 8002c9e:	1c03      	adds	r3, r0, #0
 8002ca0:	7013      	strb	r3, [r2, #0]
 8002ca2:	238f      	movs	r3, #143	; 0x8f
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	189b      	adds	r3, r3, r2
 8002caa:	19da      	adds	r2, r3, r7
 8002cac:	1c0b      	adds	r3, r1, #0
 8002cae:	7013      	strb	r3, [r2, #0]
 8002cb0:	221e      	movs	r2, #30
 8002cb2:	32ff      	adds	r2, #255	; 0xff
 8002cb4:	2308      	movs	r3, #8
 8002cb6:	18d3      	adds	r3, r2, r3
 8002cb8:	19da      	adds	r2, r3, r7
 8002cba:	1c33      	adds	r3, r6, #0
 8002cbc:	7013      	strb	r3, [r2, #0]
 8002cbe:	268e      	movs	r6, #142	; 0x8e
 8002cc0:	0076      	lsls	r6, r6, #1
 8002cc2:	2308      	movs	r3, #8
 8002cc4:	18f3      	adds	r3, r6, r3
 8002cc6:	19da      	adds	r2, r3, r7
 8002cc8:	4663      	mov	r3, ip
 8002cca:	7013      	strb	r3, [r2, #0]
			uint8_t X_increment,ASCII_height,X_width,ASCII_X,decY,fontCur,contrast,contrastH,contrastL;
//			uint8_t weoBuffer1[49],weoBuffer2[49],weoBuffer[49];
			uint16_t i,j,k, symLen;
			ASCII_X=imX;
 8002ccc:	235f      	movs	r3, #95	; 0x5f
 8002cce:	218c      	movs	r1, #140	; 0x8c
 8002cd0:	0049      	lsls	r1, r1, #1
 8002cd2:	185a      	adds	r2, r3, r1
 8002cd4:	2308      	movs	r3, #8
 8002cd6:	469c      	mov	ip, r3
 8002cd8:	44bc      	add	ip, r7
 8002cda:	4462      	add	r2, ip
 8002cdc:	2020      	movs	r0, #32
 8002cde:	30ff      	adds	r0, #255	; 0xff
 8002ce0:	2308      	movs	r3, #8
 8002ce2:	18c3      	adds	r3, r0, r3
 8002ce4:	19db      	adds	r3, r3, r7
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	7013      	strb	r3, [r2, #0]

			contrastL = (fontInfo & 0xF0)>>4;
 8002cea:	205e      	movs	r0, #94	; 0x5e
 8002cec:	1842      	adds	r2, r0, r1
 8002cee:	2308      	movs	r3, #8
 8002cf0:	469c      	mov	ip, r3
 8002cf2:	44bc      	add	ip, r7
 8002cf4:	4462      	add	r2, ip
 8002cf6:	2308      	movs	r3, #8
 8002cf8:	18f3      	adds	r3, r6, r3
 8002cfa:	19db      	adds	r3, r3, r7
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	091b      	lsrs	r3, r3, #4
 8002d00:	7013      	strb	r3, [r2, #0]
			contrastH = (contrastL)<<4;
 8002d02:	265d      	movs	r6, #93	; 0x5d
 8002d04:	1872      	adds	r2, r6, r1
 8002d06:	2308      	movs	r3, #8
 8002d08:	469c      	mov	ip, r3
 8002d0a:	44bc      	add	ip, r7
 8002d0c:	4462      	add	r2, ip
 8002d0e:	1843      	adds	r3, r0, r1
 8002d10:	603b      	str	r3, [r7, #0]
 8002d12:	2308      	movs	r3, #8
 8002d14:	469c      	mov	ip, r3
 8002d16:	44bc      	add	ip, r7
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	4463      	add	r3, ip
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	7013      	strb	r3, [r2, #0]
			contrast = contrastH|contrastL;
 8002d22:	235c      	movs	r3, #92	; 0x5c
 8002d24:	000a      	movs	r2, r1
 8002d26:	1859      	adds	r1, r3, r1
 8002d28:	2308      	movs	r3, #8
 8002d2a:	469c      	mov	ip, r3
 8002d2c:	44bc      	add	ip, r7
 8002d2e:	4461      	add	r1, ip
 8002d30:	0013      	movs	r3, r2
 8002d32:	18f2      	adds	r2, r6, r3
 8002d34:	2608      	movs	r6, #8
 8002d36:	46b4      	mov	ip, r6
 8002d38:	44bc      	add	ip, r7
 8002d3a:	4462      	add	r2, ip
 8002d3c:	001e      	movs	r6, r3
 8002d3e:	18c0      	adds	r0, r0, r3
 8002d40:	2308      	movs	r3, #8
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	18c3      	adds	r3, r0, r3
 8002d46:	7812      	ldrb	r2, [r2, #0]
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	700b      	strb	r3, [r1, #0]
//			contrast = (fontInfo & 0xF0)>>4;
//			contrast=0x33;

			decY=0x01;
 8002d4e:	2160      	movs	r1, #96	; 0x60
 8002d50:	0030      	movs	r0, r6
 8002d52:	180a      	adds	r2, r1, r0
 8002d54:	2308      	movs	r3, #8
 8002d56:	469c      	mov	ip, r3
 8002d58:	44bc      	add	ip, r7
 8002d5a:	4462      	add	r2, ip
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	7013      	strb	r3, [r2, #0]
			if(imY % 2 !=0){
 8002d60:	238f      	movs	r3, #143	; 0x8f
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	2208      	movs	r2, #8
 8002d66:	189b      	adds	r3, r3, r2
 8002d68:	19db      	adds	r3, r3, r7
 8002d6a:	781a      	ldrb	r2, [r3, #0]
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	4013      	ands	r3, r2
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <printASCIIarray+0xfe>
				decY=0x02;
 8002d76:	180b      	adds	r3, r1, r0
 8002d78:	2208      	movs	r2, #8
 8002d7a:	18ba      	adds	r2, r7, r2
 8002d7c:	189a      	adds	r2, r3, r2
 8002d7e:	2302      	movs	r3, #2
 8002d80:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x00)==0){
				fontCur=0;
 8002d82:	2161      	movs	r1, #97	; 0x61
 8002d84:	208c      	movs	r0, #140	; 0x8c
 8002d86:	0040      	lsls	r0, r0, #1
 8002d88:	180b      	adds	r3, r1, r0
 8002d8a:	2208      	movs	r2, #8
 8002d8c:	18ba      	adds	r2, r7, r2
 8002d8e:	189a      	adds	r2, r3, r2
 8002d90:	2300      	movs	r3, #0
 8002d92:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x01)==1){
 8002d94:	238e      	movs	r3, #142	; 0x8e
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	2208      	movs	r2, #8
 8002d9a:	189b      	adds	r3, r3, r2
 8002d9c:	19db      	adds	r3, r3, r7
 8002d9e:	781a      	ldrb	r2, [r3, #0]
 8002da0:	2301      	movs	r3, #1
 8002da2:	4013      	ands	r3, r2
 8002da4:	d005      	beq.n	8002db2 <printASCIIarray+0x12e>
				fontCur=1;
 8002da6:	180b      	adds	r3, r1, r0
 8002da8:	2208      	movs	r2, #8
 8002daa:	18ba      	adds	r2, r7, r2
 8002dac:	189a      	adds	r2, r3, r2
 8002dae:	2301      	movs	r3, #1
 8002db0:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x02)==2){
 8002db2:	238e      	movs	r3, #142	; 0x8e
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2208      	movs	r2, #8
 8002db8:	189b      	adds	r3, r3, r2
 8002dba:	19db      	adds	r3, r3, r7
 8002dbc:	781a      	ldrb	r2, [r3, #0]
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d008      	beq.n	8002dd6 <printASCIIarray+0x152>
				fontCur=2;
 8002dc4:	2361      	movs	r3, #97	; 0x61
 8002dc6:	228c      	movs	r2, #140	; 0x8c
 8002dc8:	0052      	lsls	r2, r2, #1
 8002dca:	189b      	adds	r3, r3, r2
 8002dcc:	2208      	movs	r2, #8
 8002dce:	18ba      	adds	r2, r7, r2
 8002dd0:	189a      	adds	r2, r3, r2
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	7013      	strb	r3, [r2, #0]
			}
//			fontCur=2;
			if(fontCur==0){
 8002dd6:	2361      	movs	r3, #97	; 0x61
 8002dd8:	268c      	movs	r6, #140	; 0x8c
 8002dda:	0076      	lsls	r6, r6, #1
 8002ddc:	199b      	adds	r3, r3, r6
 8002dde:	2208      	movs	r2, #8
 8002de0:	4694      	mov	ip, r2
 8002de2:	44bc      	add	ip, r7
 8002de4:	4463      	add	r3, ip
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d000      	beq.n	8002dee <printASCIIarray+0x16a>
 8002dec:	e2a7      	b.n	800333e <printASCIIarray+0x6ba>
 8002dee:	466b      	mov	r3, sp
 8002df0:	4698      	mov	r8, r3
				symLen=49;
 8002df2:	215a      	movs	r1, #90	; 0x5a
 8002df4:	198b      	adds	r3, r1, r6
 8002df6:	2208      	movs	r2, #8
 8002df8:	18ba      	adds	r2, r7, r2
 8002dfa:	189a      	adds	r2, r3, r2
 8002dfc:	2331      	movs	r3, #49	; 0x31
 8002dfe:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 8002e00:	198b      	adds	r3, r1, r6
 8002e02:	2208      	movs	r2, #8
 8002e04:	4694      	mov	ip, r2
 8002e06:	44bc      	add	ip, r7
 8002e08:	4463      	add	r3, ip
 8002e0a:	881a      	ldrh	r2, [r3, #0]
 8002e0c:	0013      	movs	r3, r2
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	21b6      	movs	r1, #182	; 0xb6
 8002e12:	0049      	lsls	r1, r1, #1
 8002e14:	2008      	movs	r0, #8
 8002e16:	1809      	adds	r1, r1, r0
 8002e18:	19c9      	adds	r1, r1, r7
 8002e1a:	600b      	str	r3, [r1, #0]
 8002e1c:	2188      	movs	r1, #136	; 0x88
 8002e1e:	2308      	movs	r3, #8
 8002e20:	18cb      	adds	r3, r1, r3
 8002e22:	19db      	adds	r3, r3, r7
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	2300      	movs	r3, #0
 8002e28:	208c      	movs	r0, #140	; 0x8c
 8002e2a:	2608      	movs	r6, #8
 8002e2c:	1980      	adds	r0, r0, r6
 8002e2e:	19c0      	adds	r0, r0, r7
 8002e30:	6003      	str	r3, [r0, #0]
 8002e32:	2308      	movs	r3, #8
 8002e34:	18cb      	adds	r3, r1, r3
 8002e36:	19db      	adds	r3, r3, r7
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	6859      	ldr	r1, [r3, #4]
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	0f5b      	lsrs	r3, r3, #29
 8002e40:	000e      	movs	r6, r1
 8002e42:	00f5      	lsls	r5, r6, #3
 8002e44:	431d      	orrs	r5, r3
 8002e46:	0003      	movs	r3, r0
 8002e48:	00dc      	lsls	r4, r3, #3
 8002e4a:	2180      	movs	r1, #128	; 0x80
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	18cb      	adds	r3, r1, r3
 8002e50:	19db      	adds	r3, r3, r7
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	2300      	movs	r3, #0
 8002e56:	2084      	movs	r0, #132	; 0x84
 8002e58:	2408      	movs	r4, #8
 8002e5a:	1900      	adds	r0, r0, r4
 8002e5c:	19c0      	adds	r0, r0, r7
 8002e5e:	6003      	str	r3, [r0, #0]
 8002e60:	2308      	movs	r3, #8
 8002e62:	18cb      	adds	r3, r1, r3
 8002e64:	19db      	adds	r3, r3, r7
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	6859      	ldr	r1, [r3, #4]
 8002e6a:	0003      	movs	r3, r0
 8002e6c:	0f5b      	lsrs	r3, r3, #29
 8002e6e:	000d      	movs	r5, r1
 8002e70:	00ed      	lsls	r5, r5, #3
 8002e72:	248a      	movs	r4, #138	; 0x8a
 8002e74:	0064      	lsls	r4, r4, #1
 8002e76:	2608      	movs	r6, #8
 8002e78:	19a6      	adds	r6, r4, r6
 8002e7a:	19f6      	adds	r6, r6, r7
 8002e7c:	6035      	str	r5, [r6, #0]
 8002e7e:	2508      	movs	r5, #8
 8002e80:	1965      	adds	r5, r4, r5
 8002e82:	19ed      	adds	r5, r5, r7
 8002e84:	682d      	ldr	r5, [r5, #0]
 8002e86:	431d      	orrs	r5, r3
 8002e88:	2308      	movs	r3, #8
 8002e8a:	18e3      	adds	r3, r4, r3
 8002e8c:	19db      	adds	r3, r3, r7
 8002e8e:	601d      	str	r5, [r3, #0]
 8002e90:	0003      	movs	r3, r0
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	2188      	movs	r1, #136	; 0x88
 8002e96:	0049      	lsls	r1, r1, #1
 8002e98:	2008      	movs	r0, #8
 8002e9a:	1809      	adds	r1, r1, r0
 8002e9c:	19c9      	adds	r1, r1, r7
 8002e9e:	600b      	str	r3, [r1, #0]
 8002ea0:	0013      	movs	r3, r2
 8002ea2:	3307      	adds	r3, #7
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	466a      	mov	r2, sp
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	469d      	mov	sp, r3
 8002eae:	ab02      	add	r3, sp, #8
 8002eb0:	3300      	adds	r3, #0
 8002eb2:	22b4      	movs	r2, #180	; 0xb4
 8002eb4:	0052      	lsls	r2, r2, #1
 8002eb6:	2108      	movs	r1, #8
 8002eb8:	1852      	adds	r2, r2, r1
 8002eba:	19d2      	adds	r2, r2, r7
 8002ebc:	6013      	str	r3, [r2, #0]
				uint8_t weoBuffer1[symLen];
 8002ebe:	245a      	movs	r4, #90	; 0x5a
 8002ec0:	2390      	movs	r3, #144	; 0x90
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	601c      	str	r4, [r3, #0]
 8002ec8:	268c      	movs	r6, #140	; 0x8c
 8002eca:	0076      	lsls	r6, r6, #1
 8002ecc:	19a3      	adds	r3, r4, r6
 8002ece:	2208      	movs	r2, #8
 8002ed0:	4694      	mov	ip, r2
 8002ed2:	44bc      	add	ip, r7
 8002ed4:	4463      	add	r3, ip
 8002ed6:	881a      	ldrh	r2, [r3, #0]
 8002ed8:	0013      	movs	r3, r2
 8002eda:	3b01      	subs	r3, #1
 8002edc:	21b2      	movs	r1, #178	; 0xb2
 8002ede:	0049      	lsls	r1, r1, #1
 8002ee0:	2008      	movs	r0, #8
 8002ee2:	1809      	adds	r1, r1, r0
 8002ee4:	19c9      	adds	r1, r1, r7
 8002ee6:	600b      	str	r3, [r1, #0]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	2300      	movs	r3, #0
 8002ef0:	2184      	movs	r1, #132	; 0x84
 8002ef2:	1879      	adds	r1, r7, r1
 8002ef4:	600b      	str	r3, [r1, #0]
 8002ef6:	2380      	movs	r3, #128	; 0x80
 8002ef8:	18fb      	adds	r3, r7, r3
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	6859      	ldr	r1, [r3, #4]
 8002efe:	0003      	movs	r3, r0
 8002f00:	0f5b      	lsrs	r3, r3, #29
 8002f02:	469c      	mov	ip, r3
 8002f04:	000d      	movs	r5, r1
 8002f06:	00ed      	lsls	r5, r5, #3
 8002f08:	2486      	movs	r4, #134	; 0x86
 8002f0a:	0064      	lsls	r4, r4, #1
 8002f0c:	2308      	movs	r3, #8
 8002f0e:	18e4      	adds	r4, r4, r3
 8002f10:	19e4      	adds	r4, r4, r7
 8002f12:	6025      	str	r5, [r4, #0]
 8002f14:	2586      	movs	r5, #134	; 0x86
 8002f16:	006d      	lsls	r5, r5, #1
 8002f18:	2308      	movs	r3, #8
 8002f1a:	18eb      	adds	r3, r5, r3
 8002f1c:	19dc      	adds	r4, r3, r7
 8002f1e:	6825      	ldr	r5, [r4, #0]
 8002f20:	4663      	mov	r3, ip
 8002f22:	431d      	orrs	r5, r3
 8002f24:	2386      	movs	r3, #134	; 0x86
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	2408      	movs	r4, #8
 8002f2a:	191b      	adds	r3, r3, r4
 8002f2c:	19db      	adds	r3, r3, r7
 8002f2e:	601d      	str	r5, [r3, #0]
 8002f30:	0003      	movs	r3, r0
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	2184      	movs	r1, #132	; 0x84
 8002f36:	0049      	lsls	r1, r1, #1
 8002f38:	2008      	movs	r0, #8
 8002f3a:	1809      	adds	r1, r1, r0
 8002f3c:	19c9      	adds	r1, r1, r7
 8002f3e:	600b      	str	r3, [r1, #0]
 8002f40:	67ba      	str	r2, [r7, #120]	; 0x78
 8002f42:	2300      	movs	r3, #0
 8002f44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002f46:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002f48:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	0f5b      	lsrs	r3, r3, #29
 8002f4e:	000d      	movs	r5, r1
 8002f50:	00ed      	lsls	r5, r5, #3
 8002f52:	2486      	movs	r4, #134	; 0x86
 8002f54:	0064      	lsls	r4, r4, #1
 8002f56:	193c      	adds	r4, r7, r4
 8002f58:	6025      	str	r5, [r4, #0]
 8002f5a:	2486      	movs	r4, #134	; 0x86
 8002f5c:	0064      	lsls	r4, r4, #1
 8002f5e:	193c      	adds	r4, r7, r4
 8002f60:	6825      	ldr	r5, [r4, #0]
 8002f62:	431d      	orrs	r5, r3
 8002f64:	2386      	movs	r3, #134	; 0x86
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	18fb      	adds	r3, r7, r3
 8002f6a:	601d      	str	r5, [r3, #0]
 8002f6c:	0003      	movs	r3, r0
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	2184      	movs	r1, #132	; 0x84
 8002f72:	0049      	lsls	r1, r1, #1
 8002f74:	1879      	adds	r1, r7, r1
 8002f76:	600b      	str	r3, [r1, #0]
 8002f78:	0013      	movs	r3, r2
 8002f7a:	3307      	adds	r3, #7
 8002f7c:	08db      	lsrs	r3, r3, #3
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	466a      	mov	r2, sp
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	469d      	mov	sp, r3
 8002f86:	ab02      	add	r3, sp, #8
 8002f88:	3300      	adds	r3, #0
 8002f8a:	22b0      	movs	r2, #176	; 0xb0
 8002f8c:	0052      	lsls	r2, r2, #1
 8002f8e:	2108      	movs	r1, #8
 8002f90:	1852      	adds	r2, r2, r1
 8002f92:	19d2      	adds	r2, r2, r7
 8002f94:	6013      	str	r3, [r2, #0]
				uint8_t weoBuffer2[symLen];
 8002f96:	2390      	movs	r3, #144	; 0x90
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	681c      	ldr	r4, [r3, #0]
 8002f9e:	0035      	movs	r5, r6
 8002fa0:	1963      	adds	r3, r4, r5
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	4694      	mov	ip, r2
 8002fa6:	44bc      	add	ip, r7
 8002fa8:	4463      	add	r3, ip
 8002faa:	881a      	ldrh	r2, [r3, #0]
 8002fac:	0013      	movs	r3, r2
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	21ae      	movs	r1, #174	; 0xae
 8002fb2:	0049      	lsls	r1, r1, #1
 8002fb4:	2008      	movs	r0, #8
 8002fb6:	1809      	adds	r1, r1, r0
 8002fb8:	19c9      	adds	r1, r1, r7
 8002fba:	600b      	str	r3, [r1, #0]
 8002fbc:	673a      	str	r2, [r7, #112]	; 0x70
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	677b      	str	r3, [r7, #116]	; 0x74
 8002fc2:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002fc4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002fc6:	0003      	movs	r3, r0
 8002fc8:	0f5b      	lsrs	r3, r3, #29
 8002fca:	000c      	movs	r4, r1
 8002fcc:	00e4      	lsls	r4, r4, #3
 8002fce:	26fc      	movs	r6, #252	; 0xfc
 8002fd0:	2508      	movs	r5, #8
 8002fd2:	1975      	adds	r5, r6, r5
 8002fd4:	19ed      	adds	r5, r5, r7
 8002fd6:	602c      	str	r4, [r5, #0]
 8002fd8:	2408      	movs	r4, #8
 8002fda:	1934      	adds	r4, r6, r4
 8002fdc:	19e4      	adds	r4, r4, r7
 8002fde:	6824      	ldr	r4, [r4, #0]
 8002fe0:	431c      	orrs	r4, r3
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	18f3      	adds	r3, r6, r3
 8002fe6:	19db      	adds	r3, r3, r7
 8002fe8:	601c      	str	r4, [r3, #0]
 8002fea:	0003      	movs	r3, r0
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	21f8      	movs	r1, #248	; 0xf8
 8002ff0:	2008      	movs	r0, #8
 8002ff2:	1809      	adds	r1, r1, r0
 8002ff4:	19c9      	adds	r1, r1, r7
 8002ff6:	600b      	str	r3, [r1, #0]
 8002ff8:	66ba      	str	r2, [r7, #104]	; 0x68
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ffe:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003000:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003002:	0003      	movs	r3, r0
 8003004:	0f5b      	lsrs	r3, r3, #29
 8003006:	000c      	movs	r4, r1
 8003008:	00e4      	lsls	r4, r4, #3
 800300a:	26f4      	movs	r6, #244	; 0xf4
 800300c:	2508      	movs	r5, #8
 800300e:	1975      	adds	r5, r6, r5
 8003010:	19ed      	adds	r5, r5, r7
 8003012:	602c      	str	r4, [r5, #0]
 8003014:	2408      	movs	r4, #8
 8003016:	1934      	adds	r4, r6, r4
 8003018:	19e4      	adds	r4, r4, r7
 800301a:	6824      	ldr	r4, [r4, #0]
 800301c:	431c      	orrs	r4, r3
 800301e:	2308      	movs	r3, #8
 8003020:	18f3      	adds	r3, r6, r3
 8003022:	19db      	adds	r3, r3, r7
 8003024:	601c      	str	r4, [r3, #0]
 8003026:	0003      	movs	r3, r0
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	21f0      	movs	r1, #240	; 0xf0
 800302c:	2008      	movs	r0, #8
 800302e:	1809      	adds	r1, r1, r0
 8003030:	19c9      	adds	r1, r1, r7
 8003032:	600b      	str	r3, [r1, #0]
 8003034:	0013      	movs	r3, r2
 8003036:	3307      	adds	r3, #7
 8003038:	08db      	lsrs	r3, r3, #3
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	466a      	mov	r2, sp
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	469d      	mov	sp, r3
 8003042:	ab02      	add	r3, sp, #8
 8003044:	3300      	adds	r3, #0
 8003046:	22ac      	movs	r2, #172	; 0xac
 8003048:	0052      	lsls	r2, r2, #1
 800304a:	2108      	movs	r1, #8
 800304c:	1852      	adds	r2, r2, r1
 800304e:	19d2      	adds	r2, r2, r7
 8003050:	6013      	str	r3, [r2, #0]
				X_increment=0x07;
 8003052:	233f      	movs	r3, #63	; 0x3f
 8003054:	258c      	movs	r5, #140	; 0x8c
 8003056:	006d      	lsls	r5, r5, #1
 8003058:	195b      	adds	r3, r3, r5
 800305a:	2208      	movs	r2, #8
 800305c:	18ba      	adds	r2, r7, r2
 800305e:	189a      	adds	r2, r3, r2
 8003060:	2307      	movs	r3, #7
 8003062:	7013      	strb	r3, [r2, #0]
				ASCII_height=0x0E;
 8003064:	233e      	movs	r3, #62	; 0x3e
 8003066:	195b      	adds	r3, r3, r5
 8003068:	2208      	movs	r2, #8
 800306a:	18ba      	adds	r2, r7, r2
 800306c:	189a      	adds	r2, r3, r2
 800306e:	230e      	movs	r3, #14
 8003070:	7013      	strb	r3, [r2, #0]
				for(i=0;i<strLen;i++){
 8003072:	2362      	movs	r3, #98	; 0x62
 8003074:	195b      	adds	r3, r3, r5
 8003076:	2208      	movs	r2, #8
 8003078:	18ba      	adds	r2, r7, r2
 800307a:	189a      	adds	r2, r3, r2
 800307c:	2300      	movs	r3, #0
 800307e:	8013      	strh	r3, [r2, #0]
 8003080:	e110      	b.n	80032a4 <printASCIIarray+0x620>
					for(j=0;j<symLen;j++){
 8003082:	2364      	movs	r3, #100	; 0x64
 8003084:	228c      	movs	r2, #140	; 0x8c
 8003086:	0052      	lsls	r2, r2, #1
 8003088:	189b      	adds	r3, r3, r2
 800308a:	2208      	movs	r2, #8
 800308c:	18ba      	adds	r2, r7, r2
 800308e:	189a      	adds	r2, r3, r2
 8003090:	2300      	movs	r3, #0
 8003092:	8013      	strh	r3, [r2, #0]
 8003094:	e042      	b.n	800311c <printASCIIarray+0x498>
						weoBuffer[j]=F1[dataASCII[i]][j];
 8003096:	2362      	movs	r3, #98	; 0x62
 8003098:	218c      	movs	r1, #140	; 0x8c
 800309a:	0049      	lsls	r1, r1, #1
 800309c:	185b      	adds	r3, r3, r1
 800309e:	2208      	movs	r2, #8
 80030a0:	4694      	mov	ip, r2
 80030a2:	44bc      	add	ip, r7
 80030a4:	4463      	add	r3, ip
 80030a6:	881a      	ldrh	r2, [r3, #0]
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	185b      	adds	r3, r3, r1
 80030ac:	2008      	movs	r0, #8
 80030ae:	4684      	mov	ip, r0
 80030b0:	2008      	movs	r0, #8
 80030b2:	4681      	mov	r9, r0
 80030b4:	44b9      	add	r9, r7
 80030b6:	44cc      	add	ip, r9
 80030b8:	4463      	add	r3, ip
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	001d      	movs	r5, r3
 80030c2:	2264      	movs	r2, #100	; 0x64
 80030c4:	1853      	adds	r3, r2, r1
 80030c6:	2008      	movs	r0, #8
 80030c8:	4684      	mov	ip, r0
 80030ca:	44bc      	add	ip, r7
 80030cc:	4463      	add	r3, ip
 80030ce:	8818      	ldrh	r0, [r3, #0]
 80030d0:	0016      	movs	r6, r2
 80030d2:	1853      	adds	r3, r2, r1
 80030d4:	2208      	movs	r2, #8
 80030d6:	4694      	mov	ip, r2
 80030d8:	44bc      	add	ip, r7
 80030da:	4463      	add	r3, ip
 80030dc:	881c      	ldrh	r4, [r3, #0]
 80030de:	497e      	ldr	r1, [pc, #504]	; (80032d8 <printASCIIarray+0x654>)
 80030e0:	002a      	movs	r2, r5
 80030e2:	00d2      	lsls	r2, r2, #3
 80030e4:	1b52      	subs	r2, r2, r5
 80030e6:	00d3      	lsls	r3, r2, #3
 80030e8:	1a9b      	subs	r3, r3, r2
 80030ea:	18cb      	adds	r3, r1, r3
 80030ec:	5c1b      	ldrb	r3, [r3, r0]
 80030ee:	22b4      	movs	r2, #180	; 0xb4
 80030f0:	0052      	lsls	r2, r2, #1
 80030f2:	2108      	movs	r1, #8
 80030f4:	1852      	adds	r2, r2, r1
 80030f6:	19d2      	adds	r2, r2, r7
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	5513      	strb	r3, [r2, r4]
					for(j=0;j<symLen;j++){
 80030fc:	0032      	movs	r2, r6
 80030fe:	218c      	movs	r1, #140	; 0x8c
 8003100:	0049      	lsls	r1, r1, #1
 8003102:	1853      	adds	r3, r2, r1
 8003104:	2008      	movs	r0, #8
 8003106:	4684      	mov	ip, r0
 8003108:	44bc      	add	ip, r7
 800310a:	4463      	add	r3, ip
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	1852      	adds	r2, r2, r1
 8003110:	2108      	movs	r1, #8
 8003112:	468c      	mov	ip, r1
 8003114:	44bc      	add	ip, r7
 8003116:	4462      	add	r2, ip
 8003118:	3301      	adds	r3, #1
 800311a:	8013      	strh	r3, [r2, #0]
 800311c:	2364      	movs	r3, #100	; 0x64
 800311e:	218c      	movs	r1, #140	; 0x8c
 8003120:	0049      	lsls	r1, r1, #1
 8003122:	185b      	adds	r3, r3, r1
 8003124:	2208      	movs	r2, #8
 8003126:	18ba      	adds	r2, r7, r2
 8003128:	189a      	adds	r2, r3, r2
 800312a:	235a      	movs	r3, #90	; 0x5a
 800312c:	185b      	adds	r3, r3, r1
 800312e:	2008      	movs	r0, #8
 8003130:	4684      	mov	ip, r0
 8003132:	44bc      	add	ip, r7
 8003134:	4463      	add	r3, ip
 8003136:	8812      	ldrh	r2, [r2, #0]
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d3ab      	bcc.n	8003096 <printASCIIarray+0x412>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 800313e:	2366      	movs	r3, #102	; 0x66
 8003140:	185b      	adds	r3, r3, r1
 8003142:	2208      	movs	r2, #8
 8003144:	18ba      	adds	r2, r7, r2
 8003146:	189a      	adds	r2, r3, r2
 8003148:	2300      	movs	r3, #0
 800314a:	8013      	strh	r3, [r2, #0]
 800314c:	e030      	b.n	80031b0 <printASCIIarray+0x52c>
						weoBuffer[k]=weoBuffer[k] & contrast;
 800314e:	2066      	movs	r0, #102	; 0x66
 8003150:	248c      	movs	r4, #140	; 0x8c
 8003152:	0064      	lsls	r4, r4, #1
 8003154:	1903      	adds	r3, r0, r4
 8003156:	2208      	movs	r2, #8
 8003158:	4694      	mov	ip, r2
 800315a:	44bc      	add	ip, r7
 800315c:	4463      	add	r3, ip
 800315e:	881a      	ldrh	r2, [r3, #0]
 8003160:	25b4      	movs	r5, #180	; 0xb4
 8003162:	006d      	lsls	r5, r5, #1
 8003164:	2308      	movs	r3, #8
 8003166:	18eb      	adds	r3, r5, r3
 8003168:	19db      	adds	r3, r3, r7
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	5c9a      	ldrb	r2, [r3, r2]
 800316e:	1903      	adds	r3, r0, r4
 8003170:	2108      	movs	r1, #8
 8003172:	468c      	mov	ip, r1
 8003174:	44bc      	add	ip, r7
 8003176:	4463      	add	r3, ip
 8003178:	8819      	ldrh	r1, [r3, #0]
 800317a:	235c      	movs	r3, #92	; 0x5c
 800317c:	191b      	adds	r3, r3, r4
 800317e:	2608      	movs	r6, #8
 8003180:	46b4      	mov	ip, r6
 8003182:	44bc      	add	ip, r7
 8003184:	4463      	add	r3, ip
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	4013      	ands	r3, r2
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2208      	movs	r2, #8
 800318e:	18aa      	adds	r2, r5, r2
 8003190:	19d2      	adds	r2, r2, r7
 8003192:	6812      	ldr	r2, [r2, #0]
 8003194:	5453      	strb	r3, [r2, r1]
					for (k=0;k<symLen;k++){
 8003196:	1903      	adds	r3, r0, r4
 8003198:	2208      	movs	r2, #8
 800319a:	4694      	mov	ip, r2
 800319c:	44bc      	add	ip, r7
 800319e:	4463      	add	r3, ip
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	1902      	adds	r2, r0, r4
 80031a4:	2108      	movs	r1, #8
 80031a6:	468c      	mov	ip, r1
 80031a8:	44bc      	add	ip, r7
 80031aa:	4462      	add	r2, ip
 80031ac:	3301      	adds	r3, #1
 80031ae:	8013      	strh	r3, [r2, #0]
 80031b0:	2366      	movs	r3, #102	; 0x66
 80031b2:	258c      	movs	r5, #140	; 0x8c
 80031b4:	006d      	lsls	r5, r5, #1
 80031b6:	195b      	adds	r3, r3, r5
 80031b8:	2208      	movs	r2, #8
 80031ba:	18ba      	adds	r2, r7, r2
 80031bc:	189a      	adds	r2, r3, r2
 80031be:	235a      	movs	r3, #90	; 0x5a
 80031c0:	195b      	adds	r3, r3, r5
 80031c2:	2108      	movs	r1, #8
 80031c4:	468c      	mov	ip, r1
 80031c6:	44bc      	add	ip, r7
 80031c8:	4463      	add	r3, ip
 80031ca:	8812      	ldrh	r2, [r2, #0]
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d3bd      	bcc.n	800314e <printASCIIarray+0x4ca>
					}
				weoDrawRectangleFilled(ASCII_X, imY, (ASCII_X+X_increment-1), imY + ASCII_height - decY, 0xFF, weoBuffer);
 80031d2:	205f      	movs	r0, #95	; 0x5f
 80031d4:	1943      	adds	r3, r0, r5
 80031d6:	2208      	movs	r2, #8
 80031d8:	18ba      	adds	r2, r7, r2
 80031da:	189a      	adds	r2, r3, r2
 80031dc:	233f      	movs	r3, #63	; 0x3f
 80031de:	001e      	movs	r6, r3
 80031e0:	195b      	adds	r3, r3, r5
 80031e2:	2108      	movs	r1, #8
 80031e4:	468c      	mov	ip, r1
 80031e6:	44bc      	add	ip, r7
 80031e8:	4463      	add	r3, ip
 80031ea:	7812      	ldrb	r2, [r2, #0]
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	18d3      	adds	r3, r2, r3
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	3b01      	subs	r3, #1
 80031f4:	b2dc      	uxtb	r4, r3
 80031f6:	218f      	movs	r1, #143	; 0x8f
 80031f8:	0049      	lsls	r1, r1, #1
 80031fa:	2308      	movs	r3, #8
 80031fc:	18cb      	adds	r3, r1, r3
 80031fe:	19da      	adds	r2, r3, r7
 8003200:	213e      	movs	r1, #62	; 0x3e
 8003202:	194b      	adds	r3, r1, r5
 8003204:	2108      	movs	r1, #8
 8003206:	468c      	mov	ip, r1
 8003208:	44bc      	add	ip, r7
 800320a:	4463      	add	r3, ip
 800320c:	7812      	ldrb	r2, [r2, #0]
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	18d3      	adds	r3, r2, r3
 8003212:	b2da      	uxtb	r2, r3
 8003214:	2160      	movs	r1, #96	; 0x60
 8003216:	194b      	adds	r3, r1, r5
 8003218:	2108      	movs	r1, #8
 800321a:	468c      	mov	ip, r1
 800321c:	44bc      	add	ip, r7
 800321e:	4463      	add	r3, ip
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	4699      	mov	r9, r3
 8003228:	218f      	movs	r1, #143	; 0x8f
 800322a:	0049      	lsls	r1, r1, #1
 800322c:	2308      	movs	r3, #8
 800322e:	18cb      	adds	r3, r1, r3
 8003230:	19db      	adds	r3, r3, r7
 8003232:	7819      	ldrb	r1, [r3, #0]
 8003234:	0005      	movs	r5, r0
 8003236:	238c      	movs	r3, #140	; 0x8c
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	18c3      	adds	r3, r0, r3
 800323c:	2208      	movs	r2, #8
 800323e:	4694      	mov	ip, r2
 8003240:	44bc      	add	ip, r7
 8003242:	4463      	add	r3, ip
 8003244:	7818      	ldrb	r0, [r3, #0]
 8003246:	23b4      	movs	r3, #180	; 0xb4
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	2208      	movs	r2, #8
 800324c:	189b      	adds	r3, r3, r2
 800324e:	19db      	adds	r3, r3, r7
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	9301      	str	r3, [sp, #4]
 8003254:	23ff      	movs	r3, #255	; 0xff
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	464b      	mov	r3, r9
 800325a:	0022      	movs	r2, r4
 800325c:	f7fe f936 	bl	80014cc <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 8003260:	208c      	movs	r0, #140	; 0x8c
 8003262:	0040      	lsls	r0, r0, #1
 8003264:	182b      	adds	r3, r5, r0
 8003266:	2208      	movs	r2, #8
 8003268:	18ba      	adds	r2, r7, r2
 800326a:	1899      	adds	r1, r3, r2
 800326c:	182b      	adds	r3, r5, r0
 800326e:	2208      	movs	r2, #8
 8003270:	18ba      	adds	r2, r7, r2
 8003272:	189a      	adds	r2, r3, r2
 8003274:	0033      	movs	r3, r6
 8003276:	181b      	adds	r3, r3, r0
 8003278:	2408      	movs	r4, #8
 800327a:	46a4      	mov	ip, r4
 800327c:	44bc      	add	ip, r7
 800327e:	4463      	add	r3, ip
 8003280:	7812      	ldrb	r2, [r2, #0]
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	18d3      	adds	r3, r2, r3
 8003286:	700b      	strb	r3, [r1, #0]
				for(i=0;i<strLen;i++){
 8003288:	2262      	movs	r2, #98	; 0x62
 800328a:	1813      	adds	r3, r2, r0
 800328c:	2108      	movs	r1, #8
 800328e:	468c      	mov	ip, r1
 8003290:	44bc      	add	ip, r7
 8003292:	4463      	add	r3, ip
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	1812      	adds	r2, r2, r0
 8003298:	2108      	movs	r1, #8
 800329a:	468c      	mov	ip, r1
 800329c:	44bc      	add	ip, r7
 800329e:	4462      	add	r2, ip
 80032a0:	3301      	adds	r3, #1
 80032a2:	8013      	strh	r3, [r2, #0]
 80032a4:	231e      	movs	r3, #30
 80032a6:	33ff      	adds	r3, #255	; 0xff
 80032a8:	2208      	movs	r2, #8
 80032aa:	189b      	adds	r3, r3, r2
 80032ac:	19db      	adds	r3, r3, r7
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	2162      	movs	r1, #98	; 0x62
 80032b4:	208c      	movs	r0, #140	; 0x8c
 80032b6:	0040      	lsls	r0, r0, #1
 80032b8:	180b      	adds	r3, r1, r0
 80032ba:	2408      	movs	r4, #8
 80032bc:	46a4      	mov	ip, r4
 80032be:	44bc      	add	ip, r7
 80032c0:	4463      	add	r3, ip
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d200      	bcs.n	80032ca <printASCIIarray+0x646>
 80032c8:	e6db      	b.n	8003082 <printASCIIarray+0x3fe>
				}
				for(i=0;i<symLen;i++){
 80032ca:	180b      	adds	r3, r1, r0
 80032cc:	2208      	movs	r2, #8
 80032ce:	18ba      	adds	r2, r7, r2
 80032d0:	189a      	adds	r2, r3, r2
 80032d2:	2300      	movs	r3, #0
 80032d4:	8013      	strh	r3, [r2, #0]
 80032d6:	e020      	b.n	800331a <printASCIIarray+0x696>
 80032d8:	0800c9b8 	.word	0x0800c9b8
									weoBuffer[j]=0x00;
 80032dc:	2364      	movs	r3, #100	; 0x64
 80032de:	208c      	movs	r0, #140	; 0x8c
 80032e0:	0040      	lsls	r0, r0, #1
 80032e2:	181b      	adds	r3, r3, r0
 80032e4:	2208      	movs	r2, #8
 80032e6:	4694      	mov	ip, r2
 80032e8:	44bc      	add	ip, r7
 80032ea:	4463      	add	r3, ip
 80032ec:	8819      	ldrh	r1, [r3, #0]
 80032ee:	23b4      	movs	r3, #180	; 0xb4
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	2208      	movs	r2, #8
 80032f4:	189b      	adds	r3, r3, r2
 80032f6:	19db      	adds	r3, r3, r7
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	2300      	movs	r3, #0
 80032fc:	5453      	strb	r3, [r2, r1]
				for(i=0;i<symLen;i++){
 80032fe:	2262      	movs	r2, #98	; 0x62
 8003300:	1813      	adds	r3, r2, r0
 8003302:	2108      	movs	r1, #8
 8003304:	468c      	mov	ip, r1
 8003306:	44bc      	add	ip, r7
 8003308:	4463      	add	r3, ip
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	1812      	adds	r2, r2, r0
 800330e:	2108      	movs	r1, #8
 8003310:	468c      	mov	ip, r1
 8003312:	44bc      	add	ip, r7
 8003314:	4462      	add	r2, ip
 8003316:	3301      	adds	r3, #1
 8003318:	8013      	strh	r3, [r2, #0]
 800331a:	2362      	movs	r3, #98	; 0x62
 800331c:	218c      	movs	r1, #140	; 0x8c
 800331e:	0049      	lsls	r1, r1, #1
 8003320:	185b      	adds	r3, r3, r1
 8003322:	2208      	movs	r2, #8
 8003324:	18ba      	adds	r2, r7, r2
 8003326:	189a      	adds	r2, r3, r2
 8003328:	235a      	movs	r3, #90	; 0x5a
 800332a:	185b      	adds	r3, r3, r1
 800332c:	2108      	movs	r1, #8
 800332e:	468c      	mov	ip, r1
 8003330:	44bc      	add	ip, r7
 8003332:	4463      	add	r3, ip
 8003334:	8812      	ldrh	r2, [r2, #0]
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d3cf      	bcc.n	80032dc <printASCIIarray+0x658>
 800333c:	46c5      	mov	sp, r8
							}
			}
			if(fontCur==1){
 800333e:	2361      	movs	r3, #97	; 0x61
 8003340:	228c      	movs	r2, #140	; 0x8c
 8003342:	0052      	lsls	r2, r2, #1
 8003344:	189b      	adds	r3, r3, r2
 8003346:	2108      	movs	r1, #8
 8003348:	468c      	mov	ip, r1
 800334a:	44bc      	add	ip, r7
 800334c:	4463      	add	r3, ip
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d000      	beq.n	8003356 <printASCIIarray+0x6d2>
 8003354:	e29b      	b.n	800388e <printASCIIarray+0xc0a>
 8003356:	466b      	mov	r3, sp
 8003358:	4698      	mov	r8, r3
				symLen=63;
 800335a:	245a      	movs	r4, #90	; 0x5a
 800335c:	0016      	movs	r6, r2
 800335e:	18a3      	adds	r3, r4, r2
 8003360:	2208      	movs	r2, #8
 8003362:	18ba      	adds	r2, r7, r2
 8003364:	189a      	adds	r2, r3, r2
 8003366:	233f      	movs	r3, #63	; 0x3f
 8003368:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 800336a:	2390      	movs	r3, #144	; 0x90
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	601c      	str	r4, [r3, #0]
 8003372:	19a3      	adds	r3, r4, r6
 8003374:	2208      	movs	r2, #8
 8003376:	4694      	mov	ip, r2
 8003378:	44bc      	add	ip, r7
 800337a:	4463      	add	r3, ip
 800337c:	881a      	ldrh	r2, [r3, #0]
 800337e:	0013      	movs	r3, r2
 8003380:	3b01      	subs	r3, #1
 8003382:	21a8      	movs	r1, #168	; 0xa8
 8003384:	0049      	lsls	r1, r1, #1
 8003386:	2008      	movs	r0, #8
 8003388:	1809      	adds	r1, r1, r0
 800338a:	19c9      	adds	r1, r1, r7
 800338c:	600b      	str	r3, [r1, #0]
 800338e:	663a      	str	r2, [r7, #96]	; 0x60
 8003390:	2300      	movs	r3, #0
 8003392:	667b      	str	r3, [r7, #100]	; 0x64
 8003394:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003396:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003398:	0003      	movs	r3, r0
 800339a:	0f5b      	lsrs	r3, r3, #29
 800339c:	000e      	movs	r6, r1
 800339e:	00f6      	lsls	r6, r6, #3
 80033a0:	25ec      	movs	r5, #236	; 0xec
 80033a2:	2408      	movs	r4, #8
 80033a4:	192c      	adds	r4, r5, r4
 80033a6:	19e4      	adds	r4, r4, r7
 80033a8:	6026      	str	r6, [r4, #0]
 80033aa:	2408      	movs	r4, #8
 80033ac:	192c      	adds	r4, r5, r4
 80033ae:	19e4      	adds	r4, r4, r7
 80033b0:	6826      	ldr	r6, [r4, #0]
 80033b2:	431e      	orrs	r6, r3
 80033b4:	2308      	movs	r3, #8
 80033b6:	18eb      	adds	r3, r5, r3
 80033b8:	19db      	adds	r3, r3, r7
 80033ba:	601e      	str	r6, [r3, #0]
 80033bc:	0003      	movs	r3, r0
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	21e8      	movs	r1, #232	; 0xe8
 80033c2:	2008      	movs	r0, #8
 80033c4:	1809      	adds	r1, r1, r0
 80033c6:	19c9      	adds	r1, r1, r7
 80033c8:	600b      	str	r3, [r1, #0]
 80033ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80033cc:	2300      	movs	r3, #0
 80033ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80033d2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80033d4:	0003      	movs	r3, r0
 80033d6:	0f5b      	lsrs	r3, r3, #29
 80033d8:	000e      	movs	r6, r1
 80033da:	00f6      	lsls	r6, r6, #3
 80033dc:	25e4      	movs	r5, #228	; 0xe4
 80033de:	2408      	movs	r4, #8
 80033e0:	192c      	adds	r4, r5, r4
 80033e2:	19e4      	adds	r4, r4, r7
 80033e4:	6026      	str	r6, [r4, #0]
 80033e6:	2408      	movs	r4, #8
 80033e8:	192c      	adds	r4, r5, r4
 80033ea:	19e6      	adds	r6, r4, r7
 80033ec:	6836      	ldr	r6, [r6, #0]
 80033ee:	431e      	orrs	r6, r3
 80033f0:	2308      	movs	r3, #8
 80033f2:	18eb      	adds	r3, r5, r3
 80033f4:	19db      	adds	r3, r3, r7
 80033f6:	601e      	str	r6, [r3, #0]
 80033f8:	0003      	movs	r3, r0
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	21e0      	movs	r1, #224	; 0xe0
 80033fe:	2008      	movs	r0, #8
 8003400:	1809      	adds	r1, r1, r0
 8003402:	19c9      	adds	r1, r1, r7
 8003404:	600b      	str	r3, [r1, #0]
 8003406:	0013      	movs	r3, r2
 8003408:	3307      	adds	r3, #7
 800340a:	08db      	lsrs	r3, r3, #3
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	466a      	mov	r2, sp
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	469d      	mov	sp, r3
 8003414:	ab02      	add	r3, sp, #8
 8003416:	3300      	adds	r3, #0
 8003418:	21a6      	movs	r1, #166	; 0xa6
 800341a:	0049      	lsls	r1, r1, #1
 800341c:	2208      	movs	r2, #8
 800341e:	188a      	adds	r2, r1, r2
 8003420:	19d1      	adds	r1, r2, r7
 8003422:	600b      	str	r3, [r1, #0]
				uint8_t weoBuffer1[symLen];
 8003424:	2390      	movs	r3, #144	; 0x90
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	681c      	ldr	r4, [r3, #0]
 800342c:	2390      	movs	r3, #144	; 0x90
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	601c      	str	r4, [r3, #0]
 8003434:	268c      	movs	r6, #140	; 0x8c
 8003436:	0076      	lsls	r6, r6, #1
 8003438:	19a3      	adds	r3, r4, r6
 800343a:	2208      	movs	r2, #8
 800343c:	4694      	mov	ip, r2
 800343e:	44bc      	add	ip, r7
 8003440:	4463      	add	r3, ip
 8003442:	881a      	ldrh	r2, [r3, #0]
 8003444:	0013      	movs	r3, r2
 8003446:	3b01      	subs	r3, #1
 8003448:	21a4      	movs	r1, #164	; 0xa4
 800344a:	0049      	lsls	r1, r1, #1
 800344c:	2008      	movs	r0, #8
 800344e:	1809      	adds	r1, r1, r0
 8003450:	19c9      	adds	r1, r1, r7
 8003452:	600b      	str	r3, [r1, #0]
 8003454:	653a      	str	r2, [r7, #80]	; 0x50
 8003456:	2300      	movs	r3, #0
 8003458:	657b      	str	r3, [r7, #84]	; 0x54
 800345a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800345c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800345e:	0003      	movs	r3, r0
 8003460:	0f5b      	lsrs	r3, r3, #29
 8003462:	000e      	movs	r6, r1
 8003464:	00f6      	lsls	r6, r6, #3
 8003466:	25dc      	movs	r5, #220	; 0xdc
 8003468:	2408      	movs	r4, #8
 800346a:	192c      	adds	r4, r5, r4
 800346c:	19e4      	adds	r4, r4, r7
 800346e:	6026      	str	r6, [r4, #0]
 8003470:	2408      	movs	r4, #8
 8003472:	192c      	adds	r4, r5, r4
 8003474:	19e4      	adds	r4, r4, r7
 8003476:	6826      	ldr	r6, [r4, #0]
 8003478:	431e      	orrs	r6, r3
 800347a:	2308      	movs	r3, #8
 800347c:	18eb      	adds	r3, r5, r3
 800347e:	19db      	adds	r3, r3, r7
 8003480:	601e      	str	r6, [r3, #0]
 8003482:	0003      	movs	r3, r0
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	21d8      	movs	r1, #216	; 0xd8
 8003488:	2008      	movs	r0, #8
 800348a:	1809      	adds	r1, r1, r0
 800348c:	19c9      	adds	r1, r1, r7
 800348e:	600b      	str	r3, [r1, #0]
 8003490:	64ba      	str	r2, [r7, #72]	; 0x48
 8003492:	2300      	movs	r3, #0
 8003494:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003496:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003498:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800349a:	0003      	movs	r3, r0
 800349c:	0f5b      	lsrs	r3, r3, #29
 800349e:	000e      	movs	r6, r1
 80034a0:	00f6      	lsls	r6, r6, #3
 80034a2:	25d4      	movs	r5, #212	; 0xd4
 80034a4:	2408      	movs	r4, #8
 80034a6:	192c      	adds	r4, r5, r4
 80034a8:	19e4      	adds	r4, r4, r7
 80034aa:	6026      	str	r6, [r4, #0]
 80034ac:	2408      	movs	r4, #8
 80034ae:	192c      	adds	r4, r5, r4
 80034b0:	19e6      	adds	r6, r4, r7
 80034b2:	6836      	ldr	r6, [r6, #0]
 80034b4:	431e      	orrs	r6, r3
 80034b6:	2308      	movs	r3, #8
 80034b8:	18eb      	adds	r3, r5, r3
 80034ba:	19db      	adds	r3, r3, r7
 80034bc:	601e      	str	r6, [r3, #0]
 80034be:	0003      	movs	r3, r0
 80034c0:	00db      	lsls	r3, r3, #3
 80034c2:	21d0      	movs	r1, #208	; 0xd0
 80034c4:	2008      	movs	r0, #8
 80034c6:	1809      	adds	r1, r1, r0
 80034c8:	19c9      	adds	r1, r1, r7
 80034ca:	600b      	str	r3, [r1, #0]
 80034cc:	0013      	movs	r3, r2
 80034ce:	3307      	adds	r3, #7
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	466a      	mov	r2, sp
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	469d      	mov	sp, r3
 80034da:	ab02      	add	r3, sp, #8
 80034dc:	3300      	adds	r3, #0
 80034de:	21a2      	movs	r1, #162	; 0xa2
 80034e0:	0049      	lsls	r1, r1, #1
 80034e2:	2208      	movs	r2, #8
 80034e4:	188a      	adds	r2, r1, r2
 80034e6:	19d1      	adds	r1, r2, r7
 80034e8:	600b      	str	r3, [r1, #0]
				uint8_t weoBuffer2[symLen];
 80034ea:	2390      	movs	r3, #144	; 0x90
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	18fb      	adds	r3, r7, r3
 80034f0:	681c      	ldr	r4, [r3, #0]
 80034f2:	268c      	movs	r6, #140	; 0x8c
 80034f4:	0076      	lsls	r6, r6, #1
 80034f6:	19a3      	adds	r3, r4, r6
 80034f8:	2208      	movs	r2, #8
 80034fa:	4694      	mov	ip, r2
 80034fc:	44bc      	add	ip, r7
 80034fe:	4463      	add	r3, ip
 8003500:	881a      	ldrh	r2, [r3, #0]
 8003502:	0013      	movs	r3, r2
 8003504:	3b01      	subs	r3, #1
 8003506:	21a0      	movs	r1, #160	; 0xa0
 8003508:	0049      	lsls	r1, r1, #1
 800350a:	2008      	movs	r0, #8
 800350c:	1809      	adds	r1, r1, r0
 800350e:	19c9      	adds	r1, r1, r7
 8003510:	600b      	str	r3, [r1, #0]
 8003512:	643a      	str	r2, [r7, #64]	; 0x40
 8003514:	2300      	movs	r3, #0
 8003516:	647b      	str	r3, [r7, #68]	; 0x44
 8003518:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800351a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800351c:	0003      	movs	r3, r0
 800351e:	0f5b      	lsrs	r3, r3, #29
 8003520:	000c      	movs	r4, r1
 8003522:	00e4      	lsls	r4, r4, #3
 8003524:	25cc      	movs	r5, #204	; 0xcc
 8003526:	2608      	movs	r6, #8
 8003528:	19ae      	adds	r6, r5, r6
 800352a:	19f6      	adds	r6, r6, r7
 800352c:	6034      	str	r4, [r6, #0]
 800352e:	2408      	movs	r4, #8
 8003530:	192c      	adds	r4, r5, r4
 8003532:	19e4      	adds	r4, r4, r7
 8003534:	6824      	ldr	r4, [r4, #0]
 8003536:	431c      	orrs	r4, r3
 8003538:	2308      	movs	r3, #8
 800353a:	18eb      	adds	r3, r5, r3
 800353c:	19db      	adds	r3, r3, r7
 800353e:	601c      	str	r4, [r3, #0]
 8003540:	0003      	movs	r3, r0
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	21c8      	movs	r1, #200	; 0xc8
 8003546:	2008      	movs	r0, #8
 8003548:	1809      	adds	r1, r1, r0
 800354a:	19c9      	adds	r1, r1, r7
 800354c:	600b      	str	r3, [r1, #0]
 800354e:	63ba      	str	r2, [r7, #56]	; 0x38
 8003550:	2300      	movs	r3, #0
 8003552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003554:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003556:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003558:	0003      	movs	r3, r0
 800355a:	0f5b      	lsrs	r3, r3, #29
 800355c:	469c      	mov	ip, r3
 800355e:	000c      	movs	r4, r1
 8003560:	00e4      	lsls	r4, r4, #3
 8003562:	25c4      	movs	r5, #196	; 0xc4
 8003564:	002e      	movs	r6, r5
 8003566:	2308      	movs	r3, #8
 8003568:	18ed      	adds	r5, r5, r3
 800356a:	19ed      	adds	r5, r5, r7
 800356c:	602c      	str	r4, [r5, #0]
 800356e:	0034      	movs	r4, r6
 8003570:	0026      	movs	r6, r4
 8003572:	2308      	movs	r3, #8
 8003574:	18e3      	adds	r3, r4, r3
 8003576:	19dd      	adds	r5, r3, r7
 8003578:	682c      	ldr	r4, [r5, #0]
 800357a:	4663      	mov	r3, ip
 800357c:	431c      	orrs	r4, r3
 800357e:	0033      	movs	r3, r6
 8003580:	2508      	movs	r5, #8
 8003582:	195b      	adds	r3, r3, r5
 8003584:	19db      	adds	r3, r3, r7
 8003586:	601c      	str	r4, [r3, #0]
 8003588:	0003      	movs	r3, r0
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	21c0      	movs	r1, #192	; 0xc0
 800358e:	2008      	movs	r0, #8
 8003590:	1809      	adds	r1, r1, r0
 8003592:	19c9      	adds	r1, r1, r7
 8003594:	600b      	str	r3, [r1, #0]
 8003596:	0013      	movs	r3, r2
 8003598:	3307      	adds	r3, #7
 800359a:	08db      	lsrs	r3, r3, #3
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	466a      	mov	r2, sp
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	469d      	mov	sp, r3
 80035a4:	ab02      	add	r3, sp, #8
 80035a6:	3300      	adds	r3, #0
 80035a8:	229e      	movs	r2, #158	; 0x9e
 80035aa:	0052      	lsls	r2, r2, #1
 80035ac:	2108      	movs	r1, #8
 80035ae:	1852      	adds	r2, r2, r1
 80035b0:	19d2      	adds	r2, r2, r7
 80035b2:	6013      	str	r3, [r2, #0]
				X_increment=0x07;
 80035b4:	233f      	movs	r3, #63	; 0x3f
 80035b6:	268c      	movs	r6, #140	; 0x8c
 80035b8:	0076      	lsls	r6, r6, #1
 80035ba:	199b      	adds	r3, r3, r6
 80035bc:	2208      	movs	r2, #8
 80035be:	18ba      	adds	r2, r7, r2
 80035c0:	189a      	adds	r2, r3, r2
 80035c2:	2307      	movs	r3, #7
 80035c4:	7013      	strb	r3, [r2, #0]
				ASCII_height=0x12;
 80035c6:	233e      	movs	r3, #62	; 0x3e
 80035c8:	199b      	adds	r3, r3, r6
 80035ca:	2208      	movs	r2, #8
 80035cc:	18ba      	adds	r2, r7, r2
 80035ce:	189a      	adds	r2, r3, r2
 80035d0:	2312      	movs	r3, #18
 80035d2:	7013      	strb	r3, [r2, #0]
				for(i=0;i<strLen;i++){
 80035d4:	2362      	movs	r3, #98	; 0x62
 80035d6:	199b      	adds	r3, r3, r6
 80035d8:	2208      	movs	r2, #8
 80035da:	18ba      	adds	r2, r7, r2
 80035dc:	189a      	adds	r2, r3, r2
 80035de:	2300      	movs	r3, #0
 80035e0:	8013      	strh	r3, [r2, #0]
 80035e2:	e107      	b.n	80037f4 <printASCIIarray+0xb70>
					for(j=0;j<symLen;j++){
 80035e4:	2364      	movs	r3, #100	; 0x64
 80035e6:	228c      	movs	r2, #140	; 0x8c
 80035e8:	0052      	lsls	r2, r2, #1
 80035ea:	189b      	adds	r3, r3, r2
 80035ec:	2208      	movs	r2, #8
 80035ee:	18ba      	adds	r2, r7, r2
 80035f0:	189a      	adds	r2, r3, r2
 80035f2:	2300      	movs	r3, #0
 80035f4:	8013      	strh	r3, [r2, #0]
 80035f6:	e03f      	b.n	8003678 <printASCIIarray+0x9f4>
						weoBuffer[j]=F2[dataASCII[i]][j];
 80035f8:	2362      	movs	r3, #98	; 0x62
 80035fa:	218c      	movs	r1, #140	; 0x8c
 80035fc:	0049      	lsls	r1, r1, #1
 80035fe:	185b      	adds	r3, r3, r1
 8003600:	2208      	movs	r2, #8
 8003602:	4694      	mov	ip, r2
 8003604:	44bc      	add	ip, r7
 8003606:	4463      	add	r3, ip
 8003608:	881a      	ldrh	r2, [r3, #0]
 800360a:	2380      	movs	r3, #128	; 0x80
 800360c:	185b      	adds	r3, r3, r1
 800360e:	2008      	movs	r0, #8
 8003610:	4684      	mov	ip, r0
 8003612:	2008      	movs	r0, #8
 8003614:	4681      	mov	r9, r0
 8003616:	44b9      	add	r9, r7
 8003618:	44cc      	add	ip, r9
 800361a:	4463      	add	r3, ip
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	189b      	adds	r3, r3, r2
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	001c      	movs	r4, r3
 8003624:	2664      	movs	r6, #100	; 0x64
 8003626:	000a      	movs	r2, r1
 8003628:	1873      	adds	r3, r6, r1
 800362a:	2108      	movs	r1, #8
 800362c:	468c      	mov	ip, r1
 800362e:	44bc      	add	ip, r7
 8003630:	4463      	add	r3, ip
 8003632:	8819      	ldrh	r1, [r3, #0]
 8003634:	0015      	movs	r5, r2
 8003636:	18b3      	adds	r3, r6, r2
 8003638:	2208      	movs	r2, #8
 800363a:	4694      	mov	ip, r2
 800363c:	44bc      	add	ip, r7
 800363e:	4463      	add	r3, ip
 8003640:	8818      	ldrh	r0, [r3, #0]
 8003642:	4a79      	ldr	r2, [pc, #484]	; (8003828 <printASCIIarray+0xba4>)
 8003644:	0023      	movs	r3, r4
 8003646:	019b      	lsls	r3, r3, #6
 8003648:	1b1b      	subs	r3, r3, r4
 800364a:	18d3      	adds	r3, r2, r3
 800364c:	5c5b      	ldrb	r3, [r3, r1]
 800364e:	24a6      	movs	r4, #166	; 0xa6
 8003650:	0064      	lsls	r4, r4, #1
 8003652:	2208      	movs	r2, #8
 8003654:	18a2      	adds	r2, r4, r2
 8003656:	19d4      	adds	r4, r2, r7
 8003658:	6822      	ldr	r2, [r4, #0]
 800365a:	5413      	strb	r3, [r2, r0]
					for(j=0;j<symLen;j++){
 800365c:	0029      	movs	r1, r5
 800365e:	1873      	adds	r3, r6, r1
 8003660:	2208      	movs	r2, #8
 8003662:	4694      	mov	ip, r2
 8003664:	44bc      	add	ip, r7
 8003666:	4463      	add	r3, ip
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	1872      	adds	r2, r6, r1
 800366c:	2108      	movs	r1, #8
 800366e:	468c      	mov	ip, r1
 8003670:	44bc      	add	ip, r7
 8003672:	4462      	add	r2, ip
 8003674:	3301      	adds	r3, #1
 8003676:	8013      	strh	r3, [r2, #0]
 8003678:	2364      	movs	r3, #100	; 0x64
 800367a:	218c      	movs	r1, #140	; 0x8c
 800367c:	0049      	lsls	r1, r1, #1
 800367e:	185b      	adds	r3, r3, r1
 8003680:	2208      	movs	r2, #8
 8003682:	18ba      	adds	r2, r7, r2
 8003684:	189a      	adds	r2, r3, r2
 8003686:	235a      	movs	r3, #90	; 0x5a
 8003688:	185b      	adds	r3, r3, r1
 800368a:	2008      	movs	r0, #8
 800368c:	4684      	mov	ip, r0
 800368e:	44bc      	add	ip, r7
 8003690:	4463      	add	r3, ip
 8003692:	8812      	ldrh	r2, [r2, #0]
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d3ae      	bcc.n	80035f8 <printASCIIarray+0x974>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 800369a:	2366      	movs	r3, #102	; 0x66
 800369c:	185b      	adds	r3, r3, r1
 800369e:	2208      	movs	r2, #8
 80036a0:	18ba      	adds	r2, r7, r2
 80036a2:	189a      	adds	r2, r3, r2
 80036a4:	2300      	movs	r3, #0
 80036a6:	8013      	strh	r3, [r2, #0]
 80036a8:	e030      	b.n	800370c <printASCIIarray+0xa88>
						weoBuffer[k]=weoBuffer[k] & contrast;
 80036aa:	2066      	movs	r0, #102	; 0x66
 80036ac:	248c      	movs	r4, #140	; 0x8c
 80036ae:	0064      	lsls	r4, r4, #1
 80036b0:	1903      	adds	r3, r0, r4
 80036b2:	2208      	movs	r2, #8
 80036b4:	4694      	mov	ip, r2
 80036b6:	44bc      	add	ip, r7
 80036b8:	4463      	add	r3, ip
 80036ba:	881a      	ldrh	r2, [r3, #0]
 80036bc:	25a6      	movs	r5, #166	; 0xa6
 80036be:	006d      	lsls	r5, r5, #1
 80036c0:	2308      	movs	r3, #8
 80036c2:	18eb      	adds	r3, r5, r3
 80036c4:	19db      	adds	r3, r3, r7
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	5c9a      	ldrb	r2, [r3, r2]
 80036ca:	1903      	adds	r3, r0, r4
 80036cc:	2108      	movs	r1, #8
 80036ce:	468c      	mov	ip, r1
 80036d0:	44bc      	add	ip, r7
 80036d2:	4463      	add	r3, ip
 80036d4:	8819      	ldrh	r1, [r3, #0]
 80036d6:	235c      	movs	r3, #92	; 0x5c
 80036d8:	191b      	adds	r3, r3, r4
 80036da:	2608      	movs	r6, #8
 80036dc:	46b4      	mov	ip, r6
 80036de:	44bc      	add	ip, r7
 80036e0:	4463      	add	r3, ip
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	4013      	ands	r3, r2
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2208      	movs	r2, #8
 80036ea:	18aa      	adds	r2, r5, r2
 80036ec:	19d2      	adds	r2, r2, r7
 80036ee:	6812      	ldr	r2, [r2, #0]
 80036f0:	5453      	strb	r3, [r2, r1]
					for (k=0;k<symLen;k++){
 80036f2:	1903      	adds	r3, r0, r4
 80036f4:	2208      	movs	r2, #8
 80036f6:	4694      	mov	ip, r2
 80036f8:	44bc      	add	ip, r7
 80036fa:	4463      	add	r3, ip
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	1902      	adds	r2, r0, r4
 8003700:	2108      	movs	r1, #8
 8003702:	468c      	mov	ip, r1
 8003704:	44bc      	add	ip, r7
 8003706:	4462      	add	r2, ip
 8003708:	3301      	adds	r3, #1
 800370a:	8013      	strh	r3, [r2, #0]
 800370c:	2366      	movs	r3, #102	; 0x66
 800370e:	268c      	movs	r6, #140	; 0x8c
 8003710:	0076      	lsls	r6, r6, #1
 8003712:	199b      	adds	r3, r3, r6
 8003714:	2208      	movs	r2, #8
 8003716:	18ba      	adds	r2, r7, r2
 8003718:	189a      	adds	r2, r3, r2
 800371a:	235a      	movs	r3, #90	; 0x5a
 800371c:	199b      	adds	r3, r3, r6
 800371e:	2108      	movs	r1, #8
 8003720:	468c      	mov	ip, r1
 8003722:	44bc      	add	ip, r7
 8003724:	4463      	add	r3, ip
 8003726:	8812      	ldrh	r2, [r2, #0]
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d3bd      	bcc.n	80036aa <printASCIIarray+0xa26>
					}
				weoDrawRectangleFilled(ASCII_X, imY, (ASCII_X+X_increment-1), imY + ASCII_height - decY, 0xFF, weoBuffer);
 800372e:	205f      	movs	r0, #95	; 0x5f
 8003730:	1983      	adds	r3, r0, r6
 8003732:	2208      	movs	r2, #8
 8003734:	18ba      	adds	r2, r7, r2
 8003736:	189a      	adds	r2, r3, r2
 8003738:	233f      	movs	r3, #63	; 0x3f
 800373a:	199b      	adds	r3, r3, r6
 800373c:	2108      	movs	r1, #8
 800373e:	468c      	mov	ip, r1
 8003740:	44bc      	add	ip, r7
 8003742:	4463      	add	r3, ip
 8003744:	7812      	ldrb	r2, [r2, #0]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	18d3      	adds	r3, r2, r3
 800374a:	b2db      	uxtb	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b2dc      	uxtb	r4, r3
 8003750:	258f      	movs	r5, #143	; 0x8f
 8003752:	006d      	lsls	r5, r5, #1
 8003754:	2308      	movs	r3, #8
 8003756:	18eb      	adds	r3, r5, r3
 8003758:	19da      	adds	r2, r3, r7
 800375a:	213e      	movs	r1, #62	; 0x3e
 800375c:	198b      	adds	r3, r1, r6
 800375e:	2108      	movs	r1, #8
 8003760:	468c      	mov	ip, r1
 8003762:	44bc      	add	ip, r7
 8003764:	4463      	add	r3, ip
 8003766:	7812      	ldrb	r2, [r2, #0]
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	18d3      	adds	r3, r2, r3
 800376c:	b2da      	uxtb	r2, r3
 800376e:	2160      	movs	r1, #96	; 0x60
 8003770:	1989      	adds	r1, r1, r6
 8003772:	2308      	movs	r3, #8
 8003774:	18fb      	adds	r3, r7, r3
 8003776:	18cb      	adds	r3, r1, r3
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	b2da      	uxtb	r2, r3
 800377e:	2308      	movs	r3, #8
 8003780:	18eb      	adds	r3, r5, r3
 8003782:	19db      	adds	r3, r3, r7
 8003784:	7819      	ldrb	r1, [r3, #0]
 8003786:	0006      	movs	r6, r0
 8003788:	238c      	movs	r3, #140	; 0x8c
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	18c5      	adds	r5, r0, r3
 800378e:	2308      	movs	r3, #8
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	18eb      	adds	r3, r5, r3
 8003794:	7818      	ldrb	r0, [r3, #0]
 8003796:	25a6      	movs	r5, #166	; 0xa6
 8003798:	006d      	lsls	r5, r5, #1
 800379a:	2308      	movs	r3, #8
 800379c:	18eb      	adds	r3, r5, r3
 800379e:	19dd      	adds	r5, r3, r7
 80037a0:	682b      	ldr	r3, [r5, #0]
 80037a2:	9301      	str	r3, [sp, #4]
 80037a4:	23ff      	movs	r3, #255	; 0xff
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	0013      	movs	r3, r2
 80037aa:	0022      	movs	r2, r4
 80037ac:	f7fd fe8e 	bl	80014cc <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 80037b0:	208c      	movs	r0, #140	; 0x8c
 80037b2:	0040      	lsls	r0, r0, #1
 80037b4:	1833      	adds	r3, r6, r0
 80037b6:	2208      	movs	r2, #8
 80037b8:	18ba      	adds	r2, r7, r2
 80037ba:	1899      	adds	r1, r3, r2
 80037bc:	1833      	adds	r3, r6, r0
 80037be:	2208      	movs	r2, #8
 80037c0:	18ba      	adds	r2, r7, r2
 80037c2:	189a      	adds	r2, r3, r2
 80037c4:	233f      	movs	r3, #63	; 0x3f
 80037c6:	181b      	adds	r3, r3, r0
 80037c8:	2408      	movs	r4, #8
 80037ca:	46a4      	mov	ip, r4
 80037cc:	44bc      	add	ip, r7
 80037ce:	4463      	add	r3, ip
 80037d0:	7812      	ldrb	r2, [r2, #0]
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	18d3      	adds	r3, r2, r3
 80037d6:	700b      	strb	r3, [r1, #0]
				for(i=0;i<strLen;i++){
 80037d8:	2262      	movs	r2, #98	; 0x62
 80037da:	1813      	adds	r3, r2, r0
 80037dc:	2108      	movs	r1, #8
 80037de:	468c      	mov	ip, r1
 80037e0:	44bc      	add	ip, r7
 80037e2:	4463      	add	r3, ip
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	1812      	adds	r2, r2, r0
 80037e8:	2108      	movs	r1, #8
 80037ea:	468c      	mov	ip, r1
 80037ec:	44bc      	add	ip, r7
 80037ee:	4462      	add	r2, ip
 80037f0:	3301      	adds	r3, #1
 80037f2:	8013      	strh	r3, [r2, #0]
 80037f4:	231e      	movs	r3, #30
 80037f6:	33ff      	adds	r3, #255	; 0xff
 80037f8:	2208      	movs	r2, #8
 80037fa:	189b      	adds	r3, r3, r2
 80037fc:	19db      	adds	r3, r3, r7
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b29a      	uxth	r2, r3
 8003802:	2162      	movs	r1, #98	; 0x62
 8003804:	208c      	movs	r0, #140	; 0x8c
 8003806:	0040      	lsls	r0, r0, #1
 8003808:	180b      	adds	r3, r1, r0
 800380a:	2408      	movs	r4, #8
 800380c:	46a4      	mov	ip, r4
 800380e:	44bc      	add	ip, r7
 8003810:	4463      	add	r3, ip
 8003812:	881b      	ldrh	r3, [r3, #0]
 8003814:	4293      	cmp	r3, r2
 8003816:	d200      	bcs.n	800381a <printASCIIarray+0xb96>
 8003818:	e6e4      	b.n	80035e4 <printASCIIarray+0x960>
				}
				for(i=0;i<symLen;i++){
 800381a:	180b      	adds	r3, r1, r0
 800381c:	2208      	movs	r2, #8
 800381e:	18ba      	adds	r2, r7, r2
 8003820:	189a      	adds	r2, r3, r2
 8003822:	2300      	movs	r3, #0
 8003824:	8013      	strh	r3, [r2, #0]
 8003826:	e020      	b.n	800386a <printASCIIarray+0xbe6>
 8003828:	0800fab8 	.word	0x0800fab8
									weoBuffer[j]=0x00;
 800382c:	2364      	movs	r3, #100	; 0x64
 800382e:	208c      	movs	r0, #140	; 0x8c
 8003830:	0040      	lsls	r0, r0, #1
 8003832:	181b      	adds	r3, r3, r0
 8003834:	2208      	movs	r2, #8
 8003836:	4694      	mov	ip, r2
 8003838:	44bc      	add	ip, r7
 800383a:	4463      	add	r3, ip
 800383c:	8819      	ldrh	r1, [r3, #0]
 800383e:	23a6      	movs	r3, #166	; 0xa6
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	2208      	movs	r2, #8
 8003844:	189b      	adds	r3, r3, r2
 8003846:	19db      	adds	r3, r3, r7
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	2300      	movs	r3, #0
 800384c:	5453      	strb	r3, [r2, r1]
				for(i=0;i<symLen;i++){
 800384e:	2262      	movs	r2, #98	; 0x62
 8003850:	1813      	adds	r3, r2, r0
 8003852:	2108      	movs	r1, #8
 8003854:	468c      	mov	ip, r1
 8003856:	44bc      	add	ip, r7
 8003858:	4463      	add	r3, ip
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	1812      	adds	r2, r2, r0
 800385e:	2108      	movs	r1, #8
 8003860:	468c      	mov	ip, r1
 8003862:	44bc      	add	ip, r7
 8003864:	4462      	add	r2, ip
 8003866:	3301      	adds	r3, #1
 8003868:	8013      	strh	r3, [r2, #0]
 800386a:	2362      	movs	r3, #98	; 0x62
 800386c:	218c      	movs	r1, #140	; 0x8c
 800386e:	0049      	lsls	r1, r1, #1
 8003870:	185b      	adds	r3, r3, r1
 8003872:	2208      	movs	r2, #8
 8003874:	18ba      	adds	r2, r7, r2
 8003876:	189a      	adds	r2, r3, r2
 8003878:	235a      	movs	r3, #90	; 0x5a
 800387a:	185b      	adds	r3, r3, r1
 800387c:	2108      	movs	r1, #8
 800387e:	468c      	mov	ip, r1
 8003880:	44bc      	add	ip, r7
 8003882:	4463      	add	r3, ip
 8003884:	8812      	ldrh	r2, [r2, #0]
 8003886:	881b      	ldrh	r3, [r3, #0]
 8003888:	429a      	cmp	r2, r3
 800388a:	d3cf      	bcc.n	800382c <printASCIIarray+0xba8>
 800388c:	46c5      	mov	sp, r8
							}
			}
			if(fontCur==2){
 800388e:	2361      	movs	r3, #97	; 0x61
 8003890:	268c      	movs	r6, #140	; 0x8c
 8003892:	0076      	lsls	r6, r6, #1
 8003894:	199b      	adds	r3, r3, r6
 8003896:	2208      	movs	r2, #8
 8003898:	4694      	mov	ip, r2
 800389a:	44bc      	add	ip, r7
 800389c:	4463      	add	r3, ip
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d001      	beq.n	80038a8 <printASCIIarray+0xc24>
 80038a4:	f001 f82b 	bl	80048fe <printASCIIarray+0x1c7a>
 80038a8:	466b      	mov	r3, sp
 80038aa:	001d      	movs	r5, r3
				symLen=304;
 80038ac:	245a      	movs	r4, #90	; 0x5a
 80038ae:	19a3      	adds	r3, r4, r6
 80038b0:	2208      	movs	r2, #8
 80038b2:	18ba      	adds	r2, r7, r2
 80038b4:	189a      	adds	r2, r3, r2
 80038b6:	2398      	movs	r3, #152	; 0x98
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 80038bc:	607c      	str	r4, [r7, #4]
 80038be:	19a3      	adds	r3, r4, r6
 80038c0:	2208      	movs	r2, #8
 80038c2:	4694      	mov	ip, r2
 80038c4:	44bc      	add	ip, r7
 80038c6:	4463      	add	r3, ip
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	2290      	movs	r2, #144	; 0x90
 80038cc:	0052      	lsls	r2, r2, #1
 80038ce:	18ba      	adds	r2, r7, r2
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	2390      	movs	r3, #144	; 0x90
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	3b01      	subs	r3, #1
 80038dc:	219c      	movs	r1, #156	; 0x9c
 80038de:	0049      	lsls	r1, r1, #1
 80038e0:	2208      	movs	r2, #8
 80038e2:	188a      	adds	r2, r1, r2
 80038e4:	19d1      	adds	r1, r2, r7
 80038e6:	600b      	str	r3, [r1, #0]
 80038e8:	2390      	movs	r3, #144	; 0x90
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	18fb      	adds	r3, r7, r3
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	633b      	str	r3, [r7, #48]	; 0x30
 80038f2:	2300      	movs	r3, #0
 80038f4:	637b      	str	r3, [r7, #52]	; 0x34
 80038f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80038f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80038fa:	0003      	movs	r3, r0
 80038fc:	0f5b      	lsrs	r3, r3, #29
 80038fe:	000e      	movs	r6, r1
 8003900:	00f6      	lsls	r6, r6, #3
 8003902:	24bc      	movs	r4, #188	; 0xbc
 8003904:	2208      	movs	r2, #8
 8003906:	18a2      	adds	r2, r4, r2
 8003908:	19d2      	adds	r2, r2, r7
 800390a:	6016      	str	r6, [r2, #0]
 800390c:	2208      	movs	r2, #8
 800390e:	18a2      	adds	r2, r4, r2
 8003910:	19d6      	adds	r6, r2, r7
 8003912:	6836      	ldr	r6, [r6, #0]
 8003914:	431e      	orrs	r6, r3
 8003916:	2308      	movs	r3, #8
 8003918:	18e3      	adds	r3, r4, r3
 800391a:	19db      	adds	r3, r3, r7
 800391c:	601e      	str	r6, [r3, #0]
 800391e:	0003      	movs	r3, r0
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	21b8      	movs	r1, #184	; 0xb8
 8003924:	2208      	movs	r2, #8
 8003926:	188a      	adds	r2, r1, r2
 8003928:	19d1      	adds	r1, r2, r7
 800392a:	600b      	str	r3, [r1, #0]
 800392c:	2390      	movs	r3, #144	; 0x90
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	18fb      	adds	r3, r7, r3
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	62bb      	str	r3, [r7, #40]	; 0x28
 8003936:	2300      	movs	r3, #0
 8003938:	62fb      	str	r3, [r7, #44]	; 0x2c
 800393a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800393c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800393e:	0003      	movs	r3, r0
 8003940:	0f5b      	lsrs	r3, r3, #29
 8003942:	469c      	mov	ip, r3
 8003944:	000e      	movs	r6, r1
 8003946:	00f6      	lsls	r6, r6, #3
 8003948:	24b4      	movs	r4, #180	; 0xb4
 800394a:	0022      	movs	r2, r4
 800394c:	2308      	movs	r3, #8
 800394e:	18e4      	adds	r4, r4, r3
 8003950:	19e4      	adds	r4, r4, r7
 8003952:	6026      	str	r6, [r4, #0]
 8003954:	0016      	movs	r6, r2
 8003956:	0032      	movs	r2, r6
 8003958:	2308      	movs	r3, #8
 800395a:	18f3      	adds	r3, r6, r3
 800395c:	19dc      	adds	r4, r3, r7
 800395e:	6826      	ldr	r6, [r4, #0]
 8003960:	4663      	mov	r3, ip
 8003962:	431e      	orrs	r6, r3
 8003964:	0013      	movs	r3, r2
 8003966:	2208      	movs	r2, #8
 8003968:	189b      	adds	r3, r3, r2
 800396a:	19db      	adds	r3, r3, r7
 800396c:	601e      	str	r6, [r3, #0]
 800396e:	0003      	movs	r3, r0
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	21b0      	movs	r1, #176	; 0xb0
 8003974:	2208      	movs	r2, #8
 8003976:	188a      	adds	r2, r1, r2
 8003978:	19d1      	adds	r1, r2, r7
 800397a:	600b      	str	r3, [r1, #0]
 800397c:	2390      	movs	r3, #144	; 0x90
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	3307      	adds	r3, #7
 8003986:	08db      	lsrs	r3, r3, #3
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	466a      	mov	r2, sp
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	469d      	mov	sp, r3
 8003990:	ab02      	add	r3, sp, #8
 8003992:	3300      	adds	r3, #0
 8003994:	229a      	movs	r2, #154	; 0x9a
 8003996:	0052      	lsls	r2, r2, #1
 8003998:	2108      	movs	r1, #8
 800399a:	1852      	adds	r2, r2, r1
 800399c:	19d2      	adds	r2, r2, r7
 800399e:	6013      	str	r3, [r2, #0]
				uint8_t weoBuffer1[symLen];
 80039a0:	687c      	ldr	r4, [r7, #4]
 80039a2:	607c      	str	r4, [r7, #4]
 80039a4:	268c      	movs	r6, #140	; 0x8c
 80039a6:	0076      	lsls	r6, r6, #1
 80039a8:	19a3      	adds	r3, r4, r6
 80039aa:	2208      	movs	r2, #8
 80039ac:	4694      	mov	ip, r2
 80039ae:	44bc      	add	ip, r7
 80039b0:	4463      	add	r3, ip
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	2290      	movs	r2, #144	; 0x90
 80039b6:	0052      	lsls	r2, r2, #1
 80039b8:	18ba      	adds	r2, r7, r2
 80039ba:	6013      	str	r3, [r2, #0]
 80039bc:	2390      	movs	r3, #144	; 0x90
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	18fb      	adds	r3, r7, r3
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3b01      	subs	r3, #1
 80039c6:	2198      	movs	r1, #152	; 0x98
 80039c8:	0049      	lsls	r1, r1, #1
 80039ca:	2208      	movs	r2, #8
 80039cc:	188a      	adds	r2, r1, r2
 80039ce:	19d1      	adds	r1, r2, r7
 80039d0:	600b      	str	r3, [r1, #0]
 80039d2:	2390      	movs	r3, #144	; 0x90
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	18fb      	adds	r3, r7, r3
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	623b      	str	r3, [r7, #32]
 80039dc:	2300      	movs	r3, #0
 80039de:	627b      	str	r3, [r7, #36]	; 0x24
 80039e0:	6a38      	ldr	r0, [r7, #32]
 80039e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039e4:	0003      	movs	r3, r0
 80039e6:	0f5b      	lsrs	r3, r3, #29
 80039e8:	000e      	movs	r6, r1
 80039ea:	00f6      	lsls	r6, r6, #3
 80039ec:	24ac      	movs	r4, #172	; 0xac
 80039ee:	2208      	movs	r2, #8
 80039f0:	18a2      	adds	r2, r4, r2
 80039f2:	19d2      	adds	r2, r2, r7
 80039f4:	6016      	str	r6, [r2, #0]
 80039f6:	2208      	movs	r2, #8
 80039f8:	18a2      	adds	r2, r4, r2
 80039fa:	19d6      	adds	r6, r2, r7
 80039fc:	6836      	ldr	r6, [r6, #0]
 80039fe:	431e      	orrs	r6, r3
 8003a00:	2308      	movs	r3, #8
 8003a02:	18e3      	adds	r3, r4, r3
 8003a04:	19db      	adds	r3, r3, r7
 8003a06:	601e      	str	r6, [r3, #0]
 8003a08:	0003      	movs	r3, r0
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	21a8      	movs	r1, #168	; 0xa8
 8003a0e:	2208      	movs	r2, #8
 8003a10:	188a      	adds	r2, r1, r2
 8003a12:	19d1      	adds	r1, r2, r7
 8003a14:	600b      	str	r3, [r1, #0]
 8003a16:	2390      	movs	r3, #144	; 0x90
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	18fb      	adds	r3, r7, r3
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	61bb      	str	r3, [r7, #24]
 8003a20:	2300      	movs	r3, #0
 8003a22:	61fb      	str	r3, [r7, #28]
 8003a24:	69b8      	ldr	r0, [r7, #24]
 8003a26:	69f9      	ldr	r1, [r7, #28]
 8003a28:	0003      	movs	r3, r0
 8003a2a:	0f5b      	lsrs	r3, r3, #29
 8003a2c:	469c      	mov	ip, r3
 8003a2e:	000e      	movs	r6, r1
 8003a30:	00f6      	lsls	r6, r6, #3
 8003a32:	24a4      	movs	r4, #164	; 0xa4
 8003a34:	0022      	movs	r2, r4
 8003a36:	2308      	movs	r3, #8
 8003a38:	18e4      	adds	r4, r4, r3
 8003a3a:	19e4      	adds	r4, r4, r7
 8003a3c:	6026      	str	r6, [r4, #0]
 8003a3e:	0016      	movs	r6, r2
 8003a40:	0032      	movs	r2, r6
 8003a42:	2308      	movs	r3, #8
 8003a44:	18f3      	adds	r3, r6, r3
 8003a46:	19dc      	adds	r4, r3, r7
 8003a48:	6826      	ldr	r6, [r4, #0]
 8003a4a:	4663      	mov	r3, ip
 8003a4c:	431e      	orrs	r6, r3
 8003a4e:	0013      	movs	r3, r2
 8003a50:	2208      	movs	r2, #8
 8003a52:	189b      	adds	r3, r3, r2
 8003a54:	19db      	adds	r3, r3, r7
 8003a56:	601e      	str	r6, [r3, #0]
 8003a58:	0003      	movs	r3, r0
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	21a0      	movs	r1, #160	; 0xa0
 8003a5e:	2208      	movs	r2, #8
 8003a60:	188a      	adds	r2, r1, r2
 8003a62:	19d1      	adds	r1, r2, r7
 8003a64:	600b      	str	r3, [r1, #0]
 8003a66:	2390      	movs	r3, #144	; 0x90
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3307      	adds	r3, #7
 8003a70:	08db      	lsrs	r3, r3, #3
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	466a      	mov	r2, sp
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	469d      	mov	sp, r3
 8003a7a:	ab02      	add	r3, sp, #8
 8003a7c:	3300      	adds	r3, #0
 8003a7e:	2296      	movs	r2, #150	; 0x96
 8003a80:	0052      	lsls	r2, r2, #1
 8003a82:	2108      	movs	r1, #8
 8003a84:	1852      	adds	r2, r2, r1
 8003a86:	19d2      	adds	r2, r2, r7
 8003a88:	6013      	str	r3, [r2, #0]
				uint8_t weoBuffer2[symLen];
 8003a8a:	687c      	ldr	r4, [r7, #4]
 8003a8c:	268c      	movs	r6, #140	; 0x8c
 8003a8e:	0076      	lsls	r6, r6, #1
 8003a90:	19a3      	adds	r3, r4, r6
 8003a92:	2208      	movs	r2, #8
 8003a94:	4694      	mov	ip, r2
 8003a96:	44bc      	add	ip, r7
 8003a98:	4463      	add	r3, ip
 8003a9a:	881b      	ldrh	r3, [r3, #0]
 8003a9c:	2290      	movs	r2, #144	; 0x90
 8003a9e:	0052      	lsls	r2, r2, #1
 8003aa0:	18ba      	adds	r2, r7, r2
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	2390      	movs	r3, #144	; 0x90
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	3a01      	subs	r2, #1
 8003aae:	2194      	movs	r1, #148	; 0x94
 8003ab0:	0049      	lsls	r1, r1, #1
 8003ab2:	2308      	movs	r3, #8
 8003ab4:	18cb      	adds	r3, r1, r3
 8003ab6:	19d9      	adds	r1, r3, r7
 8003ab8:	600a      	str	r2, [r1, #0]
 8003aba:	2390      	movs	r3, #144	; 0x90
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	18fb      	adds	r3, r7, r3
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	613b      	str	r3, [r7, #16]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	617a      	str	r2, [r7, #20]
 8003ac8:	6938      	ldr	r0, [r7, #16]
 8003aca:	6979      	ldr	r1, [r7, #20]
 8003acc:	0002      	movs	r2, r0
 8003ace:	0f52      	lsrs	r2, r2, #29
 8003ad0:	000c      	movs	r4, r1
 8003ad2:	00e4      	lsls	r4, r4, #3
 8003ad4:	269c      	movs	r6, #156	; 0x9c
 8003ad6:	2308      	movs	r3, #8
 8003ad8:	18f3      	adds	r3, r6, r3
 8003ada:	19db      	adds	r3, r3, r7
 8003adc:	601c      	str	r4, [r3, #0]
 8003ade:	2308      	movs	r3, #8
 8003ae0:	18f3      	adds	r3, r6, r3
 8003ae2:	19dc      	adds	r4, r3, r7
 8003ae4:	6824      	ldr	r4, [r4, #0]
 8003ae6:	4314      	orrs	r4, r2
 8003ae8:	2308      	movs	r3, #8
 8003aea:	18f3      	adds	r3, r6, r3
 8003aec:	19da      	adds	r2, r3, r7
 8003aee:	6014      	str	r4, [r2, #0]
 8003af0:	0002      	movs	r2, r0
 8003af2:	00d2      	lsls	r2, r2, #3
 8003af4:	2198      	movs	r1, #152	; 0x98
 8003af6:	2308      	movs	r3, #8
 8003af8:	18cb      	adds	r3, r1, r3
 8003afa:	19d9      	adds	r1, r3, r7
 8003afc:	600a      	str	r2, [r1, #0]
 8003afe:	2390      	movs	r3, #144	; 0x90
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60bb      	str	r3, [r7, #8]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	60fa      	str	r2, [r7, #12]
 8003b0c:	68b8      	ldr	r0, [r7, #8]
 8003b0e:	68f9      	ldr	r1, [r7, #12]
 8003b10:	0002      	movs	r2, r0
 8003b12:	0f52      	lsrs	r2, r2, #29
 8003b14:	000c      	movs	r4, r1
 8003b16:	00e4      	lsls	r4, r4, #3
 8003b18:	2694      	movs	r6, #148	; 0x94
 8003b1a:	603e      	str	r6, [r7, #0]
 8003b1c:	2308      	movs	r3, #8
 8003b1e:	18f6      	adds	r6, r6, r3
 8003b20:	19f6      	adds	r6, r6, r7
 8003b22:	6034      	str	r4, [r6, #0]
 8003b24:	683c      	ldr	r4, [r7, #0]
 8003b26:	0023      	movs	r3, r4
 8003b28:	2608      	movs	r6, #8
 8003b2a:	19a4      	adds	r4, r4, r6
 8003b2c:	19e6      	adds	r6, r4, r7
 8003b2e:	6834      	ldr	r4, [r6, #0]
 8003b30:	4314      	orrs	r4, r2
 8003b32:	001a      	movs	r2, r3
 8003b34:	2308      	movs	r3, #8
 8003b36:	18d3      	adds	r3, r2, r3
 8003b38:	19da      	adds	r2, r3, r7
 8003b3a:	6014      	str	r4, [r2, #0]
 8003b3c:	0002      	movs	r2, r0
 8003b3e:	00d2      	lsls	r2, r2, #3
 8003b40:	2190      	movs	r1, #144	; 0x90
 8003b42:	2308      	movs	r3, #8
 8003b44:	18cb      	adds	r3, r1, r3
 8003b46:	19d9      	adds	r1, r3, r7
 8003b48:	600a      	str	r2, [r1, #0]
 8003b4a:	2390      	movs	r3, #144	; 0x90
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	18fb      	adds	r3, r7, r3
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3307      	adds	r3, #7
 8003b54:	08db      	lsrs	r3, r3, #3
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	466a      	mov	r2, sp
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	469d      	mov	sp, r3
 8003b5e:	ab02      	add	r3, sp, #8
 8003b60:	3300      	adds	r3, #0
 8003b62:	2292      	movs	r2, #146	; 0x92
 8003b64:	0052      	lsls	r2, r2, #1
 8003b66:	2108      	movs	r1, #8
 8003b68:	1852      	adds	r2, r2, r1
 8003b6a:	19d2      	adds	r2, r2, r7
 8003b6c:	6013      	str	r3, [r2, #0]
				X_increment=0x10;
 8003b6e:	233f      	movs	r3, #63	; 0x3f
 8003b70:	268c      	movs	r6, #140	; 0x8c
 8003b72:	0076      	lsls	r6, r6, #1
 8003b74:	199b      	adds	r3, r3, r6
 8003b76:	2208      	movs	r2, #8
 8003b78:	4694      	mov	ip, r2
 8003b7a:	44bc      	add	ip, r7
 8003b7c:	4463      	add	r3, ip
 8003b7e:	2210      	movs	r2, #16
 8003b80:	701a      	strb	r2, [r3, #0]
				ASCII_height=0x26;
 8003b82:	233e      	movs	r3, #62	; 0x3e
 8003b84:	199b      	adds	r3, r3, r6
 8003b86:	2208      	movs	r2, #8
 8003b88:	4694      	mov	ip, r2
 8003b8a:	44bc      	add	ip, r7
 8003b8c:	4463      	add	r3, ip
 8003b8e:	2226      	movs	r2, #38	; 0x26
 8003b90:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003b92:	2362      	movs	r3, #98	; 0x62
 8003b94:	199b      	adds	r3, r3, r6
 8003b96:	2208      	movs	r2, #8
 8003b98:	4694      	mov	ip, r2
 8003b9a:	44bc      	add	ip, r7
 8003b9c:	4463      	add	r3, ip
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	801a      	strh	r2, [r3, #0]
 8003ba2:	f000 fd30 	bl	8004606 <printASCIIarray+0x1982>
					if(dataASCII[i]==0x20){dataASCII[i]=0x00;}
 8003ba6:	2162      	movs	r1, #98	; 0x62
 8003ba8:	248c      	movs	r4, #140	; 0x8c
 8003baa:	0064      	lsls	r4, r4, #1
 8003bac:	190b      	adds	r3, r1, r4
 8003bae:	2208      	movs	r2, #8
 8003bb0:	4694      	mov	ip, r2
 8003bb2:	44bc      	add	ip, r7
 8003bb4:	4463      	add	r3, ip
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	2080      	movs	r0, #128	; 0x80
 8003bba:	1902      	adds	r2, r0, r4
 8003bbc:	2608      	movs	r6, #8
 8003bbe:	46b4      	mov	ip, r6
 8003bc0:	2608      	movs	r6, #8
 8003bc2:	46b0      	mov	r8, r6
 8003bc4:	44b8      	add	r8, r7
 8003bc6:	44c4      	add	ip, r8
 8003bc8:	4462      	add	r2, ip
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	18d3      	adds	r3, r2, r3
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d111      	bne.n	8003bf8 <printASCIIarray+0xf74>
 8003bd4:	190b      	adds	r3, r1, r4
 8003bd6:	2208      	movs	r2, #8
 8003bd8:	4694      	mov	ip, r2
 8003bda:	44bc      	add	ip, r7
 8003bdc:	4463      	add	r3, ip
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	1902      	adds	r2, r0, r4
 8003be2:	2108      	movs	r1, #8
 8003be4:	468c      	mov	ip, r1
 8003be6:	2108      	movs	r1, #8
 8003be8:	4688      	mov	r8, r1
 8003bea:	44b8      	add	r8, r7
 8003bec:	44c4      	add	ip, r8
 8003bee:	4462      	add	r2, ip
 8003bf0:	6812      	ldr	r2, [r2, #0]
 8003bf2:	18d3      	adds	r3, r2, r3
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x21){dataASCII[i]=0x01;}
 8003bf8:	2162      	movs	r1, #98	; 0x62
 8003bfa:	248c      	movs	r4, #140	; 0x8c
 8003bfc:	0064      	lsls	r4, r4, #1
 8003bfe:	190b      	adds	r3, r1, r4
 8003c00:	2208      	movs	r2, #8
 8003c02:	4694      	mov	ip, r2
 8003c04:	44bc      	add	ip, r7
 8003c06:	4463      	add	r3, ip
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	2080      	movs	r0, #128	; 0x80
 8003c0c:	1902      	adds	r2, r0, r4
 8003c0e:	2608      	movs	r6, #8
 8003c10:	46b4      	mov	ip, r6
 8003c12:	2608      	movs	r6, #8
 8003c14:	46b0      	mov	r8, r6
 8003c16:	44b8      	add	r8, r7
 8003c18:	44c4      	add	ip, r8
 8003c1a:	4462      	add	r2, ip
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	18d3      	adds	r3, r2, r3
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b21      	cmp	r3, #33	; 0x21
 8003c24:	d111      	bne.n	8003c4a <printASCIIarray+0xfc6>
 8003c26:	190b      	adds	r3, r1, r4
 8003c28:	2208      	movs	r2, #8
 8003c2a:	4694      	mov	ip, r2
 8003c2c:	44bc      	add	ip, r7
 8003c2e:	4463      	add	r3, ip
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	1902      	adds	r2, r0, r4
 8003c34:	2108      	movs	r1, #8
 8003c36:	468c      	mov	ip, r1
 8003c38:	2108      	movs	r1, #8
 8003c3a:	4688      	mov	r8, r1
 8003c3c:	44b8      	add	r8, r7
 8003c3e:	44c4      	add	ip, r8
 8003c40:	4462      	add	r2, ip
 8003c42:	6812      	ldr	r2, [r2, #0]
 8003c44:	18d3      	adds	r3, r2, r3
 8003c46:	2201      	movs	r2, #1
 8003c48:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x25){dataASCII[i]=0x02;}
 8003c4a:	2162      	movs	r1, #98	; 0x62
 8003c4c:	248c      	movs	r4, #140	; 0x8c
 8003c4e:	0064      	lsls	r4, r4, #1
 8003c50:	190b      	adds	r3, r1, r4
 8003c52:	2208      	movs	r2, #8
 8003c54:	4694      	mov	ip, r2
 8003c56:	44bc      	add	ip, r7
 8003c58:	4463      	add	r3, ip
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	2080      	movs	r0, #128	; 0x80
 8003c5e:	1902      	adds	r2, r0, r4
 8003c60:	2608      	movs	r6, #8
 8003c62:	46b4      	mov	ip, r6
 8003c64:	2608      	movs	r6, #8
 8003c66:	46b0      	mov	r8, r6
 8003c68:	44b8      	add	r8, r7
 8003c6a:	44c4      	add	ip, r8
 8003c6c:	4462      	add	r2, ip
 8003c6e:	6812      	ldr	r2, [r2, #0]
 8003c70:	18d3      	adds	r3, r2, r3
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b25      	cmp	r3, #37	; 0x25
 8003c76:	d111      	bne.n	8003c9c <printASCIIarray+0x1018>
 8003c78:	190b      	adds	r3, r1, r4
 8003c7a:	2208      	movs	r2, #8
 8003c7c:	4694      	mov	ip, r2
 8003c7e:	44bc      	add	ip, r7
 8003c80:	4463      	add	r3, ip
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	1902      	adds	r2, r0, r4
 8003c86:	2108      	movs	r1, #8
 8003c88:	468c      	mov	ip, r1
 8003c8a:	2108      	movs	r1, #8
 8003c8c:	4688      	mov	r8, r1
 8003c8e:	44b8      	add	r8, r7
 8003c90:	44c4      	add	ip, r8
 8003c92:	4462      	add	r2, ip
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	18d3      	adds	r3, r2, r3
 8003c98:	2202      	movs	r2, #2
 8003c9a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x28){dataASCII[i]=0x03;}
 8003c9c:	2162      	movs	r1, #98	; 0x62
 8003c9e:	248c      	movs	r4, #140	; 0x8c
 8003ca0:	0064      	lsls	r4, r4, #1
 8003ca2:	190b      	adds	r3, r1, r4
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	4694      	mov	ip, r2
 8003ca8:	44bc      	add	ip, r7
 8003caa:	4463      	add	r3, ip
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	2080      	movs	r0, #128	; 0x80
 8003cb0:	1902      	adds	r2, r0, r4
 8003cb2:	2608      	movs	r6, #8
 8003cb4:	46b4      	mov	ip, r6
 8003cb6:	2608      	movs	r6, #8
 8003cb8:	46b0      	mov	r8, r6
 8003cba:	44b8      	add	r8, r7
 8003cbc:	44c4      	add	ip, r8
 8003cbe:	4462      	add	r2, ip
 8003cc0:	6812      	ldr	r2, [r2, #0]
 8003cc2:	18d3      	adds	r3, r2, r3
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	2b28      	cmp	r3, #40	; 0x28
 8003cc8:	d111      	bne.n	8003cee <printASCIIarray+0x106a>
 8003cca:	190b      	adds	r3, r1, r4
 8003ccc:	2208      	movs	r2, #8
 8003cce:	4694      	mov	ip, r2
 8003cd0:	44bc      	add	ip, r7
 8003cd2:	4463      	add	r3, ip
 8003cd4:	881b      	ldrh	r3, [r3, #0]
 8003cd6:	1902      	adds	r2, r0, r4
 8003cd8:	2108      	movs	r1, #8
 8003cda:	468c      	mov	ip, r1
 8003cdc:	2108      	movs	r1, #8
 8003cde:	4688      	mov	r8, r1
 8003ce0:	44b8      	add	r8, r7
 8003ce2:	44c4      	add	ip, r8
 8003ce4:	4462      	add	r2, ip
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	18d3      	adds	r3, r2, r3
 8003cea:	2203      	movs	r2, #3
 8003cec:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x29){dataASCII[i]=0x04;}
 8003cee:	2162      	movs	r1, #98	; 0x62
 8003cf0:	248c      	movs	r4, #140	; 0x8c
 8003cf2:	0064      	lsls	r4, r4, #1
 8003cf4:	190b      	adds	r3, r1, r4
 8003cf6:	2208      	movs	r2, #8
 8003cf8:	4694      	mov	ip, r2
 8003cfa:	44bc      	add	ip, r7
 8003cfc:	4463      	add	r3, ip
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	2080      	movs	r0, #128	; 0x80
 8003d02:	1902      	adds	r2, r0, r4
 8003d04:	2608      	movs	r6, #8
 8003d06:	46b4      	mov	ip, r6
 8003d08:	2608      	movs	r6, #8
 8003d0a:	46b0      	mov	r8, r6
 8003d0c:	44b8      	add	r8, r7
 8003d0e:	44c4      	add	ip, r8
 8003d10:	4462      	add	r2, ip
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	18d3      	adds	r3, r2, r3
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b29      	cmp	r3, #41	; 0x29
 8003d1a:	d111      	bne.n	8003d40 <printASCIIarray+0x10bc>
 8003d1c:	190b      	adds	r3, r1, r4
 8003d1e:	2208      	movs	r2, #8
 8003d20:	4694      	mov	ip, r2
 8003d22:	44bc      	add	ip, r7
 8003d24:	4463      	add	r3, ip
 8003d26:	881b      	ldrh	r3, [r3, #0]
 8003d28:	1902      	adds	r2, r0, r4
 8003d2a:	2108      	movs	r1, #8
 8003d2c:	468c      	mov	ip, r1
 8003d2e:	2108      	movs	r1, #8
 8003d30:	4688      	mov	r8, r1
 8003d32:	44b8      	add	r8, r7
 8003d34:	44c4      	add	ip, r8
 8003d36:	4462      	add	r2, ip
 8003d38:	6812      	ldr	r2, [r2, #0]
 8003d3a:	18d3      	adds	r3, r2, r3
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2a){dataASCII[i]=0x05;}
 8003d40:	2162      	movs	r1, #98	; 0x62
 8003d42:	248c      	movs	r4, #140	; 0x8c
 8003d44:	0064      	lsls	r4, r4, #1
 8003d46:	190b      	adds	r3, r1, r4
 8003d48:	2208      	movs	r2, #8
 8003d4a:	4694      	mov	ip, r2
 8003d4c:	44bc      	add	ip, r7
 8003d4e:	4463      	add	r3, ip
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	2080      	movs	r0, #128	; 0x80
 8003d54:	1902      	adds	r2, r0, r4
 8003d56:	2608      	movs	r6, #8
 8003d58:	46b4      	mov	ip, r6
 8003d5a:	2608      	movs	r6, #8
 8003d5c:	46b0      	mov	r8, r6
 8003d5e:	44b8      	add	r8, r7
 8003d60:	44c4      	add	ip, r8
 8003d62:	4462      	add	r2, ip
 8003d64:	6812      	ldr	r2, [r2, #0]
 8003d66:	18d3      	adds	r3, r2, r3
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d6c:	d111      	bne.n	8003d92 <printASCIIarray+0x110e>
 8003d6e:	190b      	adds	r3, r1, r4
 8003d70:	2208      	movs	r2, #8
 8003d72:	4694      	mov	ip, r2
 8003d74:	44bc      	add	ip, r7
 8003d76:	4463      	add	r3, ip
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	1902      	adds	r2, r0, r4
 8003d7c:	2108      	movs	r1, #8
 8003d7e:	468c      	mov	ip, r1
 8003d80:	2108      	movs	r1, #8
 8003d82:	4688      	mov	r8, r1
 8003d84:	44b8      	add	r8, r7
 8003d86:	44c4      	add	ip, r8
 8003d88:	4462      	add	r2, ip
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	18d3      	adds	r3, r2, r3
 8003d8e:	2205      	movs	r2, #5
 8003d90:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2b){dataASCII[i]=0x06;}
 8003d92:	2162      	movs	r1, #98	; 0x62
 8003d94:	248c      	movs	r4, #140	; 0x8c
 8003d96:	0064      	lsls	r4, r4, #1
 8003d98:	190b      	adds	r3, r1, r4
 8003d9a:	2208      	movs	r2, #8
 8003d9c:	4694      	mov	ip, r2
 8003d9e:	44bc      	add	ip, r7
 8003da0:	4463      	add	r3, ip
 8003da2:	881b      	ldrh	r3, [r3, #0]
 8003da4:	2080      	movs	r0, #128	; 0x80
 8003da6:	1902      	adds	r2, r0, r4
 8003da8:	2608      	movs	r6, #8
 8003daa:	46b4      	mov	ip, r6
 8003dac:	2608      	movs	r6, #8
 8003dae:	46b0      	mov	r8, r6
 8003db0:	44b8      	add	r8, r7
 8003db2:	44c4      	add	ip, r8
 8003db4:	4462      	add	r2, ip
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	18d3      	adds	r3, r2, r3
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b2b      	cmp	r3, #43	; 0x2b
 8003dbe:	d111      	bne.n	8003de4 <printASCIIarray+0x1160>
 8003dc0:	190b      	adds	r3, r1, r4
 8003dc2:	2208      	movs	r2, #8
 8003dc4:	4694      	mov	ip, r2
 8003dc6:	44bc      	add	ip, r7
 8003dc8:	4463      	add	r3, ip
 8003dca:	881b      	ldrh	r3, [r3, #0]
 8003dcc:	1902      	adds	r2, r0, r4
 8003dce:	2108      	movs	r1, #8
 8003dd0:	468c      	mov	ip, r1
 8003dd2:	2108      	movs	r1, #8
 8003dd4:	4688      	mov	r8, r1
 8003dd6:	44b8      	add	r8, r7
 8003dd8:	44c4      	add	ip, r8
 8003dda:	4462      	add	r2, ip
 8003ddc:	6812      	ldr	r2, [r2, #0]
 8003dde:	18d3      	adds	r3, r2, r3
 8003de0:	2206      	movs	r2, #6
 8003de2:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2c){dataASCII[i]=0x07;}
 8003de4:	2162      	movs	r1, #98	; 0x62
 8003de6:	248c      	movs	r4, #140	; 0x8c
 8003de8:	0064      	lsls	r4, r4, #1
 8003dea:	190b      	adds	r3, r1, r4
 8003dec:	2208      	movs	r2, #8
 8003dee:	4694      	mov	ip, r2
 8003df0:	44bc      	add	ip, r7
 8003df2:	4463      	add	r3, ip
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	2080      	movs	r0, #128	; 0x80
 8003df8:	1902      	adds	r2, r0, r4
 8003dfa:	2608      	movs	r6, #8
 8003dfc:	46b4      	mov	ip, r6
 8003dfe:	2608      	movs	r6, #8
 8003e00:	46b0      	mov	r8, r6
 8003e02:	44b8      	add	r8, r7
 8003e04:	44c4      	add	ip, r8
 8003e06:	4462      	add	r2, ip
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	18d3      	adds	r3, r2, r3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b2c      	cmp	r3, #44	; 0x2c
 8003e10:	d111      	bne.n	8003e36 <printASCIIarray+0x11b2>
 8003e12:	190b      	adds	r3, r1, r4
 8003e14:	2208      	movs	r2, #8
 8003e16:	4694      	mov	ip, r2
 8003e18:	44bc      	add	ip, r7
 8003e1a:	4463      	add	r3, ip
 8003e1c:	881b      	ldrh	r3, [r3, #0]
 8003e1e:	1902      	adds	r2, r0, r4
 8003e20:	2108      	movs	r1, #8
 8003e22:	468c      	mov	ip, r1
 8003e24:	2108      	movs	r1, #8
 8003e26:	4688      	mov	r8, r1
 8003e28:	44b8      	add	r8, r7
 8003e2a:	44c4      	add	ip, r8
 8003e2c:	4462      	add	r2, ip
 8003e2e:	6812      	ldr	r2, [r2, #0]
 8003e30:	18d3      	adds	r3, r2, r3
 8003e32:	2207      	movs	r2, #7
 8003e34:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2d){dataASCII[i]=0x08;}
 8003e36:	2162      	movs	r1, #98	; 0x62
 8003e38:	248c      	movs	r4, #140	; 0x8c
 8003e3a:	0064      	lsls	r4, r4, #1
 8003e3c:	190b      	adds	r3, r1, r4
 8003e3e:	2208      	movs	r2, #8
 8003e40:	4694      	mov	ip, r2
 8003e42:	44bc      	add	ip, r7
 8003e44:	4463      	add	r3, ip
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	2080      	movs	r0, #128	; 0x80
 8003e4a:	1902      	adds	r2, r0, r4
 8003e4c:	2608      	movs	r6, #8
 8003e4e:	46b4      	mov	ip, r6
 8003e50:	2608      	movs	r6, #8
 8003e52:	46b0      	mov	r8, r6
 8003e54:	44b8      	add	r8, r7
 8003e56:	44c4      	add	ip, r8
 8003e58:	4462      	add	r2, ip
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	18d3      	adds	r3, r2, r3
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b2d      	cmp	r3, #45	; 0x2d
 8003e62:	d111      	bne.n	8003e88 <printASCIIarray+0x1204>
 8003e64:	190b      	adds	r3, r1, r4
 8003e66:	2208      	movs	r2, #8
 8003e68:	4694      	mov	ip, r2
 8003e6a:	44bc      	add	ip, r7
 8003e6c:	4463      	add	r3, ip
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	1902      	adds	r2, r0, r4
 8003e72:	2108      	movs	r1, #8
 8003e74:	468c      	mov	ip, r1
 8003e76:	2108      	movs	r1, #8
 8003e78:	4688      	mov	r8, r1
 8003e7a:	44b8      	add	r8, r7
 8003e7c:	44c4      	add	ip, r8
 8003e7e:	4462      	add	r2, ip
 8003e80:	6812      	ldr	r2, [r2, #0]
 8003e82:	18d3      	adds	r3, r2, r3
 8003e84:	2208      	movs	r2, #8
 8003e86:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2e){dataASCII[i]=0x09;}
 8003e88:	2162      	movs	r1, #98	; 0x62
 8003e8a:	248c      	movs	r4, #140	; 0x8c
 8003e8c:	0064      	lsls	r4, r4, #1
 8003e8e:	190b      	adds	r3, r1, r4
 8003e90:	2208      	movs	r2, #8
 8003e92:	4694      	mov	ip, r2
 8003e94:	44bc      	add	ip, r7
 8003e96:	4463      	add	r3, ip
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	2080      	movs	r0, #128	; 0x80
 8003e9c:	1902      	adds	r2, r0, r4
 8003e9e:	2608      	movs	r6, #8
 8003ea0:	46b4      	mov	ip, r6
 8003ea2:	2608      	movs	r6, #8
 8003ea4:	46b0      	mov	r8, r6
 8003ea6:	44b8      	add	r8, r7
 8003ea8:	44c4      	add	ip, r8
 8003eaa:	4462      	add	r2, ip
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	18d3      	adds	r3, r2, r3
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b2e      	cmp	r3, #46	; 0x2e
 8003eb4:	d111      	bne.n	8003eda <printASCIIarray+0x1256>
 8003eb6:	190b      	adds	r3, r1, r4
 8003eb8:	2208      	movs	r2, #8
 8003eba:	4694      	mov	ip, r2
 8003ebc:	44bc      	add	ip, r7
 8003ebe:	4463      	add	r3, ip
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	1902      	adds	r2, r0, r4
 8003ec4:	2108      	movs	r1, #8
 8003ec6:	468c      	mov	ip, r1
 8003ec8:	2108      	movs	r1, #8
 8003eca:	4688      	mov	r8, r1
 8003ecc:	44b8      	add	r8, r7
 8003ece:	44c4      	add	ip, r8
 8003ed0:	4462      	add	r2, ip
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	18d3      	adds	r3, r2, r3
 8003ed6:	2209      	movs	r2, #9
 8003ed8:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2f){dataASCII[i]=0x0a;}
 8003eda:	2162      	movs	r1, #98	; 0x62
 8003edc:	248c      	movs	r4, #140	; 0x8c
 8003ede:	0064      	lsls	r4, r4, #1
 8003ee0:	190b      	adds	r3, r1, r4
 8003ee2:	2208      	movs	r2, #8
 8003ee4:	4694      	mov	ip, r2
 8003ee6:	44bc      	add	ip, r7
 8003ee8:	4463      	add	r3, ip
 8003eea:	881b      	ldrh	r3, [r3, #0]
 8003eec:	2080      	movs	r0, #128	; 0x80
 8003eee:	1902      	adds	r2, r0, r4
 8003ef0:	2608      	movs	r6, #8
 8003ef2:	46b4      	mov	ip, r6
 8003ef4:	2608      	movs	r6, #8
 8003ef6:	46b0      	mov	r8, r6
 8003ef8:	44b8      	add	r8, r7
 8003efa:	44c4      	add	ip, r8
 8003efc:	4462      	add	r2, ip
 8003efe:	6812      	ldr	r2, [r2, #0]
 8003f00:	18d3      	adds	r3, r2, r3
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b2f      	cmp	r3, #47	; 0x2f
 8003f06:	d111      	bne.n	8003f2c <printASCIIarray+0x12a8>
 8003f08:	190b      	adds	r3, r1, r4
 8003f0a:	2208      	movs	r2, #8
 8003f0c:	4694      	mov	ip, r2
 8003f0e:	44bc      	add	ip, r7
 8003f10:	4463      	add	r3, ip
 8003f12:	881b      	ldrh	r3, [r3, #0]
 8003f14:	1902      	adds	r2, r0, r4
 8003f16:	2108      	movs	r1, #8
 8003f18:	468c      	mov	ip, r1
 8003f1a:	2108      	movs	r1, #8
 8003f1c:	4688      	mov	r8, r1
 8003f1e:	44b8      	add	r8, r7
 8003f20:	44c4      	add	ip, r8
 8003f22:	4462      	add	r2, ip
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	18d3      	adds	r3, r2, r3
 8003f28:	220a      	movs	r2, #10
 8003f2a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x30){dataASCII[i]=0x0b;}
 8003f2c:	2162      	movs	r1, #98	; 0x62
 8003f2e:	248c      	movs	r4, #140	; 0x8c
 8003f30:	0064      	lsls	r4, r4, #1
 8003f32:	190b      	adds	r3, r1, r4
 8003f34:	2208      	movs	r2, #8
 8003f36:	4694      	mov	ip, r2
 8003f38:	44bc      	add	ip, r7
 8003f3a:	4463      	add	r3, ip
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	2080      	movs	r0, #128	; 0x80
 8003f40:	1902      	adds	r2, r0, r4
 8003f42:	2608      	movs	r6, #8
 8003f44:	46b4      	mov	ip, r6
 8003f46:	2608      	movs	r6, #8
 8003f48:	46b0      	mov	r8, r6
 8003f4a:	44b8      	add	r8, r7
 8003f4c:	44c4      	add	ip, r8
 8003f4e:	4462      	add	r2, ip
 8003f50:	6812      	ldr	r2, [r2, #0]
 8003f52:	18d3      	adds	r3, r2, r3
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b30      	cmp	r3, #48	; 0x30
 8003f58:	d111      	bne.n	8003f7e <printASCIIarray+0x12fa>
 8003f5a:	190b      	adds	r3, r1, r4
 8003f5c:	2208      	movs	r2, #8
 8003f5e:	4694      	mov	ip, r2
 8003f60:	44bc      	add	ip, r7
 8003f62:	4463      	add	r3, ip
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	1902      	adds	r2, r0, r4
 8003f68:	2108      	movs	r1, #8
 8003f6a:	468c      	mov	ip, r1
 8003f6c:	2108      	movs	r1, #8
 8003f6e:	4688      	mov	r8, r1
 8003f70:	44b8      	add	r8, r7
 8003f72:	44c4      	add	ip, r8
 8003f74:	4462      	add	r2, ip
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	18d3      	adds	r3, r2, r3
 8003f7a:	220b      	movs	r2, #11
 8003f7c:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x31){dataASCII[i]=0x0c;}
 8003f7e:	2162      	movs	r1, #98	; 0x62
 8003f80:	248c      	movs	r4, #140	; 0x8c
 8003f82:	0064      	lsls	r4, r4, #1
 8003f84:	190b      	adds	r3, r1, r4
 8003f86:	2208      	movs	r2, #8
 8003f88:	4694      	mov	ip, r2
 8003f8a:	44bc      	add	ip, r7
 8003f8c:	4463      	add	r3, ip
 8003f8e:	881b      	ldrh	r3, [r3, #0]
 8003f90:	2080      	movs	r0, #128	; 0x80
 8003f92:	1902      	adds	r2, r0, r4
 8003f94:	2608      	movs	r6, #8
 8003f96:	46b4      	mov	ip, r6
 8003f98:	2608      	movs	r6, #8
 8003f9a:	46b0      	mov	r8, r6
 8003f9c:	44b8      	add	r8, r7
 8003f9e:	44c4      	add	ip, r8
 8003fa0:	4462      	add	r2, ip
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	18d3      	adds	r3, r2, r3
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b31      	cmp	r3, #49	; 0x31
 8003faa:	d111      	bne.n	8003fd0 <printASCIIarray+0x134c>
 8003fac:	190b      	adds	r3, r1, r4
 8003fae:	2208      	movs	r2, #8
 8003fb0:	4694      	mov	ip, r2
 8003fb2:	44bc      	add	ip, r7
 8003fb4:	4463      	add	r3, ip
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	1902      	adds	r2, r0, r4
 8003fba:	2108      	movs	r1, #8
 8003fbc:	468c      	mov	ip, r1
 8003fbe:	2108      	movs	r1, #8
 8003fc0:	4688      	mov	r8, r1
 8003fc2:	44b8      	add	r8, r7
 8003fc4:	44c4      	add	ip, r8
 8003fc6:	4462      	add	r2, ip
 8003fc8:	6812      	ldr	r2, [r2, #0]
 8003fca:	18d3      	adds	r3, r2, r3
 8003fcc:	220c      	movs	r2, #12
 8003fce:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x32){dataASCII[i]=0x0d;}
 8003fd0:	2162      	movs	r1, #98	; 0x62
 8003fd2:	248c      	movs	r4, #140	; 0x8c
 8003fd4:	0064      	lsls	r4, r4, #1
 8003fd6:	190b      	adds	r3, r1, r4
 8003fd8:	2208      	movs	r2, #8
 8003fda:	4694      	mov	ip, r2
 8003fdc:	44bc      	add	ip, r7
 8003fde:	4463      	add	r3, ip
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	2080      	movs	r0, #128	; 0x80
 8003fe4:	1902      	adds	r2, r0, r4
 8003fe6:	2608      	movs	r6, #8
 8003fe8:	46b4      	mov	ip, r6
 8003fea:	2608      	movs	r6, #8
 8003fec:	46b0      	mov	r8, r6
 8003fee:	44b8      	add	r8, r7
 8003ff0:	44c4      	add	ip, r8
 8003ff2:	4462      	add	r2, ip
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	18d3      	adds	r3, r2, r3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b32      	cmp	r3, #50	; 0x32
 8003ffc:	d111      	bne.n	8004022 <printASCIIarray+0x139e>
 8003ffe:	190b      	adds	r3, r1, r4
 8004000:	2208      	movs	r2, #8
 8004002:	4694      	mov	ip, r2
 8004004:	44bc      	add	ip, r7
 8004006:	4463      	add	r3, ip
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	1902      	adds	r2, r0, r4
 800400c:	2108      	movs	r1, #8
 800400e:	468c      	mov	ip, r1
 8004010:	2108      	movs	r1, #8
 8004012:	4688      	mov	r8, r1
 8004014:	44b8      	add	r8, r7
 8004016:	44c4      	add	ip, r8
 8004018:	4462      	add	r2, ip
 800401a:	6812      	ldr	r2, [r2, #0]
 800401c:	18d3      	adds	r3, r2, r3
 800401e:	220d      	movs	r2, #13
 8004020:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x33){dataASCII[i]=0x0e;}
 8004022:	2162      	movs	r1, #98	; 0x62
 8004024:	248c      	movs	r4, #140	; 0x8c
 8004026:	0064      	lsls	r4, r4, #1
 8004028:	190b      	adds	r3, r1, r4
 800402a:	2208      	movs	r2, #8
 800402c:	4694      	mov	ip, r2
 800402e:	44bc      	add	ip, r7
 8004030:	4463      	add	r3, ip
 8004032:	881b      	ldrh	r3, [r3, #0]
 8004034:	2080      	movs	r0, #128	; 0x80
 8004036:	1902      	adds	r2, r0, r4
 8004038:	2608      	movs	r6, #8
 800403a:	46b4      	mov	ip, r6
 800403c:	2608      	movs	r6, #8
 800403e:	46b0      	mov	r8, r6
 8004040:	44b8      	add	r8, r7
 8004042:	44c4      	add	ip, r8
 8004044:	4462      	add	r2, ip
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	18d3      	adds	r3, r2, r3
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b33      	cmp	r3, #51	; 0x33
 800404e:	d111      	bne.n	8004074 <printASCIIarray+0x13f0>
 8004050:	190b      	adds	r3, r1, r4
 8004052:	2208      	movs	r2, #8
 8004054:	4694      	mov	ip, r2
 8004056:	44bc      	add	ip, r7
 8004058:	4463      	add	r3, ip
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	1902      	adds	r2, r0, r4
 800405e:	2108      	movs	r1, #8
 8004060:	468c      	mov	ip, r1
 8004062:	2108      	movs	r1, #8
 8004064:	4688      	mov	r8, r1
 8004066:	44b8      	add	r8, r7
 8004068:	44c4      	add	ip, r8
 800406a:	4462      	add	r2, ip
 800406c:	6812      	ldr	r2, [r2, #0]
 800406e:	18d3      	adds	r3, r2, r3
 8004070:	220e      	movs	r2, #14
 8004072:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x34){dataASCII[i]=0x0f;}
 8004074:	2162      	movs	r1, #98	; 0x62
 8004076:	248c      	movs	r4, #140	; 0x8c
 8004078:	0064      	lsls	r4, r4, #1
 800407a:	190b      	adds	r3, r1, r4
 800407c:	2208      	movs	r2, #8
 800407e:	4694      	mov	ip, r2
 8004080:	44bc      	add	ip, r7
 8004082:	4463      	add	r3, ip
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	2080      	movs	r0, #128	; 0x80
 8004088:	1902      	adds	r2, r0, r4
 800408a:	2608      	movs	r6, #8
 800408c:	46b4      	mov	ip, r6
 800408e:	2608      	movs	r6, #8
 8004090:	46b0      	mov	r8, r6
 8004092:	44b8      	add	r8, r7
 8004094:	44c4      	add	ip, r8
 8004096:	4462      	add	r2, ip
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	18d3      	adds	r3, r2, r3
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b34      	cmp	r3, #52	; 0x34
 80040a0:	d111      	bne.n	80040c6 <printASCIIarray+0x1442>
 80040a2:	190b      	adds	r3, r1, r4
 80040a4:	2208      	movs	r2, #8
 80040a6:	4694      	mov	ip, r2
 80040a8:	44bc      	add	ip, r7
 80040aa:	4463      	add	r3, ip
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	1902      	adds	r2, r0, r4
 80040b0:	2108      	movs	r1, #8
 80040b2:	468c      	mov	ip, r1
 80040b4:	2108      	movs	r1, #8
 80040b6:	4688      	mov	r8, r1
 80040b8:	44b8      	add	r8, r7
 80040ba:	44c4      	add	ip, r8
 80040bc:	4462      	add	r2, ip
 80040be:	6812      	ldr	r2, [r2, #0]
 80040c0:	18d3      	adds	r3, r2, r3
 80040c2:	220f      	movs	r2, #15
 80040c4:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x35){dataASCII[i]=0x10;}
 80040c6:	2162      	movs	r1, #98	; 0x62
 80040c8:	248c      	movs	r4, #140	; 0x8c
 80040ca:	0064      	lsls	r4, r4, #1
 80040cc:	190b      	adds	r3, r1, r4
 80040ce:	2208      	movs	r2, #8
 80040d0:	4694      	mov	ip, r2
 80040d2:	44bc      	add	ip, r7
 80040d4:	4463      	add	r3, ip
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	2080      	movs	r0, #128	; 0x80
 80040da:	1902      	adds	r2, r0, r4
 80040dc:	2608      	movs	r6, #8
 80040de:	46b4      	mov	ip, r6
 80040e0:	2608      	movs	r6, #8
 80040e2:	46b0      	mov	r8, r6
 80040e4:	44b8      	add	r8, r7
 80040e6:	44c4      	add	ip, r8
 80040e8:	4462      	add	r2, ip
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	18d3      	adds	r3, r2, r3
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b35      	cmp	r3, #53	; 0x35
 80040f2:	d111      	bne.n	8004118 <printASCIIarray+0x1494>
 80040f4:	190b      	adds	r3, r1, r4
 80040f6:	2208      	movs	r2, #8
 80040f8:	4694      	mov	ip, r2
 80040fa:	44bc      	add	ip, r7
 80040fc:	4463      	add	r3, ip
 80040fe:	881b      	ldrh	r3, [r3, #0]
 8004100:	1902      	adds	r2, r0, r4
 8004102:	2108      	movs	r1, #8
 8004104:	468c      	mov	ip, r1
 8004106:	2108      	movs	r1, #8
 8004108:	4688      	mov	r8, r1
 800410a:	44b8      	add	r8, r7
 800410c:	44c4      	add	ip, r8
 800410e:	4462      	add	r2, ip
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	18d3      	adds	r3, r2, r3
 8004114:	2210      	movs	r2, #16
 8004116:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x36){dataASCII[i]=0x11;}
 8004118:	2162      	movs	r1, #98	; 0x62
 800411a:	248c      	movs	r4, #140	; 0x8c
 800411c:	0064      	lsls	r4, r4, #1
 800411e:	190b      	adds	r3, r1, r4
 8004120:	2208      	movs	r2, #8
 8004122:	4694      	mov	ip, r2
 8004124:	44bc      	add	ip, r7
 8004126:	4463      	add	r3, ip
 8004128:	881b      	ldrh	r3, [r3, #0]
 800412a:	2080      	movs	r0, #128	; 0x80
 800412c:	1902      	adds	r2, r0, r4
 800412e:	2608      	movs	r6, #8
 8004130:	46b4      	mov	ip, r6
 8004132:	2608      	movs	r6, #8
 8004134:	46b0      	mov	r8, r6
 8004136:	44b8      	add	r8, r7
 8004138:	44c4      	add	ip, r8
 800413a:	4462      	add	r2, ip
 800413c:	6812      	ldr	r2, [r2, #0]
 800413e:	18d3      	adds	r3, r2, r3
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b36      	cmp	r3, #54	; 0x36
 8004144:	d111      	bne.n	800416a <printASCIIarray+0x14e6>
 8004146:	190b      	adds	r3, r1, r4
 8004148:	2208      	movs	r2, #8
 800414a:	4694      	mov	ip, r2
 800414c:	44bc      	add	ip, r7
 800414e:	4463      	add	r3, ip
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	1902      	adds	r2, r0, r4
 8004154:	2108      	movs	r1, #8
 8004156:	468c      	mov	ip, r1
 8004158:	2108      	movs	r1, #8
 800415a:	4688      	mov	r8, r1
 800415c:	44b8      	add	r8, r7
 800415e:	44c4      	add	ip, r8
 8004160:	4462      	add	r2, ip
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	18d3      	adds	r3, r2, r3
 8004166:	2211      	movs	r2, #17
 8004168:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x37){dataASCII[i]=0x12;}
 800416a:	2162      	movs	r1, #98	; 0x62
 800416c:	248c      	movs	r4, #140	; 0x8c
 800416e:	0064      	lsls	r4, r4, #1
 8004170:	190b      	adds	r3, r1, r4
 8004172:	2208      	movs	r2, #8
 8004174:	4694      	mov	ip, r2
 8004176:	44bc      	add	ip, r7
 8004178:	4463      	add	r3, ip
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	2080      	movs	r0, #128	; 0x80
 800417e:	1902      	adds	r2, r0, r4
 8004180:	2608      	movs	r6, #8
 8004182:	46b4      	mov	ip, r6
 8004184:	2608      	movs	r6, #8
 8004186:	46b0      	mov	r8, r6
 8004188:	44b8      	add	r8, r7
 800418a:	44c4      	add	ip, r8
 800418c:	4462      	add	r2, ip
 800418e:	6812      	ldr	r2, [r2, #0]
 8004190:	18d3      	adds	r3, r2, r3
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b37      	cmp	r3, #55	; 0x37
 8004196:	d111      	bne.n	80041bc <printASCIIarray+0x1538>
 8004198:	190b      	adds	r3, r1, r4
 800419a:	2208      	movs	r2, #8
 800419c:	4694      	mov	ip, r2
 800419e:	44bc      	add	ip, r7
 80041a0:	4463      	add	r3, ip
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	1902      	adds	r2, r0, r4
 80041a6:	2108      	movs	r1, #8
 80041a8:	468c      	mov	ip, r1
 80041aa:	2108      	movs	r1, #8
 80041ac:	4688      	mov	r8, r1
 80041ae:	44b8      	add	r8, r7
 80041b0:	44c4      	add	ip, r8
 80041b2:	4462      	add	r2, ip
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	18d3      	adds	r3, r2, r3
 80041b8:	2212      	movs	r2, #18
 80041ba:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x38){dataASCII[i]=0x13;}
 80041bc:	2162      	movs	r1, #98	; 0x62
 80041be:	248c      	movs	r4, #140	; 0x8c
 80041c0:	0064      	lsls	r4, r4, #1
 80041c2:	190b      	adds	r3, r1, r4
 80041c4:	2208      	movs	r2, #8
 80041c6:	4694      	mov	ip, r2
 80041c8:	44bc      	add	ip, r7
 80041ca:	4463      	add	r3, ip
 80041cc:	881b      	ldrh	r3, [r3, #0]
 80041ce:	2080      	movs	r0, #128	; 0x80
 80041d0:	1902      	adds	r2, r0, r4
 80041d2:	2608      	movs	r6, #8
 80041d4:	46b4      	mov	ip, r6
 80041d6:	2608      	movs	r6, #8
 80041d8:	46b0      	mov	r8, r6
 80041da:	44b8      	add	r8, r7
 80041dc:	44c4      	add	ip, r8
 80041de:	4462      	add	r2, ip
 80041e0:	6812      	ldr	r2, [r2, #0]
 80041e2:	18d3      	adds	r3, r2, r3
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b38      	cmp	r3, #56	; 0x38
 80041e8:	d111      	bne.n	800420e <printASCIIarray+0x158a>
 80041ea:	190b      	adds	r3, r1, r4
 80041ec:	2208      	movs	r2, #8
 80041ee:	4694      	mov	ip, r2
 80041f0:	44bc      	add	ip, r7
 80041f2:	4463      	add	r3, ip
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	1902      	adds	r2, r0, r4
 80041f8:	2108      	movs	r1, #8
 80041fa:	468c      	mov	ip, r1
 80041fc:	2108      	movs	r1, #8
 80041fe:	4688      	mov	r8, r1
 8004200:	44b8      	add	r8, r7
 8004202:	44c4      	add	ip, r8
 8004204:	4462      	add	r2, ip
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	18d3      	adds	r3, r2, r3
 800420a:	2213      	movs	r2, #19
 800420c:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x39){dataASCII[i]=0x14;}
 800420e:	2162      	movs	r1, #98	; 0x62
 8004210:	248c      	movs	r4, #140	; 0x8c
 8004212:	0064      	lsls	r4, r4, #1
 8004214:	190b      	adds	r3, r1, r4
 8004216:	2208      	movs	r2, #8
 8004218:	4694      	mov	ip, r2
 800421a:	44bc      	add	ip, r7
 800421c:	4463      	add	r3, ip
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	2080      	movs	r0, #128	; 0x80
 8004222:	1902      	adds	r2, r0, r4
 8004224:	2608      	movs	r6, #8
 8004226:	46b4      	mov	ip, r6
 8004228:	2608      	movs	r6, #8
 800422a:	46b0      	mov	r8, r6
 800422c:	44b8      	add	r8, r7
 800422e:	44c4      	add	ip, r8
 8004230:	4462      	add	r2, ip
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	18d3      	adds	r3, r2, r3
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b39      	cmp	r3, #57	; 0x39
 800423a:	d111      	bne.n	8004260 <printASCIIarray+0x15dc>
 800423c:	190b      	adds	r3, r1, r4
 800423e:	2208      	movs	r2, #8
 8004240:	4694      	mov	ip, r2
 8004242:	44bc      	add	ip, r7
 8004244:	4463      	add	r3, ip
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	1902      	adds	r2, r0, r4
 800424a:	2108      	movs	r1, #8
 800424c:	468c      	mov	ip, r1
 800424e:	2108      	movs	r1, #8
 8004250:	4688      	mov	r8, r1
 8004252:	44b8      	add	r8, r7
 8004254:	44c4      	add	ip, r8
 8004256:	4462      	add	r2, ip
 8004258:	6812      	ldr	r2, [r2, #0]
 800425a:	18d3      	adds	r3, r2, r3
 800425c:	2214      	movs	r2, #20
 800425e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3a){dataASCII[i]=0x15;}
 8004260:	2162      	movs	r1, #98	; 0x62
 8004262:	248c      	movs	r4, #140	; 0x8c
 8004264:	0064      	lsls	r4, r4, #1
 8004266:	190b      	adds	r3, r1, r4
 8004268:	2208      	movs	r2, #8
 800426a:	4694      	mov	ip, r2
 800426c:	44bc      	add	ip, r7
 800426e:	4463      	add	r3, ip
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	2080      	movs	r0, #128	; 0x80
 8004274:	1902      	adds	r2, r0, r4
 8004276:	2608      	movs	r6, #8
 8004278:	46b4      	mov	ip, r6
 800427a:	2608      	movs	r6, #8
 800427c:	46b0      	mov	r8, r6
 800427e:	44b8      	add	r8, r7
 8004280:	44c4      	add	ip, r8
 8004282:	4462      	add	r2, ip
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	18d3      	adds	r3, r2, r3
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	2b3a      	cmp	r3, #58	; 0x3a
 800428c:	d111      	bne.n	80042b2 <printASCIIarray+0x162e>
 800428e:	190b      	adds	r3, r1, r4
 8004290:	2208      	movs	r2, #8
 8004292:	4694      	mov	ip, r2
 8004294:	44bc      	add	ip, r7
 8004296:	4463      	add	r3, ip
 8004298:	881b      	ldrh	r3, [r3, #0]
 800429a:	1902      	adds	r2, r0, r4
 800429c:	2108      	movs	r1, #8
 800429e:	468c      	mov	ip, r1
 80042a0:	2108      	movs	r1, #8
 80042a2:	4688      	mov	r8, r1
 80042a4:	44b8      	add	r8, r7
 80042a6:	44c4      	add	ip, r8
 80042a8:	4462      	add	r2, ip
 80042aa:	6812      	ldr	r2, [r2, #0]
 80042ac:	18d3      	adds	r3, r2, r3
 80042ae:	2215      	movs	r2, #21
 80042b0:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3b){dataASCII[i]=0x16;}
 80042b2:	2162      	movs	r1, #98	; 0x62
 80042b4:	248c      	movs	r4, #140	; 0x8c
 80042b6:	0064      	lsls	r4, r4, #1
 80042b8:	190b      	adds	r3, r1, r4
 80042ba:	2208      	movs	r2, #8
 80042bc:	4694      	mov	ip, r2
 80042be:	44bc      	add	ip, r7
 80042c0:	4463      	add	r3, ip
 80042c2:	881b      	ldrh	r3, [r3, #0]
 80042c4:	2080      	movs	r0, #128	; 0x80
 80042c6:	1902      	adds	r2, r0, r4
 80042c8:	2608      	movs	r6, #8
 80042ca:	46b4      	mov	ip, r6
 80042cc:	2608      	movs	r6, #8
 80042ce:	46b0      	mov	r8, r6
 80042d0:	44b8      	add	r8, r7
 80042d2:	44c4      	add	ip, r8
 80042d4:	4462      	add	r2, ip
 80042d6:	6812      	ldr	r2, [r2, #0]
 80042d8:	18d3      	adds	r3, r2, r3
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b3b      	cmp	r3, #59	; 0x3b
 80042de:	d111      	bne.n	8004304 <printASCIIarray+0x1680>
 80042e0:	190b      	adds	r3, r1, r4
 80042e2:	2208      	movs	r2, #8
 80042e4:	4694      	mov	ip, r2
 80042e6:	44bc      	add	ip, r7
 80042e8:	4463      	add	r3, ip
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	1902      	adds	r2, r0, r4
 80042ee:	2108      	movs	r1, #8
 80042f0:	468c      	mov	ip, r1
 80042f2:	2108      	movs	r1, #8
 80042f4:	4688      	mov	r8, r1
 80042f6:	44b8      	add	r8, r7
 80042f8:	44c4      	add	ip, r8
 80042fa:	4462      	add	r2, ip
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	18d3      	adds	r3, r2, r3
 8004300:	2216      	movs	r2, #22
 8004302:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3c){dataASCII[i]=0x17;}
 8004304:	2162      	movs	r1, #98	; 0x62
 8004306:	248c      	movs	r4, #140	; 0x8c
 8004308:	0064      	lsls	r4, r4, #1
 800430a:	190b      	adds	r3, r1, r4
 800430c:	2208      	movs	r2, #8
 800430e:	4694      	mov	ip, r2
 8004310:	44bc      	add	ip, r7
 8004312:	4463      	add	r3, ip
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	2080      	movs	r0, #128	; 0x80
 8004318:	1902      	adds	r2, r0, r4
 800431a:	2608      	movs	r6, #8
 800431c:	46b4      	mov	ip, r6
 800431e:	2608      	movs	r6, #8
 8004320:	46b0      	mov	r8, r6
 8004322:	44b8      	add	r8, r7
 8004324:	44c4      	add	ip, r8
 8004326:	4462      	add	r2, ip
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	18d3      	adds	r3, r2, r3
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b3c      	cmp	r3, #60	; 0x3c
 8004330:	d111      	bne.n	8004356 <printASCIIarray+0x16d2>
 8004332:	190b      	adds	r3, r1, r4
 8004334:	2208      	movs	r2, #8
 8004336:	4694      	mov	ip, r2
 8004338:	44bc      	add	ip, r7
 800433a:	4463      	add	r3, ip
 800433c:	881b      	ldrh	r3, [r3, #0]
 800433e:	1902      	adds	r2, r0, r4
 8004340:	2108      	movs	r1, #8
 8004342:	468c      	mov	ip, r1
 8004344:	2108      	movs	r1, #8
 8004346:	4688      	mov	r8, r1
 8004348:	44b8      	add	r8, r7
 800434a:	44c4      	add	ip, r8
 800434c:	4462      	add	r2, ip
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	18d3      	adds	r3, r2, r3
 8004352:	2217      	movs	r2, #23
 8004354:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3d){dataASCII[i]=0x18;}
 8004356:	2162      	movs	r1, #98	; 0x62
 8004358:	248c      	movs	r4, #140	; 0x8c
 800435a:	0064      	lsls	r4, r4, #1
 800435c:	190b      	adds	r3, r1, r4
 800435e:	2208      	movs	r2, #8
 8004360:	4694      	mov	ip, r2
 8004362:	44bc      	add	ip, r7
 8004364:	4463      	add	r3, ip
 8004366:	881b      	ldrh	r3, [r3, #0]
 8004368:	2080      	movs	r0, #128	; 0x80
 800436a:	1902      	adds	r2, r0, r4
 800436c:	2608      	movs	r6, #8
 800436e:	46b4      	mov	ip, r6
 8004370:	2608      	movs	r6, #8
 8004372:	46b0      	mov	r8, r6
 8004374:	44b8      	add	r8, r7
 8004376:	44c4      	add	ip, r8
 8004378:	4462      	add	r2, ip
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	18d3      	adds	r3, r2, r3
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2b3d      	cmp	r3, #61	; 0x3d
 8004382:	d111      	bne.n	80043a8 <printASCIIarray+0x1724>
 8004384:	190b      	adds	r3, r1, r4
 8004386:	2208      	movs	r2, #8
 8004388:	4694      	mov	ip, r2
 800438a:	44bc      	add	ip, r7
 800438c:	4463      	add	r3, ip
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	1902      	adds	r2, r0, r4
 8004392:	2108      	movs	r1, #8
 8004394:	468c      	mov	ip, r1
 8004396:	2108      	movs	r1, #8
 8004398:	4688      	mov	r8, r1
 800439a:	44b8      	add	r8, r7
 800439c:	44c4      	add	ip, r8
 800439e:	4462      	add	r2, ip
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	18d3      	adds	r3, r2, r3
 80043a4:	2218      	movs	r2, #24
 80043a6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3e){dataASCII[i]=0x19;}
 80043a8:	2162      	movs	r1, #98	; 0x62
 80043aa:	248c      	movs	r4, #140	; 0x8c
 80043ac:	0064      	lsls	r4, r4, #1
 80043ae:	190b      	adds	r3, r1, r4
 80043b0:	2208      	movs	r2, #8
 80043b2:	4694      	mov	ip, r2
 80043b4:	44bc      	add	ip, r7
 80043b6:	4463      	add	r3, ip
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	2080      	movs	r0, #128	; 0x80
 80043bc:	1902      	adds	r2, r0, r4
 80043be:	2608      	movs	r6, #8
 80043c0:	46b4      	mov	ip, r6
 80043c2:	2608      	movs	r6, #8
 80043c4:	46b0      	mov	r8, r6
 80043c6:	44b8      	add	r8, r7
 80043c8:	44c4      	add	ip, r8
 80043ca:	4462      	add	r2, ip
 80043cc:	6812      	ldr	r2, [r2, #0]
 80043ce:	18d3      	adds	r3, r2, r3
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b3e      	cmp	r3, #62	; 0x3e
 80043d4:	d111      	bne.n	80043fa <printASCIIarray+0x1776>
 80043d6:	190b      	adds	r3, r1, r4
 80043d8:	2208      	movs	r2, #8
 80043da:	4694      	mov	ip, r2
 80043dc:	44bc      	add	ip, r7
 80043de:	4463      	add	r3, ip
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	1902      	adds	r2, r0, r4
 80043e4:	2108      	movs	r1, #8
 80043e6:	468c      	mov	ip, r1
 80043e8:	2108      	movs	r1, #8
 80043ea:	4688      	mov	r8, r1
 80043ec:	44b8      	add	r8, r7
 80043ee:	44c4      	add	ip, r8
 80043f0:	4462      	add	r2, ip
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	18d3      	adds	r3, r2, r3
 80043f6:	2219      	movs	r2, #25
 80043f8:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3f){dataASCII[i]=0x1a;}
 80043fa:	2162      	movs	r1, #98	; 0x62
 80043fc:	248c      	movs	r4, #140	; 0x8c
 80043fe:	0064      	lsls	r4, r4, #1
 8004400:	190b      	adds	r3, r1, r4
 8004402:	2208      	movs	r2, #8
 8004404:	4694      	mov	ip, r2
 8004406:	44bc      	add	ip, r7
 8004408:	4463      	add	r3, ip
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	2080      	movs	r0, #128	; 0x80
 800440e:	1902      	adds	r2, r0, r4
 8004410:	2608      	movs	r6, #8
 8004412:	46b4      	mov	ip, r6
 8004414:	2608      	movs	r6, #8
 8004416:	46b0      	mov	r8, r6
 8004418:	44b8      	add	r8, r7
 800441a:	44c4      	add	ip, r8
 800441c:	4462      	add	r2, ip
 800441e:	6812      	ldr	r2, [r2, #0]
 8004420:	18d3      	adds	r3, r2, r3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b3f      	cmp	r3, #63	; 0x3f
 8004426:	d111      	bne.n	800444c <printASCIIarray+0x17c8>
 8004428:	190b      	adds	r3, r1, r4
 800442a:	2208      	movs	r2, #8
 800442c:	4694      	mov	ip, r2
 800442e:	44bc      	add	ip, r7
 8004430:	4463      	add	r3, ip
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	1902      	adds	r2, r0, r4
 8004436:	2108      	movs	r1, #8
 8004438:	468c      	mov	ip, r1
 800443a:	2108      	movs	r1, #8
 800443c:	4688      	mov	r8, r1
 800443e:	44b8      	add	r8, r7
 8004440:	44c4      	add	ip, r8
 8004442:	4462      	add	r2, ip
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	18d3      	adds	r3, r2, r3
 8004448:	221a      	movs	r2, #26
 800444a:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5b){dataASCII[i]=0x1b;}
 800444c:	2162      	movs	r1, #98	; 0x62
 800444e:	248c      	movs	r4, #140	; 0x8c
 8004450:	0064      	lsls	r4, r4, #1
 8004452:	190b      	adds	r3, r1, r4
 8004454:	2208      	movs	r2, #8
 8004456:	4694      	mov	ip, r2
 8004458:	44bc      	add	ip, r7
 800445a:	4463      	add	r3, ip
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	2080      	movs	r0, #128	; 0x80
 8004460:	1902      	adds	r2, r0, r4
 8004462:	2608      	movs	r6, #8
 8004464:	46b4      	mov	ip, r6
 8004466:	2608      	movs	r6, #8
 8004468:	46b0      	mov	r8, r6
 800446a:	44b8      	add	r8, r7
 800446c:	44c4      	add	ip, r8
 800446e:	4462      	add	r2, ip
 8004470:	6812      	ldr	r2, [r2, #0]
 8004472:	18d3      	adds	r3, r2, r3
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	2b5b      	cmp	r3, #91	; 0x5b
 8004478:	d111      	bne.n	800449e <printASCIIarray+0x181a>
 800447a:	190b      	adds	r3, r1, r4
 800447c:	2208      	movs	r2, #8
 800447e:	4694      	mov	ip, r2
 8004480:	44bc      	add	ip, r7
 8004482:	4463      	add	r3, ip
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	1902      	adds	r2, r0, r4
 8004488:	2108      	movs	r1, #8
 800448a:	468c      	mov	ip, r1
 800448c:	2108      	movs	r1, #8
 800448e:	4688      	mov	r8, r1
 8004490:	44b8      	add	r8, r7
 8004492:	44c4      	add	ip, r8
 8004494:	4462      	add	r2, ip
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	18d3      	adds	r3, r2, r3
 800449a:	221b      	movs	r2, #27
 800449c:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5c){dataASCII[i]=0x1c;}
 800449e:	2162      	movs	r1, #98	; 0x62
 80044a0:	248c      	movs	r4, #140	; 0x8c
 80044a2:	0064      	lsls	r4, r4, #1
 80044a4:	190b      	adds	r3, r1, r4
 80044a6:	2208      	movs	r2, #8
 80044a8:	4694      	mov	ip, r2
 80044aa:	44bc      	add	ip, r7
 80044ac:	4463      	add	r3, ip
 80044ae:	881b      	ldrh	r3, [r3, #0]
 80044b0:	2080      	movs	r0, #128	; 0x80
 80044b2:	1902      	adds	r2, r0, r4
 80044b4:	2608      	movs	r6, #8
 80044b6:	46b4      	mov	ip, r6
 80044b8:	2608      	movs	r6, #8
 80044ba:	46b0      	mov	r8, r6
 80044bc:	44b8      	add	r8, r7
 80044be:	44c4      	add	ip, r8
 80044c0:	4462      	add	r2, ip
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	18d3      	adds	r3, r2, r3
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b5c      	cmp	r3, #92	; 0x5c
 80044ca:	d111      	bne.n	80044f0 <printASCIIarray+0x186c>
 80044cc:	190b      	adds	r3, r1, r4
 80044ce:	2208      	movs	r2, #8
 80044d0:	4694      	mov	ip, r2
 80044d2:	44bc      	add	ip, r7
 80044d4:	4463      	add	r3, ip
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	1902      	adds	r2, r0, r4
 80044da:	2108      	movs	r1, #8
 80044dc:	468c      	mov	ip, r1
 80044de:	2108      	movs	r1, #8
 80044e0:	4688      	mov	r8, r1
 80044e2:	44b8      	add	r8, r7
 80044e4:	44c4      	add	ip, r8
 80044e6:	4462      	add	r2, ip
 80044e8:	6812      	ldr	r2, [r2, #0]
 80044ea:	18d3      	adds	r3, r2, r3
 80044ec:	221c      	movs	r2, #28
 80044ee:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5d){dataASCII[i]=0x1d;}
 80044f0:	2162      	movs	r1, #98	; 0x62
 80044f2:	248c      	movs	r4, #140	; 0x8c
 80044f4:	0064      	lsls	r4, r4, #1
 80044f6:	190b      	adds	r3, r1, r4
 80044f8:	2208      	movs	r2, #8
 80044fa:	4694      	mov	ip, r2
 80044fc:	44bc      	add	ip, r7
 80044fe:	4463      	add	r3, ip
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	2080      	movs	r0, #128	; 0x80
 8004504:	1902      	adds	r2, r0, r4
 8004506:	2608      	movs	r6, #8
 8004508:	46b4      	mov	ip, r6
 800450a:	2608      	movs	r6, #8
 800450c:	46b0      	mov	r8, r6
 800450e:	44b8      	add	r8, r7
 8004510:	44c4      	add	ip, r8
 8004512:	4462      	add	r2, ip
 8004514:	6812      	ldr	r2, [r2, #0]
 8004516:	18d3      	adds	r3, r2, r3
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b5d      	cmp	r3, #93	; 0x5d
 800451c:	d111      	bne.n	8004542 <printASCIIarray+0x18be>
 800451e:	190b      	adds	r3, r1, r4
 8004520:	2208      	movs	r2, #8
 8004522:	4694      	mov	ip, r2
 8004524:	44bc      	add	ip, r7
 8004526:	4463      	add	r3, ip
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	1902      	adds	r2, r0, r4
 800452c:	2108      	movs	r1, #8
 800452e:	468c      	mov	ip, r1
 8004530:	2108      	movs	r1, #8
 8004532:	4688      	mov	r8, r1
 8004534:	44b8      	add	r8, r7
 8004536:	44c4      	add	ip, r8
 8004538:	4462      	add	r2, ip
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	18d3      	adds	r3, r2, r3
 800453e:	221d      	movs	r2, #29
 8004540:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5f){dataASCII[i]=0x1e;}
 8004542:	2162      	movs	r1, #98	; 0x62
 8004544:	248c      	movs	r4, #140	; 0x8c
 8004546:	0064      	lsls	r4, r4, #1
 8004548:	190b      	adds	r3, r1, r4
 800454a:	2208      	movs	r2, #8
 800454c:	4694      	mov	ip, r2
 800454e:	44bc      	add	ip, r7
 8004550:	4463      	add	r3, ip
 8004552:	881b      	ldrh	r3, [r3, #0]
 8004554:	2080      	movs	r0, #128	; 0x80
 8004556:	1902      	adds	r2, r0, r4
 8004558:	2608      	movs	r6, #8
 800455a:	46b4      	mov	ip, r6
 800455c:	2608      	movs	r6, #8
 800455e:	46b0      	mov	r8, r6
 8004560:	44b8      	add	r8, r7
 8004562:	44c4      	add	ip, r8
 8004564:	4462      	add	r2, ip
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	18d3      	adds	r3, r2, r3
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	2b5f      	cmp	r3, #95	; 0x5f
 800456e:	d111      	bne.n	8004594 <printASCIIarray+0x1910>
 8004570:	190b      	adds	r3, r1, r4
 8004572:	2208      	movs	r2, #8
 8004574:	4694      	mov	ip, r2
 8004576:	44bc      	add	ip, r7
 8004578:	4463      	add	r3, ip
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	1902      	adds	r2, r0, r4
 800457e:	2108      	movs	r1, #8
 8004580:	468c      	mov	ip, r1
 8004582:	2108      	movs	r1, #8
 8004584:	4688      	mov	r8, r1
 8004586:	44b8      	add	r8, r7
 8004588:	44c4      	add	ip, r8
 800458a:	4462      	add	r2, ip
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	18d3      	adds	r3, r2, r3
 8004590:	221e      	movs	r2, #30
 8004592:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x7c){dataASCII[i]=0x1f;}
 8004594:	2162      	movs	r1, #98	; 0x62
 8004596:	248c      	movs	r4, #140	; 0x8c
 8004598:	0064      	lsls	r4, r4, #1
 800459a:	190b      	adds	r3, r1, r4
 800459c:	2208      	movs	r2, #8
 800459e:	4694      	mov	ip, r2
 80045a0:	44bc      	add	ip, r7
 80045a2:	4463      	add	r3, ip
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	2080      	movs	r0, #128	; 0x80
 80045a8:	1902      	adds	r2, r0, r4
 80045aa:	2608      	movs	r6, #8
 80045ac:	46b4      	mov	ip, r6
 80045ae:	2608      	movs	r6, #8
 80045b0:	46b0      	mov	r8, r6
 80045b2:	44b8      	add	r8, r7
 80045b4:	44c4      	add	ip, r8
 80045b6:	4462      	add	r2, ip
 80045b8:	6812      	ldr	r2, [r2, #0]
 80045ba:	18d3      	adds	r3, r2, r3
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	2b7c      	cmp	r3, #124	; 0x7c
 80045c0:	d111      	bne.n	80045e6 <printASCIIarray+0x1962>
 80045c2:	190b      	adds	r3, r1, r4
 80045c4:	2208      	movs	r2, #8
 80045c6:	4694      	mov	ip, r2
 80045c8:	44bc      	add	ip, r7
 80045ca:	4463      	add	r3, ip
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	1902      	adds	r2, r0, r4
 80045d0:	2108      	movs	r1, #8
 80045d2:	468c      	mov	ip, r1
 80045d4:	2108      	movs	r1, #8
 80045d6:	4688      	mov	r8, r1
 80045d8:	44b8      	add	r8, r7
 80045da:	44c4      	add	ip, r8
 80045dc:	4462      	add	r2, ip
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	18d3      	adds	r3, r2, r3
 80045e2:	221f      	movs	r2, #31
 80045e4:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 80045e6:	2162      	movs	r1, #98	; 0x62
 80045e8:	208c      	movs	r0, #140	; 0x8c
 80045ea:	0040      	lsls	r0, r0, #1
 80045ec:	180b      	adds	r3, r1, r0
 80045ee:	2208      	movs	r2, #8
 80045f0:	4694      	mov	ip, r2
 80045f2:	44bc      	add	ip, r7
 80045f4:	4463      	add	r3, ip
 80045f6:	881a      	ldrh	r2, [r3, #0]
 80045f8:	180b      	adds	r3, r1, r0
 80045fa:	2108      	movs	r1, #8
 80045fc:	468c      	mov	ip, r1
 80045fe:	44bc      	add	ip, r7
 8004600:	4463      	add	r3, ip
 8004602:	3201      	adds	r2, #1
 8004604:	801a      	strh	r2, [r3, #0]
 8004606:	231e      	movs	r3, #30
 8004608:	33ff      	adds	r3, #255	; 0xff
 800460a:	2208      	movs	r2, #8
 800460c:	189b      	adds	r3, r3, r2
 800460e:	19db      	adds	r3, r3, r7
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	b29b      	uxth	r3, r3
 8004614:	2162      	movs	r1, #98	; 0x62
 8004616:	208c      	movs	r0, #140	; 0x8c
 8004618:	0040      	lsls	r0, r0, #1
 800461a:	180a      	adds	r2, r1, r0
 800461c:	2408      	movs	r4, #8
 800461e:	46a4      	mov	ip, r4
 8004620:	44bc      	add	ip, r7
 8004622:	4462      	add	r2, ip
 8004624:	8812      	ldrh	r2, [r2, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d201      	bcs.n	800462e <printASCIIarray+0x19aa>
 800462a:	f7ff fabc 	bl	8003ba6 <printASCIIarray+0xf22>
				}
				for(i=0;i<strLen;i++){
 800462e:	180b      	adds	r3, r1, r0
 8004630:	2208      	movs	r2, #8
 8004632:	4694      	mov	ip, r2
 8004634:	44bc      	add	ip, r7
 8004636:	4463      	add	r3, ip
 8004638:	2200      	movs	r2, #0
 800463a:	801a      	strh	r2, [r3, #0]
 800463c:	e113      	b.n	8004866 <printASCIIarray+0x1be2>
					for(j=0;j<symLen;j++){
 800463e:	2364      	movs	r3, #100	; 0x64
 8004640:	228c      	movs	r2, #140	; 0x8c
 8004642:	0052      	lsls	r2, r2, #1
 8004644:	189b      	adds	r3, r3, r2
 8004646:	2208      	movs	r2, #8
 8004648:	4694      	mov	ip, r2
 800464a:	44bc      	add	ip, r7
 800464c:	4463      	add	r3, ip
 800464e:	2200      	movs	r2, #0
 8004650:	801a      	strh	r2, [r3, #0]
 8004652:	e041      	b.n	80046d8 <printASCIIarray+0x1a54>
						weoBuffer[j]=F3[dataASCII[i]][j];
 8004654:	2362      	movs	r3, #98	; 0x62
 8004656:	218c      	movs	r1, #140	; 0x8c
 8004658:	0049      	lsls	r1, r1, #1
 800465a:	185b      	adds	r3, r3, r1
 800465c:	2208      	movs	r2, #8
 800465e:	4694      	mov	ip, r2
 8004660:	44bc      	add	ip, r7
 8004662:	4463      	add	r3, ip
 8004664:	881b      	ldrh	r3, [r3, #0]
 8004666:	2280      	movs	r2, #128	; 0x80
 8004668:	1852      	adds	r2, r2, r1
 800466a:	2008      	movs	r0, #8
 800466c:	4684      	mov	ip, r0
 800466e:	2008      	movs	r0, #8
 8004670:	4680      	mov	r8, r0
 8004672:	44b8      	add	r8, r7
 8004674:	44c4      	add	ip, r8
 8004676:	4462      	add	r2, ip
 8004678:	6812      	ldr	r2, [r2, #0]
 800467a:	18d3      	adds	r3, r2, r3
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	001a      	movs	r2, r3
 8004680:	2664      	movs	r6, #100	; 0x64
 8004682:	1873      	adds	r3, r6, r1
 8004684:	2008      	movs	r0, #8
 8004686:	4684      	mov	ip, r0
 8004688:	44bc      	add	ip, r7
 800468a:	4463      	add	r3, ip
 800468c:	8818      	ldrh	r0, [r3, #0]
 800468e:	1873      	adds	r3, r6, r1
 8004690:	2108      	movs	r1, #8
 8004692:	468c      	mov	ip, r1
 8004694:	44bc      	add	ip, r7
 8004696:	4463      	add	r3, ip
 8004698:	8819      	ldrh	r1, [r3, #0]
 800469a:	4ca1      	ldr	r4, [pc, #644]	; (8004920 <printASCIIarray+0x1c9c>)
 800469c:	0013      	movs	r3, r2
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	189b      	adds	r3, r3, r2
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	189b      	adds	r3, r3, r2
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	18e3      	adds	r3, r4, r3
 80046aa:	5c1a      	ldrb	r2, [r3, r0]
 80046ac:	239a      	movs	r3, #154	; 0x9a
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	2008      	movs	r0, #8
 80046b2:	181b      	adds	r3, r3, r0
 80046b4:	19db      	adds	r3, r3, r7
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	545a      	strb	r2, [r3, r1]
					for(j=0;j<symLen;j++){
 80046ba:	218c      	movs	r1, #140	; 0x8c
 80046bc:	0049      	lsls	r1, r1, #1
 80046be:	1873      	adds	r3, r6, r1
 80046c0:	2208      	movs	r2, #8
 80046c2:	4694      	mov	ip, r2
 80046c4:	44bc      	add	ip, r7
 80046c6:	4463      	add	r3, ip
 80046c8:	881a      	ldrh	r2, [r3, #0]
 80046ca:	1873      	adds	r3, r6, r1
 80046cc:	2108      	movs	r1, #8
 80046ce:	468c      	mov	ip, r1
 80046d0:	44bc      	add	ip, r7
 80046d2:	4463      	add	r3, ip
 80046d4:	3201      	adds	r2, #1
 80046d6:	801a      	strh	r2, [r3, #0]
 80046d8:	2364      	movs	r3, #100	; 0x64
 80046da:	218c      	movs	r1, #140	; 0x8c
 80046dc:	0049      	lsls	r1, r1, #1
 80046de:	185b      	adds	r3, r3, r1
 80046e0:	2208      	movs	r2, #8
 80046e2:	18ba      	adds	r2, r7, r2
 80046e4:	189a      	adds	r2, r3, r2
 80046e6:	235a      	movs	r3, #90	; 0x5a
 80046e8:	185b      	adds	r3, r3, r1
 80046ea:	2008      	movs	r0, #8
 80046ec:	4684      	mov	ip, r0
 80046ee:	44bc      	add	ip, r7
 80046f0:	4463      	add	r3, ip
 80046f2:	8812      	ldrh	r2, [r2, #0]
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d3ac      	bcc.n	8004654 <printASCIIarray+0x19d0>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 80046fa:	2366      	movs	r3, #102	; 0x66
 80046fc:	185b      	adds	r3, r3, r1
 80046fe:	2208      	movs	r2, #8
 8004700:	4694      	mov	ip, r2
 8004702:	44bc      	add	ip, r7
 8004704:	4463      	add	r3, ip
 8004706:	2200      	movs	r2, #0
 8004708:	801a      	strh	r2, [r3, #0]
 800470a:	e032      	b.n	8004772 <printASCIIarray+0x1aee>
						weoBuffer[k]=weoBuffer[k] & contrast;
 800470c:	2066      	movs	r0, #102	; 0x66
 800470e:	248c      	movs	r4, #140	; 0x8c
 8004710:	0064      	lsls	r4, r4, #1
 8004712:	1903      	adds	r3, r0, r4
 8004714:	2208      	movs	r2, #8
 8004716:	4694      	mov	ip, r2
 8004718:	44bc      	add	ip, r7
 800471a:	4463      	add	r3, ip
 800471c:	881b      	ldrh	r3, [r3, #0]
 800471e:	269a      	movs	r6, #154	; 0x9a
 8004720:	0076      	lsls	r6, r6, #1
 8004722:	2208      	movs	r2, #8
 8004724:	18b2      	adds	r2, r6, r2
 8004726:	19d2      	adds	r2, r2, r7
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	5cd2      	ldrb	r2, [r2, r3]
 800472c:	1903      	adds	r3, r0, r4
 800472e:	2108      	movs	r1, #8
 8004730:	468c      	mov	ip, r1
 8004732:	44bc      	add	ip, r7
 8004734:	4463      	add	r3, ip
 8004736:	881b      	ldrh	r3, [r3, #0]
 8004738:	4698      	mov	r8, r3
 800473a:	215c      	movs	r1, #92	; 0x5c
 800473c:	1909      	adds	r1, r1, r4
 800473e:	2308      	movs	r3, #8
 8004740:	469c      	mov	ip, r3
 8004742:	44bc      	add	ip, r7
 8004744:	4461      	add	r1, ip
 8004746:	7809      	ldrb	r1, [r1, #0]
 8004748:	400a      	ands	r2, r1
 800474a:	b2d1      	uxtb	r1, r2
 800474c:	2208      	movs	r2, #8
 800474e:	18b2      	adds	r2, r6, r2
 8004750:	19d2      	adds	r2, r2, r7
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	4643      	mov	r3, r8
 8004756:	54d1      	strb	r1, [r2, r3]
					for (k=0;k<symLen;k++){
 8004758:	1903      	adds	r3, r0, r4
 800475a:	2208      	movs	r2, #8
 800475c:	4694      	mov	ip, r2
 800475e:	44bc      	add	ip, r7
 8004760:	4463      	add	r3, ip
 8004762:	881a      	ldrh	r2, [r3, #0]
 8004764:	1903      	adds	r3, r0, r4
 8004766:	2108      	movs	r1, #8
 8004768:	468c      	mov	ip, r1
 800476a:	44bc      	add	ip, r7
 800476c:	4463      	add	r3, ip
 800476e:	3201      	adds	r2, #1
 8004770:	801a      	strh	r2, [r3, #0]
 8004772:	2366      	movs	r3, #102	; 0x66
 8004774:	268c      	movs	r6, #140	; 0x8c
 8004776:	0076      	lsls	r6, r6, #1
 8004778:	199b      	adds	r3, r3, r6
 800477a:	2208      	movs	r2, #8
 800477c:	18ba      	adds	r2, r7, r2
 800477e:	189a      	adds	r2, r3, r2
 8004780:	235a      	movs	r3, #90	; 0x5a
 8004782:	199b      	adds	r3, r3, r6
 8004784:	2108      	movs	r1, #8
 8004786:	468c      	mov	ip, r1
 8004788:	44bc      	add	ip, r7
 800478a:	4463      	add	r3, ip
 800478c:	8812      	ldrh	r2, [r2, #0]
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d3bb      	bcc.n	800470c <printASCIIarray+0x1a88>
					}
				weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 8004794:	205f      	movs	r0, #95	; 0x5f
 8004796:	1983      	adds	r3, r0, r6
 8004798:	2208      	movs	r2, #8
 800479a:	18ba      	adds	r2, r7, r2
 800479c:	189a      	adds	r2, r3, r2
 800479e:	233f      	movs	r3, #63	; 0x3f
 80047a0:	199b      	adds	r3, r3, r6
 80047a2:	2108      	movs	r1, #8
 80047a4:	468c      	mov	ip, r1
 80047a6:	44bc      	add	ip, r7
 80047a8:	4463      	add	r3, ip
 80047aa:	7812      	ldrb	r2, [r2, #0]
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	18d3      	adds	r3, r2, r3
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	3b01      	subs	r3, #1
 80047b4:	b2dc      	uxtb	r4, r3
 80047b6:	218f      	movs	r1, #143	; 0x8f
 80047b8:	0049      	lsls	r1, r1, #1
 80047ba:	2308      	movs	r3, #8
 80047bc:	18cb      	adds	r3, r1, r3
 80047be:	19da      	adds	r2, r3, r7
 80047c0:	213e      	movs	r1, #62	; 0x3e
 80047c2:	198b      	adds	r3, r1, r6
 80047c4:	2108      	movs	r1, #8
 80047c6:	468c      	mov	ip, r1
 80047c8:	44bc      	add	ip, r7
 80047ca:	4463      	add	r3, ip
 80047cc:	7812      	ldrb	r2, [r2, #0]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	18d3      	adds	r3, r2, r3
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	2160      	movs	r1, #96	; 0x60
 80047d6:	198b      	adds	r3, r1, r6
 80047d8:	2108      	movs	r1, #8
 80047da:	468c      	mov	ip, r1
 80047dc:	44bc      	add	ip, r7
 80047de:	4463      	add	r3, ip
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	4698      	mov	r8, r3
 80047e8:	218f      	movs	r1, #143	; 0x8f
 80047ea:	0049      	lsls	r1, r1, #1
 80047ec:	2308      	movs	r3, #8
 80047ee:	18cb      	adds	r3, r1, r3
 80047f0:	19db      	adds	r3, r3, r7
 80047f2:	7819      	ldrb	r1, [r3, #0]
 80047f4:	0006      	movs	r6, r0
 80047f6:	238c      	movs	r3, #140	; 0x8c
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	18c3      	adds	r3, r0, r3
 80047fc:	2208      	movs	r2, #8
 80047fe:	4694      	mov	ip, r2
 8004800:	44bc      	add	ip, r7
 8004802:	4463      	add	r3, ip
 8004804:	7818      	ldrb	r0, [r3, #0]
 8004806:	239a      	movs	r3, #154	; 0x9a
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	2208      	movs	r2, #8
 800480c:	189b      	adds	r3, r3, r2
 800480e:	19db      	adds	r3, r3, r7
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	9301      	str	r3, [sp, #4]
 8004814:	23ff      	movs	r3, #255	; 0xff
 8004816:	9300      	str	r3, [sp, #0]
 8004818:	4643      	mov	r3, r8
 800481a:	0022      	movs	r2, r4
 800481c:	f7fc fe56 	bl	80014cc <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 8004820:	208c      	movs	r0, #140	; 0x8c
 8004822:	0040      	lsls	r0, r0, #1
 8004824:	1833      	adds	r3, r6, r0
 8004826:	2208      	movs	r2, #8
 8004828:	4694      	mov	ip, r2
 800482a:	44bc      	add	ip, r7
 800482c:	4463      	add	r3, ip
 800482e:	1832      	adds	r2, r6, r0
 8004830:	2108      	movs	r1, #8
 8004832:	1879      	adds	r1, r7, r1
 8004834:	1851      	adds	r1, r2, r1
 8004836:	223f      	movs	r2, #63	; 0x3f
 8004838:	1812      	adds	r2, r2, r0
 800483a:	2408      	movs	r4, #8
 800483c:	46a4      	mov	ip, r4
 800483e:	44bc      	add	ip, r7
 8004840:	4462      	add	r2, ip
 8004842:	7809      	ldrb	r1, [r1, #0]
 8004844:	7812      	ldrb	r2, [r2, #0]
 8004846:	188a      	adds	r2, r1, r2
 8004848:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 800484a:	2162      	movs	r1, #98	; 0x62
 800484c:	180b      	adds	r3, r1, r0
 800484e:	2208      	movs	r2, #8
 8004850:	4694      	mov	ip, r2
 8004852:	44bc      	add	ip, r7
 8004854:	4463      	add	r3, ip
 8004856:	881a      	ldrh	r2, [r3, #0]
 8004858:	180b      	adds	r3, r1, r0
 800485a:	2108      	movs	r1, #8
 800485c:	468c      	mov	ip, r1
 800485e:	44bc      	add	ip, r7
 8004860:	4463      	add	r3, ip
 8004862:	3201      	adds	r2, #1
 8004864:	801a      	strh	r2, [r3, #0]
 8004866:	231e      	movs	r3, #30
 8004868:	33ff      	adds	r3, #255	; 0xff
 800486a:	2208      	movs	r2, #8
 800486c:	189b      	adds	r3, r3, r2
 800486e:	19db      	adds	r3, r3, r7
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	b29b      	uxth	r3, r3
 8004874:	2162      	movs	r1, #98	; 0x62
 8004876:	208c      	movs	r0, #140	; 0x8c
 8004878:	0040      	lsls	r0, r0, #1
 800487a:	180a      	adds	r2, r1, r0
 800487c:	2408      	movs	r4, #8
 800487e:	46a4      	mov	ip, r4
 8004880:	44bc      	add	ip, r7
 8004882:	4462      	add	r2, ip
 8004884:	8812      	ldrh	r2, [r2, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d200      	bcs.n	800488c <printASCIIarray+0x1c08>
 800488a:	e6d8      	b.n	800463e <printASCIIarray+0x19ba>
				}
				for(i=0;i<symLen;i++){
 800488c:	180b      	adds	r3, r1, r0
 800488e:	2208      	movs	r2, #8
 8004890:	4694      	mov	ip, r2
 8004892:	44bc      	add	ip, r7
 8004894:	4463      	add	r3, ip
 8004896:	2200      	movs	r2, #0
 8004898:	801a      	strh	r2, [r3, #0]
 800489a:	e01e      	b.n	80048da <printASCIIarray+0x1c56>
									weoBuffer[j]=0x00;
 800489c:	2364      	movs	r3, #100	; 0x64
 800489e:	208c      	movs	r0, #140	; 0x8c
 80048a0:	0040      	lsls	r0, r0, #1
 80048a2:	181b      	adds	r3, r3, r0
 80048a4:	2208      	movs	r2, #8
 80048a6:	4694      	mov	ip, r2
 80048a8:	44bc      	add	ip, r7
 80048aa:	4463      	add	r3, ip
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	229a      	movs	r2, #154	; 0x9a
 80048b0:	0052      	lsls	r2, r2, #1
 80048b2:	2108      	movs	r1, #8
 80048b4:	1852      	adds	r2, r2, r1
 80048b6:	19d2      	adds	r2, r2, r7
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	2100      	movs	r1, #0
 80048bc:	54d1      	strb	r1, [r2, r3]
				for(i=0;i<symLen;i++){
 80048be:	2162      	movs	r1, #98	; 0x62
 80048c0:	180b      	adds	r3, r1, r0
 80048c2:	2208      	movs	r2, #8
 80048c4:	4694      	mov	ip, r2
 80048c6:	44bc      	add	ip, r7
 80048c8:	4463      	add	r3, ip
 80048ca:	881a      	ldrh	r2, [r3, #0]
 80048cc:	180b      	adds	r3, r1, r0
 80048ce:	2108      	movs	r1, #8
 80048d0:	468c      	mov	ip, r1
 80048d2:	44bc      	add	ip, r7
 80048d4:	4463      	add	r3, ip
 80048d6:	3201      	adds	r2, #1
 80048d8:	801a      	strh	r2, [r3, #0]
 80048da:	2362      	movs	r3, #98	; 0x62
 80048dc:	218c      	movs	r1, #140	; 0x8c
 80048de:	0049      	lsls	r1, r1, #1
 80048e0:	185b      	adds	r3, r3, r1
 80048e2:	2208      	movs	r2, #8
 80048e4:	18ba      	adds	r2, r7, r2
 80048e6:	189a      	adds	r2, r3, r2
 80048e8:	235a      	movs	r3, #90	; 0x5a
 80048ea:	185b      	adds	r3, r3, r1
 80048ec:	2108      	movs	r1, #8
 80048ee:	468c      	mov	ip, r1
 80048f0:	44bc      	add	ip, r7
 80048f2:	4463      	add	r3, ip
 80048f4:	8812      	ldrh	r2, [r2, #0]
 80048f6:	881b      	ldrh	r3, [r3, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d3cf      	bcc.n	800489c <printASCIIarray+0x1c18>
 80048fc:	46ad      	mov	sp, r5
							}
			}
			cmd2Execute=0;
 80048fe:	4b09      	ldr	r3, [pc, #36]	; (8004924 <printASCIIarray+0x1ca0>)
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 8004904:	4b08      	ldr	r3, [pc, #32]	; (8004928 <printASCIIarray+0x1ca4>)
 8004906:	695a      	ldr	r2, [r3, #20]
 8004908:	4b07      	ldr	r3, [pc, #28]	; (8004928 <printASCIIarray+0x1ca4>)
 800490a:	2140      	movs	r1, #64	; 0x40
 800490c:	430a      	orrs	r2, r1
 800490e:	615a      	str	r2, [r3, #20]

	}
 8004910:	46c0      	nop			; (mov r8, r8)
 8004912:	0018      	movs	r0, r3
 8004914:	46bd      	mov	sp, r7
 8004916:	b063      	add	sp, #396	; 0x18c
 8004918:	bcc0      	pop	{r6, r7}
 800491a:	46b9      	mov	r9, r7
 800491c:	46b0      	mov	r8, r6
 800491e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004920:	080139b8 	.word	0x080139b8
 8004924:	20000426 	.word	0x20000426
 8004928:	50000800 	.word	0x50000800

0800492c <LIS3DHsendCMD>:
//		HAL_Delay(500);
//		GPIOC->ODR |= 1 << 6;	//set BF
//		cmd2Execute=0;
	}
//=============================================================================================================
	void LIS3DHsendCMD(uint8_t reg, uint8_t data) {
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af02      	add	r7, sp, #8
 8004932:	0002      	movs	r2, r0
 8004934:	1dfb      	adds	r3, r7, #7
 8004936:	701a      	strb	r2, [r3, #0]
 8004938:	1dbb      	adds	r3, r7, #6
 800493a:	1c0a      	adds	r2, r1, #0
 800493c:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 800493e:	210c      	movs	r1, #12
 8004940:	187b      	adds	r3, r7, r1
 8004942:	1dfa      	adds	r2, r7, #7
 8004944:	7812      	ldrb	r2, [r2, #0]
 8004946:	701a      	strb	r2, [r3, #0]
 8004948:	187b      	adds	r3, r7, r1
 800494a:	1dba      	adds	r2, r7, #6
 800494c:	7812      	ldrb	r2, [r2, #0]
 800494e:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x32, buf, 2, 1000);	//32h - address for writing
 8004950:	187a      	adds	r2, r7, r1
 8004952:	4806      	ldr	r0, [pc, #24]	; (800496c <LIS3DHsendCMD+0x40>)
 8004954:	23fa      	movs	r3, #250	; 0xfa
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	2302      	movs	r3, #2
 800495c:	2132      	movs	r1, #50	; 0x32
 800495e:	f001 fdbf 	bl	80064e0 <HAL_I2C_Master_Transmit>
	}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	46bd      	mov	sp, r7
 8004966:	b004      	add	sp, #16
 8004968:	bd80      	pop	{r7, pc}
 800496a:	46c0      	nop			; (mov r8, r8)
 800496c:	200000bc 	.word	0x200000bc

08004970 <LIS3DHsetup>:
//	  xVal = buffer[0];
//	  yVal = buffer[1];
//	  zVal = buffer[2];
//	}
//=============================================================================================================
	void LIS3DHsetup(void){
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
		uint8_t CTRL_REG1_val=0x00;
 8004976:	1dfb      	adds	r3, r7, #7
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG4_val=0x00;
 800497c:	1dbb      	adds	r3, r7, #6
 800497e:	2200      	movs	r2, #0
 8004980:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG5_val=0x00;
 8004982:	1d7b      	adds	r3, r7, #5
 8004984:	2200      	movs	r2, #0
 8004986:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG6_val=0x00;
 8004988:	1d3b      	adds	r3, r7, #4
 800498a:	2200      	movs	r2, #0
 800498c:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_CTRL_REG_val=0x00;
 800498e:	1cfb      	adds	r3, r7, #3
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_SRC_REG_val=0x00;
 8004994:	1cbb      	adds	r3, r7, #2
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_CFG_val=0x00;
 800499a:	1c7b      	adds	r3, r7, #1
 800499c:	2200      	movs	r2, #0
 800499e:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_SRC_val=0x00;
 80049a0:	003b      	movs	r3, r7
 80049a2:	2200      	movs	r2, #0
 80049a4:	701a      	strb	r2, [r3, #0]

		LIS3DHsendCMD(CTRL_REG1,(CTRL_REG1_val|accelDataRate_25_Hz|Xen|Yen|Zen));//data rate selection
 80049a6:	1dfb      	adds	r3, r7, #7
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2237      	movs	r2, #55	; 0x37
 80049ac:	4313      	orrs	r3, r2
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	0019      	movs	r1, r3
 80049b2:	2020      	movs	r0, #32
 80049b4:	f7ff ffba 	bl	800492c <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG2,);//HPFilter
//		LIS3DHsendCMD(CTRL_REG3,);
		LIS3DHsendCMD(CTRL_REG4,(CTRL_REG4_val|BDU|FULL_SCALE_2G|HR));
 80049b8:	1dbb      	adds	r3, r7, #6
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	227c      	movs	r2, #124	; 0x7c
 80049be:	4252      	negs	r2, r2
 80049c0:	4313      	orrs	r3, r2
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	0019      	movs	r1, r3
 80049c6:	2023      	movs	r0, #35	; 0x23
 80049c8:	f7ff ffb0 	bl	800492c <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG6,);
//		LIS3DHsendCMD(FIFO_CTRL_REG,FIFO_CTRL_REG_val);	//	2B configured
//		LIS3DHsendCMD(FIFO_SRC_REG,FIFO_SRC_REG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_CFG,INT_1_CFG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_SRC_val,INT_1_SRC_val);	//	2B configured
	}
 80049cc:	46c0      	nop			; (mov r8, r8)
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b002      	add	sp, #8
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80049d8:	46c0      	nop			; (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
	...

080049e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049e6:	4b11      	ldr	r3, [pc, #68]	; (8004a2c <HAL_MspInit+0x4c>)
 80049e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ea:	4b10      	ldr	r3, [pc, #64]	; (8004a2c <HAL_MspInit+0x4c>)
 80049ec:	2101      	movs	r1, #1
 80049ee:	430a      	orrs	r2, r1
 80049f0:	641a      	str	r2, [r3, #64]	; 0x40
 80049f2:	4b0e      	ldr	r3, [pc, #56]	; (8004a2c <HAL_MspInit+0x4c>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	2201      	movs	r2, #1
 80049f8:	4013      	ands	r3, r2
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049fe:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_MspInit+0x4c>)
 8004a00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a02:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <HAL_MspInit+0x4c>)
 8004a04:	2180      	movs	r1, #128	; 0x80
 8004a06:	0549      	lsls	r1, r1, #21
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a0c:	4b07      	ldr	r3, [pc, #28]	; (8004a2c <HAL_MspInit+0x4c>)
 8004a0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a10:	2380      	movs	r3, #128	; 0x80
 8004a12:	055b      	lsls	r3, r3, #21
 8004a14:	4013      	ands	r3, r2
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8004a1a:	2380      	movs	r3, #128	; 0x80
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f000 fd48 	bl	80054b4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a24:	46c0      	nop			; (mov r8, r8)
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b002      	add	sp, #8
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40021000 	.word	0x40021000

08004a30 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004a30:	b590      	push	{r4, r7, lr}
 8004a32:	b089      	sub	sp, #36	; 0x24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a38:	240c      	movs	r4, #12
 8004a3a:	193b      	adds	r3, r7, r4
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	2314      	movs	r3, #20
 8004a40:	001a      	movs	r2, r3
 8004a42:	2100      	movs	r1, #0
 8004a44:	f007 ffa2 	bl	800c98c <memset>
  if(hcomp->Instance==COMP1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a10      	ldr	r2, [pc, #64]	; (8004a90 <HAL_COMP_MspInit+0x60>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d11a      	bne.n	8004a88 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a52:	4b10      	ldr	r3, [pc, #64]	; (8004a94 <HAL_COMP_MspInit+0x64>)
 8004a54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a56:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <HAL_COMP_MspInit+0x64>)
 8004a58:	2102      	movs	r1, #2
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8004a5e:	4b0d      	ldr	r3, [pc, #52]	; (8004a94 <HAL_COMP_MspInit+0x64>)
 8004a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a62:	2202      	movs	r2, #2
 8004a64:	4013      	ands	r3, r2
 8004a66:	60bb      	str	r3, [r7, #8]
 8004a68:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a6a:	193b      	adds	r3, r7, r4
 8004a6c:	2204      	movs	r2, #4
 8004a6e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a70:	193b      	adds	r3, r7, r4
 8004a72:	2203      	movs	r2, #3
 8004a74:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a76:	193b      	adds	r3, r7, r4
 8004a78:	2200      	movs	r2, #0
 8004a7a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a7c:	193b      	adds	r3, r7, r4
 8004a7e:	4a06      	ldr	r2, [pc, #24]	; (8004a98 <HAL_COMP_MspInit+0x68>)
 8004a80:	0019      	movs	r1, r3
 8004a82:	0010      	movs	r0, r2
 8004a84:	f001 fb32 	bl	80060ec <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004a88:	46c0      	nop			; (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b009      	add	sp, #36	; 0x24
 8004a8e:	bd90      	pop	{r4, r7, pc}
 8004a90:	40010200 	.word	0x40010200
 8004a94:	40021000 	.word	0x40021000
 8004a98:	50000400 	.word	0x50000400

08004a9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a9c:	b590      	push	{r4, r7, lr}
 8004a9e:	b097      	sub	sp, #92	; 0x5c
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa4:	2344      	movs	r3, #68	; 0x44
 8004aa6:	18fb      	adds	r3, r7, r3
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	2314      	movs	r3, #20
 8004aac:	001a      	movs	r2, r3
 8004aae:	2100      	movs	r1, #0
 8004ab0:	f007 ff6c 	bl	800c98c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ab4:	2410      	movs	r4, #16
 8004ab6:	193b      	adds	r3, r7, r4
 8004ab8:	0018      	movs	r0, r3
 8004aba:	2334      	movs	r3, #52	; 0x34
 8004abc:	001a      	movs	r2, r3
 8004abe:	2100      	movs	r1, #0
 8004ac0:	f007 ff64 	bl	800c98c <memset>
  if(hi2c->Instance==I2C1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a27      	ldr	r2, [pc, #156]	; (8004b68 <HAL_I2C_MspInit+0xcc>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d147      	bne.n	8004b5e <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004ace:	193b      	adds	r3, r7, r4
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004ad4:	193b      	adds	r3, r7, r4
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ada:	193b      	adds	r3, r7, r4
 8004adc:	0018      	movs	r0, r3
 8004ade:	f003 fe83 	bl	80087e8 <HAL_RCCEx_PeriphCLKConfig>
 8004ae2:	1e03      	subs	r3, r0, #0
 8004ae4:	d001      	beq.n	8004aea <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004ae6:	f7ff ff75 	bl	80049d4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aea:	4b20      	ldr	r3, [pc, #128]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aee:	4b1f      	ldr	r3, [pc, #124]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004af0:	2101      	movs	r1, #1
 8004af2:	430a      	orrs	r2, r1
 8004af4:	635a      	str	r2, [r3, #52]	; 0x34
 8004af6:	4b1d      	ldr	r3, [pc, #116]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afa:	2201      	movs	r2, #1
 8004afc:	4013      	ands	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004b02:	2144      	movs	r1, #68	; 0x44
 8004b04:	187b      	adds	r3, r7, r1
 8004b06:	22c0      	movs	r2, #192	; 0xc0
 8004b08:	00d2      	lsls	r2, r2, #3
 8004b0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b0c:	187b      	adds	r3, r7, r1
 8004b0e:	2212      	movs	r2, #18
 8004b10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b12:	187b      	adds	r3, r7, r1
 8004b14:	2201      	movs	r2, #1
 8004b16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b18:	187b      	adds	r3, r7, r1
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004b1e:	187b      	adds	r3, r7, r1
 8004b20:	2206      	movs	r2, #6
 8004b22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b24:	187a      	adds	r2, r7, r1
 8004b26:	23a0      	movs	r3, #160	; 0xa0
 8004b28:	05db      	lsls	r3, r3, #23
 8004b2a:	0011      	movs	r1, r2
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f001 fadd 	bl	80060ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b32:	4b0e      	ldr	r3, [pc, #56]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004b34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b36:	4b0d      	ldr	r3, [pc, #52]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004b38:	2180      	movs	r1, #128	; 0x80
 8004b3a:	0389      	lsls	r1, r1, #14
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b40:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <HAL_I2C_MspInit+0xd0>)
 8004b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b44:	2380      	movs	r3, #128	; 0x80
 8004b46:	039b      	lsls	r3, r3, #14
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60bb      	str	r3, [r7, #8]
 8004b4c:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8004b4e:	2200      	movs	r2, #0
 8004b50:	2100      	movs	r1, #0
 8004b52:	2017      	movs	r0, #23
 8004b54:	f000 ffd0 	bl	8005af8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8004b58:	2017      	movs	r0, #23
 8004b5a:	f000 ffe2 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004b5e:	46c0      	nop			; (mov r8, r8)
 8004b60:	46bd      	mov	sp, r7
 8004b62:	b017      	add	sp, #92	; 0x5c
 8004b64:	bd90      	pop	{r4, r7, pc}
 8004b66:	46c0      	nop			; (mov r8, r8)
 8004b68:	40005400 	.word	0x40005400
 8004b6c:	40021000 	.word	0x40021000

08004b70 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004b70:	b590      	push	{r4, r7, lr}
 8004b72:	b099      	sub	sp, #100	; 0x64
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b78:	234c      	movs	r3, #76	; 0x4c
 8004b7a:	18fb      	adds	r3, r7, r3
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	2314      	movs	r3, #20
 8004b80:	001a      	movs	r2, r3
 8004b82:	2100      	movs	r1, #0
 8004b84:	f007 ff02 	bl	800c98c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b88:	2418      	movs	r4, #24
 8004b8a:	193b      	adds	r3, r7, r4
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	2334      	movs	r3, #52	; 0x34
 8004b90:	001a      	movs	r2, r3
 8004b92:	2100      	movs	r1, #0
 8004b94:	f007 fefa 	bl	800c98c <memset>
  if(hi2s->Instance==SPI1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a4f      	ldr	r2, [pc, #316]	; (8004cdc <HAL_I2S_MspInit+0x16c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d000      	beq.n	8004ba4 <HAL_I2S_MspInit+0x34>
 8004ba2:	e097      	b.n	8004cd4 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8004ba4:	193b      	adds	r3, r7, r4
 8004ba6:	2280      	movs	r2, #128	; 0x80
 8004ba8:	0112      	lsls	r2, r2, #4
 8004baa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8004bac:	193b      	adds	r3, r7, r4
 8004bae:	2200      	movs	r2, #0
 8004bb0:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bb2:	193b      	adds	r3, r7, r4
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f003 fe17 	bl	80087e8 <HAL_RCCEx_PeriphCLKConfig>
 8004bba:	1e03      	subs	r3, r0, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8004bbe:	f7ff ff09 	bl	80049d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004bc2:	4b47      	ldr	r3, [pc, #284]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bc6:	4b46      	ldr	r3, [pc, #280]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bc8:	2180      	movs	r1, #128	; 0x80
 8004bca:	0149      	lsls	r1, r1, #5
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	641a      	str	r2, [r3, #64]	; 0x40
 8004bd0:	4b43      	ldr	r3, [pc, #268]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bd4:	2380      	movs	r3, #128	; 0x80
 8004bd6:	015b      	lsls	r3, r3, #5
 8004bd8:	4013      	ands	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]
 8004bdc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bde:	4b40      	ldr	r3, [pc, #256]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004be2:	4b3f      	ldr	r3, [pc, #252]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004be4:	2101      	movs	r1, #1
 8004be6:	430a      	orrs	r2, r1
 8004be8:	635a      	str	r2, [r3, #52]	; 0x34
 8004bea:	4b3d      	ldr	r3, [pc, #244]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bee:	2201      	movs	r2, #1
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	613b      	str	r3, [r7, #16]
 8004bf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf6:	4b3a      	ldr	r3, [pc, #232]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bfa:	4b39      	ldr	r3, [pc, #228]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004bfc:	2102      	movs	r1, #2
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	635a      	str	r2, [r3, #52]	; 0x34
 8004c02:	4b37      	ldr	r3, [pc, #220]	; (8004ce0 <HAL_I2S_MspInit+0x170>)
 8004c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c06:	2202      	movs	r2, #2
 8004c08:	4013      	ands	r3, r2
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004c0e:	214c      	movs	r1, #76	; 0x4c
 8004c10:	187b      	adds	r3, r7, r1
 8004c12:	2280      	movs	r2, #128	; 0x80
 8004c14:	0212      	lsls	r2, r2, #8
 8004c16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c18:	000c      	movs	r4, r1
 8004c1a:	193b      	adds	r3, r7, r4
 8004c1c:	2202      	movs	r2, #2
 8004c1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c20:	193b      	adds	r3, r7, r4
 8004c22:	2200      	movs	r2, #0
 8004c24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c26:	193b      	adds	r3, r7, r4
 8004c28:	2200      	movs	r2, #0
 8004c2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004c2c:	193b      	adds	r3, r7, r4
 8004c2e:	2200      	movs	r2, #0
 8004c30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c32:	193a      	adds	r2, r7, r4
 8004c34:	23a0      	movs	r3, #160	; 0xa0
 8004c36:	05db      	lsls	r3, r3, #23
 8004c38:	0011      	movs	r1, r2
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f001 fa56 	bl	80060ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004c40:	0021      	movs	r1, r4
 8004c42:	187b      	adds	r3, r7, r1
 8004c44:	2238      	movs	r2, #56	; 0x38
 8004c46:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c48:	187b      	adds	r3, r7, r1
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4e:	187b      	adds	r3, r7, r1
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c54:	187b      	adds	r3, r7, r1
 8004c56:	2200      	movs	r2, #0
 8004c58:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004c5a:	187b      	adds	r3, r7, r1
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c60:	187b      	adds	r3, r7, r1
 8004c62:	4a20      	ldr	r2, [pc, #128]	; (8004ce4 <HAL_I2S_MspInit+0x174>)
 8004c64:	0019      	movs	r1, r3
 8004c66:	0010      	movs	r0, r2
 8004c68:	f001 fa40 	bl	80060ec <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8004c6c:	4b1e      	ldr	r3, [pc, #120]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c6e:	4a1f      	ldr	r2, [pc, #124]	; (8004cec <HAL_I2S_MspInit+0x17c>)
 8004c70:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004c72:	4b1d      	ldr	r3, [pc, #116]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c74:	2211      	movs	r2, #17
 8004c76:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c78:	4b1b      	ldr	r3, [pc, #108]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c7a:	2210      	movs	r2, #16
 8004c7c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c7e:	4b1a      	ldr	r3, [pc, #104]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c84:	4b18      	ldr	r3, [pc, #96]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c86:	2280      	movs	r2, #128	; 0x80
 8004c88:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c8a:	4b17      	ldr	r3, [pc, #92]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c8c:	2280      	movs	r2, #128	; 0x80
 8004c8e:	0052      	lsls	r2, r2, #1
 8004c90:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c92:	4b15      	ldr	r3, [pc, #84]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c94:	2280      	movs	r2, #128	; 0x80
 8004c96:	00d2      	lsls	r2, r2, #3
 8004c98:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004c9a:	4b13      	ldr	r3, [pc, #76]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004ca0:	4b11      	ldr	r3, [pc, #68]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004ca2:	22c0      	movs	r2, #192	; 0xc0
 8004ca4:	0192      	lsls	r2, r2, #6
 8004ca6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004ca8:	4b0f      	ldr	r3, [pc, #60]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 ff56 	bl	8005b5c <HAL_DMA_Init>
 8004cb0:	1e03      	subs	r3, r0, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_I2S_MspInit+0x148>
    {
      Error_Handler();
 8004cb4:	f7ff fe8e 	bl	80049d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a0b      	ldr	r2, [pc, #44]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004cbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <HAL_I2S_MspInit+0x178>)
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	2019      	movs	r0, #25
 8004cca:	f000 ff15 	bl	8005af8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004cce:	2019      	movs	r0, #25
 8004cd0:	f000 ff27 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004cd4:	46c0      	nop			; (mov r8, r8)
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	b019      	add	sp, #100	; 0x64
 8004cda:	bd90      	pop	{r4, r7, pc}
 8004cdc:	40013000 	.word	0x40013000
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	50000400 	.word	0x50000400
 8004ce8:	20000144 	.word	0x20000144
 8004cec:	40020008 	.word	0x40020008

08004cf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cf0:	b590      	push	{r4, r7, lr}
 8004cf2:	b08b      	sub	sp, #44	; 0x2c
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cf8:	2414      	movs	r4, #20
 8004cfa:	193b      	adds	r3, r7, r4
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	2314      	movs	r3, #20
 8004d00:	001a      	movs	r2, r3
 8004d02:	2100      	movs	r1, #0
 8004d04:	f007 fe42 	bl	800c98c <memset>
  if(hspi->Instance==SPI2)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a54      	ldr	r2, [pc, #336]	; (8004e60 <HAL_SPI_MspInit+0x170>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d000      	beq.n	8004d14 <HAL_SPI_MspInit+0x24>
 8004d12:	e0a0      	b.n	8004e56 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004d14:	4b53      	ldr	r3, [pc, #332]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d18:	4b52      	ldr	r3, [pc, #328]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d1a:	2180      	movs	r1, #128	; 0x80
 8004d1c:	01c9      	lsls	r1, r1, #7
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	63da      	str	r2, [r3, #60]	; 0x3c
 8004d22:	4b50      	ldr	r3, [pc, #320]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d26:	2380      	movs	r3, #128	; 0x80
 8004d28:	01db      	lsls	r3, r3, #7
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d30:	4b4c      	ldr	r3, [pc, #304]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d34:	4b4b      	ldr	r3, [pc, #300]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d36:	2102      	movs	r1, #2
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	635a      	str	r2, [r3, #52]	; 0x34
 8004d3c:	4b49      	ldr	r3, [pc, #292]	; (8004e64 <HAL_SPI_MspInit+0x174>)
 8004d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d40:	2202      	movs	r2, #2
 8004d42:	4013      	ands	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004d48:	193b      	adds	r3, r7, r4
 8004d4a:	2240      	movs	r2, #64	; 0x40
 8004d4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4e:	193b      	adds	r3, r7, r4
 8004d50:	2202      	movs	r2, #2
 8004d52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d54:	193b      	adds	r3, r7, r4
 8004d56:	2200      	movs	r2, #0
 8004d58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d5a:	193b      	adds	r3, r7, r4
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004d60:	193b      	adds	r3, r7, r4
 8004d62:	2204      	movs	r2, #4
 8004d64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d66:	193b      	adds	r3, r7, r4
 8004d68:	4a3f      	ldr	r2, [pc, #252]	; (8004e68 <HAL_SPI_MspInit+0x178>)
 8004d6a:	0019      	movs	r1, r3
 8004d6c:	0010      	movs	r0, r2
 8004d6e:	f001 f9bd 	bl	80060ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004d72:	0021      	movs	r1, r4
 8004d74:	187b      	adds	r3, r7, r1
 8004d76:	22c0      	movs	r2, #192	; 0xc0
 8004d78:	0052      	lsls	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d7c:	187b      	adds	r3, r7, r1
 8004d7e:	2202      	movs	r2, #2
 8004d80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d82:	187b      	adds	r3, r7, r1
 8004d84:	2200      	movs	r2, #0
 8004d86:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d88:	187b      	adds	r3, r7, r1
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004d8e:	187b      	adds	r3, r7, r1
 8004d90:	2201      	movs	r2, #1
 8004d92:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	4a34      	ldr	r2, [pc, #208]	; (8004e68 <HAL_SPI_MspInit+0x178>)
 8004d98:	0019      	movs	r1, r3
 8004d9a:	0010      	movs	r0, r2
 8004d9c:	f001 f9a6 	bl	80060ec <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8004da0:	4b32      	ldr	r3, [pc, #200]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004da2:	4a33      	ldr	r2, [pc, #204]	; (8004e70 <HAL_SPI_MspInit+0x180>)
 8004da4:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004da6:	4b31      	ldr	r3, [pc, #196]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004da8:	2212      	movs	r2, #18
 8004daa:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004dac:	4b2f      	ldr	r3, [pc, #188]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004db2:	4b2e      	ldr	r3, [pc, #184]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004db8:	4b2c      	ldr	r3, [pc, #176]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dba:	2280      	movs	r2, #128	; 0x80
 8004dbc:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004dbe:	4b2b      	ldr	r3, [pc, #172]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004dc4:	4b29      	ldr	r3, [pc, #164]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004dca:	4b28      	ldr	r3, [pc, #160]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004dd0:	4b26      	ldr	r3, [pc, #152]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dd2:	2280      	movs	r2, #128	; 0x80
 8004dd4:	0192      	lsls	r2, r2, #6
 8004dd6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004dd8:	4b24      	ldr	r3, [pc, #144]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f000 febe 	bl	8005b5c <HAL_DMA_Init>
 8004de0:	1e03      	subs	r3, r0, #0
 8004de2:	d001      	beq.n	8004de8 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004de4:	f7ff fdf6 	bl	80049d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a20      	ldr	r2, [pc, #128]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004dec:	659a      	str	r2, [r3, #88]	; 0x58
 8004dee:	4b1f      	ldr	r3, [pc, #124]	; (8004e6c <HAL_SPI_MspInit+0x17c>)
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8004df4:	4b1f      	ldr	r3, [pc, #124]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004df6:	4a20      	ldr	r2, [pc, #128]	; (8004e78 <HAL_SPI_MspInit+0x188>)
 8004df8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004dfa:	4b1e      	ldr	r3, [pc, #120]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004dfc:	2213      	movs	r2, #19
 8004dfe:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e00:	4b1c      	ldr	r3, [pc, #112]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e02:	2210      	movs	r2, #16
 8004e04:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e06:	4b1b      	ldr	r3, [pc, #108]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e0c:	4b19      	ldr	r3, [pc, #100]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e0e:	2280      	movs	r2, #128	; 0x80
 8004e10:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e12:	4b18      	ldr	r3, [pc, #96]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e18:	4b16      	ldr	r3, [pc, #88]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004e1e:	4b15      	ldr	r3, [pc, #84]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e24:	4b13      	ldr	r3, [pc, #76]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004e2a:	4b12      	ldr	r3, [pc, #72]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e2c:	0018      	movs	r0, r3
 8004e2e:	f000 fe95 	bl	8005b5c <HAL_DMA_Init>
 8004e32:	1e03      	subs	r3, r0, #0
 8004e34:	d001      	beq.n	8004e3a <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 8004e36:	f7ff fdcd 	bl	80049d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a0d      	ldr	r2, [pc, #52]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e3e:	655a      	str	r2, [r3, #84]	; 0x54
 8004e40:	4b0c      	ldr	r3, [pc, #48]	; (8004e74 <HAL_SPI_MspInit+0x184>)
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004e46:	2200      	movs	r2, #0
 8004e48:	2100      	movs	r1, #0
 8004e4a:	201a      	movs	r0, #26
 8004e4c:	f000 fe54 	bl	8005af8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004e50:	201a      	movs	r0, #26
 8004e52:	f000 fe66 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	b00b      	add	sp, #44	; 0x2c
 8004e5c:	bd90      	pop	{r4, r7, pc}
 8004e5e:	46c0      	nop			; (mov r8, r8)
 8004e60:	40003800 	.word	0x40003800
 8004e64:	40021000 	.word	0x40021000
 8004e68:	50000400 	.word	0x50000400
 8004e6c:	20000204 	.word	0x20000204
 8004e70:	4002001c 	.word	0x4002001c
 8004e74:	20000260 	.word	0x20000260
 8004e78:	40020030 	.word	0x40020030

08004e7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e7c:	b590      	push	{r4, r7, lr}
 8004e7e:	b091      	sub	sp, #68	; 0x44
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e84:	240c      	movs	r4, #12
 8004e86:	193b      	adds	r3, r7, r4
 8004e88:	0018      	movs	r0, r3
 8004e8a:	2334      	movs	r3, #52	; 0x34
 8004e8c:	001a      	movs	r2, r3
 8004e8e:	2100      	movs	r1, #0
 8004e90:	f007 fd7c 	bl	800c98c <memset>
  if(htim_base->Instance==TIM1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a11      	ldr	r2, [pc, #68]	; (8004ee0 <HAL_TIM_Base_MspInit+0x64>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d11c      	bne.n	8004ed8 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004e9e:	193b      	adds	r3, r7, r4
 8004ea0:	2280      	movs	r2, #128	; 0x80
 8004ea2:	0392      	lsls	r2, r2, #14
 8004ea4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004ea6:	193b      	adds	r3, r7, r4
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004eac:	193b      	adds	r3, r7, r4
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f003 fc9a 	bl	80087e8 <HAL_RCCEx_PeriphCLKConfig>
 8004eb4:	1e03      	subs	r3, r0, #0
 8004eb6:	d001      	beq.n	8004ebc <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004eb8:	f7ff fd8c 	bl	80049d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ebc:	4b09      	ldr	r3, [pc, #36]	; (8004ee4 <HAL_TIM_Base_MspInit+0x68>)
 8004ebe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ec0:	4b08      	ldr	r3, [pc, #32]	; (8004ee4 <HAL_TIM_Base_MspInit+0x68>)
 8004ec2:	2180      	movs	r1, #128	; 0x80
 8004ec4:	0109      	lsls	r1, r1, #4
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	641a      	str	r2, [r3, #64]	; 0x40
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_TIM_Base_MspInit+0x68>)
 8004ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ece:	2380      	movs	r3, #128	; 0x80
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	60bb      	str	r3, [r7, #8]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004ed8:	46c0      	nop			; (mov r8, r8)
 8004eda:	46bd      	mov	sp, r7
 8004edc:	b011      	add	sp, #68	; 0x44
 8004ede:	bd90      	pop	{r4, r7, pc}
 8004ee0:	40012c00 	.word	0x40012c00
 8004ee4:	40021000 	.word	0x40021000

08004ee8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ee8:	b590      	push	{r4, r7, lr}
 8004eea:	b089      	sub	sp, #36	; 0x24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ef0:	240c      	movs	r4, #12
 8004ef2:	193b      	adds	r3, r7, r4
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	2314      	movs	r3, #20
 8004ef8:	001a      	movs	r2, r3
 8004efa:	2100      	movs	r1, #0
 8004efc:	f007 fd46 	bl	800c98c <memset>
  if(htim->Instance==TIM1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a15      	ldr	r2, [pc, #84]	; (8004f5c <HAL_TIM_MspPostInit+0x74>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d123      	bne.n	8004f52 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0a:	4b15      	ldr	r3, [pc, #84]	; (8004f60 <HAL_TIM_MspPostInit+0x78>)
 8004f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f0e:	4b14      	ldr	r3, [pc, #80]	; (8004f60 <HAL_TIM_MspPostInit+0x78>)
 8004f10:	2101      	movs	r1, #1
 8004f12:	430a      	orrs	r2, r1
 8004f14:	635a      	str	r2, [r3, #52]	; 0x34
 8004f16:	4b12      	ldr	r3, [pc, #72]	; (8004f60 <HAL_TIM_MspPostInit+0x78>)
 8004f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004f22:	193b      	adds	r3, r7, r4
 8004f24:	2280      	movs	r2, #128	; 0x80
 8004f26:	0052      	lsls	r2, r2, #1
 8004f28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2a:	0021      	movs	r1, r4
 8004f2c:	187b      	adds	r3, r7, r1
 8004f2e:	2202      	movs	r2, #2
 8004f30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004f32:	187b      	adds	r3, r7, r1
 8004f34:	2202      	movs	r2, #2
 8004f36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f38:	187b      	adds	r3, r7, r1
 8004f3a:	2203      	movs	r2, #3
 8004f3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004f3e:	187b      	adds	r3, r7, r1
 8004f40:	2202      	movs	r2, #2
 8004f42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f44:	187a      	adds	r2, r7, r1
 8004f46:	23a0      	movs	r3, #160	; 0xa0
 8004f48:	05db      	lsls	r3, r3, #23
 8004f4a:	0011      	movs	r1, r2
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f001 f8cd 	bl	80060ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	46bd      	mov	sp, r7
 8004f56:	b009      	add	sp, #36	; 0x24
 8004f58:	bd90      	pop	{r4, r7, pc}
 8004f5a:	46c0      	nop			; (mov r8, r8)
 8004f5c:	40012c00 	.word	0x40012c00
 8004f60:	40021000 	.word	0x40021000

08004f64 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004f64:	b590      	push	{r4, r7, lr}
 8004f66:	b08b      	sub	sp, #44	; 0x2c
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	2414      	movs	r4, #20
 8004f6e:	193b      	adds	r3, r7, r4
 8004f70:	0018      	movs	r0, r3
 8004f72:	2314      	movs	r3, #20
 8004f74:	001a      	movs	r2, r3
 8004f76:	2100      	movs	r1, #0
 8004f78:	f007 fd08 	bl	800c98c <memset>
  if(husart->Instance==USART3)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a45      	ldr	r2, [pc, #276]	; (8005098 <HAL_USART_MspInit+0x134>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d000      	beq.n	8004f88 <HAL_USART_MspInit+0x24>
 8004f86:	e083      	b.n	8005090 <HAL_USART_MspInit+0x12c>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004f88:	4b44      	ldr	r3, [pc, #272]	; (800509c <HAL_USART_MspInit+0x138>)
 8004f8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f8c:	4b43      	ldr	r3, [pc, #268]	; (800509c <HAL_USART_MspInit+0x138>)
 8004f8e:	2180      	movs	r1, #128	; 0x80
 8004f90:	02c9      	lsls	r1, r1, #11
 8004f92:	430a      	orrs	r2, r1
 8004f94:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f96:	4b41      	ldr	r3, [pc, #260]	; (800509c <HAL_USART_MspInit+0x138>)
 8004f98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f9a:	2380      	movs	r3, #128	; 0x80
 8004f9c:	02db      	lsls	r3, r3, #11
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
 8004fa2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa4:	4b3d      	ldr	r3, [pc, #244]	; (800509c <HAL_USART_MspInit+0x138>)
 8004fa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fa8:	4b3c      	ldr	r3, [pc, #240]	; (800509c <HAL_USART_MspInit+0x138>)
 8004faa:	2101      	movs	r1, #1
 8004fac:	430a      	orrs	r2, r1
 8004fae:	635a      	str	r2, [r3, #52]	; 0x34
 8004fb0:	4b3a      	ldr	r3, [pc, #232]	; (800509c <HAL_USART_MspInit+0x138>)
 8004fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
 8004fba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fbc:	4b37      	ldr	r3, [pc, #220]	; (800509c <HAL_USART_MspInit+0x138>)
 8004fbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fc0:	4b36      	ldr	r3, [pc, #216]	; (800509c <HAL_USART_MspInit+0x138>)
 8004fc2:	2102      	movs	r1, #2
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	635a      	str	r2, [r3, #52]	; 0x34
 8004fc8:	4b34      	ldr	r3, [pc, #208]	; (800509c <HAL_USART_MspInit+0x138>)
 8004fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fcc:	2202      	movs	r2, #2
 8004fce:	4013      	ands	r3, r2
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004fd4:	193b      	adds	r3, r7, r4
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fda:	193b      	adds	r3, r7, r4
 8004fdc:	2202      	movs	r2, #2
 8004fde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fe0:	193b      	adds	r3, r7, r4
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fe6:	193b      	adds	r3, r7, r4
 8004fe8:	2203      	movs	r2, #3
 8004fea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004fec:	193b      	adds	r3, r7, r4
 8004fee:	2204      	movs	r2, #4
 8004ff0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ff2:	193a      	adds	r2, r7, r4
 8004ff4:	23a0      	movs	r3, #160	; 0xa0
 8004ff6:	05db      	lsls	r3, r3, #23
 8004ff8:	0011      	movs	r1, r2
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f001 f876 	bl	80060ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005000:	0021      	movs	r1, r4
 8005002:	187b      	adds	r3, r7, r1
 8005004:	2203      	movs	r2, #3
 8005006:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005008:	187b      	adds	r3, r7, r1
 800500a:	2202      	movs	r2, #2
 800500c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500e:	187b      	adds	r3, r7, r1
 8005010:	2200      	movs	r2, #0
 8005012:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005014:	187b      	adds	r3, r7, r1
 8005016:	2203      	movs	r2, #3
 8005018:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800501a:	187b      	adds	r3, r7, r1
 800501c:	2204      	movs	r2, #4
 800501e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005020:	187b      	adds	r3, r7, r1
 8005022:	4a1f      	ldr	r2, [pc, #124]	; (80050a0 <HAL_USART_MspInit+0x13c>)
 8005024:	0019      	movs	r1, r3
 8005026:	0010      	movs	r0, r2
 8005028:	f001 f860 	bl	80060ec <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel4;
 800502c:	4b1d      	ldr	r3, [pc, #116]	; (80050a4 <HAL_USART_MspInit+0x140>)
 800502e:	4a1e      	ldr	r2, [pc, #120]	; (80050a8 <HAL_USART_MspInit+0x144>)
 8005030:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005032:	4b1c      	ldr	r3, [pc, #112]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005034:	2237      	movs	r2, #55	; 0x37
 8005036:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005038:	4b1a      	ldr	r3, [pc, #104]	; (80050a4 <HAL_USART_MspInit+0x140>)
 800503a:	2210      	movs	r2, #16
 800503c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800503e:	4b19      	ldr	r3, [pc, #100]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005040:	2200      	movs	r2, #0
 8005042:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005044:	4b17      	ldr	r3, [pc, #92]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005046:	2280      	movs	r2, #128	; 0x80
 8005048:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800504a:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <HAL_USART_MspInit+0x140>)
 800504c:	2200      	movs	r2, #0
 800504e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005050:	4b14      	ldr	r3, [pc, #80]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005052:	2200      	movs	r2, #0
 8005054:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005056:	4b13      	ldr	r3, [pc, #76]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005058:	2200      	movs	r2, #0
 800505a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800505c:	4b11      	ldr	r3, [pc, #68]	; (80050a4 <HAL_USART_MspInit+0x140>)
 800505e:	2280      	movs	r2, #128	; 0x80
 8005060:	0192      	lsls	r2, r2, #6
 8005062:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005064:	4b0f      	ldr	r3, [pc, #60]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005066:	0018      	movs	r0, r3
 8005068:	f000 fd78 	bl	8005b5c <HAL_DMA_Init>
 800506c:	1e03      	subs	r3, r0, #0
 800506e:	d001      	beq.n	8005074 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8005070:	f7ff fcb0 	bl	80049d4 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a0b      	ldr	r2, [pc, #44]	; (80050a4 <HAL_USART_MspInit+0x140>)
 8005078:	651a      	str	r2, [r3, #80]	; 0x50
 800507a:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <HAL_USART_MspInit+0x140>)
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8005080:	2200      	movs	r2, #0
 8005082:	2100      	movs	r1, #0
 8005084:	201d      	movs	r0, #29
 8005086:	f000 fd37 	bl	8005af8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 800508a:	201d      	movs	r0, #29
 800508c:	f000 fd49 	bl	8005b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005090:	46c0      	nop			; (mov r8, r8)
 8005092:	46bd      	mov	sp, r7
 8005094:	b00b      	add	sp, #44	; 0x2c
 8005096:	bd90      	pop	{r4, r7, pc}
 8005098:	40004800 	.word	0x40004800
 800509c:	40021000 	.word	0x40021000
 80050a0:	50000400 	.word	0x50000400
 80050a4:	20000368 	.word	0x20000368
 80050a8:	40020044 	.word	0x40020044

080050ac <LL_USART_IsActiveFlag_FE>:
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	2202      	movs	r2, #2
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d101      	bne.n	80050c4 <LL_USART_IsActiveFlag_FE+0x18>
 80050c0:	2301      	movs	r3, #1
 80050c2:	e000      	b.n	80050c6 <LL_USART_IsActiveFlag_FE+0x1a>
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	0018      	movs	r0, r3
 80050c8:	46bd      	mov	sp, r7
 80050ca:	b002      	add	sp, #8
 80050cc:	bd80      	pop	{r7, pc}

080050ce <LL_USART_IsActiveFlag_NE>:
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	2204      	movs	r2, #4
 80050dc:	4013      	ands	r3, r2
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d101      	bne.n	80050e6 <LL_USART_IsActiveFlag_NE+0x18>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <LL_USART_IsActiveFlag_NE+0x1a>
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b002      	add	sp, #8
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <LL_USART_IsActiveFlag_ORE>:
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	2208      	movs	r2, #8
 80050fe:	4013      	ands	r3, r2
 8005100:	2b08      	cmp	r3, #8
 8005102:	d101      	bne.n	8005108 <LL_USART_IsActiveFlag_ORE+0x18>
 8005104:	2301      	movs	r3, #1
 8005106:	e000      	b.n	800510a <LL_USART_IsActiveFlag_ORE+0x1a>
 8005108:	2300      	movs	r3, #0
}
 800510a:	0018      	movs	r0, r3
 800510c:	46bd      	mov	sp, r7
 800510e:	b002      	add	sp, #8
 8005110:	bd80      	pop	{r7, pc}

08005112 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	69db      	ldr	r3, [r3, #28]
 800511e:	2220      	movs	r2, #32
 8005120:	4013      	ands	r3, r2
 8005122:	2b20      	cmp	r3, #32
 8005124:	d101      	bne.n	800512a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800512a:	2300      	movs	r3, #0
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b002      	add	sp, #8
 8005132:	bd80      	pop	{r7, pc}

08005134 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2220      	movs	r2, #32
 8005142:	4013      	ands	r3, r2
 8005144:	2b20      	cmp	r3, #32
 8005146:	d101      	bne.n	800514c <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 800514c:	2300      	movs	r3, #0
}
 800514e:	0018      	movs	r0, r3
 8005150:	46bd      	mov	sp, r7
 8005152:	b002      	add	sp, #8
 8005154:	bd80      	pop	{r7, pc}

08005156 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005156:	b580      	push	{r7, lr}
 8005158:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800515a:	46c0      	nop			; (mov r8, r8)
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005164:	e7fe      	b.n	8005164 <HardFault_Handler+0x4>

08005166 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005174:	46c0      	nop			; (mov r8, r8)
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800517e:	f000 f959 	bl	8005434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800518c:	4b03      	ldr	r3, [pc, #12]	; (800519c <DMA1_Channel1_IRQHandler+0x14>)
 800518e:	0018      	movs	r0, r3
 8005190:	f000 fe5e 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005194:	46c0      	nop			; (mov r8, r8)
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	20000144 	.word	0x20000144

080051a0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

//	HAL_SPI_RxCpltCallback(&hspi2);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80051a4:	4b05      	ldr	r3, [pc, #20]	; (80051bc <DMA1_Channel2_3_IRQHandler+0x1c>)
 80051a6:	0018      	movs	r0, r3
 80051a8:	f000 fe52 	bl	8005e50 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80051ac:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <DMA1_Channel2_3_IRQHandler+0x20>)
 80051ae:	0018      	movs	r0, r3
 80051b0:	f000 fe4e 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80051b4:	46c0      	nop			; (mov r8, r8)
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	46c0      	nop			; (mov r8, r8)
 80051bc:	20000204 	.word	0x20000204
 80051c0:	20000260 	.word	0x20000260

080051c4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
//		GPIOA->ODR |= 1 << 11;	//set test 1
//		GPIOA->ODR &= ~(1 << 11);	//reset test 1
  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80051c8:	4b03      	ldr	r3, [pc, #12]	; (80051d8 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 80051ca:	0018      	movs	r0, r3
 80051cc:	f000 fe40 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 80051d0:	46c0      	nop			; (mov r8, r8)
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	20000368 	.word	0x20000368

080051dc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80051e0:	4b09      	ldr	r3, [pc, #36]	; (8005208 <I2C1_IRQHandler+0x2c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	699a      	ldr	r2, [r3, #24]
 80051e6:	23e0      	movs	r3, #224	; 0xe0
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	4013      	ands	r3, r2
 80051ec:	d004      	beq.n	80051f8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80051ee:	4b06      	ldr	r3, [pc, #24]	; (8005208 <I2C1_IRQHandler+0x2c>)
 80051f0:	0018      	movs	r0, r3
 80051f2:	f001 fa97 	bl	8006724 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80051f6:	e003      	b.n	8005200 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80051f8:	4b03      	ldr	r3, [pc, #12]	; (8005208 <I2C1_IRQHandler+0x2c>)
 80051fa:	0018      	movs	r0, r3
 80051fc:	f001 fa78 	bl	80066f0 <HAL_I2C_EV_IRQHandler>
}
 8005200:	46c0      	nop			; (mov r8, r8)
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	200000bc 	.word	0x200000bc

0800520c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8005210:	4b03      	ldr	r3, [pc, #12]	; (8005220 <SPI1_IRQHandler+0x14>)
 8005212:	0018      	movs	r0, r3
 8005214:	f002 fca6 	bl	8007b64 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005218:	46c0      	nop			; (mov r8, r8)
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	20000108 	.word	0x20000108

08005224 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005228:	4b03      	ldr	r3, [pc, #12]	; (8005238 <SPI2_IRQHandler+0x14>)
 800522a:	0018      	movs	r0, r3
 800522c:	f004 fd0a 	bl	8009c44 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	46c0      	nop			; (mov r8, r8)
 8005238:	200001a0 	.word	0x200001a0

0800523c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8005240:	4b25      	ldr	r3, [pc, #148]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005242:	6a1a      	ldr	r2, [r3, #32]
 8005244:	4b24      	ldr	r3, [pc, #144]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005246:	2108      	movs	r1, #8
 8005248:	430a      	orrs	r2, r1
 800524a:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 800524c:	4b22      	ldr	r3, [pc, #136]	; (80052d8 <USART2_IRQHandler+0x9c>)
 800524e:	6a1a      	ldr	r2, [r3, #32]
 8005250:	4b21      	ldr	r3, [pc, #132]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005252:	2102      	movs	r1, #2
 8005254:	430a      	orrs	r2, r1
 8005256:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8005258:	4b1f      	ldr	r3, [pc, #124]	; (80052d8 <USART2_IRQHandler+0x9c>)
 800525a:	6a1a      	ldr	r2, [r3, #32]
 800525c:	4b1e      	ldr	r3, [pc, #120]	; (80052d8 <USART2_IRQHandler+0x9c>)
 800525e:	2104      	movs	r1, #4
 8005260:	430a      	orrs	r2, r1
 8005262:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8005264:	4b1c      	ldr	r3, [pc, #112]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005266:	0018      	movs	r0, r3
 8005268:	f7ff ff53 	bl	8005112 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800526c:	1e03      	subs	r3, r0, #0
 800526e:	d009      	beq.n	8005284 <USART2_IRQHandler+0x48>
 8005270:	4b19      	ldr	r3, [pc, #100]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005272:	0018      	movs	r0, r3
 8005274:	f7ff ff5e 	bl	8005134 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8005278:	1e03      	subs	r3, r0, #0
 800527a:	d003      	beq.n	8005284 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 800527c:	f7fb ff30 	bl	80010e0 <USART2_RX_Callback>
	  {
 8005280:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005282:	e025      	b.n	80052d0 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8005284:	4b14      	ldr	r3, [pc, #80]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005286:	6a1a      	ldr	r2, [r3, #32]
 8005288:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <USART2_IRQHandler+0x9c>)
 800528a:	2108      	movs	r1, #8
 800528c:	430a      	orrs	r2, r1
 800528e:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8005290:	4b11      	ldr	r3, [pc, #68]	; (80052d8 <USART2_IRQHandler+0x9c>)
 8005292:	0018      	movs	r0, r3
 8005294:	f7ff ff2c 	bl	80050f0 <LL_USART_IsActiveFlag_ORE>
 8005298:	1e03      	subs	r3, r0, #0
 800529a:	d008      	beq.n	80052ae <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 800529c:	4b0e      	ldr	r3, [pc, #56]	; (80052d8 <USART2_IRQHandler+0x9c>)
 800529e:	6a1a      	ldr	r2, [r3, #32]
 80052a0:	4b0d      	ldr	r3, [pc, #52]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052a2:	2108      	movs	r1, #8
 80052a4:	430a      	orrs	r2, r1
 80052a6:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 80052a8:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80052ac:	e010      	b.n	80052d0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 80052ae:	4b0a      	ldr	r3, [pc, #40]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052b0:	0018      	movs	r0, r3
 80052b2:	f7ff fefb 	bl	80050ac <LL_USART_IsActiveFlag_FE>
 80052b6:	1e03      	subs	r3, r0, #0
 80052b8:	d002      	beq.n	80052c0 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 80052ba:	4b07      	ldr	r3, [pc, #28]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80052be:	e007      	b.n	80052d0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 80052c0:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052c2:	0018      	movs	r0, r3
 80052c4:	f7ff ff03 	bl	80050ce <LL_USART_IsActiveFlag_NE>
 80052c8:	1e03      	subs	r3, r0, #0
 80052ca:	d001      	beq.n	80052d0 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 80052cc:	4b02      	ldr	r3, [pc, #8]	; (80052d8 <USART2_IRQHandler+0x9c>)
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80052d0:	46c0      	nop			; (mov r8, r8)
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	46c0      	nop			; (mov r8, r8)
 80052d8:	40004400 	.word	0x40004400

080052dc <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 80052e0:	4b03      	ldr	r3, [pc, #12]	; (80052f0 <USART3_4_LPUART1_IRQHandler+0x14>)
 80052e2:	0018      	movs	r0, r3
 80052e4:	f006 f9e8 	bl	800b6b8 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 80052e8:	46c0      	nop			; (mov r8, r8)
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	46c0      	nop			; (mov r8, r8)
 80052f0:	20000308 	.word	0x20000308

080052f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80052f8:	4b03      	ldr	r3, [pc, #12]	; (8005308 <SystemInit+0x14>)
 80052fa:	2280      	movs	r2, #128	; 0x80
 80052fc:	0512      	lsls	r2, r2, #20
 80052fe:	609a      	str	r2, [r3, #8]
#endif
}
 8005300:	46c0      	nop			; (mov r8, r8)
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	e000ed00 	.word	0xe000ed00

0800530c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800530c:	480d      	ldr	r0, [pc, #52]	; (8005344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800530e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005310:	f7ff fff0 	bl	80052f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005314:	480c      	ldr	r0, [pc, #48]	; (8005348 <LoopForever+0x6>)
  ldr r1, =_edata
 8005316:	490d      	ldr	r1, [pc, #52]	; (800534c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005318:	4a0d      	ldr	r2, [pc, #52]	; (8005350 <LoopForever+0xe>)
  movs r3, #0
 800531a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800531c:	e002      	b.n	8005324 <LoopCopyDataInit>

0800531e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800531e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005322:	3304      	adds	r3, #4

08005324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005328:	d3f9      	bcc.n	800531e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800532a:	4a0a      	ldr	r2, [pc, #40]	; (8005354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800532c:	4c0a      	ldr	r4, [pc, #40]	; (8005358 <LoopForever+0x16>)
  movs r3, #0
 800532e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005330:	e001      	b.n	8005336 <LoopFillZerobss>

08005332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005334:	3204      	adds	r2, #4

08005336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005338:	d3fb      	bcc.n	8005332 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800533a:	f007 fb03 	bl	800c944 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800533e:	f7fb f93d 	bl	80005bc <main>

08005342 <LoopForever>:

LoopForever:
  b LoopForever
 8005342:	e7fe      	b.n	8005342 <LoopForever>
  ldr   r0, =_estack
 8005344:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800534c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8005350:	080160a4 	.word	0x080160a4
  ldr r2, =_sbss
 8005354:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8005358:	20001440 	.word	0x20001440

0800535c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800535c:	e7fe      	b.n	800535c <ADC1_COMP_IRQHandler>
	...

08005360 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005366:	1dfb      	adds	r3, r7, #7
 8005368:	2200      	movs	r2, #0
 800536a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800536c:	4b0b      	ldr	r3, [pc, #44]	; (800539c <HAL_Init+0x3c>)
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	4b0a      	ldr	r3, [pc, #40]	; (800539c <HAL_Init+0x3c>)
 8005372:	2180      	movs	r1, #128	; 0x80
 8005374:	0049      	lsls	r1, r1, #1
 8005376:	430a      	orrs	r2, r1
 8005378:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800537a:	2000      	movs	r0, #0
 800537c:	f000 f810 	bl	80053a0 <HAL_InitTick>
 8005380:	1e03      	subs	r3, r0, #0
 8005382:	d003      	beq.n	800538c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005384:	1dfb      	adds	r3, r7, #7
 8005386:	2201      	movs	r2, #1
 8005388:	701a      	strb	r2, [r3, #0]
 800538a:	e001      	b.n	8005390 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800538c:	f7ff fb28 	bl	80049e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005390:	1dfb      	adds	r3, r7, #7
 8005392:	781b      	ldrb	r3, [r3, #0]
}
 8005394:	0018      	movs	r0, r3
 8005396:	46bd      	mov	sp, r7
 8005398:	b002      	add	sp, #8
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40022000 	.word	0x40022000

080053a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053a0:	b590      	push	{r4, r7, lr}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80053a8:	230f      	movs	r3, #15
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80053b0:	4b1d      	ldr	r3, [pc, #116]	; (8005428 <HAL_InitTick+0x88>)
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d02b      	beq.n	8005410 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80053b8:	4b1c      	ldr	r3, [pc, #112]	; (800542c <HAL_InitTick+0x8c>)
 80053ba:	681c      	ldr	r4, [r3, #0]
 80053bc:	4b1a      	ldr	r3, [pc, #104]	; (8005428 <HAL_InitTick+0x88>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	0019      	movs	r1, r3
 80053c2:	23fa      	movs	r3, #250	; 0xfa
 80053c4:	0098      	lsls	r0, r3, #2
 80053c6:	f7fa fe9d 	bl	8000104 <__udivsi3>
 80053ca:	0003      	movs	r3, r0
 80053cc:	0019      	movs	r1, r3
 80053ce:	0020      	movs	r0, r4
 80053d0:	f7fa fe98 	bl	8000104 <__udivsi3>
 80053d4:	0003      	movs	r3, r0
 80053d6:	0018      	movs	r0, r3
 80053d8:	f000 fbb3 	bl	8005b42 <HAL_SYSTICK_Config>
 80053dc:	1e03      	subs	r3, r0, #0
 80053de:	d112      	bne.n	8005406 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d80a      	bhi.n	80053fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053e6:	6879      	ldr	r1, [r7, #4]
 80053e8:	2301      	movs	r3, #1
 80053ea:	425b      	negs	r3, r3
 80053ec:	2200      	movs	r2, #0
 80053ee:	0018      	movs	r0, r3
 80053f0:	f000 fb82 	bl	8005af8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80053f4:	4b0e      	ldr	r3, [pc, #56]	; (8005430 <HAL_InitTick+0x90>)
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	e00d      	b.n	8005418 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80053fc:	230f      	movs	r3, #15
 80053fe:	18fb      	adds	r3, r7, r3
 8005400:	2201      	movs	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]
 8005404:	e008      	b.n	8005418 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005406:	230f      	movs	r3, #15
 8005408:	18fb      	adds	r3, r7, r3
 800540a:	2201      	movs	r2, #1
 800540c:	701a      	strb	r2, [r3, #0]
 800540e:	e003      	b.n	8005418 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005410:	230f      	movs	r3, #15
 8005412:	18fb      	adds	r3, r7, r3
 8005414:	2201      	movs	r2, #1
 8005416:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005418:	230f      	movs	r3, #15
 800541a:	18fb      	adds	r3, r7, r3
 800541c:	781b      	ldrb	r3, [r3, #0]
}
 800541e:	0018      	movs	r0, r3
 8005420:	46bd      	mov	sp, r7
 8005422:	b005      	add	sp, #20
 8005424:	bd90      	pop	{r4, r7, pc}
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	2000006c 	.word	0x2000006c
 800542c:	20000064 	.word	0x20000064
 8005430:	20000068 	.word	0x20000068

08005434 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005438:	4b05      	ldr	r3, [pc, #20]	; (8005450 <HAL_IncTick+0x1c>)
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	001a      	movs	r2, r3
 800543e:	4b05      	ldr	r3, [pc, #20]	; (8005454 <HAL_IncTick+0x20>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	18d2      	adds	r2, r2, r3
 8005444:	4b03      	ldr	r3, [pc, #12]	; (8005454 <HAL_IncTick+0x20>)
 8005446:	601a      	str	r2, [r3, #0]
}
 8005448:	46c0      	nop			; (mov r8, r8)
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	46c0      	nop			; (mov r8, r8)
 8005450:	2000006c 	.word	0x2000006c
 8005454:	2000143c 	.word	0x2000143c

08005458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	af00      	add	r7, sp, #0
  return uwTick;
 800545c:	4b02      	ldr	r3, [pc, #8]	; (8005468 <HAL_GetTick+0x10>)
 800545e:	681b      	ldr	r3, [r3, #0]
}
 8005460:	0018      	movs	r0, r3
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	46c0      	nop			; (mov r8, r8)
 8005468:	2000143c 	.word	0x2000143c

0800546c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005474:	f7ff fff0 	bl	8005458 <HAL_GetTick>
 8005478:	0003      	movs	r3, r0
 800547a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	3301      	adds	r3, #1
 8005484:	d005      	beq.n	8005492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005486:	4b0a      	ldr	r3, [pc, #40]	; (80054b0 <HAL_Delay+0x44>)
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	001a      	movs	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	189b      	adds	r3, r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005492:	46c0      	nop			; (mov r8, r8)
 8005494:	f7ff ffe0 	bl	8005458 <HAL_GetTick>
 8005498:	0002      	movs	r2, r0
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d8f7      	bhi.n	8005494 <HAL_Delay+0x28>
  {
  }
}
 80054a4:	46c0      	nop			; (mov r8, r8)
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	46bd      	mov	sp, r7
 80054aa:	b004      	add	sp, #16
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	2000006c 	.word	0x2000006c

080054b4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80054bc:	4b06      	ldr	r3, [pc, #24]	; (80054d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a06      	ldr	r2, [pc, #24]	; (80054dc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80054c2:	4013      	ands	r3, r2
 80054c4:	0019      	movs	r1, r3
 80054c6:	4b04      	ldr	r3, [pc, #16]	; (80054d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	601a      	str	r2, [r3, #0]
}
 80054ce:	46c0      	nop			; (mov r8, r8)
 80054d0:	46bd      	mov	sp, r7
 80054d2:	b002      	add	sp, #8
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	46c0      	nop			; (mov r8, r8)
 80054d8:	40010000 	.word	0x40010000
 80054dc:	fffff9ff 	.word	0xfffff9ff

080054e0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80054e8:	4a05      	ldr	r2, [pc, #20]	; (8005500 <LL_EXTI_EnableIT_0_31+0x20>)
 80054ea:	2380      	movs	r3, #128	; 0x80
 80054ec:	58d2      	ldr	r2, [r2, r3]
 80054ee:	4904      	ldr	r1, [pc, #16]	; (8005500 <LL_EXTI_EnableIT_0_31+0x20>)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	2280      	movs	r2, #128	; 0x80
 80054f6:	508b      	str	r3, [r1, r2]
}
 80054f8:	46c0      	nop			; (mov r8, r8)
 80054fa:	46bd      	mov	sp, r7
 80054fc:	b002      	add	sp, #8
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021800 	.word	0x40021800

08005504 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800550c:	4a06      	ldr	r2, [pc, #24]	; (8005528 <LL_EXTI_DisableIT_0_31+0x24>)
 800550e:	2380      	movs	r3, #128	; 0x80
 8005510:	58d3      	ldr	r3, [r2, r3]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	43d2      	mvns	r2, r2
 8005516:	4904      	ldr	r1, [pc, #16]	; (8005528 <LL_EXTI_DisableIT_0_31+0x24>)
 8005518:	4013      	ands	r3, r2
 800551a:	2280      	movs	r2, #128	; 0x80
 800551c:	508b      	str	r3, [r1, r2]
}
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	46bd      	mov	sp, r7
 8005522:	b002      	add	sp, #8
 8005524:	bd80      	pop	{r7, pc}
 8005526:	46c0      	nop			; (mov r8, r8)
 8005528:	40021800 	.word	0x40021800

0800552c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005534:	4a05      	ldr	r2, [pc, #20]	; (800554c <LL_EXTI_EnableEvent_0_31+0x20>)
 8005536:	2384      	movs	r3, #132	; 0x84
 8005538:	58d2      	ldr	r2, [r2, r3]
 800553a:	4904      	ldr	r1, [pc, #16]	; (800554c <LL_EXTI_EnableEvent_0_31+0x20>)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4313      	orrs	r3, r2
 8005540:	2284      	movs	r2, #132	; 0x84
 8005542:	508b      	str	r3, [r1, r2]

}
 8005544:	46c0      	nop			; (mov r8, r8)
 8005546:	46bd      	mov	sp, r7
 8005548:	b002      	add	sp, #8
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40021800 	.word	0x40021800

08005550 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005558:	4a06      	ldr	r2, [pc, #24]	; (8005574 <LL_EXTI_DisableEvent_0_31+0x24>)
 800555a:	2384      	movs	r3, #132	; 0x84
 800555c:	58d3      	ldr	r3, [r2, r3]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	43d2      	mvns	r2, r2
 8005562:	4904      	ldr	r1, [pc, #16]	; (8005574 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005564:	4013      	ands	r3, r2
 8005566:	2284      	movs	r2, #132	; 0x84
 8005568:	508b      	str	r3, [r1, r2]
}
 800556a:	46c0      	nop			; (mov r8, r8)
 800556c:	46bd      	mov	sp, r7
 800556e:	b002      	add	sp, #8
 8005570:	bd80      	pop	{r7, pc}
 8005572:	46c0      	nop			; (mov r8, r8)
 8005574:	40021800 	.word	0x40021800

08005578 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005580:	4b04      	ldr	r3, [pc, #16]	; (8005594 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005582:	6819      	ldr	r1, [r3, #0]
 8005584:	4b03      	ldr	r3, [pc, #12]	; (8005594 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	430a      	orrs	r2, r1
 800558a:	601a      	str	r2, [r3, #0]

}
 800558c:	46c0      	nop			; (mov r8, r8)
 800558e:	46bd      	mov	sp, r7
 8005590:	b002      	add	sp, #8
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40021800 	.word	0x40021800

08005598 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80055a0:	4b05      	ldr	r3, [pc, #20]	; (80055b8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	43d9      	mvns	r1, r3
 80055a8:	4b03      	ldr	r3, [pc, #12]	; (80055b8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80055aa:	400a      	ands	r2, r1
 80055ac:	601a      	str	r2, [r3, #0]

}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	46bd      	mov	sp, r7
 80055b2:	b002      	add	sp, #8
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	40021800 	.word	0x40021800

080055bc <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80055c4:	4b04      	ldr	r3, [pc, #16]	; (80055d8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80055c6:	6859      	ldr	r1, [r3, #4]
 80055c8:	4b03      	ldr	r3, [pc, #12]	; (80055d8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	605a      	str	r2, [r3, #4]
}
 80055d0:	46c0      	nop			; (mov r8, r8)
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b002      	add	sp, #8
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40021800 	.word	0x40021800

080055dc <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	43d9      	mvns	r1, r3
 80055ec:	4b03      	ldr	r3, [pc, #12]	; (80055fc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80055ee:	400a      	ands	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]
}
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	46bd      	mov	sp, r7
 80055f6:	b002      	add	sp, #8
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	40021800 	.word	0x40021800

08005600 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	611a      	str	r2, [r3, #16]
}
 800560e:	46c0      	nop			; (mov r8, r8)
 8005610:	46bd      	mov	sp, r7
 8005612:	b002      	add	sp, #8
 8005614:	bd80      	pop	{r7, pc}
 8005616:	46c0      	nop			; (mov r8, r8)
 8005618:	40021800 	.word	0x40021800

0800561c <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8005624:	4b03      	ldr	r3, [pc, #12]	; (8005634 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	60da      	str	r2, [r3, #12]
}
 800562a:	46c0      	nop			; (mov r8, r8)
 800562c:	46bd      	mov	sp, r7
 800562e:	b002      	add	sp, #8
 8005630:	bd80      	pop	{r7, pc}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	40021800 	.word	0x40021800

08005638 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005640:	2300      	movs	r3, #0
 8005642:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005644:	211f      	movs	r1, #31
 8005646:	187b      	adds	r3, r7, r1
 8005648:	2200      	movs	r2, #0
 800564a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif /* COMP3 */

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d103      	bne.n	800565a <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 8005652:	187b      	adds	r3, r7, r1
 8005654:	2201      	movs	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]
 8005658:	e13d      	b.n	80058d6 <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	0fdb      	lsrs	r3, r3, #31
 8005662:	07da      	lsls	r2, r3, #31
 8005664:	2380      	movs	r3, #128	; 0x80
 8005666:	061b      	lsls	r3, r3, #24
 8005668:	429a      	cmp	r2, r3
 800566a:	d104      	bne.n	8005676 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 800566c:	231f      	movs	r3, #31
 800566e:	18fb      	adds	r3, r7, r3
 8005670:	2201      	movs	r2, #1
 8005672:	701a      	strb	r2, [r3, #0]
 8005674:	e12f      	b.n	80058d6 <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2229      	movs	r2, #41	; 0x29
 800567a:	5c9b      	ldrb	r3, [r3, r2]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10a      	bne.n	8005698 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2228      	movs	r2, #40	; 0x28
 8005686:	2100      	movs	r1, #0
 8005688:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	0018      	movs	r0, r3
 8005694:	f7ff f9cc 	bl	8004a30 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2230      	movs	r2, #48	; 0x30
 80056a0:	4013      	ands	r3, r2
 80056a2:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 80056c4:	4313      	orrs	r3, r2
 80056c6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a85      	ldr	r2, [pc, #532]	; (80058e4 <HAL_COMP_Init+0x2ac>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	0019      	movs	r1, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	430a      	orrs	r2, r1
 80056dc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	2380      	movs	r3, #128	; 0x80
 80056e4:	011b      	lsls	r3, r3, #4
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d10d      	bne.n	8005706 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80056ea:	4b7f      	ldr	r3, [pc, #508]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	4b7e      	ldr	r3, [pc, #504]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80056f0:	497e      	ldr	r1, [pc, #504]	; (80058ec <HAL_COMP_Init+0x2b4>)
 80056f2:	400a      	ands	r2, r1
 80056f4:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80056f6:	4b7c      	ldr	r3, [pc, #496]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	4b7b      	ldr	r3, [pc, #492]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80056fc:	2180      	movs	r1, #128	; 0x80
 80056fe:	0109      	lsls	r1, r1, #4
 8005700:	430a      	orrs	r2, r1
 8005702:	605a      	str	r2, [r3, #4]
 8005704:	e01f      	b.n	8005746 <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	23c0      	movs	r3, #192	; 0xc0
 800570c:	015b      	lsls	r3, r3, #5
 800570e:	429a      	cmp	r2, r3
 8005710:	d10d      	bne.n	800572e <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8005712:	4b75      	ldr	r3, [pc, #468]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	4b74      	ldr	r3, [pc, #464]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005718:	2180      	movs	r1, #128	; 0x80
 800571a:	0109      	lsls	r1, r1, #4
 800571c:	430a      	orrs	r2, r1
 800571e:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8005720:	4b71      	ldr	r3, [pc, #452]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	4b70      	ldr	r3, [pc, #448]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005726:	4971      	ldr	r1, [pc, #452]	; (80058ec <HAL_COMP_Init+0x2b4>)
 8005728:	400a      	ands	r2, r1
 800572a:	605a      	str	r2, [r3, #4]
 800572c:	e00b      	b.n	8005746 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800572e:	4b6e      	ldr	r3, [pc, #440]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	4b6d      	ldr	r3, [pc, #436]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005734:	496d      	ldr	r1, [pc, #436]	; (80058ec <HAL_COMP_Init+0x2b4>)
 8005736:	400a      	ands	r2, r1
 8005738:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800573a:	4b6b      	ldr	r3, [pc, #428]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 800573c:	685a      	ldr	r2, [r3, #4]
 800573e:	4b6a      	ldr	r3, [pc, #424]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005740:	496a      	ldr	r1, [pc, #424]	; (80058ec <HAL_COMP_Init+0x2b4>)
 8005742:	400a      	ands	r2, r1
 8005744:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	22a0      	movs	r2, #160	; 0xa0
 800574c:	01d2      	lsls	r2, r2, #7
 800574e:	4293      	cmp	r3, r2
 8005750:	d017      	beq.n	8005782 <HAL_COMP_Init+0x14a>
 8005752:	22a0      	movs	r2, #160	; 0xa0
 8005754:	01d2      	lsls	r2, r2, #7
 8005756:	4293      	cmp	r3, r2
 8005758:	d830      	bhi.n	80057bc <HAL_COMP_Init+0x184>
 800575a:	2b01      	cmp	r3, #1
 800575c:	d01f      	beq.n	800579e <HAL_COMP_Init+0x166>
 800575e:	2280      	movs	r2, #128	; 0x80
 8005760:	01d2      	lsls	r2, r2, #7
 8005762:	4293      	cmp	r3, r2
 8005764:	d12a      	bne.n	80057bc <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005766:	4b60      	ldr	r3, [pc, #384]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	4b5f      	ldr	r3, [pc, #380]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 800576c:	2180      	movs	r1, #128	; 0x80
 800576e:	01c9      	lsls	r1, r1, #7
 8005770:	430a      	orrs	r2, r1
 8005772:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005774:	4b5c      	ldr	r3, [pc, #368]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	4b5b      	ldr	r3, [pc, #364]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 800577a:	495d      	ldr	r1, [pc, #372]	; (80058f0 <HAL_COMP_Init+0x2b8>)
 800577c:	400a      	ands	r2, r1
 800577e:	605a      	str	r2, [r3, #4]
        break;
 8005780:	e029      	b.n	80057d6 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005782:	4b59      	ldr	r3, [pc, #356]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	4b58      	ldr	r3, [pc, #352]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005788:	4959      	ldr	r1, [pc, #356]	; (80058f0 <HAL_COMP_Init+0x2b8>)
 800578a:	400a      	ands	r2, r1
 800578c:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800578e:	4b56      	ldr	r3, [pc, #344]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	4b55      	ldr	r3, [pc, #340]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005794:	2180      	movs	r1, #128	; 0x80
 8005796:	01c9      	lsls	r1, r1, #7
 8005798:	430a      	orrs	r2, r1
 800579a:	605a      	str	r2, [r3, #4]
        break;
 800579c:	e01b      	b.n	80057d6 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800579e:	4b52      	ldr	r3, [pc, #328]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	4b51      	ldr	r3, [pc, #324]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057a4:	2180      	movs	r1, #128	; 0x80
 80057a6:	01c9      	lsls	r1, r1, #7
 80057a8:	430a      	orrs	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80057ac:	4b4e      	ldr	r3, [pc, #312]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	4b4d      	ldr	r3, [pc, #308]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057b2:	2180      	movs	r1, #128	; 0x80
 80057b4:	01c9      	lsls	r1, r1, #7
 80057b6:	430a      	orrs	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
        break;
 80057ba:	e00c      	b.n	80057d6 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80057bc:	4b4a      	ldr	r3, [pc, #296]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	4b49      	ldr	r3, [pc, #292]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057c2:	494b      	ldr	r1, [pc, #300]	; (80058f0 <HAL_COMP_Init+0x2b8>)
 80057c4:	400a      	ands	r2, r1
 80057c6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80057c8:	4b47      	ldr	r3, [pc, #284]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	4b46      	ldr	r3, [pc, #280]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 80057ce:	4948      	ldr	r1, [pc, #288]	; (80058f0 <HAL_COMP_Init+0x2b8>)
 80057d0:	400a      	ands	r2, r1
 80057d2:	605a      	str	r2, [r3, #4]
        break;
 80057d4:	46c0      	nop			; (mov r8, r8)
    }
#endif /* COMP3 */

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2230      	movs	r2, #48	; 0x30
 80057de:	4013      	ands	r3, r2
 80057e0:	d016      	beq.n	8005810 <HAL_COMP_Init+0x1d8>
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d113      	bne.n	8005810 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057e8:	4b42      	ldr	r3, [pc, #264]	; (80058f4 <HAL_COMP_Init+0x2bc>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4942      	ldr	r1, [pc, #264]	; (80058f8 <HAL_COMP_Init+0x2c0>)
 80057ee:	0018      	movs	r0, r3
 80057f0:	f7fa fc88 	bl	8000104 <__udivsi3>
 80057f4:	0003      	movs	r3, r0
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	0013      	movs	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	189b      	adds	r3, r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8005802:	e002      	b.n	800580a <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	3b01      	subs	r3, #1
 8005808:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f9      	bne.n	8005804 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a34      	ldr	r2, [pc, #208]	; (80058e8 <HAL_COMP_Init+0x2b0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d102      	bne.n	8005820 <HAL_COMP_Init+0x1e8>
 800581a:	2380      	movs	r3, #128	; 0x80
 800581c:	029b      	lsls	r3, r3, #10
 800581e:	e001      	b.n	8005824 <HAL_COMP_Init+0x1ec>
 8005820:	2380      	movs	r3, #128	; 0x80
 8005822:	02db      	lsls	r3, r3, #11
 8005824:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	2203      	movs	r2, #3
 800582c:	4013      	ands	r3, r2
 800582e:	d040      	beq.n	80058b2 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	2210      	movs	r2, #16
 8005836:	4013      	ands	r3, r2
 8005838:	d004      	beq.n	8005844 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	0018      	movs	r0, r3
 800583e:	f7ff fe9b 	bl	8005578 <LL_EXTI_EnableRisingTrig_0_31>
 8005842:	e003      	b.n	800584c <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	0018      	movs	r0, r3
 8005848:	f7ff fea6 	bl	8005598 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	2220      	movs	r2, #32
 8005852:	4013      	ands	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	0018      	movs	r0, r3
 800585a:	f7ff feaf 	bl	80055bc <LL_EXTI_EnableFallingTrig_0_31>
 800585e:	e003      	b.n	8005868 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	0018      	movs	r0, r3
 8005864:	f7ff feba 	bl	80055dc <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	0018      	movs	r0, r3
 800586c:	f7ff fed6 	bl	800561c <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	0018      	movs	r0, r3
 8005874:	f7ff fec4 	bl	8005600 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	2202      	movs	r2, #2
 800587e:	4013      	ands	r3, r2
 8005880:	d004      	beq.n	800588c <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	0018      	movs	r0, r3
 8005886:	f7ff fe51 	bl	800552c <LL_EXTI_EnableEvent_0_31>
 800588a:	e003      	b.n	8005894 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	0018      	movs	r0, r3
 8005890:	f7ff fe5e 	bl	8005550 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	2201      	movs	r2, #1
 800589a:	4013      	ands	r3, r2
 800589c:	d004      	beq.n	80058a8 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	0018      	movs	r0, r3
 80058a2:	f7ff fe1d 	bl	80054e0 <LL_EXTI_EnableIT_0_31>
 80058a6:	e00c      	b.n	80058c2 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	0018      	movs	r0, r3
 80058ac:	f7ff fe2a 	bl	8005504 <LL_EXTI_DisableIT_0_31>
 80058b0:	e007      	b.n	80058c2 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	0018      	movs	r0, r3
 80058b6:	f7ff fe4b 	bl	8005550 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	0018      	movs	r0, r3
 80058be:	f7ff fe21 	bl	8005504 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2229      	movs	r2, #41	; 0x29
 80058c6:	5c9b      	ldrb	r3, [r3, r2]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d103      	bne.n	80058d6 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2229      	movs	r2, #41	; 0x29
 80058d2:	2101      	movs	r1, #1
 80058d4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80058d6:	231f      	movs	r3, #31
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	781b      	ldrb	r3, [r3, #0]
}
 80058dc:	0018      	movs	r0, r3
 80058de:	46bd      	mov	sp, r7
 80058e0:	b008      	add	sp, #32
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	fe00740f 	.word	0xfe00740f
 80058e8:	40010200 	.word	0x40010200
 80058ec:	fffff7ff 	.word	0xfffff7ff
 80058f0:	ffffbfff 	.word	0xffffbfff
 80058f4:	20000064 	.word	0x20000064
 80058f8:	00030d40 	.word	0x00030d40

080058fc <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8005904:	2300      	movs	r3, #0
 8005906:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005908:	210f      	movs	r1, #15
 800590a:	187b      	adds	r3, r7, r1
 800590c:	2200      	movs	r2, #0
 800590e:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d103      	bne.n	800591e <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8005916:	187b      	adds	r3, r7, r1
 8005918:	2201      	movs	r2, #1
 800591a:	701a      	strb	r2, [r3, #0]
 800591c:	e035      	b.n	800598a <HAL_COMP_Start+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	0fdb      	lsrs	r3, r3, #31
 8005926:	07da      	lsls	r2, r3, #31
 8005928:	2380      	movs	r3, #128	; 0x80
 800592a:	061b      	lsls	r3, r3, #24
 800592c:	429a      	cmp	r2, r3
 800592e:	d104      	bne.n	800593a <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8005930:	230f      	movs	r3, #15
 8005932:	18fb      	adds	r3, r7, r3
 8005934:	2201      	movs	r2, #1
 8005936:	701a      	strb	r2, [r3, #0]
 8005938:	e027      	b.n	800598a <HAL_COMP_Start+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2229      	movs	r2, #41	; 0x29
 800593e:	5c9b      	ldrb	r3, [r3, r2]
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b01      	cmp	r3, #1
 8005944:	d11d      	bne.n	8005982 <HAL_COMP_Start+0x86>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2101      	movs	r1, #1
 8005952:	430a      	orrs	r2, r1
 8005954:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2229      	movs	r2, #41	; 0x29
 800595a:	2102      	movs	r1, #2
 800595c:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800595e:	4b0e      	ldr	r3, [pc, #56]	; (8005998 <HAL_COMP_Start+0x9c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	490e      	ldr	r1, [pc, #56]	; (800599c <HAL_COMP_Start+0xa0>)
 8005964:	0018      	movs	r0, r3
 8005966:	f7fa fbcd 	bl	8000104 <__udivsi3>
 800596a:	0003      	movs	r3, r0
 800596c:	3301      	adds	r3, #1
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005972:	e002      	b.n	800597a <HAL_COMP_Start+0x7e>
      {
        wait_loop_index--;
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	3b01      	subs	r3, #1
 8005978:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1f9      	bne.n	8005974 <HAL_COMP_Start+0x78>
 8005980:	e003      	b.n	800598a <HAL_COMP_Start+0x8e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005982:	230f      	movs	r3, #15
 8005984:	18fb      	adds	r3, r7, r3
 8005986:	2201      	movs	r2, #1
 8005988:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800598a:	230f      	movs	r3, #15
 800598c:	18fb      	adds	r3, r7, r3
 800598e:	781b      	ldrb	r3, [r3, #0]
}
 8005990:	0018      	movs	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	b004      	add	sp, #16
 8005996:	bd80      	pop	{r7, pc}
 8005998:	20000064 	.word	0x20000064
 800599c:	00030d40 	.word	0x00030d40

080059a0 <__NVIC_EnableIRQ>:
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	0002      	movs	r2, r0
 80059a8:	1dfb      	adds	r3, r7, #7
 80059aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80059ac:	1dfb      	adds	r3, r7, #7
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	2b7f      	cmp	r3, #127	; 0x7f
 80059b2:	d809      	bhi.n	80059c8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059b4:	1dfb      	adds	r3, r7, #7
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	001a      	movs	r2, r3
 80059ba:	231f      	movs	r3, #31
 80059bc:	401a      	ands	r2, r3
 80059be:	4b04      	ldr	r3, [pc, #16]	; (80059d0 <__NVIC_EnableIRQ+0x30>)
 80059c0:	2101      	movs	r1, #1
 80059c2:	4091      	lsls	r1, r2
 80059c4:	000a      	movs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]
}
 80059c8:	46c0      	nop			; (mov r8, r8)
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b002      	add	sp, #8
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	e000e100 	.word	0xe000e100

080059d4 <__NVIC_SetPriority>:
{
 80059d4:	b590      	push	{r4, r7, lr}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	0002      	movs	r2, r0
 80059dc:	6039      	str	r1, [r7, #0]
 80059de:	1dfb      	adds	r3, r7, #7
 80059e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80059e2:	1dfb      	adds	r3, r7, #7
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	2b7f      	cmp	r3, #127	; 0x7f
 80059e8:	d828      	bhi.n	8005a3c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80059ea:	4a2f      	ldr	r2, [pc, #188]	; (8005aa8 <__NVIC_SetPriority+0xd4>)
 80059ec:	1dfb      	adds	r3, r7, #7
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	b25b      	sxtb	r3, r3
 80059f2:	089b      	lsrs	r3, r3, #2
 80059f4:	33c0      	adds	r3, #192	; 0xc0
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	589b      	ldr	r3, [r3, r2]
 80059fa:	1dfa      	adds	r2, r7, #7
 80059fc:	7812      	ldrb	r2, [r2, #0]
 80059fe:	0011      	movs	r1, r2
 8005a00:	2203      	movs	r2, #3
 8005a02:	400a      	ands	r2, r1
 8005a04:	00d2      	lsls	r2, r2, #3
 8005a06:	21ff      	movs	r1, #255	; 0xff
 8005a08:	4091      	lsls	r1, r2
 8005a0a:	000a      	movs	r2, r1
 8005a0c:	43d2      	mvns	r2, r2
 8005a0e:	401a      	ands	r2, r3
 8005a10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	019b      	lsls	r3, r3, #6
 8005a16:	22ff      	movs	r2, #255	; 0xff
 8005a18:	401a      	ands	r2, r3
 8005a1a:	1dfb      	adds	r3, r7, #7
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	0018      	movs	r0, r3
 8005a20:	2303      	movs	r3, #3
 8005a22:	4003      	ands	r3, r0
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005a28:	481f      	ldr	r0, [pc, #124]	; (8005aa8 <__NVIC_SetPriority+0xd4>)
 8005a2a:	1dfb      	adds	r3, r7, #7
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	b25b      	sxtb	r3, r3
 8005a30:	089b      	lsrs	r3, r3, #2
 8005a32:	430a      	orrs	r2, r1
 8005a34:	33c0      	adds	r3, #192	; 0xc0
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	501a      	str	r2, [r3, r0]
}
 8005a3a:	e031      	b.n	8005aa0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005a3c:	4a1b      	ldr	r2, [pc, #108]	; (8005aac <__NVIC_SetPriority+0xd8>)
 8005a3e:	1dfb      	adds	r3, r7, #7
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	0019      	movs	r1, r3
 8005a44:	230f      	movs	r3, #15
 8005a46:	400b      	ands	r3, r1
 8005a48:	3b08      	subs	r3, #8
 8005a4a:	089b      	lsrs	r3, r3, #2
 8005a4c:	3306      	adds	r3, #6
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	18d3      	adds	r3, r2, r3
 8005a52:	3304      	adds	r3, #4
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	1dfa      	adds	r2, r7, #7
 8005a58:	7812      	ldrb	r2, [r2, #0]
 8005a5a:	0011      	movs	r1, r2
 8005a5c:	2203      	movs	r2, #3
 8005a5e:	400a      	ands	r2, r1
 8005a60:	00d2      	lsls	r2, r2, #3
 8005a62:	21ff      	movs	r1, #255	; 0xff
 8005a64:	4091      	lsls	r1, r2
 8005a66:	000a      	movs	r2, r1
 8005a68:	43d2      	mvns	r2, r2
 8005a6a:	401a      	ands	r2, r3
 8005a6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	019b      	lsls	r3, r3, #6
 8005a72:	22ff      	movs	r2, #255	; 0xff
 8005a74:	401a      	ands	r2, r3
 8005a76:	1dfb      	adds	r3, r7, #7
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	4003      	ands	r3, r0
 8005a80:	00db      	lsls	r3, r3, #3
 8005a82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005a84:	4809      	ldr	r0, [pc, #36]	; (8005aac <__NVIC_SetPriority+0xd8>)
 8005a86:	1dfb      	adds	r3, r7, #7
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	001c      	movs	r4, r3
 8005a8c:	230f      	movs	r3, #15
 8005a8e:	4023      	ands	r3, r4
 8005a90:	3b08      	subs	r3, #8
 8005a92:	089b      	lsrs	r3, r3, #2
 8005a94:	430a      	orrs	r2, r1
 8005a96:	3306      	adds	r3, #6
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	18c3      	adds	r3, r0, r3
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	601a      	str	r2, [r3, #0]
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b003      	add	sp, #12
 8005aa6:	bd90      	pop	{r4, r7, pc}
 8005aa8:	e000e100 	.word	0xe000e100
 8005aac:	e000ed00 	.word	0xe000ed00

08005ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	1e5a      	subs	r2, r3, #1
 8005abc:	2380      	movs	r3, #128	; 0x80
 8005abe:	045b      	lsls	r3, r3, #17
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d301      	bcc.n	8005ac8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e010      	b.n	8005aea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ac8:	4b0a      	ldr	r3, [pc, #40]	; (8005af4 <SysTick_Config+0x44>)
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	3a01      	subs	r2, #1
 8005ace:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	425b      	negs	r3, r3
 8005ad4:	2103      	movs	r1, #3
 8005ad6:	0018      	movs	r0, r3
 8005ad8:	f7ff ff7c 	bl	80059d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005adc:	4b05      	ldr	r3, [pc, #20]	; (8005af4 <SysTick_Config+0x44>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ae2:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <SysTick_Config+0x44>)
 8005ae4:	2207      	movs	r2, #7
 8005ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	0018      	movs	r0, r3
 8005aec:	46bd      	mov	sp, r7
 8005aee:	b002      	add	sp, #8
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	46c0      	nop			; (mov r8, r8)
 8005af4:	e000e010 	.word	0xe000e010

08005af8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	607a      	str	r2, [r7, #4]
 8005b02:	210f      	movs	r1, #15
 8005b04:	187b      	adds	r3, r7, r1
 8005b06:	1c02      	adds	r2, r0, #0
 8005b08:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	187b      	adds	r3, r7, r1
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	b25b      	sxtb	r3, r3
 8005b12:	0011      	movs	r1, r2
 8005b14:	0018      	movs	r0, r3
 8005b16:	f7ff ff5d 	bl	80059d4 <__NVIC_SetPriority>
}
 8005b1a:	46c0      	nop			; (mov r8, r8)
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	b004      	add	sp, #16
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b082      	sub	sp, #8
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	0002      	movs	r2, r0
 8005b2a:	1dfb      	adds	r3, r7, #7
 8005b2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b2e:	1dfb      	adds	r3, r7, #7
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	0018      	movs	r0, r3
 8005b36:	f7ff ff33 	bl	80059a0 <__NVIC_EnableIRQ>
}
 8005b3a:	46c0      	nop			; (mov r8, r8)
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b002      	add	sp, #8
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b082      	sub	sp, #8
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	f7ff ffaf 	bl	8005ab0 <SysTick_Config>
 8005b52:	0003      	movs	r3, r0
}
 8005b54:	0018      	movs	r0, r3
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b002      	add	sp, #8
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e077      	b.n	8005c5e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a3d      	ldr	r2, [pc, #244]	; (8005c68 <HAL_DMA_Init+0x10c>)
 8005b74:	4694      	mov	ip, r2
 8005b76:	4463      	add	r3, ip
 8005b78:	2114      	movs	r1, #20
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f7fa fac2 	bl	8000104 <__udivsi3>
 8005b80:	0003      	movs	r3, r0
 8005b82:	009a      	lsls	r2, r3, #2
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2225      	movs	r2, #37	; 0x25
 8005b8c:	2102      	movs	r1, #2
 8005b8e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4934      	ldr	r1, [pc, #208]	; (8005c6c <HAL_DMA_Init+0x110>)
 8005b9c:	400a      	ands	r2, r1
 8005b9e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6819      	ldr	r1, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a1b      	ldr	r3, [r3, #32]
 8005bcc:	431a      	orrs	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f000 fa37 	bl	800604c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	2380      	movs	r3, #128	; 0x80
 8005be4:	01db      	lsls	r3, r3, #7
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d102      	bne.n	8005bf0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf8:	213f      	movs	r1, #63	; 0x3f
 8005bfa:	400a      	ands	r2, r1
 8005bfc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005c06:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d011      	beq.n	8005c34 <HAL_DMA_Init+0xd8>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	2b04      	cmp	r3, #4
 8005c16:	d80d      	bhi.n	8005c34 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	f000 fa42 	bl	80060a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005c30:	605a      	str	r2, [r3, #4]
 8005c32:	e008      	b.n	8005c46 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2225      	movs	r2, #37	; 0x25
 8005c50:	2101      	movs	r1, #1
 8005c52:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2224      	movs	r2, #36	; 0x24
 8005c58:	2100      	movs	r1, #0
 8005c5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	0018      	movs	r0, r3
 8005c60:	46bd      	mov	sp, r7
 8005c62:	b002      	add	sp, #8
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	46c0      	nop			; (mov r8, r8)
 8005c68:	bffdfff8 	.word	0xbffdfff8
 8005c6c:	ffff800f 	.word	0xffff800f

08005c70 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
 8005c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c7e:	2317      	movs	r3, #23
 8005c80:	18fb      	adds	r3, r7, r3
 8005c82:	2200      	movs	r2, #0
 8005c84:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2224      	movs	r2, #36	; 0x24
 8005c8a:	5c9b      	ldrb	r3, [r3, r2]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_DMA_Start_IT+0x24>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e06f      	b.n	8005d74 <HAL_DMA_Start_IT+0x104>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2224      	movs	r2, #36	; 0x24
 8005c98:	2101      	movs	r1, #1
 8005c9a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2225      	movs	r2, #37	; 0x25
 8005ca0:	5c9b      	ldrb	r3, [r3, r2]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d157      	bne.n	8005d58 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2225      	movs	r2, #37	; 0x25
 8005cac:	2102      	movs	r1, #2
 8005cae:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	438a      	bics	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	68b9      	ldr	r1, [r7, #8]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 f97d 	bl	8005fcc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d008      	beq.n	8005cec <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	210e      	movs	r1, #14
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e00f      	b.n	8005d0c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2104      	movs	r1, #4
 8005cf8:	438a      	bics	r2, r1
 8005cfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	210a      	movs	r1, #10
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	2380      	movs	r3, #128	; 0x80
 8005d14:	025b      	lsls	r3, r3, #9
 8005d16:	4013      	ands	r3, r2
 8005d18:	d008      	beq.n	8005d2c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d24:	2180      	movs	r1, #128	; 0x80
 8005d26:	0049      	lsls	r1, r1, #1
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d008      	beq.n	8005d46 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d3e:	2180      	movs	r1, #128	; 0x80
 8005d40:	0049      	lsls	r1, r1, #1
 8005d42:	430a      	orrs	r2, r1
 8005d44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2101      	movs	r1, #1
 8005d52:	430a      	orrs	r2, r1
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	e00a      	b.n	8005d6e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2280      	movs	r2, #128	; 0x80
 8005d5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2224      	movs	r2, #36	; 0x24
 8005d62:	2100      	movs	r1, #0
 8005d64:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005d66:	2317      	movs	r3, #23
 8005d68:	18fb      	adds	r3, r7, r3
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005d6e:	2317      	movs	r3, #23
 8005d70:	18fb      	adds	r3, r7, r3
 8005d72:	781b      	ldrb	r3, [r3, #0]
}
 8005d74:	0018      	movs	r0, r3
 8005d76:	46bd      	mov	sp, r7
 8005d78:	b006      	add	sp, #24
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d84:	210f      	movs	r1, #15
 8005d86:	187b      	adds	r3, r7, r1
 8005d88:	2200      	movs	r2, #0
 8005d8a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2225      	movs	r2, #37	; 0x25
 8005d90:	5c9b      	ldrb	r3, [r3, r2]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d006      	beq.n	8005da6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2204      	movs	r2, #4
 8005d9c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005d9e:	187b      	adds	r3, r7, r1
 8005da0:	2201      	movs	r2, #1
 8005da2:	701a      	strb	r2, [r3, #0]
 8005da4:	e049      	b.n	8005e3a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	210e      	movs	r1, #14
 8005db2:	438a      	bics	r2, r1
 8005db4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	438a      	bics	r2, r1
 8005dc4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd0:	491d      	ldr	r1, [pc, #116]	; (8005e48 <HAL_DMA_Abort_IT+0xcc>)
 8005dd2:	400a      	ands	r2, r1
 8005dd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005dd6:	4b1d      	ldr	r3, [pc, #116]	; (8005e4c <HAL_DMA_Abort_IT+0xd0>)
 8005dd8:	6859      	ldr	r1, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dde:	221c      	movs	r2, #28
 8005de0:	4013      	ands	r3, r2
 8005de2:	2201      	movs	r2, #1
 8005de4:	409a      	lsls	r2, r3
 8005de6:	4b19      	ldr	r3, [pc, #100]	; (8005e4c <HAL_DMA_Abort_IT+0xd0>)
 8005de8:	430a      	orrs	r2, r1
 8005dea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005df4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00c      	beq.n	8005e18 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e08:	490f      	ldr	r1, [pc, #60]	; (8005e48 <HAL_DMA_Abort_IT+0xcc>)
 8005e0a:	400a      	ands	r2, r1
 8005e0c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005e16:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2225      	movs	r2, #37	; 0x25
 8005e1c:	2101      	movs	r1, #1
 8005e1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2224      	movs	r2, #36	; 0x24
 8005e24:	2100      	movs	r1, #0
 8005e26:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d004      	beq.n	8005e3a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	0010      	movs	r0, r2
 8005e38:	4798      	blx	r3
    }
  }
  return status;
 8005e3a:	230f      	movs	r3, #15
 8005e3c:	18fb      	adds	r3, r7, r3
 8005e3e:	781b      	ldrb	r3, [r3, #0]
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b004      	add	sp, #16
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	fffffeff 	.word	0xfffffeff
 8005e4c:	40020000 	.word	0x40020000

08005e50 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005e58:	4b55      	ldr	r3, [pc, #340]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6a:	221c      	movs	r2, #28
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	2204      	movs	r2, #4
 8005e70:	409a      	lsls	r2, r3
 8005e72:	0013      	movs	r3, r2
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	4013      	ands	r3, r2
 8005e78:	d027      	beq.n	8005eca <HAL_DMA_IRQHandler+0x7a>
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	4013      	ands	r3, r2
 8005e80:	d023      	beq.n	8005eca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2220      	movs	r2, #32
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	d107      	bne.n	8005e9e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2104      	movs	r1, #4
 8005e9a:	438a      	bics	r2, r1
 8005e9c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005e9e:	4b44      	ldr	r3, [pc, #272]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005ea0:	6859      	ldr	r1, [r3, #4]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	221c      	movs	r2, #28
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	2204      	movs	r2, #4
 8005eac:	409a      	lsls	r2, r3
 8005eae:	4b40      	ldr	r3, [pc, #256]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d100      	bne.n	8005ebe <HAL_DMA_IRQHandler+0x6e>
 8005ebc:	e073      	b.n	8005fa6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	0010      	movs	r0, r2
 8005ec6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005ec8:	e06d      	b.n	8005fa6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	221c      	movs	r2, #28
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	409a      	lsls	r2, r3
 8005ed6:	0013      	movs	r3, r2
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	4013      	ands	r3, r2
 8005edc:	d02e      	beq.n	8005f3c <HAL_DMA_IRQHandler+0xec>
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	d02a      	beq.n	8005f3c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2220      	movs	r2, #32
 8005eee:	4013      	ands	r3, r2
 8005ef0:	d10b      	bne.n	8005f0a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	210a      	movs	r1, #10
 8005efe:	438a      	bics	r2, r1
 8005f00:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2225      	movs	r2, #37	; 0x25
 8005f06:	2101      	movs	r1, #1
 8005f08:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005f0a:	4b29      	ldr	r3, [pc, #164]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005f0c:	6859      	ldr	r1, [r3, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	221c      	movs	r2, #28
 8005f14:	4013      	ands	r3, r2
 8005f16:	2202      	movs	r2, #2
 8005f18:	409a      	lsls	r2, r3
 8005f1a:	4b25      	ldr	r3, [pc, #148]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2224      	movs	r2, #36	; 0x24
 8005f24:	2100      	movs	r1, #0
 8005f26:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d03a      	beq.n	8005fa6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	0010      	movs	r0, r2
 8005f38:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005f3a:	e034      	b.n	8005fa6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f40:	221c      	movs	r2, #28
 8005f42:	4013      	ands	r3, r2
 8005f44:	2208      	movs	r2, #8
 8005f46:	409a      	lsls	r2, r3
 8005f48:	0013      	movs	r3, r2
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	d02b      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x158>
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2208      	movs	r2, #8
 8005f54:	4013      	ands	r3, r2
 8005f56:	d027      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	210e      	movs	r1, #14
 8005f64:	438a      	bics	r2, r1
 8005f66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005f68:	4b11      	ldr	r3, [pc, #68]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005f6a:	6859      	ldr	r1, [r3, #4]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f70:	221c      	movs	r2, #28
 8005f72:	4013      	ands	r3, r2
 8005f74:	2201      	movs	r2, #1
 8005f76:	409a      	lsls	r2, r3
 8005f78:	4b0d      	ldr	r3, [pc, #52]	; (8005fb0 <HAL_DMA_IRQHandler+0x160>)
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2225      	movs	r2, #37	; 0x25
 8005f88:	2101      	movs	r1, #1
 8005f8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2224      	movs	r2, #36	; 0x24
 8005f90:	2100      	movs	r1, #0
 8005f92:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d005      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	0010      	movs	r0, r2
 8005fa4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	46c0      	nop			; (mov r8, r8)
}
 8005faa:	46bd      	mov	sp, r7
 8005fac:	b004      	add	sp, #16
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	40020000 	.word	0x40020000

08005fb4 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2225      	movs	r2, #37	; 0x25
 8005fc0:	5c9b      	ldrb	r3, [r3, r2]
 8005fc2:	b2db      	uxtb	r3, r3
}
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b002      	add	sp, #8
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005fe2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d004      	beq.n	8005ff6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005ff4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005ff6:	4b14      	ldr	r3, [pc, #80]	; (8006048 <DMA_SetConfig+0x7c>)
 8005ff8:	6859      	ldr	r1, [r3, #4]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffe:	221c      	movs	r2, #28
 8006000:	4013      	ands	r3, r2
 8006002:	2201      	movs	r2, #1
 8006004:	409a      	lsls	r2, r3
 8006006:	4b10      	ldr	r3, [pc, #64]	; (8006048 <DMA_SetConfig+0x7c>)
 8006008:	430a      	orrs	r2, r1
 800600a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	2b10      	cmp	r3, #16
 800601a:	d108      	bne.n	800602e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800602c:	e007      	b.n	800603e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	60da      	str	r2, [r3, #12]
}
 800603e:	46c0      	nop			; (mov r8, r8)
 8006040:	46bd      	mov	sp, r7
 8006042:	b004      	add	sp, #16
 8006044:	bd80      	pop	{r7, pc}
 8006046:	46c0      	nop			; (mov r8, r8)
 8006048:	40020000 	.word	0x40020000

0800604c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006058:	089b      	lsrs	r3, r3, #2
 800605a:	4a10      	ldr	r2, [pc, #64]	; (800609c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800605c:	4694      	mov	ip, r2
 800605e:	4463      	add	r3, ip
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	001a      	movs	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	001a      	movs	r2, r3
 800606e:	23ff      	movs	r3, #255	; 0xff
 8006070:	4013      	ands	r3, r2
 8006072:	3b08      	subs	r3, #8
 8006074:	2114      	movs	r1, #20
 8006076:	0018      	movs	r0, r3
 8006078:	f7fa f844 	bl	8000104 <__udivsi3>
 800607c:	0003      	movs	r3, r0
 800607e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a07      	ldr	r2, [pc, #28]	; (80060a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8006084:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	221f      	movs	r2, #31
 800608a:	4013      	ands	r3, r2
 800608c:	2201      	movs	r2, #1
 800608e:	409a      	lsls	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8006094:	46c0      	nop			; (mov r8, r8)
 8006096:	46bd      	mov	sp, r7
 8006098:	b004      	add	sp, #16
 800609a:	bd80      	pop	{r7, pc}
 800609c:	10008200 	.word	0x10008200
 80060a0:	40020880 	.word	0x40020880

080060a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	223f      	movs	r2, #63	; 0x3f
 80060b2:	4013      	ands	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	4a0a      	ldr	r2, [pc, #40]	; (80060e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80060ba:	4694      	mov	ip, r2
 80060bc:	4463      	add	r3, ip
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	001a      	movs	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a07      	ldr	r2, [pc, #28]	; (80060e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80060ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	2203      	movs	r2, #3
 80060d2:	4013      	ands	r3, r2
 80060d4:	2201      	movs	r2, #1
 80060d6:	409a      	lsls	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	659a      	str	r2, [r3, #88]	; 0x58
}
 80060dc:	46c0      	nop			; (mov r8, r8)
 80060de:	46bd      	mov	sp, r7
 80060e0:	b004      	add	sp, #16
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	1000823f 	.word	0x1000823f
 80060e8:	40020940 	.word	0x40020940

080060ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80060f6:	2300      	movs	r3, #0
 80060f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80060fa:	e147      	b.n	800638c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2101      	movs	r1, #1
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	4091      	lsls	r1, r2
 8006106:	000a      	movs	r2, r1
 8006108:	4013      	ands	r3, r2
 800610a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d100      	bne.n	8006114 <HAL_GPIO_Init+0x28>
 8006112:	e138      	b.n	8006386 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2203      	movs	r2, #3
 800611a:	4013      	ands	r3, r2
 800611c:	2b01      	cmp	r3, #1
 800611e:	d005      	beq.n	800612c <HAL_GPIO_Init+0x40>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	2203      	movs	r2, #3
 8006126:	4013      	ands	r3, r2
 8006128:	2b02      	cmp	r3, #2
 800612a:	d130      	bne.n	800618e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	2203      	movs	r2, #3
 8006138:	409a      	lsls	r2, r3
 800613a:	0013      	movs	r3, r2
 800613c:	43da      	mvns	r2, r3
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	4013      	ands	r3, r2
 8006142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	409a      	lsls	r2, r3
 800614e:	0013      	movs	r3, r2
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006162:	2201      	movs	r2, #1
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	409a      	lsls	r2, r3
 8006168:	0013      	movs	r3, r2
 800616a:	43da      	mvns	r2, r3
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	4013      	ands	r3, r2
 8006170:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	091b      	lsrs	r3, r3, #4
 8006178:	2201      	movs	r2, #1
 800617a:	401a      	ands	r2, r3
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	409a      	lsls	r2, r3
 8006180:	0013      	movs	r3, r2
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	4313      	orrs	r3, r2
 8006186:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2203      	movs	r2, #3
 8006194:	4013      	ands	r3, r2
 8006196:	2b03      	cmp	r3, #3
 8006198:	d017      	beq.n	80061ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	005b      	lsls	r3, r3, #1
 80061a4:	2203      	movs	r2, #3
 80061a6:	409a      	lsls	r2, r3
 80061a8:	0013      	movs	r3, r2
 80061aa:	43da      	mvns	r2, r3
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4013      	ands	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	689a      	ldr	r2, [r3, #8]
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	409a      	lsls	r2, r3
 80061bc:	0013      	movs	r3, r2
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2203      	movs	r2, #3
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d123      	bne.n	800621e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	08da      	lsrs	r2, r3, #3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	3208      	adds	r2, #8
 80061de:	0092      	lsls	r2, r2, #2
 80061e0:	58d3      	ldr	r3, [r2, r3]
 80061e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	2207      	movs	r2, #7
 80061e8:	4013      	ands	r3, r2
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	220f      	movs	r2, #15
 80061ee:	409a      	lsls	r2, r3
 80061f0:	0013      	movs	r3, r2
 80061f2:	43da      	mvns	r2, r3
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	4013      	ands	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	691a      	ldr	r2, [r3, #16]
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2107      	movs	r1, #7
 8006202:	400b      	ands	r3, r1
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	409a      	lsls	r2, r3
 8006208:	0013      	movs	r3, r2
 800620a:	693a      	ldr	r2, [r7, #16]
 800620c:	4313      	orrs	r3, r2
 800620e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	08da      	lsrs	r2, r3, #3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	3208      	adds	r2, #8
 8006218:	0092      	lsls	r2, r2, #2
 800621a:	6939      	ldr	r1, [r7, #16]
 800621c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	005b      	lsls	r3, r3, #1
 8006228:	2203      	movs	r2, #3
 800622a:	409a      	lsls	r2, r3
 800622c:	0013      	movs	r3, r2
 800622e:	43da      	mvns	r2, r3
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	4013      	ands	r3, r2
 8006234:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	2203      	movs	r2, #3
 800623c:	401a      	ands	r2, r3
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	409a      	lsls	r2, r3
 8006244:	0013      	movs	r3, r2
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	4313      	orrs	r3, r2
 800624a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	23c0      	movs	r3, #192	; 0xc0
 8006258:	029b      	lsls	r3, r3, #10
 800625a:	4013      	ands	r3, r2
 800625c:	d100      	bne.n	8006260 <HAL_GPIO_Init+0x174>
 800625e:	e092      	b.n	8006386 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006260:	4a50      	ldr	r2, [pc, #320]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	089b      	lsrs	r3, r3, #2
 8006266:	3318      	adds	r3, #24
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	589b      	ldr	r3, [r3, r2]
 800626c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	2203      	movs	r2, #3
 8006272:	4013      	ands	r3, r2
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	220f      	movs	r2, #15
 8006278:	409a      	lsls	r2, r3
 800627a:	0013      	movs	r3, r2
 800627c:	43da      	mvns	r2, r3
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4013      	ands	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	23a0      	movs	r3, #160	; 0xa0
 8006288:	05db      	lsls	r3, r3, #23
 800628a:	429a      	cmp	r2, r3
 800628c:	d013      	beq.n	80062b6 <HAL_GPIO_Init+0x1ca>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a45      	ldr	r2, [pc, #276]	; (80063a8 <HAL_GPIO_Init+0x2bc>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d00d      	beq.n	80062b2 <HAL_GPIO_Init+0x1c6>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a44      	ldr	r2, [pc, #272]	; (80063ac <HAL_GPIO_Init+0x2c0>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d007      	beq.n	80062ae <HAL_GPIO_Init+0x1c2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a43      	ldr	r2, [pc, #268]	; (80063b0 <HAL_GPIO_Init+0x2c4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d101      	bne.n	80062aa <HAL_GPIO_Init+0x1be>
 80062a6:	2303      	movs	r3, #3
 80062a8:	e006      	b.n	80062b8 <HAL_GPIO_Init+0x1cc>
 80062aa:	2305      	movs	r3, #5
 80062ac:	e004      	b.n	80062b8 <HAL_GPIO_Init+0x1cc>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e002      	b.n	80062b8 <HAL_GPIO_Init+0x1cc>
 80062b2:	2301      	movs	r3, #1
 80062b4:	e000      	b.n	80062b8 <HAL_GPIO_Init+0x1cc>
 80062b6:	2300      	movs	r3, #0
 80062b8:	697a      	ldr	r2, [r7, #20]
 80062ba:	2103      	movs	r1, #3
 80062bc:	400a      	ands	r2, r1
 80062be:	00d2      	lsls	r2, r2, #3
 80062c0:	4093      	lsls	r3, r2
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80062c8:	4936      	ldr	r1, [pc, #216]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	089b      	lsrs	r3, r3, #2
 80062ce:	3318      	adds	r3, #24
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80062d6:	4b33      	ldr	r3, [pc, #204]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	43da      	mvns	r2, r3
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	4013      	ands	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	2380      	movs	r3, #128	; 0x80
 80062ec:	035b      	lsls	r3, r3, #13
 80062ee:	4013      	ands	r3, r2
 80062f0:	d003      	beq.n	80062fa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80062fa:	4b2a      	ldr	r3, [pc, #168]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006300:	4b28      	ldr	r3, [pc, #160]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	43da      	mvns	r2, r3
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	4013      	ands	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	2380      	movs	r3, #128	; 0x80
 8006316:	039b      	lsls	r3, r3, #14
 8006318:	4013      	ands	r3, r2
 800631a:	d003      	beq.n	8006324 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006324:	4b1f      	ldr	r3, [pc, #124]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800632a:	4a1e      	ldr	r2, [pc, #120]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 800632c:	2384      	movs	r3, #132	; 0x84
 800632e:	58d3      	ldr	r3, [r2, r3]
 8006330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	43da      	mvns	r2, r3
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	4013      	ands	r3, r2
 800633a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	2380      	movs	r3, #128	; 0x80
 8006342:	029b      	lsls	r3, r3, #10
 8006344:	4013      	ands	r3, r2
 8006346:	d003      	beq.n	8006350 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006350:	4914      	ldr	r1, [pc, #80]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 8006352:	2284      	movs	r2, #132	; 0x84
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8006358:	4a12      	ldr	r2, [pc, #72]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 800635a:	2380      	movs	r3, #128	; 0x80
 800635c:	58d3      	ldr	r3, [r2, r3]
 800635e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	43da      	mvns	r2, r3
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4013      	ands	r3, r2
 8006368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	2380      	movs	r3, #128	; 0x80
 8006370:	025b      	lsls	r3, r3, #9
 8006372:	4013      	ands	r3, r2
 8006374:	d003      	beq.n	800637e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4313      	orrs	r3, r2
 800637c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800637e:	4909      	ldr	r1, [pc, #36]	; (80063a4 <HAL_GPIO_Init+0x2b8>)
 8006380:	2280      	movs	r2, #128	; 0x80
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	3301      	adds	r3, #1
 800638a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	40da      	lsrs	r2, r3
 8006394:	1e13      	subs	r3, r2, #0
 8006396:	d000      	beq.n	800639a <HAL_GPIO_Init+0x2ae>
 8006398:	e6b0      	b.n	80060fc <HAL_GPIO_Init+0x10>
  }
}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	46c0      	nop			; (mov r8, r8)
 800639e:	46bd      	mov	sp, r7
 80063a0:	b006      	add	sp, #24
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	40021800 	.word	0x40021800
 80063a8:	50000400 	.word	0x50000400
 80063ac:	50000800 	.word	0x50000800
 80063b0:	50000c00 	.word	0x50000c00

080063b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e082      	b.n	80064cc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2241      	movs	r2, #65	; 0x41
 80063ca:	5c9b      	ldrb	r3, [r3, r2]
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d107      	bne.n	80063e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2240      	movs	r2, #64	; 0x40
 80063d6:	2100      	movs	r1, #0
 80063d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	0018      	movs	r0, r3
 80063de:	f7fe fb5d 	bl	8004a9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2241      	movs	r2, #65	; 0x41
 80063e6:	2124      	movs	r1, #36	; 0x24
 80063e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2101      	movs	r1, #1
 80063f6:	438a      	bics	r2, r1
 80063f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4934      	ldr	r1, [pc, #208]	; (80064d4 <HAL_I2C_Init+0x120>)
 8006404:	400a      	ands	r2, r1
 8006406:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4931      	ldr	r1, [pc, #196]	; (80064d8 <HAL_I2C_Init+0x124>)
 8006414:	400a      	ands	r2, r1
 8006416:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d108      	bne.n	8006432 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689a      	ldr	r2, [r3, #8]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2180      	movs	r1, #128	; 0x80
 800642a:	0209      	lsls	r1, r1, #8
 800642c:	430a      	orrs	r2, r1
 800642e:	609a      	str	r2, [r3, #8]
 8006430:	e007      	b.n	8006442 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2184      	movs	r1, #132	; 0x84
 800643c:	0209      	lsls	r1, r1, #8
 800643e:	430a      	orrs	r2, r1
 8006440:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d104      	bne.n	8006454 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2280      	movs	r2, #128	; 0x80
 8006450:	0112      	lsls	r2, r2, #4
 8006452:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	491f      	ldr	r1, [pc, #124]	; (80064dc <HAL_I2C_Init+0x128>)
 8006460:	430a      	orrs	r2, r1
 8006462:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	491a      	ldr	r1, [pc, #104]	; (80064d8 <HAL_I2C_Init+0x124>)
 8006470:	400a      	ands	r2, r1
 8006472:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691a      	ldr	r2, [r3, #16]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	431a      	orrs	r2, r3
 800647e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69d9      	ldr	r1, [r3, #28]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a1a      	ldr	r2, [r3, #32]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2101      	movs	r1, #1
 80064aa:	430a      	orrs	r2, r1
 80064ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2241      	movs	r2, #65	; 0x41
 80064b8:	2120      	movs	r1, #32
 80064ba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2242      	movs	r2, #66	; 0x42
 80064c6:	2100      	movs	r1, #0
 80064c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	0018      	movs	r0, r3
 80064ce:	46bd      	mov	sp, r7
 80064d0:	b002      	add	sp, #8
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	f0ffffff 	.word	0xf0ffffff
 80064d8:	ffff7fff 	.word	0xffff7fff
 80064dc:	02008000 	.word	0x02008000

080064e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064e0:	b590      	push	{r4, r7, lr}
 80064e2:	b089      	sub	sp, #36	; 0x24
 80064e4:	af02      	add	r7, sp, #8
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	0008      	movs	r0, r1
 80064ea:	607a      	str	r2, [r7, #4]
 80064ec:	0019      	movs	r1, r3
 80064ee:	230a      	movs	r3, #10
 80064f0:	18fb      	adds	r3, r7, r3
 80064f2:	1c02      	adds	r2, r0, #0
 80064f4:	801a      	strh	r2, [r3, #0]
 80064f6:	2308      	movs	r3, #8
 80064f8:	18fb      	adds	r3, r7, r3
 80064fa:	1c0a      	adds	r2, r1, #0
 80064fc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2241      	movs	r2, #65	; 0x41
 8006502:	5c9b      	ldrb	r3, [r3, r2]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b20      	cmp	r3, #32
 8006508:	d000      	beq.n	800650c <HAL_I2C_Master_Transmit+0x2c>
 800650a:	e0e7      	b.n	80066dc <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2240      	movs	r2, #64	; 0x40
 8006510:	5c9b      	ldrb	r3, [r3, r2]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d101      	bne.n	800651a <HAL_I2C_Master_Transmit+0x3a>
 8006516:	2302      	movs	r3, #2
 8006518:	e0e1      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2240      	movs	r2, #64	; 0x40
 800651e:	2101      	movs	r1, #1
 8006520:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006522:	f7fe ff99 	bl	8005458 <HAL_GetTick>
 8006526:	0003      	movs	r3, r0
 8006528:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800652a:	2380      	movs	r3, #128	; 0x80
 800652c:	0219      	lsls	r1, r3, #8
 800652e:	68f8      	ldr	r0, [r7, #12]
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	2319      	movs	r3, #25
 8006536:	2201      	movs	r2, #1
 8006538:	f000 fe76 	bl	8007228 <I2C_WaitOnFlagUntilTimeout>
 800653c:	1e03      	subs	r3, r0, #0
 800653e:	d001      	beq.n	8006544 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e0cc      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2241      	movs	r2, #65	; 0x41
 8006548:	2121      	movs	r1, #33	; 0x21
 800654a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2242      	movs	r2, #66	; 0x42
 8006550:	2110      	movs	r1, #16
 8006552:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2208      	movs	r2, #8
 8006564:	18ba      	adds	r2, r7, r2
 8006566:	8812      	ldrh	r2, [r2, #0]
 8006568:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006574:	b29b      	uxth	r3, r3
 8006576:	2bff      	cmp	r3, #255	; 0xff
 8006578:	d911      	bls.n	800659e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	22ff      	movs	r2, #255	; 0xff
 800657e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006584:	b2da      	uxtb	r2, r3
 8006586:	2380      	movs	r3, #128	; 0x80
 8006588:	045c      	lsls	r4, r3, #17
 800658a:	230a      	movs	r3, #10
 800658c:	18fb      	adds	r3, r7, r3
 800658e:	8819      	ldrh	r1, [r3, #0]
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	4b55      	ldr	r3, [pc, #340]	; (80066e8 <HAL_I2C_Master_Transmit+0x208>)
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	0023      	movs	r3, r4
 8006598:	f001 f80c 	bl	80075b4 <I2C_TransferConfig>
 800659c:	e075      	b.n	800668a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	2380      	movs	r3, #128	; 0x80
 80065b0:	049c      	lsls	r4, r3, #18
 80065b2:	230a      	movs	r3, #10
 80065b4:	18fb      	adds	r3, r7, r3
 80065b6:	8819      	ldrh	r1, [r3, #0]
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	4b4b      	ldr	r3, [pc, #300]	; (80066e8 <HAL_I2C_Master_Transmit+0x208>)
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	0023      	movs	r3, r4
 80065c0:	f000 fff8 	bl	80075b4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80065c4:	e061      	b.n	800668a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 fe6a 	bl	80072a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80065d2:	1e03      	subs	r3, r0, #0
 80065d4:	d001      	beq.n	80065da <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e081      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	781a      	ldrb	r2, [r3, #0]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	1c5a      	adds	r2, r3, #1
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	3b01      	subs	r3, #1
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006602:	3b01      	subs	r3, #1
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800660e:	b29b      	uxth	r3, r3
 8006610:	2b00      	cmp	r3, #0
 8006612:	d03a      	beq.n	800668a <HAL_I2C_Master_Transmit+0x1aa>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006618:	2b00      	cmp	r3, #0
 800661a:	d136      	bne.n	800668a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800661c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	0013      	movs	r3, r2
 8006626:	2200      	movs	r2, #0
 8006628:	2180      	movs	r1, #128	; 0x80
 800662a:	f000 fdfd 	bl	8007228 <I2C_WaitOnFlagUntilTimeout>
 800662e:	1e03      	subs	r3, r0, #0
 8006630:	d001      	beq.n	8006636 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e053      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663a:	b29b      	uxth	r3, r3
 800663c:	2bff      	cmp	r3, #255	; 0xff
 800663e:	d911      	bls.n	8006664 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	22ff      	movs	r2, #255	; 0xff
 8006644:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664a:	b2da      	uxtb	r2, r3
 800664c:	2380      	movs	r3, #128	; 0x80
 800664e:	045c      	lsls	r4, r3, #17
 8006650:	230a      	movs	r3, #10
 8006652:	18fb      	adds	r3, r7, r3
 8006654:	8819      	ldrh	r1, [r3, #0]
 8006656:	68f8      	ldr	r0, [r7, #12]
 8006658:	2300      	movs	r3, #0
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	0023      	movs	r3, r4
 800665e:	f000 ffa9 	bl	80075b4 <I2C_TransferConfig>
 8006662:	e012      	b.n	800668a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006668:	b29a      	uxth	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006672:	b2da      	uxtb	r2, r3
 8006674:	2380      	movs	r3, #128	; 0x80
 8006676:	049c      	lsls	r4, r3, #18
 8006678:	230a      	movs	r3, #10
 800667a:	18fb      	adds	r3, r7, r3
 800667c:	8819      	ldrh	r1, [r3, #0]
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	2300      	movs	r3, #0
 8006682:	9300      	str	r3, [sp, #0]
 8006684:	0023      	movs	r3, r4
 8006686:	f000 ff95 	bl	80075b4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800668e:	b29b      	uxth	r3, r3
 8006690:	2b00      	cmp	r3, #0
 8006692:	d198      	bne.n	80065c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	0018      	movs	r0, r3
 800669c:	f000 fe42 	bl	8007324 <I2C_WaitOnSTOPFlagUntilTimeout>
 80066a0:	1e03      	subs	r3, r0, #0
 80066a2:	d001      	beq.n	80066a8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e01a      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2220      	movs	r2, #32
 80066ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	490c      	ldr	r1, [pc, #48]	; (80066ec <HAL_I2C_Master_Transmit+0x20c>)
 80066bc:	400a      	ands	r2, r1
 80066be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2241      	movs	r2, #65	; 0x41
 80066c4:	2120      	movs	r1, #32
 80066c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2242      	movs	r2, #66	; 0x42
 80066cc:	2100      	movs	r1, #0
 80066ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2240      	movs	r2, #64	; 0x40
 80066d4:	2100      	movs	r1, #0
 80066d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80066d8:	2300      	movs	r3, #0
 80066da:	e000      	b.n	80066de <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80066dc:	2302      	movs	r3, #2
  }
}
 80066de:	0018      	movs	r0, r3
 80066e0:	46bd      	mov	sp, r7
 80066e2:	b007      	add	sp, #28
 80066e4:	bd90      	pop	{r4, r7, pc}
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	80002000 	.word	0x80002000
 80066ec:	fe00e800 	.word	0xfe00e800

080066f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	68f9      	ldr	r1, [r7, #12]
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	4798      	blx	r3
  }
}
 800671c:	46c0      	nop			; (mov r8, r8)
 800671e:	46bd      	mov	sp, r7
 8006720:	b004      	add	sp, #16
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	0a1b      	lsrs	r3, r3, #8
 8006740:	001a      	movs	r2, r3
 8006742:	2301      	movs	r3, #1
 8006744:	4013      	ands	r3, r2
 8006746:	d010      	beq.n	800676a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	09db      	lsrs	r3, r3, #7
 800674c:	001a      	movs	r2, r3
 800674e:	2301      	movs	r3, #1
 8006750:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006752:	d00a      	beq.n	800676a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006758:	2201      	movs	r2, #1
 800675a:	431a      	orrs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2280      	movs	r2, #128	; 0x80
 8006766:	0052      	lsls	r2, r2, #1
 8006768:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	0a9b      	lsrs	r3, r3, #10
 800676e:	001a      	movs	r2, r3
 8006770:	2301      	movs	r3, #1
 8006772:	4013      	ands	r3, r2
 8006774:	d010      	beq.n	8006798 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	09db      	lsrs	r3, r3, #7
 800677a:	001a      	movs	r2, r3
 800677c:	2301      	movs	r3, #1
 800677e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006780:	d00a      	beq.n	8006798 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006786:	2208      	movs	r2, #8
 8006788:	431a      	orrs	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2280      	movs	r2, #128	; 0x80
 8006794:	00d2      	lsls	r2, r2, #3
 8006796:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	0a5b      	lsrs	r3, r3, #9
 800679c:	001a      	movs	r2, r3
 800679e:	2301      	movs	r3, #1
 80067a0:	4013      	ands	r3, r2
 80067a2:	d010      	beq.n	80067c6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	09db      	lsrs	r3, r3, #7
 80067a8:	001a      	movs	r2, r3
 80067aa:	2301      	movs	r3, #1
 80067ac:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80067ae:	d00a      	beq.n	80067c6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b4:	2202      	movs	r2, #2
 80067b6:	431a      	orrs	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2280      	movs	r2, #128	; 0x80
 80067c2:	0092      	lsls	r2, r2, #2
 80067c4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	220b      	movs	r2, #11
 80067d0:	4013      	ands	r3, r2
 80067d2:	d005      	beq.n	80067e0 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	0011      	movs	r1, r2
 80067da:	0018      	movs	r0, r3
 80067dc:	f000 fbd8 	bl	8006f90 <I2C_ITError>
  }
}
 80067e0:	46c0      	nop			; (mov r8, r8)
 80067e2:	46bd      	mov	sp, r7
 80067e4:	b006      	add	sp, #24
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80067f0:	46c0      	nop			; (mov r8, r8)
 80067f2:	46bd      	mov	sp, r7
 80067f4:	b002      	add	sp, #8
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006800:	46c0      	nop			; (mov r8, r8)
 8006802:	46bd      	mov	sp, r7
 8006804:	b002      	add	sp, #8
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	0008      	movs	r0, r1
 8006812:	0011      	movs	r1, r2
 8006814:	1cfb      	adds	r3, r7, #3
 8006816:	1c02      	adds	r2, r0, #0
 8006818:	701a      	strb	r2, [r3, #0]
 800681a:	003b      	movs	r3, r7
 800681c:	1c0a      	adds	r2, r1, #0
 800681e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006820:	46c0      	nop			; (mov r8, r8)
 8006822:	46bd      	mov	sp, r7
 8006824:	b002      	add	sp, #8
 8006826:	bd80      	pop	{r7, pc}

08006828 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006830:	46c0      	nop			; (mov r8, r8)
 8006832:	46bd      	mov	sp, r7
 8006834:	b002      	add	sp, #8
 8006836:	bd80      	pop	{r7, pc}

08006838 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006840:	46c0      	nop			; (mov r8, r8)
 8006842:	46bd      	mov	sp, r7
 8006844:	b002      	add	sp, #8
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006850:	46c0      	nop			; (mov r8, r8)
 8006852:	46bd      	mov	sp, r7
 8006854:	b002      	add	sp, #8
 8006856:	bd80      	pop	{r7, pc}

08006858 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006868:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2240      	movs	r2, #64	; 0x40
 8006872:	5c9b      	ldrb	r3, [r3, r2]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d101      	bne.n	800687c <I2C_Slave_ISR_IT+0x24>
 8006878:	2302      	movs	r3, #2
 800687a:	e0fa      	b.n	8006a72 <I2C_Slave_ISR_IT+0x21a>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2240      	movs	r2, #64	; 0x40
 8006880:	2101      	movs	r1, #1
 8006882:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	001a      	movs	r2, r3
 800688a:	2301      	movs	r3, #1
 800688c:	4013      	ands	r3, r2
 800688e:	d00b      	beq.n	80068a8 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	001a      	movs	r2, r3
 8006896:	2301      	movs	r3, #1
 8006898:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800689a:	d005      	beq.n	80068a8 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	0011      	movs	r1, r2
 80068a2:	0018      	movs	r0, r3
 80068a4:	f000 f9f6 	bl	8006c94 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	091b      	lsrs	r3, r3, #4
 80068ac:	001a      	movs	r2, r3
 80068ae:	2301      	movs	r3, #1
 80068b0:	4013      	ands	r3, r2
 80068b2:	d054      	beq.n	800695e <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	091b      	lsrs	r3, r3, #4
 80068b8:	001a      	movs	r2, r3
 80068ba:	2301      	movs	r3, #1
 80068bc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80068be:	d04e      	beq.n	800695e <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d12d      	bne.n	8006926 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2241      	movs	r2, #65	; 0x41
 80068ce:	5c9b      	ldrb	r3, [r3, r2]
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b28      	cmp	r3, #40	; 0x28
 80068d4:	d10b      	bne.n	80068ee <I2C_Slave_ISR_IT+0x96>
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	2380      	movs	r3, #128	; 0x80
 80068da:	049b      	lsls	r3, r3, #18
 80068dc:	429a      	cmp	r2, r3
 80068de:	d106      	bne.n	80068ee <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80068e0:	693a      	ldr	r2, [r7, #16]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	0011      	movs	r1, r2
 80068e6:	0018      	movs	r0, r3
 80068e8:	f000 faf8 	bl	8006edc <I2C_ITListenCplt>
 80068ec:	e036      	b.n	800695c <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2241      	movs	r2, #65	; 0x41
 80068f2:	5c9b      	ldrb	r3, [r3, r2]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b29      	cmp	r3, #41	; 0x29
 80068f8:	d110      	bne.n	800691c <I2C_Slave_ISR_IT+0xc4>
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	4a5f      	ldr	r2, [pc, #380]	; (8006a7c <I2C_Slave_ISR_IT+0x224>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d00c      	beq.n	800691c <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2210      	movs	r2, #16
 8006908:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	0018      	movs	r0, r3
 800690e:	f000 fc4a 	bl	80071a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	0018      	movs	r0, r3
 8006916:	f000 f957 	bl	8006bc8 <I2C_ITSlaveSeqCplt>
 800691a:	e01f      	b.n	800695c <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2210      	movs	r2, #16
 8006922:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006924:	e09d      	b.n	8006a62 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2210      	movs	r2, #16
 800692c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006932:	2204      	movs	r2, #4
 8006934:	431a      	orrs	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d005      	beq.n	800694c <I2C_Slave_ISR_IT+0xf4>
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	2380      	movs	r3, #128	; 0x80
 8006944:	045b      	lsls	r3, r3, #17
 8006946:	429a      	cmp	r2, r3
 8006948:	d000      	beq.n	800694c <I2C_Slave_ISR_IT+0xf4>
 800694a:	e08a      	b.n	8006a62 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	0011      	movs	r1, r2
 8006954:	0018      	movs	r0, r3
 8006956:	f000 fb1b 	bl	8006f90 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800695a:	e082      	b.n	8006a62 <I2C_Slave_ISR_IT+0x20a>
 800695c:	e081      	b.n	8006a62 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	089b      	lsrs	r3, r3, #2
 8006962:	001a      	movs	r2, r3
 8006964:	2301      	movs	r3, #1
 8006966:	4013      	ands	r3, r2
 8006968:	d031      	beq.n	80069ce <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	089b      	lsrs	r3, r3, #2
 800696e:	001a      	movs	r2, r3
 8006970:	2301      	movs	r3, #1
 8006972:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006974:	d02b      	beq.n	80069ce <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d018      	beq.n	80069b2 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800698a:	b2d2      	uxtb	r2, r2
 800698c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006992:	1c5a      	adds	r2, r3, #1
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800699c:	3b01      	subs	r3, #1
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	3b01      	subs	r3, #1
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d154      	bne.n	8006a66 <I2C_Slave_ISR_IT+0x20e>
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	4a2f      	ldr	r2, [pc, #188]	; (8006a7c <I2C_Slave_ISR_IT+0x224>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d050      	beq.n	8006a66 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	0018      	movs	r0, r3
 80069c8:	f000 f8fe 	bl	8006bc8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80069cc:	e04b      	b.n	8006a66 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	08db      	lsrs	r3, r3, #3
 80069d2:	001a      	movs	r2, r3
 80069d4:	2301      	movs	r3, #1
 80069d6:	4013      	ands	r3, r2
 80069d8:	d00c      	beq.n	80069f4 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	08db      	lsrs	r3, r3, #3
 80069de:	001a      	movs	r2, r3
 80069e0:	2301      	movs	r3, #1
 80069e2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80069e4:	d006      	beq.n	80069f4 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	0011      	movs	r1, r2
 80069ec:	0018      	movs	r0, r3
 80069ee:	f000 f847 	bl	8006a80 <I2C_ITAddrCplt>
 80069f2:	e039      	b.n	8006a68 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	085b      	lsrs	r3, r3, #1
 80069f8:	001a      	movs	r2, r3
 80069fa:	2301      	movs	r3, #1
 80069fc:	4013      	ands	r3, r2
 80069fe:	d033      	beq.n	8006a68 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	085b      	lsrs	r3, r3, #1
 8006a04:	001a      	movs	r2, r3
 8006a06:	2301      	movs	r3, #1
 8006a08:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006a0a:	d02d      	beq.n	8006a68 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d018      	beq.n	8006a48 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1a:	781a      	ldrb	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a26:	1c5a      	adds	r2, r3, #1
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	3b01      	subs	r3, #1
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	851a      	strh	r2, [r3, #40]	; 0x28
 8006a46:	e00f      	b.n	8006a68 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	2380      	movs	r3, #128	; 0x80
 8006a4c:	045b      	lsls	r3, r3, #17
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d002      	beq.n	8006a58 <I2C_Slave_ISR_IT+0x200>
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d107      	bne.n	8006a68 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f000 f8b4 	bl	8006bc8 <I2C_ITSlaveSeqCplt>
 8006a60:	e002      	b.n	8006a68 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8006a62:	46c0      	nop			; (mov r8, r8)
 8006a64:	e000      	b.n	8006a68 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8006a66:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2240      	movs	r2, #64	; 0x40
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	0018      	movs	r0, r3
 8006a74:	46bd      	mov	sp, r7
 8006a76:	b006      	add	sp, #24
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	46c0      	nop			; (mov r8, r8)
 8006a7c:	ffff0000 	.word	0xffff0000

08006a80 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006a80:	b5b0      	push	{r4, r5, r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2241      	movs	r2, #65	; 0x41
 8006a8e:	5c9b      	ldrb	r3, [r3, r2]
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	001a      	movs	r2, r3
 8006a94:	2328      	movs	r3, #40	; 0x28
 8006a96:	4013      	ands	r3, r2
 8006a98:	2b28      	cmp	r3, #40	; 0x28
 8006a9a:	d000      	beq.n	8006a9e <I2C_ITAddrCplt+0x1e>
 8006a9c:	e088      	b.n	8006bb0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	0c1b      	lsrs	r3, r3, #16
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	250f      	movs	r5, #15
 8006aaa:	197b      	adds	r3, r7, r5
 8006aac:	2101      	movs	r1, #1
 8006aae:	400a      	ands	r2, r1
 8006ab0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	0c1b      	lsrs	r3, r3, #16
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	200c      	movs	r0, #12
 8006abe:	183b      	adds	r3, r7, r0
 8006ac0:	21fe      	movs	r1, #254	; 0xfe
 8006ac2:	400a      	ands	r2, r1
 8006ac4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	240a      	movs	r4, #10
 8006ad0:	193b      	adds	r3, r7, r4
 8006ad2:	0592      	lsls	r2, r2, #22
 8006ad4:	0d92      	lsrs	r2, r2, #22
 8006ad6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	2308      	movs	r3, #8
 8006ae2:	18fb      	adds	r3, r7, r3
 8006ae4:	21fe      	movs	r1, #254	; 0xfe
 8006ae6:	400a      	ands	r2, r1
 8006ae8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d148      	bne.n	8006b84 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006af2:	0021      	movs	r1, r4
 8006af4:	187b      	adds	r3, r7, r1
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	09db      	lsrs	r3, r3, #7
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	183b      	adds	r3, r7, r0
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	4053      	eors	r3, r2
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	001a      	movs	r2, r3
 8006b06:	2306      	movs	r3, #6
 8006b08:	4013      	ands	r3, r2
 8006b0a:	d120      	bne.n	8006b4e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8006b0c:	183b      	adds	r3, r7, r0
 8006b0e:	187a      	adds	r2, r7, r1
 8006b10:	8812      	ldrh	r2, [r2, #0]
 8006b12:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d14c      	bne.n	8006bc0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2208      	movs	r2, #8
 8006b32:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2240      	movs	r2, #64	; 0x40
 8006b38:	2100      	movs	r1, #0
 8006b3a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006b3c:	183b      	adds	r3, r7, r0
 8006b3e:	881a      	ldrh	r2, [r3, #0]
 8006b40:	197b      	adds	r3, r7, r5
 8006b42:	7819      	ldrb	r1, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	0018      	movs	r0, r3
 8006b48:	f7ff fe5e 	bl	8006808 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006b4c:	e038      	b.n	8006bc0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8006b4e:	240c      	movs	r4, #12
 8006b50:	193b      	adds	r3, r7, r4
 8006b52:	2208      	movs	r2, #8
 8006b54:	18ba      	adds	r2, r7, r2
 8006b56:	8812      	ldrh	r2, [r2, #0]
 8006b58:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006b5a:	2380      	movs	r3, #128	; 0x80
 8006b5c:	021a      	lsls	r2, r3, #8
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	0011      	movs	r1, r2
 8006b62:	0018      	movs	r0, r3
 8006b64:	f000 fd60 	bl	8007628 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2240      	movs	r2, #64	; 0x40
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006b70:	193b      	adds	r3, r7, r4
 8006b72:	881a      	ldrh	r2, [r3, #0]
 8006b74:	230f      	movs	r3, #15
 8006b76:	18fb      	adds	r3, r7, r3
 8006b78:	7819      	ldrb	r1, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f7ff fe43 	bl	8006808 <HAL_I2C_AddrCallback>
}
 8006b82:	e01d      	b.n	8006bc0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006b84:	2380      	movs	r3, #128	; 0x80
 8006b86:	021a      	lsls	r2, r3, #8
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	0011      	movs	r1, r2
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	f000 fd4b 	bl	8007628 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2240      	movs	r2, #64	; 0x40
 8006b96:	2100      	movs	r1, #0
 8006b98:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006b9a:	230c      	movs	r3, #12
 8006b9c:	18fb      	adds	r3, r7, r3
 8006b9e:	881a      	ldrh	r2, [r3, #0]
 8006ba0:	230f      	movs	r3, #15
 8006ba2:	18fb      	adds	r3, r7, r3
 8006ba4:	7819      	ldrb	r1, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	0018      	movs	r0, r3
 8006baa:	f7ff fe2d 	bl	8006808 <HAL_I2C_AddrCallback>
}
 8006bae:	e007      	b.n	8006bc0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2208      	movs	r2, #8
 8006bb6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2240      	movs	r2, #64	; 0x40
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	5499      	strb	r1, [r3, r2]
}
 8006bc0:	46c0      	nop			; (mov r8, r8)
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	b004      	add	sp, #16
 8006bc6:	bdb0      	pop	{r4, r5, r7, pc}

08006bc8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2242      	movs	r2, #66	; 0x42
 8006bdc:	2100      	movs	r1, #0
 8006bde:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	0b9b      	lsrs	r3, r3, #14
 8006be4:	001a      	movs	r2, r3
 8006be6:	2301      	movs	r3, #1
 8006be8:	4013      	ands	r3, r2
 8006bea:	d008      	beq.n	8006bfe <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4925      	ldr	r1, [pc, #148]	; (8006c8c <I2C_ITSlaveSeqCplt+0xc4>)
 8006bf8:	400a      	ands	r2, r1
 8006bfa:	601a      	str	r2, [r3, #0]
 8006bfc:	e00d      	b.n	8006c1a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	0bdb      	lsrs	r3, r3, #15
 8006c02:	001a      	movs	r2, r3
 8006c04:	2301      	movs	r3, #1
 8006c06:	4013      	ands	r3, r2
 8006c08:	d007      	beq.n	8006c1a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	491e      	ldr	r1, [pc, #120]	; (8006c90 <I2C_ITSlaveSeqCplt+0xc8>)
 8006c16:	400a      	ands	r2, r1
 8006c18:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2241      	movs	r2, #65	; 0x41
 8006c1e:	5c9b      	ldrb	r3, [r3, r2]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b29      	cmp	r3, #41	; 0x29
 8006c24:	d114      	bne.n	8006c50 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2241      	movs	r2, #65	; 0x41
 8006c2a:	2128      	movs	r1, #40	; 0x28
 8006c2c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2221      	movs	r2, #33	; 0x21
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2101      	movs	r1, #1
 8006c38:	0018      	movs	r0, r3
 8006c3a:	f000 fcf5 	bl	8007628 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2240      	movs	r2, #64	; 0x40
 8006c42:	2100      	movs	r1, #0
 8006c44:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	0018      	movs	r0, r3
 8006c4a:	f7ff fdcd 	bl	80067e8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006c4e:	e019      	b.n	8006c84 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2241      	movs	r2, #65	; 0x41
 8006c54:	5c9b      	ldrb	r3, [r3, r2]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b2a      	cmp	r3, #42	; 0x2a
 8006c5a:	d113      	bne.n	8006c84 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2241      	movs	r2, #65	; 0x41
 8006c60:	2128      	movs	r1, #40	; 0x28
 8006c62:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2222      	movs	r2, #34	; 0x22
 8006c68:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2102      	movs	r1, #2
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f000 fcda 	bl	8007628 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2240      	movs	r2, #64	; 0x40
 8006c78:	2100      	movs	r1, #0
 8006c7a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f7ff fdba 	bl	80067f8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006c84:	46c0      	nop			; (mov r8, r8)
 8006c86:	46bd      	mov	sp, r7
 8006c88:	b004      	add	sp, #16
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	ffffbfff 	.word	0xffffbfff
 8006c90:	ffff7fff 	.word	0xffff7fff

08006c94 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006caa:	200f      	movs	r0, #15
 8006cac:	183b      	adds	r3, r7, r0
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	2141      	movs	r1, #65	; 0x41
 8006cb2:	5c52      	ldrb	r2, [r2, r1]
 8006cb4:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006cbe:	183b      	adds	r3, r7, r0
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	2b21      	cmp	r3, #33	; 0x21
 8006cc4:	d003      	beq.n	8006cce <I2C_ITSlaveCplt+0x3a>
 8006cc6:	183b      	adds	r3, r7, r0
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	2b29      	cmp	r3, #41	; 0x29
 8006ccc:	d109      	bne.n	8006ce2 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006cce:	4a7d      	ldr	r2, [pc, #500]	; (8006ec4 <I2C_ITSlaveCplt+0x230>)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	0011      	movs	r1, r2
 8006cd4:	0018      	movs	r0, r3
 8006cd6:	f000 fca7 	bl	8007628 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2221      	movs	r2, #33	; 0x21
 8006cde:	631a      	str	r2, [r3, #48]	; 0x30
 8006ce0:	e011      	b.n	8006d06 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ce2:	220f      	movs	r2, #15
 8006ce4:	18bb      	adds	r3, r7, r2
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	2b22      	cmp	r3, #34	; 0x22
 8006cea:	d003      	beq.n	8006cf4 <I2C_ITSlaveCplt+0x60>
 8006cec:	18bb      	adds	r3, r7, r2
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	2b2a      	cmp	r3, #42	; 0x2a
 8006cf2:	d108      	bne.n	8006d06 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006cf4:	4a74      	ldr	r2, [pc, #464]	; (8006ec8 <I2C_ITSlaveCplt+0x234>)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	0011      	movs	r1, r2
 8006cfa:	0018      	movs	r0, r3
 8006cfc:	f000 fc94 	bl	8007628 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2222      	movs	r2, #34	; 0x22
 8006d04:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2180      	movs	r1, #128	; 0x80
 8006d12:	0209      	lsls	r1, r1, #8
 8006d14:	430a      	orrs	r2, r1
 8006d16:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	496a      	ldr	r1, [pc, #424]	; (8006ecc <I2C_ITSlaveCplt+0x238>)
 8006d24:	400a      	ands	r2, r1
 8006d26:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	0018      	movs	r0, r3
 8006d2c:	f000 fa3b 	bl	80071a6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	0b9b      	lsrs	r3, r3, #14
 8006d34:	001a      	movs	r2, r3
 8006d36:	2301      	movs	r3, #1
 8006d38:	4013      	ands	r3, r2
 8006d3a:	d013      	beq.n	8006d64 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4962      	ldr	r1, [pc, #392]	; (8006ed0 <I2C_ITSlaveCplt+0x23c>)
 8006d48:	400a      	ands	r2, r1
 8006d4a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d020      	beq.n	8006d96 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d62:	e018      	b.n	8006d96 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	0bdb      	lsrs	r3, r3, #15
 8006d68:	001a      	movs	r2, r3
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	d012      	beq.n	8006d96 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4956      	ldr	r1, [pc, #344]	; (8006ed4 <I2C_ITSlaveCplt+0x240>)
 8006d7c:	400a      	ands	r2, r1
 8006d7e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d006      	beq.n	8006d96 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	089b      	lsrs	r3, r3, #2
 8006d9a:	001a      	movs	r2, r3
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	4013      	ands	r3, r2
 8006da0:	d020      	beq.n	8006de4 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2204      	movs	r2, #4
 8006da6:	4393      	bics	r3, r2
 8006da8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	b2d2      	uxtb	r2, r2
 8006db6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00c      	beq.n	8006de4 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d005      	beq.n	8006dfa <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006df2:	2204      	movs	r2, #4
 8006df4:	431a      	orrs	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2242      	movs	r2, #66	; 0x42
 8006dfe:	2100      	movs	r1, #0
 8006e00:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d013      	beq.n	8006e38 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	0011      	movs	r1, r2
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f000 f8b9 	bl	8006f90 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2241      	movs	r2, #65	; 0x41
 8006e22:	5c9b      	ldrb	r3, [r3, r2]
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b28      	cmp	r3, #40	; 0x28
 8006e28:	d147      	bne.n	8006eba <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	0011      	movs	r1, r2
 8006e30:	0018      	movs	r0, r3
 8006e32:	f000 f853 	bl	8006edc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e36:	e040      	b.n	8006eba <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3c:	4a26      	ldr	r2, [pc, #152]	; (8006ed8 <I2C_ITSlaveCplt+0x244>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d016      	beq.n	8006e70 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	0018      	movs	r0, r3
 8006e46:	f7ff febf 	bl	8006bc8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a22      	ldr	r2, [pc, #136]	; (8006ed8 <I2C_ITSlaveCplt+0x244>)
 8006e4e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2241      	movs	r2, #65	; 0x41
 8006e54:	2120      	movs	r1, #32
 8006e56:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2240      	movs	r2, #64	; 0x40
 8006e62:	2100      	movs	r1, #0
 8006e64:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	0018      	movs	r0, r3
 8006e6a:	f7ff fcdd 	bl	8006828 <HAL_I2C_ListenCpltCallback>
}
 8006e6e:	e024      	b.n	8006eba <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2241      	movs	r2, #65	; 0x41
 8006e74:	5c9b      	ldrb	r3, [r3, r2]
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b22      	cmp	r3, #34	; 0x22
 8006e7a:	d10f      	bne.n	8006e9c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2241      	movs	r2, #65	; 0x41
 8006e80:	2120      	movs	r1, #32
 8006e82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2240      	movs	r2, #64	; 0x40
 8006e8e:	2100      	movs	r1, #0
 8006e90:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	0018      	movs	r0, r3
 8006e96:	f7ff fcaf 	bl	80067f8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e9a:	e00e      	b.n	8006eba <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2241      	movs	r2, #65	; 0x41
 8006ea0:	2120      	movs	r1, #32
 8006ea2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2240      	movs	r2, #64	; 0x40
 8006eae:	2100      	movs	r1, #0
 8006eb0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	0018      	movs	r0, r3
 8006eb6:	f7ff fc97 	bl	80067e8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006eba:	46c0      	nop			; (mov r8, r8)
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	b006      	add	sp, #24
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	46c0      	nop			; (mov r8, r8)
 8006ec4:	00008001 	.word	0x00008001
 8006ec8:	00008002 	.word	0x00008002
 8006ecc:	fe00e800 	.word	0xfe00e800
 8006ed0:	ffffbfff 	.word	0xffffbfff
 8006ed4:	ffff7fff 	.word	0xffff7fff
 8006ed8:	ffff0000 	.word	0xffff0000

08006edc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a27      	ldr	r2, [pc, #156]	; (8006f88 <I2C_ITListenCplt+0xac>)
 8006eea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2241      	movs	r2, #65	; 0x41
 8006ef6:	2120      	movs	r1, #32
 8006ef8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2242      	movs	r2, #66	; 0x42
 8006efe:	2100      	movs	r1, #0
 8006f00:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	089b      	lsrs	r3, r3, #2
 8006f0c:	001a      	movs	r2, r3
 8006f0e:	2301      	movs	r3, #1
 8006f10:	4013      	ands	r3, r2
 8006f12:	d022      	beq.n	8006f5a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1e:	b2d2      	uxtb	r2, r2
 8006f20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d012      	beq.n	8006f5a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f52:	2204      	movs	r2, #4
 8006f54:	431a      	orrs	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f5a:	4a0c      	ldr	r2, [pc, #48]	; (8006f8c <I2C_ITListenCplt+0xb0>)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	0011      	movs	r1, r2
 8006f60:	0018      	movs	r0, r3
 8006f62:	f000 fb61 	bl	8007628 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2210      	movs	r2, #16
 8006f6c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2240      	movs	r2, #64	; 0x40
 8006f72:	2100      	movs	r1, #0
 8006f74:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	0018      	movs	r0, r3
 8006f7a:	f7ff fc55 	bl	8006828 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006f7e:	46c0      	nop			; (mov r8, r8)
 8006f80:	46bd      	mov	sp, r7
 8006f82:	b002      	add	sp, #8
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	46c0      	nop			; (mov r8, r8)
 8006f88:	ffff0000 	.word	0xffff0000
 8006f8c:	00008003 	.word	0x00008003

08006f90 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006f9a:	200f      	movs	r0, #15
 8006f9c:	183b      	adds	r3, r7, r0
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	2141      	movs	r1, #65	; 0x41
 8006fa2:	5c52      	ldrb	r2, [r2, r1]
 8006fa4:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2242      	movs	r2, #66	; 0x42
 8006faa:	2100      	movs	r1, #0
 8006fac:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a62      	ldr	r2, [pc, #392]	; (800713c <I2C_ITError+0x1ac>)
 8006fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006fc6:	183b      	adds	r3, r7, r0
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	2b28      	cmp	r3, #40	; 0x28
 8006fcc:	d007      	beq.n	8006fde <I2C_ITError+0x4e>
 8006fce:	183b      	adds	r3, r7, r0
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	2b29      	cmp	r3, #41	; 0x29
 8006fd4:	d003      	beq.n	8006fde <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006fd6:	183b      	adds	r3, r7, r0
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	2b2a      	cmp	r3, #42	; 0x2a
 8006fdc:	d10c      	bne.n	8006ff8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2103      	movs	r1, #3
 8006fe2:	0018      	movs	r0, r3
 8006fe4:	f000 fb20 	bl	8007628 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2241      	movs	r2, #65	; 0x41
 8006fec:	2128      	movs	r1, #40	; 0x28
 8006fee:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a53      	ldr	r2, [pc, #332]	; (8007140 <I2C_ITError+0x1b0>)
 8006ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8006ff6:	e012      	b.n	800701e <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006ff8:	4a52      	ldr	r2, [pc, #328]	; (8007144 <I2C_ITError+0x1b4>)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	0011      	movs	r1, r2
 8006ffe:	0018      	movs	r0, r3
 8007000:	f000 fb12 	bl	8007628 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2241      	movs	r2, #65	; 0x41
 8007008:	5c9b      	ldrb	r3, [r3, r2]
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b60      	cmp	r3, #96	; 0x60
 800700e:	d003      	beq.n	8007018 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2241      	movs	r2, #65	; 0x41
 8007014:	2120      	movs	r1, #32
 8007016:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007022:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007028:	2b00      	cmp	r3, #0
 800702a:	d03b      	beq.n	80070a4 <I2C_ITError+0x114>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b11      	cmp	r3, #17
 8007030:	d002      	beq.n	8007038 <I2C_ITError+0xa8>
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2b21      	cmp	r3, #33	; 0x21
 8007036:	d135      	bne.n	80070a4 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	2380      	movs	r3, #128	; 0x80
 8007040:	01db      	lsls	r3, r3, #7
 8007042:	401a      	ands	r2, r3
 8007044:	2380      	movs	r3, #128	; 0x80
 8007046:	01db      	lsls	r3, r3, #7
 8007048:	429a      	cmp	r2, r3
 800704a:	d107      	bne.n	800705c <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	493c      	ldr	r1, [pc, #240]	; (8007148 <I2C_ITError+0x1b8>)
 8007058:	400a      	ands	r2, r1
 800705a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	0018      	movs	r0, r3
 8007062:	f7fe ffa7 	bl	8005fb4 <HAL_DMA_GetState>
 8007066:	0003      	movs	r3, r0
 8007068:	2b01      	cmp	r3, #1
 800706a:	d016      	beq.n	800709a <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007070:	4a36      	ldr	r2, [pc, #216]	; (800714c <I2C_ITError+0x1bc>)
 8007072:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2240      	movs	r2, #64	; 0x40
 8007078:	2100      	movs	r1, #0
 800707a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007080:	0018      	movs	r0, r3
 8007082:	f7fe fe7b 	bl	8005d7c <HAL_DMA_Abort_IT>
 8007086:	1e03      	subs	r3, r0, #0
 8007088:	d051      	beq.n	800712e <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007094:	0018      	movs	r0, r3
 8007096:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007098:	e049      	b.n	800712e <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	0018      	movs	r0, r3
 800709e:	f000 f859 	bl	8007154 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070a2:	e044      	b.n	800712e <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d03b      	beq.n	8007124 <I2C_ITError+0x194>
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2b12      	cmp	r3, #18
 80070b0:	d002      	beq.n	80070b8 <I2C_ITError+0x128>
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b22      	cmp	r3, #34	; 0x22
 80070b6:	d135      	bne.n	8007124 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	2380      	movs	r3, #128	; 0x80
 80070c0:	021b      	lsls	r3, r3, #8
 80070c2:	401a      	ands	r2, r3
 80070c4:	2380      	movs	r3, #128	; 0x80
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d107      	bne.n	80070dc <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	491e      	ldr	r1, [pc, #120]	; (8007150 <I2C_ITError+0x1c0>)
 80070d8:	400a      	ands	r2, r1
 80070da:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e0:	0018      	movs	r0, r3
 80070e2:	f7fe ff67 	bl	8005fb4 <HAL_DMA_GetState>
 80070e6:	0003      	movs	r3, r0
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d016      	beq.n	800711a <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f0:	4a16      	ldr	r2, [pc, #88]	; (800714c <I2C_ITError+0x1bc>)
 80070f2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2240      	movs	r2, #64	; 0x40
 80070f8:	2100      	movs	r1, #0
 80070fa:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007100:	0018      	movs	r0, r3
 8007102:	f7fe fe3b 	bl	8005d7c <HAL_DMA_Abort_IT>
 8007106:	1e03      	subs	r3, r0, #0
 8007108:	d013      	beq.n	8007132 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007114:	0018      	movs	r0, r3
 8007116:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007118:	e00b      	b.n	8007132 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	0018      	movs	r0, r3
 800711e:	f000 f819 	bl	8007154 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007122:	e006      	b.n	8007132 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	0018      	movs	r0, r3
 8007128:	f000 f814 	bl	8007154 <I2C_TreatErrorCallback>
  }
}
 800712c:	e002      	b.n	8007134 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800712e:	46c0      	nop			; (mov r8, r8)
 8007130:	e000      	b.n	8007134 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007132:	46c0      	nop			; (mov r8, r8)
}
 8007134:	46c0      	nop			; (mov r8, r8)
 8007136:	46bd      	mov	sp, r7
 8007138:	b004      	add	sp, #16
 800713a:	bd80      	pop	{r7, pc}
 800713c:	ffff0000 	.word	0xffff0000
 8007140:	08006859 	.word	0x08006859
 8007144:	00008003 	.word	0x00008003
 8007148:	ffffbfff 	.word	0xffffbfff
 800714c:	080071eb 	.word	0x080071eb
 8007150:	ffff7fff 	.word	0xffff7fff

08007154 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2241      	movs	r2, #65	; 0x41
 8007160:	5c9b      	ldrb	r3, [r3, r2]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b60      	cmp	r3, #96	; 0x60
 8007166:	d10f      	bne.n	8007188 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2241      	movs	r2, #65	; 0x41
 800716c:	2120      	movs	r1, #32
 800716e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2240      	movs	r2, #64	; 0x40
 800717a:	2100      	movs	r1, #0
 800717c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	0018      	movs	r0, r3
 8007182:	f7ff fb61 	bl	8006848 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007186:	e00a      	b.n	800719e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2240      	movs	r2, #64	; 0x40
 8007192:	2100      	movs	r1, #0
 8007194:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0018      	movs	r0, r3
 800719a:	f7ff fb4d 	bl	8006838 <HAL_I2C_ErrorCallback>
}
 800719e:	46c0      	nop			; (mov r8, r8)
 80071a0:	46bd      	mov	sp, r7
 80071a2:	b002      	add	sp, #8
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b082      	sub	sp, #8
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	2202      	movs	r2, #2
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d103      	bne.n	80071c4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2200      	movs	r2, #0
 80071c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	2201      	movs	r2, #1
 80071cc:	4013      	ands	r3, r2
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d007      	beq.n	80071e2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	699a      	ldr	r2, [r3, #24]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2101      	movs	r1, #1
 80071de:	430a      	orrs	r2, r1
 80071e0:	619a      	str	r2, [r3, #24]
  }
}
 80071e2:	46c0      	nop			; (mov r8, r8)
 80071e4:	46bd      	mov	sp, r7
 80071e6:	b002      	add	sp, #8
 80071e8:	bd80      	pop	{r7, pc}

080071ea <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d003      	beq.n	8007208 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007204:	2200      	movs	r2, #0
 8007206:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007214:	2200      	movs	r2, #0
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	0018      	movs	r0, r3
 800721c:	f7ff ff9a 	bl	8007154 <I2C_TreatErrorCallback>
}
 8007220:	46c0      	nop			; (mov r8, r8)
 8007222:	46bd      	mov	sp, r7
 8007224:	b004      	add	sp, #16
 8007226:	bd80      	pop	{r7, pc}

08007228 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	603b      	str	r3, [r7, #0]
 8007234:	1dfb      	adds	r3, r7, #7
 8007236:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007238:	e021      	b.n	800727e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	3301      	adds	r3, #1
 800723e:	d01e      	beq.n	800727e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007240:	f7fe f90a 	bl	8005458 <HAL_GetTick>
 8007244:	0002      	movs	r2, r0
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	429a      	cmp	r2, r3
 800724e:	d302      	bcc.n	8007256 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d113      	bne.n	800727e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725a:	2220      	movs	r2, #32
 800725c:	431a      	orrs	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2241      	movs	r2, #65	; 0x41
 8007266:	2120      	movs	r1, #32
 8007268:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2242      	movs	r2, #66	; 0x42
 800726e:	2100      	movs	r1, #0
 8007270:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2240      	movs	r2, #64	; 0x40
 8007276:	2100      	movs	r1, #0
 8007278:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e00f      	b.n	800729e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	68ba      	ldr	r2, [r7, #8]
 8007286:	4013      	ands	r3, r2
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	425a      	negs	r2, r3
 800728e:	4153      	adcs	r3, r2
 8007290:	b2db      	uxtb	r3, r3
 8007292:	001a      	movs	r2, r3
 8007294:	1dfb      	adds	r3, r7, #7
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d0ce      	beq.n	800723a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	0018      	movs	r0, r3
 80072a0:	46bd      	mov	sp, r7
 80072a2:	b004      	add	sp, #16
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b084      	sub	sp, #16
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	60f8      	str	r0, [r7, #12]
 80072ae:	60b9      	str	r1, [r7, #8]
 80072b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072b2:	e02b      	b.n	800730c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	68b9      	ldr	r1, [r7, #8]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	0018      	movs	r0, r3
 80072bc:	f000 f86e 	bl	800739c <I2C_IsErrorOccurred>
 80072c0:	1e03      	subs	r3, r0, #0
 80072c2:	d001      	beq.n	80072c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e029      	b.n	800731c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	3301      	adds	r3, #1
 80072cc:	d01e      	beq.n	800730c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072ce:	f7fe f8c3 	bl	8005458 <HAL_GetTick>
 80072d2:	0002      	movs	r2, r0
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d302      	bcc.n	80072e4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d113      	bne.n	800730c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072e8:	2220      	movs	r2, #32
 80072ea:	431a      	orrs	r2, r3
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2241      	movs	r2, #65	; 0x41
 80072f4:	2120      	movs	r1, #32
 80072f6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2242      	movs	r2, #66	; 0x42
 80072fc:	2100      	movs	r1, #0
 80072fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2240      	movs	r2, #64	; 0x40
 8007304:	2100      	movs	r1, #0
 8007306:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e007      	b.n	800731c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	2202      	movs	r2, #2
 8007314:	4013      	ands	r3, r2
 8007316:	2b02      	cmp	r3, #2
 8007318:	d1cc      	bne.n	80072b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	0018      	movs	r0, r3
 800731e:	46bd      	mov	sp, r7
 8007320:	b004      	add	sp, #16
 8007322:	bd80      	pop	{r7, pc}

08007324 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007330:	e028      	b.n	8007384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	68b9      	ldr	r1, [r7, #8]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	0018      	movs	r0, r3
 800733a:	f000 f82f 	bl	800739c <I2C_IsErrorOccurred>
 800733e:	1e03      	subs	r3, r0, #0
 8007340:	d001      	beq.n	8007346 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e026      	b.n	8007394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007346:	f7fe f887 	bl	8005458 <HAL_GetTick>
 800734a:	0002      	movs	r2, r0
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	429a      	cmp	r2, r3
 8007354:	d302      	bcc.n	800735c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d113      	bne.n	8007384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007360:	2220      	movs	r2, #32
 8007362:	431a      	orrs	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2241      	movs	r2, #65	; 0x41
 800736c:	2120      	movs	r1, #32
 800736e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2242      	movs	r2, #66	; 0x42
 8007374:	2100      	movs	r1, #0
 8007376:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2240      	movs	r2, #64	; 0x40
 800737c:	2100      	movs	r1, #0
 800737e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	e007      	b.n	8007394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	2220      	movs	r2, #32
 800738c:	4013      	ands	r3, r2
 800738e:	2b20      	cmp	r3, #32
 8007390:	d1cf      	bne.n	8007332 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	0018      	movs	r0, r3
 8007396:	46bd      	mov	sp, r7
 8007398:	b004      	add	sp, #16
 800739a:	bd80      	pop	{r7, pc}

0800739c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800739c:	b590      	push	{r4, r7, lr}
 800739e:	b08b      	sub	sp, #44	; 0x2c
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073a8:	2327      	movs	r3, #39	; 0x27
 80073aa:	18fb      	adds	r3, r7, r3
 80073ac:	2200      	movs	r2, #0
 80073ae:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80073b8:	2300      	movs	r3, #0
 80073ba:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	2210      	movs	r2, #16
 80073c4:	4013      	ands	r3, r2
 80073c6:	d100      	bne.n	80073ca <I2C_IsErrorOccurred+0x2e>
 80073c8:	e08e      	b.n	80074e8 <I2C_IsErrorOccurred+0x14c>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2210      	movs	r2, #16
 80073d0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80073d2:	e06c      	b.n	80074ae <I2C_IsErrorOccurred+0x112>
 80073d4:	2427      	movs	r4, #39	; 0x27
 80073d6:	193b      	adds	r3, r7, r4
 80073d8:	193a      	adds	r2, r7, r4
 80073da:	7812      	ldrb	r2, [r2, #0]
 80073dc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	3301      	adds	r3, #1
 80073e2:	d064      	beq.n	80074ae <I2C_IsErrorOccurred+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80073e4:	f7fe f838 	bl	8005458 <HAL_GetTick>
 80073e8:	0002      	movs	r2, r0
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d306      	bcc.n	8007402 <I2C_IsErrorOccurred+0x66>
 80073f4:	193b      	adds	r3, r7, r4
 80073f6:	193a      	adds	r2, r7, r4
 80073f8:	7812      	ldrb	r2, [r2, #0]
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d155      	bne.n	80074ae <I2C_IsErrorOccurred+0x112>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	2380      	movs	r3, #128	; 0x80
 800740a:	01db      	lsls	r3, r3, #7
 800740c:	4013      	ands	r3, r2
 800740e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007410:	2013      	movs	r0, #19
 8007412:	183b      	adds	r3, r7, r0
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	2142      	movs	r1, #66	; 0x42
 8007418:	5c52      	ldrb	r2, [r2, r1]
 800741a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	699a      	ldr	r2, [r3, #24]
 8007422:	2380      	movs	r3, #128	; 0x80
 8007424:	021b      	lsls	r3, r3, #8
 8007426:	401a      	ands	r2, r3
 8007428:	2380      	movs	r3, #128	; 0x80
 800742a:	021b      	lsls	r3, r3, #8
 800742c:	429a      	cmp	r2, r3
 800742e:	d137      	bne.n	80074a0 <I2C_IsErrorOccurred+0x104>
 8007430:	697a      	ldr	r2, [r7, #20]
 8007432:	2380      	movs	r3, #128	; 0x80
 8007434:	01db      	lsls	r3, r3, #7
 8007436:	429a      	cmp	r2, r3
 8007438:	d032      	beq.n	80074a0 <I2C_IsErrorOccurred+0x104>
              (tmp1 != I2C_CR2_STOP) && \
 800743a:	183b      	adds	r3, r7, r0
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	2b20      	cmp	r3, #32
 8007440:	d02e      	beq.n	80074a0 <I2C_IsErrorOccurred+0x104>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2180      	movs	r1, #128	; 0x80
 800744e:	01c9      	lsls	r1, r1, #7
 8007450:	430a      	orrs	r2, r1
 8007452:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007454:	f7fe f800 	bl	8005458 <HAL_GetTick>
 8007458:	0003      	movs	r3, r0
 800745a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800745c:	e020      	b.n	80074a0 <I2C_IsErrorOccurred+0x104>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800745e:	f7fd fffb 	bl	8005458 <HAL_GetTick>
 8007462:	0002      	movs	r2, r0
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	2027      	movs	r0, #39	; 0x27
 800746a:	183a      	adds	r2, r7, r0
 800746c:	1839      	adds	r1, r7, r0
 800746e:	7809      	ldrb	r1, [r1, #0]
 8007470:	7011      	strb	r1, [r2, #0]
 8007472:	2b19      	cmp	r3, #25
 8007474:	d914      	bls.n	80074a0 <I2C_IsErrorOccurred+0x104>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800747a:	2220      	movs	r2, #32
 800747c:	431a      	orrs	r2, r3
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2241      	movs	r2, #65	; 0x41
 8007486:	2120      	movs	r1, #32
 8007488:	5499      	strb	r1, [r3, r2]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2242      	movs	r2, #66	; 0x42
 800748e:	2100      	movs	r1, #0
 8007490:	5499      	strb	r1, [r3, r2]

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2240      	movs	r2, #64	; 0x40
 8007496:	2100      	movs	r1, #0
 8007498:	5499      	strb	r1, [r3, r2]

              status = HAL_ERROR;
 800749a:	183b      	adds	r3, r7, r0
 800749c:	2201      	movs	r2, #1
 800749e:	701a      	strb	r2, [r3, #0]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	2220      	movs	r2, #32
 80074a8:	4013      	ands	r3, r2
 80074aa:	2b20      	cmp	r3, #32
 80074ac:	d1d7      	bne.n	800745e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	699b      	ldr	r3, [r3, #24]
 80074b4:	2220      	movs	r2, #32
 80074b6:	4013      	ands	r3, r2
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d004      	beq.n	80074c6 <I2C_IsErrorOccurred+0x12a>
 80074bc:	2327      	movs	r3, #39	; 0x27
 80074be:	18fb      	adds	r3, r7, r3
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d086      	beq.n	80073d4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80074c6:	2327      	movs	r3, #39	; 0x27
 80074c8:	18fb      	adds	r3, r7, r3
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d103      	bne.n	80074d8 <I2C_IsErrorOccurred+0x13c>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2220      	movs	r2, #32
 80074d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80074d8:	6a3b      	ldr	r3, [r7, #32]
 80074da:	2204      	movs	r2, #4
 80074dc:	4313      	orrs	r3, r2
 80074de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80074e0:	2327      	movs	r3, #39	; 0x27
 80074e2:	18fb      	adds	r3, r7, r3
 80074e4:	2201      	movs	r2, #1
 80074e6:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80074f0:	69ba      	ldr	r2, [r7, #24]
 80074f2:	2380      	movs	r3, #128	; 0x80
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	4013      	ands	r3, r2
 80074f8:	d00c      	beq.n	8007514 <I2C_IsErrorOccurred+0x178>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	2201      	movs	r2, #1
 80074fe:	4313      	orrs	r3, r2
 8007500:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2280      	movs	r2, #128	; 0x80
 8007508:	0052      	lsls	r2, r2, #1
 800750a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800750c:	2327      	movs	r3, #39	; 0x27
 800750e:	18fb      	adds	r3, r7, r3
 8007510:	2201      	movs	r2, #1
 8007512:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007514:	69ba      	ldr	r2, [r7, #24]
 8007516:	2380      	movs	r3, #128	; 0x80
 8007518:	00db      	lsls	r3, r3, #3
 800751a:	4013      	ands	r3, r2
 800751c:	d00c      	beq.n	8007538 <I2C_IsErrorOccurred+0x19c>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	2208      	movs	r2, #8
 8007522:	4313      	orrs	r3, r2
 8007524:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2280      	movs	r2, #128	; 0x80
 800752c:	00d2      	lsls	r2, r2, #3
 800752e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007530:	2327      	movs	r3, #39	; 0x27
 8007532:	18fb      	adds	r3, r7, r3
 8007534:	2201      	movs	r2, #1
 8007536:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	2380      	movs	r3, #128	; 0x80
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4013      	ands	r3, r2
 8007540:	d00c      	beq.n	800755c <I2C_IsErrorOccurred+0x1c0>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	2202      	movs	r2, #2
 8007546:	4313      	orrs	r3, r2
 8007548:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2280      	movs	r2, #128	; 0x80
 8007550:	0092      	lsls	r2, r2, #2
 8007552:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007554:	2327      	movs	r3, #39	; 0x27
 8007556:	18fb      	adds	r3, r7, r3
 8007558:	2201      	movs	r2, #1
 800755a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800755c:	2327      	movs	r3, #39	; 0x27
 800755e:	18fb      	adds	r3, r7, r3
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d01d      	beq.n	80075a2 <I2C_IsErrorOccurred+0x206>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	0018      	movs	r0, r3
 800756a:	f7ff fe1c 	bl	80071a6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	490d      	ldr	r1, [pc, #52]	; (80075b0 <I2C_IsErrorOccurred+0x214>)
 800757a:	400a      	ands	r2, r1
 800757c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	431a      	orrs	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2241      	movs	r2, #65	; 0x41
 800758e:	2120      	movs	r1, #32
 8007590:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2242      	movs	r2, #66	; 0x42
 8007596:	2100      	movs	r1, #0
 8007598:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2240      	movs	r2, #64	; 0x40
 800759e:	2100      	movs	r1, #0
 80075a0:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80075a2:	2327      	movs	r3, #39	; 0x27
 80075a4:	18fb      	adds	r3, r7, r3
 80075a6:	781b      	ldrb	r3, [r3, #0]
}
 80075a8:	0018      	movs	r0, r3
 80075aa:	46bd      	mov	sp, r7
 80075ac:	b00b      	add	sp, #44	; 0x2c
 80075ae:	bd90      	pop	{r4, r7, pc}
 80075b0:	fe00e800 	.word	0xfe00e800

080075b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80075b4:	b590      	push	{r4, r7, lr}
 80075b6:	b087      	sub	sp, #28
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	0008      	movs	r0, r1
 80075be:	0011      	movs	r1, r2
 80075c0:	607b      	str	r3, [r7, #4]
 80075c2:	240a      	movs	r4, #10
 80075c4:	193b      	adds	r3, r7, r4
 80075c6:	1c02      	adds	r2, r0, #0
 80075c8:	801a      	strh	r2, [r3, #0]
 80075ca:	2009      	movs	r0, #9
 80075cc:	183b      	adds	r3, r7, r0
 80075ce:	1c0a      	adds	r2, r1, #0
 80075d0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80075d2:	193b      	adds	r3, r7, r4
 80075d4:	881b      	ldrh	r3, [r3, #0]
 80075d6:	059b      	lsls	r3, r3, #22
 80075d8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80075da:	183b      	adds	r3, r7, r0
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	0419      	lsls	r1, r3, #16
 80075e0:	23ff      	movs	r3, #255	; 0xff
 80075e2:	041b      	lsls	r3, r3, #16
 80075e4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80075e6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80075ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ee:	4313      	orrs	r3, r2
 80075f0:	005b      	lsls	r3, r3, #1
 80075f2:	085b      	lsrs	r3, r3, #1
 80075f4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075fe:	0d51      	lsrs	r1, r2, #21
 8007600:	2280      	movs	r2, #128	; 0x80
 8007602:	00d2      	lsls	r2, r2, #3
 8007604:	400a      	ands	r2, r1
 8007606:	4907      	ldr	r1, [pc, #28]	; (8007624 <I2C_TransferConfig+0x70>)
 8007608:	430a      	orrs	r2, r1
 800760a:	43d2      	mvns	r2, r2
 800760c:	401a      	ands	r2, r3
 800760e:	0011      	movs	r1, r2
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	430a      	orrs	r2, r1
 8007618:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800761a:	46c0      	nop			; (mov r8, r8)
 800761c:	46bd      	mov	sp, r7
 800761e:	b007      	add	sp, #28
 8007620:	bd90      	pop	{r4, r7, pc}
 8007622:	46c0      	nop			; (mov r8, r8)
 8007624:	03ff63ff 	.word	0x03ff63ff

08007628 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	000a      	movs	r2, r1
 8007632:	1cbb      	adds	r3, r7, #2
 8007634:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8007636:	2300      	movs	r3, #0
 8007638:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800763a:	1cbb      	adds	r3, r7, #2
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	2201      	movs	r2, #1
 8007640:	4013      	ands	r3, r2
 8007642:	d010      	beq.n	8007666 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2242      	movs	r2, #66	; 0x42
 8007648:	4313      	orrs	r3, r2
 800764a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2241      	movs	r2, #65	; 0x41
 8007650:	5c9b      	ldrb	r3, [r3, r2]
 8007652:	b2db      	uxtb	r3, r3
 8007654:	001a      	movs	r2, r3
 8007656:	2328      	movs	r3, #40	; 0x28
 8007658:	4013      	ands	r3, r2
 800765a:	2b28      	cmp	r3, #40	; 0x28
 800765c:	d003      	beq.n	8007666 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	22b0      	movs	r2, #176	; 0xb0
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007666:	1cbb      	adds	r3, r7, #2
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	2202      	movs	r2, #2
 800766c:	4013      	ands	r3, r2
 800766e:	d010      	beq.n	8007692 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2244      	movs	r2, #68	; 0x44
 8007674:	4313      	orrs	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2241      	movs	r2, #65	; 0x41
 800767c:	5c9b      	ldrb	r3, [r3, r2]
 800767e:	b2db      	uxtb	r3, r3
 8007680:	001a      	movs	r2, r3
 8007682:	2328      	movs	r3, #40	; 0x28
 8007684:	4013      	ands	r3, r2
 8007686:	2b28      	cmp	r3, #40	; 0x28
 8007688:	d003      	beq.n	8007692 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	22b0      	movs	r2, #176	; 0xb0
 800768e:	4313      	orrs	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007692:	1cbb      	adds	r3, r7, #2
 8007694:	2200      	movs	r2, #0
 8007696:	5e9b      	ldrsh	r3, [r3, r2]
 8007698:	2b00      	cmp	r3, #0
 800769a:	da03      	bge.n	80076a4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	22b8      	movs	r2, #184	; 0xb8
 80076a0:	4313      	orrs	r3, r2
 80076a2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80076a4:	1cbb      	adds	r3, r7, #2
 80076a6:	881b      	ldrh	r3, [r3, #0]
 80076a8:	2b10      	cmp	r3, #16
 80076aa:	d103      	bne.n	80076b4 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2290      	movs	r2, #144	; 0x90
 80076b0:	4313      	orrs	r3, r2
 80076b2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80076b4:	1cbb      	adds	r3, r7, #2
 80076b6:	881b      	ldrh	r3, [r3, #0]
 80076b8:	2b20      	cmp	r3, #32
 80076ba:	d103      	bne.n	80076c4 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2220      	movs	r2, #32
 80076c0:	4313      	orrs	r3, r2
 80076c2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80076c4:	1cbb      	adds	r3, r7, #2
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	2b40      	cmp	r3, #64	; 0x40
 80076ca:	d103      	bne.n	80076d4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2240      	movs	r2, #64	; 0x40
 80076d0:	4313      	orrs	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	43d9      	mvns	r1, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	400a      	ands	r2, r1
 80076e4:	601a      	str	r2, [r3, #0]
}
 80076e6:	46c0      	nop			; (mov r8, r8)
 80076e8:	46bd      	mov	sp, r7
 80076ea:	b004      	add	sp, #16
 80076ec:	bd80      	pop	{r7, pc}
	...

080076f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2241      	movs	r2, #65	; 0x41
 80076fe:	5c9b      	ldrb	r3, [r3, r2]
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b20      	cmp	r3, #32
 8007704:	d138      	bne.n	8007778 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2240      	movs	r2, #64	; 0x40
 800770a:	5c9b      	ldrb	r3, [r3, r2]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d101      	bne.n	8007714 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007710:	2302      	movs	r3, #2
 8007712:	e032      	b.n	800777a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2240      	movs	r2, #64	; 0x40
 8007718:	2101      	movs	r1, #1
 800771a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2241      	movs	r2, #65	; 0x41
 8007720:	2124      	movs	r1, #36	; 0x24
 8007722:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2101      	movs	r1, #1
 8007730:	438a      	bics	r2, r1
 8007732:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4911      	ldr	r1, [pc, #68]	; (8007784 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007740:	400a      	ands	r2, r1
 8007742:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6819      	ldr	r1, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	430a      	orrs	r2, r1
 8007752:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2101      	movs	r1, #1
 8007760:	430a      	orrs	r2, r1
 8007762:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2241      	movs	r2, #65	; 0x41
 8007768:	2120      	movs	r1, #32
 800776a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2240      	movs	r2, #64	; 0x40
 8007770:	2100      	movs	r1, #0
 8007772:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	e000      	b.n	800777a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007778:	2302      	movs	r3, #2
  }
}
 800777a:	0018      	movs	r0, r3
 800777c:	46bd      	mov	sp, r7
 800777e:	b002      	add	sp, #8
 8007780:	bd80      	pop	{r7, pc}
 8007782:	46c0      	nop			; (mov r8, r8)
 8007784:	ffffefff 	.word	0xffffefff

08007788 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2241      	movs	r2, #65	; 0x41
 8007796:	5c9b      	ldrb	r3, [r3, r2]
 8007798:	b2db      	uxtb	r3, r3
 800779a:	2b20      	cmp	r3, #32
 800779c:	d139      	bne.n	8007812 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2240      	movs	r2, #64	; 0x40
 80077a2:	5c9b      	ldrb	r3, [r3, r2]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d101      	bne.n	80077ac <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80077a8:	2302      	movs	r3, #2
 80077aa:	e033      	b.n	8007814 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2240      	movs	r2, #64	; 0x40
 80077b0:	2101      	movs	r1, #1
 80077b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2241      	movs	r2, #65	; 0x41
 80077b8:	2124      	movs	r1, #36	; 0x24
 80077ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2101      	movs	r1, #1
 80077c8:	438a      	bics	r2, r1
 80077ca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4a11      	ldr	r2, [pc, #68]	; (800781c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80077d8:	4013      	ands	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	2101      	movs	r1, #1
 80077fa:	430a      	orrs	r2, r1
 80077fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2241      	movs	r2, #65	; 0x41
 8007802:	2120      	movs	r1, #32
 8007804:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2240      	movs	r2, #64	; 0x40
 800780a:	2100      	movs	r1, #0
 800780c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800780e:	2300      	movs	r3, #0
 8007810:	e000      	b.n	8007814 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007812:	2302      	movs	r3, #2
  }
}
 8007814:	0018      	movs	r0, r3
 8007816:	46bd      	mov	sp, r7
 8007818:	b004      	add	sp, #16
 800781a:	bd80      	pop	{r7, pc}
 800781c:	fffff0ff 	.word	0xfffff0ff

08007820 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b088      	sub	sp, #32
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e0e5      	b.n	80079fe <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2235      	movs	r2, #53	; 0x35
 8007836:	5c9b      	ldrb	r3, [r3, r2]
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d107      	bne.n	800784e <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2234      	movs	r2, #52	; 0x34
 8007842:	2100      	movs	r1, #0
 8007844:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	0018      	movs	r0, r3
 800784a:	f7fd f991 	bl	8004b70 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2235      	movs	r2, #53	; 0x35
 8007852:	2102      	movs	r1, #2
 8007854:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69da      	ldr	r2, [r3, #28]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4969      	ldr	r1, [pc, #420]	; (8007a08 <HAL_I2S_Init+0x1e8>)
 8007862:	400a      	ands	r2, r1
 8007864:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2202      	movs	r2, #2
 800786c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	2b02      	cmp	r3, #2
 8007874:	d100      	bne.n	8007878 <HAL_I2S_Init+0x58>
 8007876:	e076      	b.n	8007966 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d102      	bne.n	8007886 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007880:	2310      	movs	r3, #16
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	e001      	b.n	800788a <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007886:	2320      	movs	r3, #32
 8007888:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	2b20      	cmp	r3, #32
 8007890:	d802      	bhi.n	8007898 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	005b      	lsls	r3, r3, #1
 8007896:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8007898:	2380      	movs	r3, #128	; 0x80
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	0018      	movs	r0, r3
 800789e:	f001 f95b 	bl	8008b58 <HAL_RCCEx_GetPeriphCLKFreq>
 80078a2:	0003      	movs	r3, r0
 80078a4:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	691a      	ldr	r2, [r3, #16]
 80078aa:	2380      	movs	r3, #128	; 0x80
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d131      	bne.n	8007916 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d016      	beq.n	80078e8 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	0019      	movs	r1, r3
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f7f8 fc1f 	bl	8000104 <__udivsi3>
 80078c6:	0003      	movs	r3, r0
 80078c8:	001a      	movs	r2, r3
 80078ca:	0013      	movs	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	189b      	adds	r3, r3, r2
 80078d0:	005b      	lsls	r3, r3, #1
 80078d2:	001a      	movs	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	0019      	movs	r1, r3
 80078da:	0010      	movs	r0, r2
 80078dc:	f7f8 fc12 	bl	8000104 <__udivsi3>
 80078e0:	0003      	movs	r3, r0
 80078e2:	3305      	adds	r3, #5
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	e02a      	b.n	800793e <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	00db      	lsls	r3, r3, #3
 80078ec:	0019      	movs	r1, r3
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f7f8 fc08 	bl	8000104 <__udivsi3>
 80078f4:	0003      	movs	r3, r0
 80078f6:	001a      	movs	r2, r3
 80078f8:	0013      	movs	r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	189b      	adds	r3, r3, r2
 80078fe:	005b      	lsls	r3, r3, #1
 8007900:	001a      	movs	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	0019      	movs	r1, r3
 8007908:	0010      	movs	r0, r2
 800790a:	f7f8 fbfb 	bl	8000104 <__udivsi3>
 800790e:	0003      	movs	r3, r0
 8007910:	3305      	adds	r3, #5
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	e013      	b.n	800793e <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007916:	6979      	ldr	r1, [r7, #20]
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f7f8 fbf3 	bl	8000104 <__udivsi3>
 800791e:	0003      	movs	r3, r0
 8007920:	001a      	movs	r2, r3
 8007922:	0013      	movs	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	189b      	adds	r3, r3, r2
 8007928:	005b      	lsls	r3, r3, #1
 800792a:	001a      	movs	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	0019      	movs	r1, r3
 8007932:	0010      	movs	r0, r2
 8007934:	f7f8 fbe6 	bl	8000104 <__udivsi3>
 8007938:	0003      	movs	r3, r0
 800793a:	3305      	adds	r3, #5
 800793c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	210a      	movs	r1, #10
 8007942:	0018      	movs	r0, r3
 8007944:	f7f8 fbde 	bl	8000104 <__udivsi3>
 8007948:	0003      	movs	r3, r0
 800794a:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	2201      	movs	r2, #1
 8007950:	4013      	ands	r3, r2
 8007952:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	085b      	lsrs	r3, r3, #1
 800795c:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	021b      	lsls	r3, r3, #8
 8007962:	61bb      	str	r3, [r7, #24]
 8007964:	e003      	b.n	800796e <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007966:	2302      	movs	r3, #2
 8007968:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800796a:	2300      	movs	r3, #0
 800796c:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d902      	bls.n	800797a <HAL_I2S_Init+0x15a>
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	2bff      	cmp	r3, #255	; 0xff
 8007978:	d907      	bls.n	800798a <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797e:	2210      	movs	r2, #16
 8007980:	431a      	orrs	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e039      	b.n	80079fe <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	691a      	ldr	r2, [r3, #16]
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	431a      	orrs	r2, r3
 8007992:	0011      	movs	r1, r2
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	69fa      	ldr	r2, [r7, #28]
 800799a:	430a      	orrs	r2, r1
 800799c:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	69db      	ldr	r3, [r3, #28]
 80079a4:	4a18      	ldr	r2, [pc, #96]	; (8007a08 <HAL_I2S_Init+0x1e8>)
 80079a6:	401a      	ands	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6859      	ldr	r1, [r3, #4]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	4319      	orrs	r1, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	4319      	orrs	r1, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	699b      	ldr	r3, [r3, #24]
 80079bc:	430b      	orrs	r3, r1
 80079be:	431a      	orrs	r2, r3
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2180      	movs	r1, #128	; 0x80
 80079c6:	0109      	lsls	r1, r1, #4
 80079c8:	430a      	orrs	r2, r1
 80079ca:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	2b30      	cmp	r3, #48	; 0x30
 80079d2:	d003      	beq.n	80079dc <HAL_I2S_Init+0x1bc>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	2bb0      	cmp	r3, #176	; 0xb0
 80079da:	d108      	bne.n	80079ee <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	69da      	ldr	r2, [r3, #28]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	2180      	movs	r1, #128	; 0x80
 80079e8:	0149      	lsls	r1, r1, #5
 80079ea:	430a      	orrs	r2, r1
 80079ec:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2235      	movs	r2, #53	; 0x35
 80079f8:	2101      	movs	r1, #1
 80079fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	0018      	movs	r0, r3
 8007a00:	46bd      	mov	sp, r7
 8007a02:	b008      	add	sp, #32
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	46c0      	nop			; (mov r8, r8)
 8007a08:	fffff040 	.word	0xfffff040

08007a0c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	1dbb      	adds	r3, r7, #6
 8007a18:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d003      	beq.n	8007a28 <HAL_I2S_Transmit_DMA+0x1c>
 8007a20:	1dbb      	adds	r3, r7, #6
 8007a22:	881b      	ldrh	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e091      	b.n	8007b50 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2234      	movs	r2, #52	; 0x34
 8007a30:	5c9b      	ldrb	r3, [r3, r2]
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d101      	bne.n	8007a3c <HAL_I2S_Transmit_DMA+0x30>
 8007a38:	2302      	movs	r3, #2
 8007a3a:	e089      	b.n	8007b50 <HAL_I2S_Transmit_DMA+0x144>
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2234      	movs	r2, #52	; 0x34
 8007a40:	2101      	movs	r1, #1
 8007a42:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2235      	movs	r2, #53	; 0x35
 8007a48:	5c9b      	ldrb	r3, [r3, r2]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d005      	beq.n	8007a5c <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2234      	movs	r2, #52	; 0x34
 8007a54:	2100      	movs	r1, #0
 8007a56:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007a58:	2302      	movs	r3, #2
 8007a5a:	e079      	b.n	8007b50 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2235      	movs	r2, #53	; 0x35
 8007a60:	2103      	movs	r1, #3
 8007a62:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	2207      	movs	r2, #7
 8007a78:	4013      	ands	r3, r2
 8007a7a:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	2b03      	cmp	r3, #3
 8007a80:	d002      	beq.n	8007a88 <HAL_I2S_Transmit_DMA+0x7c>
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	2b05      	cmp	r3, #5
 8007a86:	d10c      	bne.n	8007aa2 <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007a88:	1dbb      	adds	r3, r7, #6
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	18db      	adds	r3, r3, r3
 8007a8e:	b29a      	uxth	r2, r3
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8007a94:	1dbb      	adds	r3, r7, #6
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	18db      	adds	r3, r3, r3
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	845a      	strh	r2, [r3, #34]	; 0x22
 8007aa0:	e007      	b.n	8007ab2 <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	1dba      	adds	r2, r7, #6
 8007aa6:	8812      	ldrh	r2, [r2, #0]
 8007aa8:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	1dba      	adds	r2, r7, #6
 8007aae:	8812      	ldrh	r2, [r2, #0]
 8007ab0:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab6:	4a28      	ldr	r2, [pc, #160]	; (8007b58 <HAL_I2S_Transmit_DMA+0x14c>)
 8007ab8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007abe:	4a27      	ldr	r2, [pc, #156]	; (8007b5c <HAL_I2S_Transmit_DMA+0x150>)
 8007ac0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac6:	4a26      	ldr	r2, [pc, #152]	; (8007b60 <HAL_I2S_Transmit_DMA+0x154>)
 8007ac8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007ad2:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007ada:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8c1b      	ldrh	r3, [r3, #32]
 8007ae0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007ae2:	f7fe f8c5 	bl	8005c70 <HAL_DMA_Start_IT>
 8007ae6:	1e03      	subs	r3, r0, #0
 8007ae8:	d00f      	beq.n	8007b0a <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aee:	2208      	movs	r2, #8
 8007af0:	431a      	orrs	r2, r3
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2235      	movs	r2, #53	; 0x35
 8007afa:	2101      	movs	r1, #1
 8007afc:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2234      	movs	r2, #52	; 0x34
 8007b02:	2100      	movs	r1, #0
 8007b04:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e022      	b.n	8007b50 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	69da      	ldr	r2, [r3, #28]
 8007b10:	2380      	movs	r3, #128	; 0x80
 8007b12:	00db      	lsls	r3, r3, #3
 8007b14:	4013      	ands	r3, r2
 8007b16:	d108      	bne.n	8007b2a <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	69da      	ldr	r2, [r3, #28]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2180      	movs	r1, #128	; 0x80
 8007b24:	00c9      	lsls	r1, r1, #3
 8007b26:	430a      	orrs	r2, r1
 8007b28:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	2202      	movs	r2, #2
 8007b32:	4013      	ands	r3, r2
 8007b34:	d107      	bne.n	8007b46 <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2102      	movs	r1, #2
 8007b42:	430a      	orrs	r2, r1
 8007b44:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2234      	movs	r2, #52	; 0x34
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	0018      	movs	r0, r3
 8007b52:	46bd      	mov	sp, r7
 8007b54:	b006      	add	sp, #24
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	08007c9f 	.word	0x08007c9f
 8007b5c:	08007c5b 	.word	0x08007c5b
 8007b60:	08007cbd 	.word	0x08007cbd

08007b64 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	099b      	lsrs	r3, r3, #6
 8007b80:	001a      	movs	r2, r3
 8007b82:	2301      	movs	r3, #1
 8007b84:	4013      	ands	r3, r2
 8007b86:	d10e      	bne.n	8007ba6 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007b8e:	d00a      	beq.n	8007ba6 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	099b      	lsrs	r3, r3, #6
 8007b94:	001a      	movs	r2, r3
 8007b96:	2301      	movs	r3, #1
 8007b98:	4013      	ands	r3, r2
 8007b9a:	d004      	beq.n	8007ba6 <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	0018      	movs	r0, r3
 8007ba0:	f000 f8e2 	bl	8007d68 <I2S_Receive_IT>
    return;
 8007ba4:	e046      	b.n	8007c34 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	085b      	lsrs	r3, r3, #1
 8007baa:	001a      	movs	r2, r3
 8007bac:	2301      	movs	r3, #1
 8007bae:	4013      	ands	r3, r2
 8007bb0:	d00a      	beq.n	8007bc8 <HAL_I2S_IRQHandler+0x64>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	09db      	lsrs	r3, r3, #7
 8007bb6:	001a      	movs	r2, r3
 8007bb8:	2301      	movs	r3, #1
 8007bba:	4013      	ands	r3, r2
 8007bbc:	d004      	beq.n	8007bc8 <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	0018      	movs	r0, r3
 8007bc2:	f000 f8a2 	bl	8007d0a <I2S_Transmit_IT>
    return;
 8007bc6:	e035      	b.n	8007c34 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	095b      	lsrs	r3, r3, #5
 8007bcc:	001a      	movs	r2, r3
 8007bce:	2301      	movs	r3, #1
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	d02f      	beq.n	8007c34 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	099b      	lsrs	r3, r3, #6
 8007bd8:	001a      	movs	r2, r3
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4013      	ands	r3, r2
 8007bde:	d00d      	beq.n	8007bfc <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2160      	movs	r1, #96	; 0x60
 8007bec:	438a      	bics	r2, r1
 8007bee:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf4:	2202      	movs	r2, #2
 8007bf6:	431a      	orrs	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	08db      	lsrs	r3, r3, #3
 8007c00:	001a      	movs	r2, r3
 8007c02:	2301      	movs	r3, #1
 8007c04:	4013      	ands	r3, r2
 8007c06:	d00d      	beq.n	8007c24 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	21a0      	movs	r1, #160	; 0xa0
 8007c14:	438a      	bics	r2, r1
 8007c16:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1c:	2204      	movs	r2, #4
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2235      	movs	r2, #53	; 0x35
 8007c28:	2101      	movs	r1, #1
 8007c2a:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	0018      	movs	r0, r3
 8007c30:	f000 f80b 	bl	8007c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007c34:	46bd      	mov	sp, r7
 8007c36:	b004      	add	sp, #16
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b082      	sub	sp, #8
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007c42:	46c0      	nop			; (mov r8, r8)
 8007c44:	46bd      	mov	sp, r7
 8007c46:	b002      	add	sp, #8
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b082      	sub	sp, #8
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007c52:	46c0      	nop			; (mov r8, r8)
 8007c54:	46bd      	mov	sp, r7
 8007c56:	b002      	add	sp, #8
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b084      	sub	sp, #16
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c66:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10e      	bne.n	8007c8e <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685a      	ldr	r2, [r3, #4]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2102      	movs	r1, #2
 8007c7c:	438a      	bics	r2, r1
 8007c7e:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	845a      	strh	r2, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2235      	movs	r2, #53	; 0x35
 8007c8a:	2101      	movs	r1, #1
 8007c8c:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	0018      	movs	r0, r3
 8007c92:	f7f9 fa9b 	bl	80011cc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007c96:	46c0      	nop			; (mov r8, r8)
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	b004      	add	sp, #16
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	0018      	movs	r0, r3
 8007cb0:	f7f9 fa74 	bl	800119c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007cb4:	46c0      	nop			; (mov r8, r8)
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	b004      	add	sp, #16
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	685a      	ldr	r2, [r3, #4]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2103      	movs	r1, #3
 8007cd6:	438a      	bics	r2, r1
 8007cd8:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	845a      	strh	r2, [r3, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	855a      	strh	r2, [r3, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2235      	movs	r2, #53	; 0x35
 8007cea:	2101      	movs	r1, #1
 8007cec:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf2:	2208      	movs	r2, #8
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	0018      	movs	r0, r3
 8007cfe:	f7ff ffa4 	bl	8007c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007d02:	46c0      	nop			; (mov r8, r8)
 8007d04:	46bd      	mov	sp, r7
 8007d06:	b004      	add	sp, #16
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b082      	sub	sp, #8
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	69db      	ldr	r3, [r3, #28]
 8007d16:	881a      	ldrh	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	69db      	ldr	r3, [r3, #28]
 8007d22:	1c9a      	adds	r2, r3, #2
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10f      	bne.n	8007d60 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	21a0      	movs	r1, #160	; 0xa0
 8007d4c:	438a      	bics	r2, r1
 8007d4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2235      	movs	r2, #53	; 0x35
 8007d54:	2101      	movs	r1, #1
 8007d56:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f7f9 fa36 	bl	80011cc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007d60:	46c0      	nop			; (mov r8, r8)
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b002      	add	sp, #8
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	b292      	uxth	r2, r2
 8007d7c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d82:	1c9a      	adds	r2, r3, #2
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d10f      	bne.n	8007dc0 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2160      	movs	r1, #96	; 0x60
 8007dac:	438a      	bics	r2, r1
 8007dae:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2235      	movs	r2, #53	; 0x35
 8007db4:	2101      	movs	r1, #1
 8007db6:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	0018      	movs	r0, r3
 8007dbc:	f7ff ff3d 	bl	8007c3a <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007dc0:	46c0      	nop			; (mov r8, r8)
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	b002      	add	sp, #8
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007dd0:	4b19      	ldr	r3, [pc, #100]	; (8007e38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a19      	ldr	r2, [pc, #100]	; (8007e3c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007dd6:	4013      	ands	r3, r2
 8007dd8:	0019      	movs	r1, r3
 8007dda:	4b17      	ldr	r3, [pc, #92]	; (8007e38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	2380      	movs	r3, #128	; 0x80
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d11f      	bne.n	8007e2c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007dec:	4b14      	ldr	r3, [pc, #80]	; (8007e40 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	0013      	movs	r3, r2
 8007df2:	005b      	lsls	r3, r3, #1
 8007df4:	189b      	adds	r3, r3, r2
 8007df6:	005b      	lsls	r3, r3, #1
 8007df8:	4912      	ldr	r1, [pc, #72]	; (8007e44 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007dfa:	0018      	movs	r0, r3
 8007dfc:	f7f8 f982 	bl	8000104 <__udivsi3>
 8007e00:	0003      	movs	r3, r0
 8007e02:	3301      	adds	r3, #1
 8007e04:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e06:	e008      	b.n	8007e1a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d003      	beq.n	8007e16 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	60fb      	str	r3, [r7, #12]
 8007e14:	e001      	b.n	8007e1a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e009      	b.n	8007e2e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e1a:	4b07      	ldr	r3, [pc, #28]	; (8007e38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007e1c:	695a      	ldr	r2, [r3, #20]
 8007e1e:	2380      	movs	r3, #128	; 0x80
 8007e20:	00db      	lsls	r3, r3, #3
 8007e22:	401a      	ands	r2, r3
 8007e24:	2380      	movs	r3, #128	; 0x80
 8007e26:	00db      	lsls	r3, r3, #3
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d0ed      	beq.n	8007e08 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	0018      	movs	r0, r3
 8007e30:	46bd      	mov	sp, r7
 8007e32:	b004      	add	sp, #16
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	46c0      	nop			; (mov r8, r8)
 8007e38:	40007000 	.word	0x40007000
 8007e3c:	fffff9ff 	.word	0xfffff9ff
 8007e40:	20000064 	.word	0x20000064
 8007e44:	000f4240 	.word	0x000f4240

08007e48 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007e4c:	4b03      	ldr	r3, [pc, #12]	; (8007e5c <LL_RCC_GetAPB1Prescaler+0x14>)
 8007e4e:	689a      	ldr	r2, [r3, #8]
 8007e50:	23e0      	movs	r3, #224	; 0xe0
 8007e52:	01db      	lsls	r3, r3, #7
 8007e54:	4013      	ands	r3, r2
}
 8007e56:	0018      	movs	r0, r3
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	40021000 	.word	0x40021000

08007e60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b088      	sub	sp, #32
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e2fe      	b.n	8008470 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2201      	movs	r2, #1
 8007e78:	4013      	ands	r3, r2
 8007e7a:	d100      	bne.n	8007e7e <HAL_RCC_OscConfig+0x1e>
 8007e7c:	e07c      	b.n	8007f78 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e7e:	4bc3      	ldr	r3, [pc, #780]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	2238      	movs	r2, #56	; 0x38
 8007e84:	4013      	ands	r3, r2
 8007e86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e88:	4bc0      	ldr	r3, [pc, #768]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	2203      	movs	r2, #3
 8007e8e:	4013      	ands	r3, r2
 8007e90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	2b10      	cmp	r3, #16
 8007e96:	d102      	bne.n	8007e9e <HAL_RCC_OscConfig+0x3e>
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	2b03      	cmp	r3, #3
 8007e9c:	d002      	beq.n	8007ea4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	2b08      	cmp	r3, #8
 8007ea2:	d10b      	bne.n	8007ebc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ea4:	4bb9      	ldr	r3, [pc, #740]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	2380      	movs	r3, #128	; 0x80
 8007eaa:	029b      	lsls	r3, r3, #10
 8007eac:	4013      	ands	r3, r2
 8007eae:	d062      	beq.n	8007f76 <HAL_RCC_OscConfig+0x116>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d15e      	bne.n	8007f76 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e2d9      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685a      	ldr	r2, [r3, #4]
 8007ec0:	2380      	movs	r3, #128	; 0x80
 8007ec2:	025b      	lsls	r3, r3, #9
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d107      	bne.n	8007ed8 <HAL_RCC_OscConfig+0x78>
 8007ec8:	4bb0      	ldr	r3, [pc, #704]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	4baf      	ldr	r3, [pc, #700]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ece:	2180      	movs	r1, #128	; 0x80
 8007ed0:	0249      	lsls	r1, r1, #9
 8007ed2:	430a      	orrs	r2, r1
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	e020      	b.n	8007f1a <HAL_RCC_OscConfig+0xba>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	23a0      	movs	r3, #160	; 0xa0
 8007ede:	02db      	lsls	r3, r3, #11
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d10e      	bne.n	8007f02 <HAL_RCC_OscConfig+0xa2>
 8007ee4:	4ba9      	ldr	r3, [pc, #676]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	4ba8      	ldr	r3, [pc, #672]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007eea:	2180      	movs	r1, #128	; 0x80
 8007eec:	02c9      	lsls	r1, r1, #11
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	4ba6      	ldr	r3, [pc, #664]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	4ba5      	ldr	r3, [pc, #660]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ef8:	2180      	movs	r1, #128	; 0x80
 8007efa:	0249      	lsls	r1, r1, #9
 8007efc:	430a      	orrs	r2, r1
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	e00b      	b.n	8007f1a <HAL_RCC_OscConfig+0xba>
 8007f02:	4ba2      	ldr	r3, [pc, #648]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	4ba1      	ldr	r3, [pc, #644]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f08:	49a1      	ldr	r1, [pc, #644]	; (8008190 <HAL_RCC_OscConfig+0x330>)
 8007f0a:	400a      	ands	r2, r1
 8007f0c:	601a      	str	r2, [r3, #0]
 8007f0e:	4b9f      	ldr	r3, [pc, #636]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	4b9e      	ldr	r3, [pc, #632]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f14:	499f      	ldr	r1, [pc, #636]	; (8008194 <HAL_RCC_OscConfig+0x334>)
 8007f16:	400a      	ands	r2, r1
 8007f18:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d014      	beq.n	8007f4c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f22:	f7fd fa99 	bl	8005458 <HAL_GetTick>
 8007f26:	0003      	movs	r3, r0
 8007f28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007f2a:	e008      	b.n	8007f3e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f2c:	f7fd fa94 	bl	8005458 <HAL_GetTick>
 8007f30:	0002      	movs	r2, r0
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	2b64      	cmp	r3, #100	; 0x64
 8007f38:	d901      	bls.n	8007f3e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	e298      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007f3e:	4b93      	ldr	r3, [pc, #588]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	2380      	movs	r3, #128	; 0x80
 8007f44:	029b      	lsls	r3, r3, #10
 8007f46:	4013      	ands	r3, r2
 8007f48:	d0f0      	beq.n	8007f2c <HAL_RCC_OscConfig+0xcc>
 8007f4a:	e015      	b.n	8007f78 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f4c:	f7fd fa84 	bl	8005458 <HAL_GetTick>
 8007f50:	0003      	movs	r3, r0
 8007f52:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007f54:	e008      	b.n	8007f68 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f56:	f7fd fa7f 	bl	8005458 <HAL_GetTick>
 8007f5a:	0002      	movs	r2, r0
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	2b64      	cmp	r3, #100	; 0x64
 8007f62:	d901      	bls.n	8007f68 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	e283      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007f68:	4b88      	ldr	r3, [pc, #544]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	2380      	movs	r3, #128	; 0x80
 8007f6e:	029b      	lsls	r3, r3, #10
 8007f70:	4013      	ands	r3, r2
 8007f72:	d1f0      	bne.n	8007f56 <HAL_RCC_OscConfig+0xf6>
 8007f74:	e000      	b.n	8007f78 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f76:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	4013      	ands	r3, r2
 8007f80:	d100      	bne.n	8007f84 <HAL_RCC_OscConfig+0x124>
 8007f82:	e099      	b.n	80080b8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f84:	4b81      	ldr	r3, [pc, #516]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	2238      	movs	r2, #56	; 0x38
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007f8e:	4b7f      	ldr	r3, [pc, #508]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	2203      	movs	r2, #3
 8007f94:	4013      	ands	r3, r2
 8007f96:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	2b10      	cmp	r3, #16
 8007f9c:	d102      	bne.n	8007fa4 <HAL_RCC_OscConfig+0x144>
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	2b02      	cmp	r3, #2
 8007fa2:	d002      	beq.n	8007faa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d135      	bne.n	8008016 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007faa:	4b78      	ldr	r3, [pc, #480]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	2380      	movs	r3, #128	; 0x80
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	d005      	beq.n	8007fc2 <HAL_RCC_OscConfig+0x162>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e256      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fc2:	4b72      	ldr	r3, [pc, #456]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	4a74      	ldr	r2, [pc, #464]	; (8008198 <HAL_RCC_OscConfig+0x338>)
 8007fc8:	4013      	ands	r3, r2
 8007fca:	0019      	movs	r1, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	021a      	lsls	r2, r3, #8
 8007fd2:	4b6e      	ldr	r3, [pc, #440]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d112      	bne.n	8008004 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007fde:	4b6b      	ldr	r3, [pc, #428]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a6e      	ldr	r2, [pc, #440]	; (800819c <HAL_RCC_OscConfig+0x33c>)
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	0019      	movs	r1, r3
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	691a      	ldr	r2, [r3, #16]
 8007fec:	4b67      	ldr	r3, [pc, #412]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007ff2:	4b66      	ldr	r3, [pc, #408]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	0adb      	lsrs	r3, r3, #11
 8007ff8:	2207      	movs	r2, #7
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	4a68      	ldr	r2, [pc, #416]	; (80081a0 <HAL_RCC_OscConfig+0x340>)
 8007ffe:	40da      	lsrs	r2, r3
 8008000:	4b68      	ldr	r3, [pc, #416]	; (80081a4 <HAL_RCC_OscConfig+0x344>)
 8008002:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008004:	4b68      	ldr	r3, [pc, #416]	; (80081a8 <HAL_RCC_OscConfig+0x348>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	0018      	movs	r0, r3
 800800a:	f7fd f9c9 	bl	80053a0 <HAL_InitTick>
 800800e:	1e03      	subs	r3, r0, #0
 8008010:	d051      	beq.n	80080b6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e22c      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d030      	beq.n	8008080 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800801e:	4b5b      	ldr	r3, [pc, #364]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a5e      	ldr	r2, [pc, #376]	; (800819c <HAL_RCC_OscConfig+0x33c>)
 8008024:	4013      	ands	r3, r2
 8008026:	0019      	movs	r1, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	691a      	ldr	r2, [r3, #16]
 800802c:	4b57      	ldr	r3, [pc, #348]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 800802e:	430a      	orrs	r2, r1
 8008030:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8008032:	4b56      	ldr	r3, [pc, #344]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	4b55      	ldr	r3, [pc, #340]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008038:	2180      	movs	r1, #128	; 0x80
 800803a:	0049      	lsls	r1, r1, #1
 800803c:	430a      	orrs	r2, r1
 800803e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008040:	f7fd fa0a 	bl	8005458 <HAL_GetTick>
 8008044:	0003      	movs	r3, r0
 8008046:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008048:	e008      	b.n	800805c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800804a:	f7fd fa05 	bl	8005458 <HAL_GetTick>
 800804e:	0002      	movs	r2, r0
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	2b02      	cmp	r3, #2
 8008056:	d901      	bls.n	800805c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e209      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800805c:	4b4b      	ldr	r3, [pc, #300]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	2380      	movs	r3, #128	; 0x80
 8008062:	00db      	lsls	r3, r3, #3
 8008064:	4013      	ands	r3, r2
 8008066:	d0f0      	beq.n	800804a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008068:	4b48      	ldr	r3, [pc, #288]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	4a4a      	ldr	r2, [pc, #296]	; (8008198 <HAL_RCC_OscConfig+0x338>)
 800806e:	4013      	ands	r3, r2
 8008070:	0019      	movs	r1, r3
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	695b      	ldr	r3, [r3, #20]
 8008076:	021a      	lsls	r2, r3, #8
 8008078:	4b44      	ldr	r3, [pc, #272]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 800807a:	430a      	orrs	r2, r1
 800807c:	605a      	str	r2, [r3, #4]
 800807e:	e01b      	b.n	80080b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008080:	4b42      	ldr	r3, [pc, #264]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	4b41      	ldr	r3, [pc, #260]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008086:	4949      	ldr	r1, [pc, #292]	; (80081ac <HAL_RCC_OscConfig+0x34c>)
 8008088:	400a      	ands	r2, r1
 800808a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800808c:	f7fd f9e4 	bl	8005458 <HAL_GetTick>
 8008090:	0003      	movs	r3, r0
 8008092:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008094:	e008      	b.n	80080a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008096:	f7fd f9df 	bl	8005458 <HAL_GetTick>
 800809a:	0002      	movs	r2, r0
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d901      	bls.n	80080a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e1e3      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80080a8:	4b38      	ldr	r3, [pc, #224]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	2380      	movs	r3, #128	; 0x80
 80080ae:	00db      	lsls	r3, r3, #3
 80080b0:	4013      	ands	r3, r2
 80080b2:	d1f0      	bne.n	8008096 <HAL_RCC_OscConfig+0x236>
 80080b4:	e000      	b.n	80080b8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080b6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2208      	movs	r2, #8
 80080be:	4013      	ands	r3, r2
 80080c0:	d047      	beq.n	8008152 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80080c2:	4b32      	ldr	r3, [pc, #200]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	2238      	movs	r2, #56	; 0x38
 80080c8:	4013      	ands	r3, r2
 80080ca:	2b18      	cmp	r3, #24
 80080cc:	d10a      	bne.n	80080e4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80080ce:	4b2f      	ldr	r3, [pc, #188]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 80080d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080d2:	2202      	movs	r2, #2
 80080d4:	4013      	ands	r3, r2
 80080d6:	d03c      	beq.n	8008152 <HAL_RCC_OscConfig+0x2f2>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d138      	bne.n	8008152 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e1c5      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	699b      	ldr	r3, [r3, #24]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d019      	beq.n	8008120 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80080ec:	4b27      	ldr	r3, [pc, #156]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 80080ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80080f0:	4b26      	ldr	r3, [pc, #152]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 80080f2:	2101      	movs	r1, #1
 80080f4:	430a      	orrs	r2, r1
 80080f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080f8:	f7fd f9ae 	bl	8005458 <HAL_GetTick>
 80080fc:	0003      	movs	r3, r0
 80080fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008100:	e008      	b.n	8008114 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008102:	f7fd f9a9 	bl	8005458 <HAL_GetTick>
 8008106:	0002      	movs	r2, r0
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	2b02      	cmp	r3, #2
 800810e:	d901      	bls.n	8008114 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e1ad      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008114:	4b1d      	ldr	r3, [pc, #116]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008118:	2202      	movs	r2, #2
 800811a:	4013      	ands	r3, r2
 800811c:	d0f1      	beq.n	8008102 <HAL_RCC_OscConfig+0x2a2>
 800811e:	e018      	b.n	8008152 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008120:	4b1a      	ldr	r3, [pc, #104]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008122:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008124:	4b19      	ldr	r3, [pc, #100]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008126:	2101      	movs	r1, #1
 8008128:	438a      	bics	r2, r1
 800812a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800812c:	f7fd f994 	bl	8005458 <HAL_GetTick>
 8008130:	0003      	movs	r3, r0
 8008132:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008134:	e008      	b.n	8008148 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008136:	f7fd f98f 	bl	8005458 <HAL_GetTick>
 800813a:	0002      	movs	r2, r0
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	2b02      	cmp	r3, #2
 8008142:	d901      	bls.n	8008148 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	e193      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008148:	4b10      	ldr	r3, [pc, #64]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 800814a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800814c:	2202      	movs	r2, #2
 800814e:	4013      	ands	r3, r2
 8008150:	d1f1      	bne.n	8008136 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2204      	movs	r2, #4
 8008158:	4013      	ands	r3, r2
 800815a:	d100      	bne.n	800815e <HAL_RCC_OscConfig+0x2fe>
 800815c:	e0c6      	b.n	80082ec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800815e:	231f      	movs	r3, #31
 8008160:	18fb      	adds	r3, r7, r3
 8008162:	2200      	movs	r2, #0
 8008164:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008166:	4b09      	ldr	r3, [pc, #36]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	2238      	movs	r2, #56	; 0x38
 800816c:	4013      	ands	r3, r2
 800816e:	2b20      	cmp	r3, #32
 8008170:	d11e      	bne.n	80081b0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008172:	4b06      	ldr	r3, [pc, #24]	; (800818c <HAL_RCC_OscConfig+0x32c>)
 8008174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008176:	2202      	movs	r2, #2
 8008178:	4013      	ands	r3, r2
 800817a:	d100      	bne.n	800817e <HAL_RCC_OscConfig+0x31e>
 800817c:	e0b6      	b.n	80082ec <HAL_RCC_OscConfig+0x48c>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d000      	beq.n	8008188 <HAL_RCC_OscConfig+0x328>
 8008186:	e0b1      	b.n	80082ec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e171      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
 800818c:	40021000 	.word	0x40021000
 8008190:	fffeffff 	.word	0xfffeffff
 8008194:	fffbffff 	.word	0xfffbffff
 8008198:	ffff80ff 	.word	0xffff80ff
 800819c:	ffffc7ff 	.word	0xffffc7ff
 80081a0:	00f42400 	.word	0x00f42400
 80081a4:	20000064 	.word	0x20000064
 80081a8:	20000068 	.word	0x20000068
 80081ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80081b0:	4bb1      	ldr	r3, [pc, #708]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80081b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081b4:	2380      	movs	r3, #128	; 0x80
 80081b6:	055b      	lsls	r3, r3, #21
 80081b8:	4013      	ands	r3, r2
 80081ba:	d101      	bne.n	80081c0 <HAL_RCC_OscConfig+0x360>
 80081bc:	2301      	movs	r3, #1
 80081be:	e000      	b.n	80081c2 <HAL_RCC_OscConfig+0x362>
 80081c0:	2300      	movs	r3, #0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d011      	beq.n	80081ea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80081c6:	4bac      	ldr	r3, [pc, #688]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80081c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081ca:	4bab      	ldr	r3, [pc, #684]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80081cc:	2180      	movs	r1, #128	; 0x80
 80081ce:	0549      	lsls	r1, r1, #21
 80081d0:	430a      	orrs	r2, r1
 80081d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80081d4:	4ba8      	ldr	r3, [pc, #672]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80081d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081d8:	2380      	movs	r3, #128	; 0x80
 80081da:	055b      	lsls	r3, r3, #21
 80081dc:	4013      	ands	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]
 80081e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80081e2:	231f      	movs	r3, #31
 80081e4:	18fb      	adds	r3, r7, r3
 80081e6:	2201      	movs	r2, #1
 80081e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80081ea:	4ba4      	ldr	r3, [pc, #656]	; (800847c <HAL_RCC_OscConfig+0x61c>)
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	2380      	movs	r3, #128	; 0x80
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	4013      	ands	r3, r2
 80081f4:	d11a      	bne.n	800822c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081f6:	4ba1      	ldr	r3, [pc, #644]	; (800847c <HAL_RCC_OscConfig+0x61c>)
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	4ba0      	ldr	r3, [pc, #640]	; (800847c <HAL_RCC_OscConfig+0x61c>)
 80081fc:	2180      	movs	r1, #128	; 0x80
 80081fe:	0049      	lsls	r1, r1, #1
 8008200:	430a      	orrs	r2, r1
 8008202:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008204:	f7fd f928 	bl	8005458 <HAL_GetTick>
 8008208:	0003      	movs	r3, r0
 800820a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800820c:	e008      	b.n	8008220 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800820e:	f7fd f923 	bl	8005458 <HAL_GetTick>
 8008212:	0002      	movs	r2, r0
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d901      	bls.n	8008220 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e127      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008220:	4b96      	ldr	r3, [pc, #600]	; (800847c <HAL_RCC_OscConfig+0x61c>)
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	2380      	movs	r3, #128	; 0x80
 8008226:	005b      	lsls	r3, r3, #1
 8008228:	4013      	ands	r3, r2
 800822a:	d0f0      	beq.n	800820e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d106      	bne.n	8008242 <HAL_RCC_OscConfig+0x3e2>
 8008234:	4b90      	ldr	r3, [pc, #576]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008236:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008238:	4b8f      	ldr	r3, [pc, #572]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800823a:	2101      	movs	r1, #1
 800823c:	430a      	orrs	r2, r1
 800823e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008240:	e01c      	b.n	800827c <HAL_RCC_OscConfig+0x41c>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	2b05      	cmp	r3, #5
 8008248:	d10c      	bne.n	8008264 <HAL_RCC_OscConfig+0x404>
 800824a:	4b8b      	ldr	r3, [pc, #556]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800824c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800824e:	4b8a      	ldr	r3, [pc, #552]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008250:	2104      	movs	r1, #4
 8008252:	430a      	orrs	r2, r1
 8008254:	65da      	str	r2, [r3, #92]	; 0x5c
 8008256:	4b88      	ldr	r3, [pc, #544]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008258:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800825a:	4b87      	ldr	r3, [pc, #540]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800825c:	2101      	movs	r1, #1
 800825e:	430a      	orrs	r2, r1
 8008260:	65da      	str	r2, [r3, #92]	; 0x5c
 8008262:	e00b      	b.n	800827c <HAL_RCC_OscConfig+0x41c>
 8008264:	4b84      	ldr	r3, [pc, #528]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008266:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008268:	4b83      	ldr	r3, [pc, #524]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800826a:	2101      	movs	r1, #1
 800826c:	438a      	bics	r2, r1
 800826e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008270:	4b81      	ldr	r3, [pc, #516]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008272:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008274:	4b80      	ldr	r3, [pc, #512]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008276:	2104      	movs	r1, #4
 8008278:	438a      	bics	r2, r1
 800827a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d014      	beq.n	80082ae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008284:	f7fd f8e8 	bl	8005458 <HAL_GetTick>
 8008288:	0003      	movs	r3, r0
 800828a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800828c:	e009      	b.n	80082a2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800828e:	f7fd f8e3 	bl	8005458 <HAL_GetTick>
 8008292:	0002      	movs	r2, r0
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	1ad3      	subs	r3, r2, r3
 8008298:	4a79      	ldr	r2, [pc, #484]	; (8008480 <HAL_RCC_OscConfig+0x620>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e0e6      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082a2:	4b75      	ldr	r3, [pc, #468]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80082a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082a6:	2202      	movs	r2, #2
 80082a8:	4013      	ands	r3, r2
 80082aa:	d0f0      	beq.n	800828e <HAL_RCC_OscConfig+0x42e>
 80082ac:	e013      	b.n	80082d6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ae:	f7fd f8d3 	bl	8005458 <HAL_GetTick>
 80082b2:	0003      	movs	r3, r0
 80082b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80082b6:	e009      	b.n	80082cc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082b8:	f7fd f8ce 	bl	8005458 <HAL_GetTick>
 80082bc:	0002      	movs	r2, r0
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	4a6f      	ldr	r2, [pc, #444]	; (8008480 <HAL_RCC_OscConfig+0x620>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d901      	bls.n	80082cc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e0d1      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80082cc:	4b6a      	ldr	r3, [pc, #424]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80082ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082d0:	2202      	movs	r2, #2
 80082d2:	4013      	ands	r3, r2
 80082d4:	d1f0      	bne.n	80082b8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80082d6:	231f      	movs	r3, #31
 80082d8:	18fb      	adds	r3, r7, r3
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d105      	bne.n	80082ec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80082e0:	4b65      	ldr	r3, [pc, #404]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80082e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082e4:	4b64      	ldr	r3, [pc, #400]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80082e6:	4967      	ldr	r1, [pc, #412]	; (8008484 <HAL_RCC_OscConfig+0x624>)
 80082e8:	400a      	ands	r2, r1
 80082ea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	69db      	ldr	r3, [r3, #28]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d100      	bne.n	80082f6 <HAL_RCC_OscConfig+0x496>
 80082f4:	e0bb      	b.n	800846e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80082f6:	4b60      	ldr	r3, [pc, #384]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	2238      	movs	r2, #56	; 0x38
 80082fc:	4013      	ands	r3, r2
 80082fe:	2b10      	cmp	r3, #16
 8008300:	d100      	bne.n	8008304 <HAL_RCC_OscConfig+0x4a4>
 8008302:	e07b      	b.n	80083fc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	69db      	ldr	r3, [r3, #28]
 8008308:	2b02      	cmp	r3, #2
 800830a:	d156      	bne.n	80083ba <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800830c:	4b5a      	ldr	r3, [pc, #360]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	4b59      	ldr	r3, [pc, #356]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008312:	495d      	ldr	r1, [pc, #372]	; (8008488 <HAL_RCC_OscConfig+0x628>)
 8008314:	400a      	ands	r2, r1
 8008316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008318:	f7fd f89e 	bl	8005458 <HAL_GetTick>
 800831c:	0003      	movs	r3, r0
 800831e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008320:	e008      	b.n	8008334 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008322:	f7fd f899 	bl	8005458 <HAL_GetTick>
 8008326:	0002      	movs	r2, r0
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	2b02      	cmp	r3, #2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e09d      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008334:	4b50      	ldr	r3, [pc, #320]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	2380      	movs	r3, #128	; 0x80
 800833a:	049b      	lsls	r3, r3, #18
 800833c:	4013      	ands	r3, r2
 800833e:	d1f0      	bne.n	8008322 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008340:	4b4d      	ldr	r3, [pc, #308]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	4a51      	ldr	r2, [pc, #324]	; (800848c <HAL_RCC_OscConfig+0x62c>)
 8008346:	4013      	ands	r3, r2
 8008348:	0019      	movs	r1, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a1a      	ldr	r2, [r3, #32]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008352:	431a      	orrs	r2, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008358:	021b      	lsls	r3, r3, #8
 800835a:	431a      	orrs	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008360:	431a      	orrs	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008366:	431a      	orrs	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800836c:	431a      	orrs	r2, r3
 800836e:	4b42      	ldr	r3, [pc, #264]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008370:	430a      	orrs	r2, r1
 8008372:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008374:	4b40      	ldr	r3, [pc, #256]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	4b3f      	ldr	r3, [pc, #252]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800837a:	2180      	movs	r1, #128	; 0x80
 800837c:	0449      	lsls	r1, r1, #17
 800837e:	430a      	orrs	r2, r1
 8008380:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008382:	4b3d      	ldr	r3, [pc, #244]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008384:	68da      	ldr	r2, [r3, #12]
 8008386:	4b3c      	ldr	r3, [pc, #240]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 8008388:	2180      	movs	r1, #128	; 0x80
 800838a:	0549      	lsls	r1, r1, #21
 800838c:	430a      	orrs	r2, r1
 800838e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008390:	f7fd f862 	bl	8005458 <HAL_GetTick>
 8008394:	0003      	movs	r3, r0
 8008396:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008398:	e008      	b.n	80083ac <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800839a:	f7fd f85d 	bl	8005458 <HAL_GetTick>
 800839e:	0002      	movs	r2, r0
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	2b02      	cmp	r3, #2
 80083a6:	d901      	bls.n	80083ac <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80083a8:	2303      	movs	r3, #3
 80083aa:	e061      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083ac:	4b32      	ldr	r3, [pc, #200]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	2380      	movs	r3, #128	; 0x80
 80083b2:	049b      	lsls	r3, r3, #18
 80083b4:	4013      	ands	r3, r2
 80083b6:	d0f0      	beq.n	800839a <HAL_RCC_OscConfig+0x53a>
 80083b8:	e059      	b.n	800846e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083ba:	4b2f      	ldr	r3, [pc, #188]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	4b2e      	ldr	r3, [pc, #184]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083c0:	4931      	ldr	r1, [pc, #196]	; (8008488 <HAL_RCC_OscConfig+0x628>)
 80083c2:	400a      	ands	r2, r1
 80083c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083c6:	f7fd f847 	bl	8005458 <HAL_GetTick>
 80083ca:	0003      	movs	r3, r0
 80083cc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083ce:	e008      	b.n	80083e2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083d0:	f7fd f842 	bl	8005458 <HAL_GetTick>
 80083d4:	0002      	movs	r2, r0
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d901      	bls.n	80083e2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e046      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083e2:	4b25      	ldr	r3, [pc, #148]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	2380      	movs	r3, #128	; 0x80
 80083e8:	049b      	lsls	r3, r3, #18
 80083ea:	4013      	ands	r3, r2
 80083ec:	d1f0      	bne.n	80083d0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80083ee:	4b22      	ldr	r3, [pc, #136]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083f0:	68da      	ldr	r2, [r3, #12]
 80083f2:	4b21      	ldr	r3, [pc, #132]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 80083f4:	4926      	ldr	r1, [pc, #152]	; (8008490 <HAL_RCC_OscConfig+0x630>)
 80083f6:	400a      	ands	r2, r1
 80083f8:	60da      	str	r2, [r3, #12]
 80083fa:	e038      	b.n	800846e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	69db      	ldr	r3, [r3, #28]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d101      	bne.n	8008408 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008404:	2301      	movs	r3, #1
 8008406:	e033      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008408:	4b1b      	ldr	r3, [pc, #108]	; (8008478 <HAL_RCC_OscConfig+0x618>)
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	2203      	movs	r2, #3
 8008412:	401a      	ands	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6a1b      	ldr	r3, [r3, #32]
 8008418:	429a      	cmp	r2, r3
 800841a:	d126      	bne.n	800846a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	2270      	movs	r2, #112	; 0x70
 8008420:	401a      	ands	r2, r3
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008426:	429a      	cmp	r2, r3
 8008428:	d11f      	bne.n	800846a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	23fe      	movs	r3, #254	; 0xfe
 800842e:	01db      	lsls	r3, r3, #7
 8008430:	401a      	ands	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008436:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008438:	429a      	cmp	r2, r3
 800843a:	d116      	bne.n	800846a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	23f8      	movs	r3, #248	; 0xf8
 8008440:	039b      	lsls	r3, r3, #14
 8008442:	401a      	ands	r2, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008448:	429a      	cmp	r2, r3
 800844a:	d10e      	bne.n	800846a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	23e0      	movs	r3, #224	; 0xe0
 8008450:	051b      	lsls	r3, r3, #20
 8008452:	401a      	ands	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008458:	429a      	cmp	r2, r3
 800845a:	d106      	bne.n	800846a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	0f5b      	lsrs	r3, r3, #29
 8008460:	075a      	lsls	r2, r3, #29
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008466:	429a      	cmp	r2, r3
 8008468:	d001      	beq.n	800846e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e000      	b.n	8008470 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	0018      	movs	r0, r3
 8008472:	46bd      	mov	sp, r7
 8008474:	b008      	add	sp, #32
 8008476:	bd80      	pop	{r7, pc}
 8008478:	40021000 	.word	0x40021000
 800847c:	40007000 	.word	0x40007000
 8008480:	00001388 	.word	0x00001388
 8008484:	efffffff 	.word	0xefffffff
 8008488:	feffffff 	.word	0xfeffffff
 800848c:	11c1808c 	.word	0x11c1808c
 8008490:	eefefffc 	.word	0xeefefffc

08008494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	e0e9      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80084a8:	4b76      	ldr	r3, [pc, #472]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2207      	movs	r2, #7
 80084ae:	4013      	ands	r3, r2
 80084b0:	683a      	ldr	r2, [r7, #0]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d91e      	bls.n	80084f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084b6:	4b73      	ldr	r3, [pc, #460]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2207      	movs	r2, #7
 80084bc:	4393      	bics	r3, r2
 80084be:	0019      	movs	r1, r3
 80084c0:	4b70      	ldr	r3, [pc, #448]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	430a      	orrs	r2, r1
 80084c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80084c8:	f7fc ffc6 	bl	8005458 <HAL_GetTick>
 80084cc:	0003      	movs	r3, r0
 80084ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80084d0:	e009      	b.n	80084e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084d2:	f7fc ffc1 	bl	8005458 <HAL_GetTick>
 80084d6:	0002      	movs	r2, r0
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	1ad3      	subs	r3, r2, r3
 80084dc:	4a6a      	ldr	r2, [pc, #424]	; (8008688 <HAL_RCC_ClockConfig+0x1f4>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d901      	bls.n	80084e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e0ca      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80084e6:	4b67      	ldr	r3, [pc, #412]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2207      	movs	r2, #7
 80084ec:	4013      	ands	r3, r2
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d1ee      	bne.n	80084d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2202      	movs	r2, #2
 80084fa:	4013      	ands	r3, r2
 80084fc:	d015      	beq.n	800852a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2204      	movs	r2, #4
 8008504:	4013      	ands	r3, r2
 8008506:	d006      	beq.n	8008516 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008508:	4b60      	ldr	r3, [pc, #384]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800850a:	689a      	ldr	r2, [r3, #8]
 800850c:	4b5f      	ldr	r3, [pc, #380]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800850e:	21e0      	movs	r1, #224	; 0xe0
 8008510:	01c9      	lsls	r1, r1, #7
 8008512:	430a      	orrs	r2, r1
 8008514:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008516:	4b5d      	ldr	r3, [pc, #372]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	4a5d      	ldr	r2, [pc, #372]	; (8008690 <HAL_RCC_ClockConfig+0x1fc>)
 800851c:	4013      	ands	r3, r2
 800851e:	0019      	movs	r1, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689a      	ldr	r2, [r3, #8]
 8008524:	4b59      	ldr	r3, [pc, #356]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008526:	430a      	orrs	r2, r1
 8008528:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2201      	movs	r2, #1
 8008530:	4013      	ands	r3, r2
 8008532:	d057      	beq.n	80085e4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d107      	bne.n	800854c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800853c:	4b53      	ldr	r3, [pc, #332]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	2380      	movs	r3, #128	; 0x80
 8008542:	029b      	lsls	r3, r3, #10
 8008544:	4013      	ands	r3, r2
 8008546:	d12b      	bne.n	80085a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e097      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	2b02      	cmp	r3, #2
 8008552:	d107      	bne.n	8008564 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008554:	4b4d      	ldr	r3, [pc, #308]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	2380      	movs	r3, #128	; 0x80
 800855a:	049b      	lsls	r3, r3, #18
 800855c:	4013      	ands	r3, r2
 800855e:	d11f      	bne.n	80085a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e08b      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d107      	bne.n	800857c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800856c:	4b47      	ldr	r3, [pc, #284]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	2380      	movs	r3, #128	; 0x80
 8008572:	00db      	lsls	r3, r3, #3
 8008574:	4013      	ands	r3, r2
 8008576:	d113      	bne.n	80085a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e07f      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	2b03      	cmp	r3, #3
 8008582:	d106      	bne.n	8008592 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008584:	4b41      	ldr	r3, [pc, #260]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008588:	2202      	movs	r2, #2
 800858a:	4013      	ands	r3, r2
 800858c:	d108      	bne.n	80085a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	e074      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008592:	4b3e      	ldr	r3, [pc, #248]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008596:	2202      	movs	r2, #2
 8008598:	4013      	ands	r3, r2
 800859a:	d101      	bne.n	80085a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e06d      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80085a0:	4b3a      	ldr	r3, [pc, #232]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	2207      	movs	r2, #7
 80085a6:	4393      	bics	r3, r2
 80085a8:	0019      	movs	r1, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685a      	ldr	r2, [r3, #4]
 80085ae:	4b37      	ldr	r3, [pc, #220]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 80085b0:	430a      	orrs	r2, r1
 80085b2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085b4:	f7fc ff50 	bl	8005458 <HAL_GetTick>
 80085b8:	0003      	movs	r3, r0
 80085ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085bc:	e009      	b.n	80085d2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085be:	f7fc ff4b 	bl	8005458 <HAL_GetTick>
 80085c2:	0002      	movs	r2, r0
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	4a2f      	ldr	r2, [pc, #188]	; (8008688 <HAL_RCC_ClockConfig+0x1f4>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d901      	bls.n	80085d2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e054      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085d2:	4b2e      	ldr	r3, [pc, #184]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	2238      	movs	r2, #56	; 0x38
 80085d8:	401a      	ands	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	00db      	lsls	r3, r3, #3
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d1ec      	bne.n	80085be <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80085e4:	4b27      	ldr	r3, [pc, #156]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2207      	movs	r2, #7
 80085ea:	4013      	ands	r3, r2
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d21e      	bcs.n	8008630 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085f2:	4b24      	ldr	r3, [pc, #144]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2207      	movs	r2, #7
 80085f8:	4393      	bics	r3, r2
 80085fa:	0019      	movs	r1, r3
 80085fc:	4b21      	ldr	r3, [pc, #132]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	430a      	orrs	r2, r1
 8008602:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008604:	f7fc ff28 	bl	8005458 <HAL_GetTick>
 8008608:	0003      	movs	r3, r0
 800860a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800860c:	e009      	b.n	8008622 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800860e:	f7fc ff23 	bl	8005458 <HAL_GetTick>
 8008612:	0002      	movs	r2, r0
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	4a1b      	ldr	r2, [pc, #108]	; (8008688 <HAL_RCC_ClockConfig+0x1f4>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d901      	bls.n	8008622 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e02c      	b.n	800867c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008622:	4b18      	ldr	r3, [pc, #96]	; (8008684 <HAL_RCC_ClockConfig+0x1f0>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2207      	movs	r2, #7
 8008628:	4013      	ands	r3, r2
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	429a      	cmp	r2, r3
 800862e:	d1ee      	bne.n	800860e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2204      	movs	r2, #4
 8008636:	4013      	ands	r3, r2
 8008638:	d009      	beq.n	800864e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800863a:	4b14      	ldr	r3, [pc, #80]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	4a15      	ldr	r2, [pc, #84]	; (8008694 <HAL_RCC_ClockConfig+0x200>)
 8008640:	4013      	ands	r3, r2
 8008642:	0019      	movs	r1, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68da      	ldr	r2, [r3, #12]
 8008648:	4b10      	ldr	r3, [pc, #64]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 800864a:	430a      	orrs	r2, r1
 800864c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800864e:	f000 f829 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008652:	0001      	movs	r1, r0
 8008654:	4b0d      	ldr	r3, [pc, #52]	; (800868c <HAL_RCC_ClockConfig+0x1f8>)
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	0a1b      	lsrs	r3, r3, #8
 800865a:	220f      	movs	r2, #15
 800865c:	401a      	ands	r2, r3
 800865e:	4b0e      	ldr	r3, [pc, #56]	; (8008698 <HAL_RCC_ClockConfig+0x204>)
 8008660:	0092      	lsls	r2, r2, #2
 8008662:	58d3      	ldr	r3, [r2, r3]
 8008664:	221f      	movs	r2, #31
 8008666:	4013      	ands	r3, r2
 8008668:	000a      	movs	r2, r1
 800866a:	40da      	lsrs	r2, r3
 800866c:	4b0b      	ldr	r3, [pc, #44]	; (800869c <HAL_RCC_ClockConfig+0x208>)
 800866e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008670:	4b0b      	ldr	r3, [pc, #44]	; (80086a0 <HAL_RCC_ClockConfig+0x20c>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	0018      	movs	r0, r3
 8008676:	f7fc fe93 	bl	80053a0 <HAL_InitTick>
 800867a:	0003      	movs	r3, r0
}
 800867c:	0018      	movs	r0, r3
 800867e:	46bd      	mov	sp, r7
 8008680:	b004      	add	sp, #16
 8008682:	bd80      	pop	{r7, pc}
 8008684:	40022000 	.word	0x40022000
 8008688:	00001388 	.word	0x00001388
 800868c:	40021000 	.word	0x40021000
 8008690:	fffff0ff 	.word	0xfffff0ff
 8008694:	ffff8fff 	.word	0xffff8fff
 8008698:	08015fb8 	.word	0x08015fb8
 800869c:	20000064 	.word	0x20000064
 80086a0:	20000068 	.word	0x20000068

080086a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80086aa:	4b3c      	ldr	r3, [pc, #240]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	2238      	movs	r2, #56	; 0x38
 80086b0:	4013      	ands	r3, r2
 80086b2:	d10f      	bne.n	80086d4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80086b4:	4b39      	ldr	r3, [pc, #228]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	0adb      	lsrs	r3, r3, #11
 80086ba:	2207      	movs	r2, #7
 80086bc:	4013      	ands	r3, r2
 80086be:	2201      	movs	r2, #1
 80086c0:	409a      	lsls	r2, r3
 80086c2:	0013      	movs	r3, r2
 80086c4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	4835      	ldr	r0, [pc, #212]	; (80087a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80086ca:	f7f7 fd1b 	bl	8000104 <__udivsi3>
 80086ce:	0003      	movs	r3, r0
 80086d0:	613b      	str	r3, [r7, #16]
 80086d2:	e05d      	b.n	8008790 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80086d4:	4b31      	ldr	r3, [pc, #196]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	2238      	movs	r2, #56	; 0x38
 80086da:	4013      	ands	r3, r2
 80086dc:	2b08      	cmp	r3, #8
 80086de:	d102      	bne.n	80086e6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80086e0:	4b30      	ldr	r3, [pc, #192]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x100>)
 80086e2:	613b      	str	r3, [r7, #16]
 80086e4:	e054      	b.n	8008790 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80086e6:	4b2d      	ldr	r3, [pc, #180]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	2238      	movs	r2, #56	; 0x38
 80086ec:	4013      	ands	r3, r2
 80086ee:	2b10      	cmp	r3, #16
 80086f0:	d138      	bne.n	8008764 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80086f2:	4b2a      	ldr	r3, [pc, #168]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	2203      	movs	r2, #3
 80086f8:	4013      	ands	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086fc:	4b27      	ldr	r3, [pc, #156]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	091b      	lsrs	r3, r3, #4
 8008702:	2207      	movs	r2, #7
 8008704:	4013      	ands	r3, r2
 8008706:	3301      	adds	r3, #1
 8008708:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2b03      	cmp	r3, #3
 800870e:	d10d      	bne.n	800872c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008710:	68b9      	ldr	r1, [r7, #8]
 8008712:	4824      	ldr	r0, [pc, #144]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x100>)
 8008714:	f7f7 fcf6 	bl	8000104 <__udivsi3>
 8008718:	0003      	movs	r3, r0
 800871a:	0019      	movs	r1, r3
 800871c:	4b1f      	ldr	r3, [pc, #124]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	0a1b      	lsrs	r3, r3, #8
 8008722:	227f      	movs	r2, #127	; 0x7f
 8008724:	4013      	ands	r3, r2
 8008726:	434b      	muls	r3, r1
 8008728:	617b      	str	r3, [r7, #20]
        break;
 800872a:	e00d      	b.n	8008748 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800872c:	68b9      	ldr	r1, [r7, #8]
 800872e:	481c      	ldr	r0, [pc, #112]	; (80087a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008730:	f7f7 fce8 	bl	8000104 <__udivsi3>
 8008734:	0003      	movs	r3, r0
 8008736:	0019      	movs	r1, r3
 8008738:	4b18      	ldr	r3, [pc, #96]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	0a1b      	lsrs	r3, r3, #8
 800873e:	227f      	movs	r2, #127	; 0x7f
 8008740:	4013      	ands	r3, r2
 8008742:	434b      	muls	r3, r1
 8008744:	617b      	str	r3, [r7, #20]
        break;
 8008746:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008748:	4b14      	ldr	r3, [pc, #80]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	0f5b      	lsrs	r3, r3, #29
 800874e:	2207      	movs	r2, #7
 8008750:	4013      	ands	r3, r2
 8008752:	3301      	adds	r3, #1
 8008754:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	6978      	ldr	r0, [r7, #20]
 800875a:	f7f7 fcd3 	bl	8000104 <__udivsi3>
 800875e:	0003      	movs	r3, r0
 8008760:	613b      	str	r3, [r7, #16]
 8008762:	e015      	b.n	8008790 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008764:	4b0d      	ldr	r3, [pc, #52]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	2238      	movs	r2, #56	; 0x38
 800876a:	4013      	ands	r3, r2
 800876c:	2b20      	cmp	r3, #32
 800876e:	d103      	bne.n	8008778 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008770:	2380      	movs	r3, #128	; 0x80
 8008772:	021b      	lsls	r3, r3, #8
 8008774:	613b      	str	r3, [r7, #16]
 8008776:	e00b      	b.n	8008790 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008778:	4b08      	ldr	r3, [pc, #32]	; (800879c <HAL_RCC_GetSysClockFreq+0xf8>)
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	2238      	movs	r2, #56	; 0x38
 800877e:	4013      	ands	r3, r2
 8008780:	2b18      	cmp	r3, #24
 8008782:	d103      	bne.n	800878c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008784:	23fa      	movs	r3, #250	; 0xfa
 8008786:	01db      	lsls	r3, r3, #7
 8008788:	613b      	str	r3, [r7, #16]
 800878a:	e001      	b.n	8008790 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008790:	693b      	ldr	r3, [r7, #16]
}
 8008792:	0018      	movs	r0, r3
 8008794:	46bd      	mov	sp, r7
 8008796:	b006      	add	sp, #24
 8008798:	bd80      	pop	{r7, pc}
 800879a:	46c0      	nop			; (mov r8, r8)
 800879c:	40021000 	.word	0x40021000
 80087a0:	00f42400 	.word	0x00f42400
 80087a4:	007a1200 	.word	0x007a1200

080087a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80087ac:	4b02      	ldr	r3, [pc, #8]	; (80087b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80087ae:	681b      	ldr	r3, [r3, #0]
}
 80087b0:	0018      	movs	r0, r3
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	46c0      	nop			; (mov r8, r8)
 80087b8:	20000064 	.word	0x20000064

080087bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80087bc:	b5b0      	push	{r4, r5, r7, lr}
 80087be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80087c0:	f7ff fff2 	bl	80087a8 <HAL_RCC_GetHCLKFreq>
 80087c4:	0004      	movs	r4, r0
 80087c6:	f7ff fb3f 	bl	8007e48 <LL_RCC_GetAPB1Prescaler>
 80087ca:	0003      	movs	r3, r0
 80087cc:	0b1a      	lsrs	r2, r3, #12
 80087ce:	4b05      	ldr	r3, [pc, #20]	; (80087e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80087d0:	0092      	lsls	r2, r2, #2
 80087d2:	58d3      	ldr	r3, [r2, r3]
 80087d4:	221f      	movs	r2, #31
 80087d6:	4013      	ands	r3, r2
 80087d8:	40dc      	lsrs	r4, r3
 80087da:	0023      	movs	r3, r4
}
 80087dc:	0018      	movs	r0, r3
 80087de:	46bd      	mov	sp, r7
 80087e0:	bdb0      	pop	{r4, r5, r7, pc}
 80087e2:	46c0      	nop			; (mov r8, r8)
 80087e4:	08015ff8 	.word	0x08015ff8

080087e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80087f0:	2313      	movs	r3, #19
 80087f2:	18fb      	adds	r3, r7, r3
 80087f4:	2200      	movs	r2, #0
 80087f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80087f8:	2312      	movs	r3, #18
 80087fa:	18fb      	adds	r3, r7, r3
 80087fc:	2200      	movs	r2, #0
 80087fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	2380      	movs	r3, #128	; 0x80
 8008806:	029b      	lsls	r3, r3, #10
 8008808:	4013      	ands	r3, r2
 800880a:	d100      	bne.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800880c:	e0a3      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800880e:	2011      	movs	r0, #17
 8008810:	183b      	adds	r3, r7, r0
 8008812:	2200      	movs	r2, #0
 8008814:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008816:	4bc3      	ldr	r3, [pc, #780]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008818:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800881a:	2380      	movs	r3, #128	; 0x80
 800881c:	055b      	lsls	r3, r3, #21
 800881e:	4013      	ands	r3, r2
 8008820:	d110      	bne.n	8008844 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008822:	4bc0      	ldr	r3, [pc, #768]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008826:	4bbf      	ldr	r3, [pc, #764]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008828:	2180      	movs	r1, #128	; 0x80
 800882a:	0549      	lsls	r1, r1, #21
 800882c:	430a      	orrs	r2, r1
 800882e:	63da      	str	r2, [r3, #60]	; 0x3c
 8008830:	4bbc      	ldr	r3, [pc, #752]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008832:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008834:	2380      	movs	r3, #128	; 0x80
 8008836:	055b      	lsls	r3, r3, #21
 8008838:	4013      	ands	r3, r2
 800883a:	60bb      	str	r3, [r7, #8]
 800883c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800883e:	183b      	adds	r3, r7, r0
 8008840:	2201      	movs	r2, #1
 8008842:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008844:	4bb8      	ldr	r3, [pc, #736]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	4bb7      	ldr	r3, [pc, #732]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800884a:	2180      	movs	r1, #128	; 0x80
 800884c:	0049      	lsls	r1, r1, #1
 800884e:	430a      	orrs	r2, r1
 8008850:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008852:	f7fc fe01 	bl	8005458 <HAL_GetTick>
 8008856:	0003      	movs	r3, r0
 8008858:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800885a:	e00b      	b.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800885c:	f7fc fdfc 	bl	8005458 <HAL_GetTick>
 8008860:	0002      	movs	r2, r0
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	2b02      	cmp	r3, #2
 8008868:	d904      	bls.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800886a:	2313      	movs	r3, #19
 800886c:	18fb      	adds	r3, r7, r3
 800886e:	2203      	movs	r2, #3
 8008870:	701a      	strb	r2, [r3, #0]
        break;
 8008872:	e005      	b.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008874:	4bac      	ldr	r3, [pc, #688]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	2380      	movs	r3, #128	; 0x80
 800887a:	005b      	lsls	r3, r3, #1
 800887c:	4013      	ands	r3, r2
 800887e:	d0ed      	beq.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8008880:	2313      	movs	r3, #19
 8008882:	18fb      	adds	r3, r7, r3
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d154      	bne.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800888a:	4ba6      	ldr	r3, [pc, #664]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800888c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800888e:	23c0      	movs	r3, #192	; 0xc0
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	4013      	ands	r3, r2
 8008894:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d019      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d014      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80088a6:	4b9f      	ldr	r3, [pc, #636]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088aa:	4aa0      	ldr	r2, [pc, #640]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80088ac:	4013      	ands	r3, r2
 80088ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80088b0:	4b9c      	ldr	r3, [pc, #624]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80088b4:	4b9b      	ldr	r3, [pc, #620]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b6:	2180      	movs	r1, #128	; 0x80
 80088b8:	0249      	lsls	r1, r1, #9
 80088ba:	430a      	orrs	r2, r1
 80088bc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80088be:	4b99      	ldr	r3, [pc, #612]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80088c2:	4b98      	ldr	r3, [pc, #608]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088c4:	499a      	ldr	r1, [pc, #616]	; (8008b30 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80088c6:	400a      	ands	r2, r1
 80088c8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80088ca:	4b96      	ldr	r3, [pc, #600]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2201      	movs	r2, #1
 80088d4:	4013      	ands	r3, r2
 80088d6:	d016      	beq.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088d8:	f7fc fdbe 	bl	8005458 <HAL_GetTick>
 80088dc:	0003      	movs	r3, r0
 80088de:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088e0:	e00c      	b.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088e2:	f7fc fdb9 	bl	8005458 <HAL_GetTick>
 80088e6:	0002      	movs	r2, r0
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	4a91      	ldr	r2, [pc, #580]	; (8008b34 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d904      	bls.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80088f2:	2313      	movs	r3, #19
 80088f4:	18fb      	adds	r3, r7, r3
 80088f6:	2203      	movs	r2, #3
 80088f8:	701a      	strb	r2, [r3, #0]
            break;
 80088fa:	e004      	b.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088fc:	4b89      	ldr	r3, [pc, #548]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008900:	2202      	movs	r2, #2
 8008902:	4013      	ands	r3, r2
 8008904:	d0ed      	beq.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8008906:	2313      	movs	r3, #19
 8008908:	18fb      	adds	r3, r7, r3
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d10a      	bne.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008910:	4b84      	ldr	r3, [pc, #528]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008914:	4a85      	ldr	r2, [pc, #532]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8008916:	4013      	ands	r3, r2
 8008918:	0019      	movs	r1, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800891e:	4b81      	ldr	r3, [pc, #516]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008920:	430a      	orrs	r2, r1
 8008922:	65da      	str	r2, [r3, #92]	; 0x5c
 8008924:	e00c      	b.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008926:	2312      	movs	r3, #18
 8008928:	18fb      	adds	r3, r7, r3
 800892a:	2213      	movs	r2, #19
 800892c:	18ba      	adds	r2, r7, r2
 800892e:	7812      	ldrb	r2, [r2, #0]
 8008930:	701a      	strb	r2, [r3, #0]
 8008932:	e005      	b.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008934:	2312      	movs	r3, #18
 8008936:	18fb      	adds	r3, r7, r3
 8008938:	2213      	movs	r2, #19
 800893a:	18ba      	adds	r2, r7, r2
 800893c:	7812      	ldrb	r2, [r2, #0]
 800893e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008940:	2311      	movs	r3, #17
 8008942:	18fb      	adds	r3, r7, r3
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d105      	bne.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800894a:	4b76      	ldr	r3, [pc, #472]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800894c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800894e:	4b75      	ldr	r3, [pc, #468]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008950:	4979      	ldr	r1, [pc, #484]	; (8008b38 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8008952:	400a      	ands	r2, r1
 8008954:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2201      	movs	r2, #1
 800895c:	4013      	ands	r3, r2
 800895e:	d009      	beq.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008960:	4b70      	ldr	r3, [pc, #448]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008964:	2203      	movs	r2, #3
 8008966:	4393      	bics	r3, r2
 8008968:	0019      	movs	r1, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	4b6d      	ldr	r3, [pc, #436]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008970:	430a      	orrs	r2, r1
 8008972:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2202      	movs	r2, #2
 800897a:	4013      	ands	r3, r2
 800897c:	d009      	beq.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800897e:	4b69      	ldr	r3, [pc, #420]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008982:	220c      	movs	r2, #12
 8008984:	4393      	bics	r3, r2
 8008986:	0019      	movs	r1, r3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	689a      	ldr	r2, [r3, #8]
 800898c:	4b65      	ldr	r3, [pc, #404]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800898e:	430a      	orrs	r2, r1
 8008990:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2210      	movs	r2, #16
 8008998:	4013      	ands	r3, r2
 800899a:	d009      	beq.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800899c:	4b61      	ldr	r3, [pc, #388]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800899e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089a0:	4a66      	ldr	r2, [pc, #408]	; (8008b3c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80089a2:	4013      	ands	r3, r2
 80089a4:	0019      	movs	r1, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	4b5e      	ldr	r3, [pc, #376]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089ac:	430a      	orrs	r2, r1
 80089ae:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	2380      	movs	r3, #128	; 0x80
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	4013      	ands	r3, r2
 80089ba:	d009      	beq.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80089bc:	4b59      	ldr	r3, [pc, #356]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c0:	4a5f      	ldr	r2, [pc, #380]	; (8008b40 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80089c2:	4013      	ands	r3, r2
 80089c4:	0019      	movs	r1, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	699a      	ldr	r2, [r3, #24]
 80089ca:	4b56      	ldr	r3, [pc, #344]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089cc:	430a      	orrs	r2, r1
 80089ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	2380      	movs	r3, #128	; 0x80
 80089d6:	00db      	lsls	r3, r3, #3
 80089d8:	4013      	ands	r3, r2
 80089da:	d009      	beq.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80089dc:	4b51      	ldr	r3, [pc, #324]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089e0:	4a58      	ldr	r2, [pc, #352]	; (8008b44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80089e2:	4013      	ands	r3, r2
 80089e4:	0019      	movs	r1, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	69da      	ldr	r2, [r3, #28]
 80089ea:	4b4e      	ldr	r3, [pc, #312]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089ec:	430a      	orrs	r2, r1
 80089ee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2220      	movs	r2, #32
 80089f6:	4013      	ands	r3, r2
 80089f8:	d009      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80089fa:	4b4a      	ldr	r3, [pc, #296]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089fe:	4a52      	ldr	r2, [pc, #328]	; (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008a00:	4013      	ands	r3, r2
 8008a02:	0019      	movs	r1, r3
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	691a      	ldr	r2, [r3, #16]
 8008a08:	4b46      	ldr	r3, [pc, #280]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a0a:	430a      	orrs	r2, r1
 8008a0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	2380      	movs	r3, #128	; 0x80
 8008a14:	01db      	lsls	r3, r3, #7
 8008a16:	4013      	ands	r3, r2
 8008a18:	d015      	beq.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008a1a:	4b42      	ldr	r3, [pc, #264]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	0899      	lsrs	r1, r3, #2
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a1a      	ldr	r2, [r3, #32]
 8008a26:	4b3f      	ldr	r3, [pc, #252]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a28:	430a      	orrs	r2, r1
 8008a2a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6a1a      	ldr	r2, [r3, #32]
 8008a30:	2380      	movs	r3, #128	; 0x80
 8008a32:	05db      	lsls	r3, r3, #23
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d106      	bne.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008a38:	4b3a      	ldr	r3, [pc, #232]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a3a:	68da      	ldr	r2, [r3, #12]
 8008a3c:	4b39      	ldr	r3, [pc, #228]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a3e:	2180      	movs	r1, #128	; 0x80
 8008a40:	0249      	lsls	r1, r1, #9
 8008a42:	430a      	orrs	r2, r1
 8008a44:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	2380      	movs	r3, #128	; 0x80
 8008a4c:	031b      	lsls	r3, r3, #12
 8008a4e:	4013      	ands	r3, r2
 8008a50:	d009      	beq.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008a52:	4b34      	ldr	r3, [pc, #208]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a56:	2240      	movs	r2, #64	; 0x40
 8008a58:	4393      	bics	r3, r2
 8008a5a:	0019      	movs	r1, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a60:	4b30      	ldr	r3, [pc, #192]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a62:	430a      	orrs	r2, r1
 8008a64:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	2380      	movs	r3, #128	; 0x80
 8008a6c:	039b      	lsls	r3, r3, #14
 8008a6e:	4013      	ands	r3, r2
 8008a70:	d016      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008a72:	4b2c      	ldr	r3, [pc, #176]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a76:	4a35      	ldr	r2, [pc, #212]	; (8008b4c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008a78:	4013      	ands	r3, r2
 8008a7a:	0019      	movs	r1, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a80:	4b28      	ldr	r3, [pc, #160]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a82:	430a      	orrs	r2, r1
 8008a84:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a8a:	2380      	movs	r3, #128	; 0x80
 8008a8c:	03db      	lsls	r3, r3, #15
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d106      	bne.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008a92:	4b24      	ldr	r3, [pc, #144]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a94:	68da      	ldr	r2, [r3, #12]
 8008a96:	4b23      	ldr	r3, [pc, #140]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a98:	2180      	movs	r1, #128	; 0x80
 8008a9a:	0449      	lsls	r1, r1, #17
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	2380      	movs	r3, #128	; 0x80
 8008aa6:	03db      	lsls	r3, r3, #15
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	d016      	beq.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008aac:	4b1d      	ldr	r3, [pc, #116]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008aae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ab0:	4a27      	ldr	r2, [pc, #156]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	0019      	movs	r1, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aba:	4b1a      	ldr	r3, [pc, #104]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008abc:	430a      	orrs	r2, r1
 8008abe:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ac4:	2380      	movs	r3, #128	; 0x80
 8008ac6:	045b      	lsls	r3, r3, #17
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d106      	bne.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008acc:	4b15      	ldr	r3, [pc, #84]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ace:	68da      	ldr	r2, [r3, #12]
 8008ad0:	4b14      	ldr	r3, [pc, #80]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ad2:	2180      	movs	r1, #128	; 0x80
 8008ad4:	0449      	lsls	r1, r1, #17
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	2380      	movs	r3, #128	; 0x80
 8008ae0:	011b      	lsls	r3, r3, #4
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	d016      	beq.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008ae6:	4b0f      	ldr	r3, [pc, #60]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aea:	4a1a      	ldr	r2, [pc, #104]	; (8008b54 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008aec:	4013      	ands	r3, r2
 8008aee:	0019      	movs	r1, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	695a      	ldr	r2, [r3, #20]
 8008af4:	4b0b      	ldr	r3, [pc, #44]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008af6:	430a      	orrs	r2, r1
 8008af8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	695a      	ldr	r2, [r3, #20]
 8008afe:	2380      	movs	r3, #128	; 0x80
 8008b00:	01db      	lsls	r3, r3, #7
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d106      	bne.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008b06:	4b07      	ldr	r3, [pc, #28]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b08:	68da      	ldr	r2, [r3, #12]
 8008b0a:	4b06      	ldr	r3, [pc, #24]	; (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b0c:	2180      	movs	r1, #128	; 0x80
 8008b0e:	0249      	lsls	r1, r1, #9
 8008b10:	430a      	orrs	r2, r1
 8008b12:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008b14:	2312      	movs	r3, #18
 8008b16:	18fb      	adds	r3, r7, r3
 8008b18:	781b      	ldrb	r3, [r3, #0]
}
 8008b1a:	0018      	movs	r0, r3
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b006      	add	sp, #24
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	40021000 	.word	0x40021000
 8008b28:	40007000 	.word	0x40007000
 8008b2c:	fffffcff 	.word	0xfffffcff
 8008b30:	fffeffff 	.word	0xfffeffff
 8008b34:	00001388 	.word	0x00001388
 8008b38:	efffffff 	.word	0xefffffff
 8008b3c:	fffff3ff 	.word	0xfffff3ff
 8008b40:	fff3ffff 	.word	0xfff3ffff
 8008b44:	ffcfffff 	.word	0xffcfffff
 8008b48:	ffffcfff 	.word	0xffffcfff
 8008b4c:	ffbfffff 	.word	0xffbfffff
 8008b50:	feffffff 	.word	0xfeffffff
 8008b54:	ffff3fff 	.word	0xffff3fff

08008b58 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b086      	sub	sp, #24
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008b60:	2300      	movs	r3, #0
 8008b62:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	2380      	movs	r3, #128	; 0x80
 8008b68:	029b      	lsls	r3, r3, #10
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d136      	bne.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008b6e:	4bcd      	ldr	r3, [pc, #820]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008b72:	23c0      	movs	r3, #192	; 0xc0
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4013      	ands	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008b7a:	4bca      	ldr	r3, [pc, #808]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b7e:	2202      	movs	r2, #2
 8008b80:	4013      	ands	r3, r2
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d108      	bne.n	8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	2380      	movs	r3, #128	; 0x80
 8008b8a:	005b      	lsls	r3, r3, #1
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d103      	bne.n	8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8008b90:	2380      	movs	r3, #128	; 0x80
 8008b92:	021b      	lsls	r3, r3, #8
 8008b94:	617b      	str	r3, [r7, #20]
 8008b96:	e31c      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008b98:	4bc2      	ldr	r3, [pc, #776]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	4013      	ands	r3, r2
 8008ba0:	2b02      	cmp	r3, #2
 8008ba2:	d108      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	2380      	movs	r3, #128	; 0x80
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d103      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8008bae:	23fa      	movs	r3, #250	; 0xfa
 8008bb0:	01db      	lsls	r3, r3, #7
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	e30d      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008bb6:	4bbb      	ldr	r3, [pc, #748]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	2380      	movs	r3, #128	; 0x80
 8008bbc:	029b      	lsls	r3, r3, #10
 8008bbe:	401a      	ands	r2, r3
 8008bc0:	2380      	movs	r3, #128	; 0x80
 8008bc2:	029b      	lsls	r3, r3, #10
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d000      	beq.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8008bc8:	e303      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	23c0      	movs	r3, #192	; 0xc0
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d000      	beq.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8008bd4:	e2fd      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8008bd6:	4bb4      	ldr	r3, [pc, #720]	; (8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	e2fa      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008bdc:	4bb1      	ldr	r3, [pc, #708]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	2203      	movs	r2, #3
 8008be2:	4013      	ands	r3, r2
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d102      	bne.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008be8:	4bb0      	ldr	r3, [pc, #704]	; (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008bea:	613b      	str	r3, [r7, #16]
 8008bec:	e00a      	b.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8008bee:	4bad      	ldr	r3, [pc, #692]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	2203      	movs	r2, #3
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d102      	bne.n	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008bfa:	4bad      	ldr	r3, [pc, #692]	; (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008bfc:	613b      	str	r3, [r7, #16]
 8008bfe:	e001      	b.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008c00:	2300      	movs	r3, #0
 8008c02:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008c04:	4ba7      	ldr	r3, [pc, #668]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	091b      	lsrs	r3, r3, #4
 8008c0a:	2207      	movs	r2, #7
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	3301      	adds	r3, #1
 8008c10:	0019      	movs	r1, r3
 8008c12:	6938      	ldr	r0, [r7, #16]
 8008c14:	f7f7 fa76 	bl	8000104 <__udivsi3>
 8008c18:	0003      	movs	r3, r0
 8008c1a:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	2380      	movs	r3, #128	; 0x80
 8008c20:	03db      	lsls	r3, r3, #15
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d100      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008c26:	e28e      	b.n	8009146 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	2380      	movs	r3, #128	; 0x80
 8008c2c:	03db      	lsls	r3, r3, #15
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d900      	bls.n	8008c34 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008c32:	e2b7      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	2380      	movs	r3, #128	; 0x80
 8008c38:	039b      	lsls	r3, r3, #14
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d100      	bne.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008c3e:	e253      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	2380      	movs	r3, #128	; 0x80
 8008c44:	039b      	lsls	r3, r3, #14
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d900      	bls.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008c4a:	e2ab      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	2380      	movs	r3, #128	; 0x80
 8008c50:	031b      	lsls	r3, r3, #12
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d100      	bne.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008c56:	e0b2      	b.n	8008dbe <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	2380      	movs	r3, #128	; 0x80
 8008c5c:	031b      	lsls	r3, r3, #12
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d900      	bls.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8008c62:	e29f      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	2380      	movs	r3, #128	; 0x80
 8008c68:	01db      	lsls	r3, r3, #7
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d100      	bne.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008c6e:	e103      	b.n	8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	2380      	movs	r3, #128	; 0x80
 8008c74:	01db      	lsls	r3, r3, #7
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d900      	bls.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008c7a:	e293      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	2380      	movs	r3, #128	; 0x80
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d100      	bne.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008c86:	e165      	b.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	2380      	movs	r3, #128	; 0x80
 8008c8c:	011b      	lsls	r3, r3, #4
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d900      	bls.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8008c92:	e287      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	2380      	movs	r3, #128	; 0x80
 8008c98:	00db      	lsls	r3, r3, #3
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d100      	bne.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8008c9e:	e1e3      	b.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	2380      	movs	r3, #128	; 0x80
 8008ca4:	00db      	lsls	r3, r3, #3
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d900      	bls.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008caa:	e27b      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	2380      	movs	r3, #128	; 0x80
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d100      	bne.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008cb6:	e197      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	2380      	movs	r3, #128	; 0x80
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d900      	bls.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8008cc2:	e26f      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2b20      	cmp	r3, #32
 8008cc8:	d100      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008cca:	e118      	b.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b20      	cmp	r3, #32
 8008cd0:	d900      	bls.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8008cd2:	e267      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b10      	cmp	r3, #16
 8008cd8:	d100      	bne.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008cda:	e093      	b.n	8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2b10      	cmp	r3, #16
 8008ce0:	d900      	bls.n	8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008ce2:	e25f      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d003      	beq.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d033      	beq.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8008cf0:	e258      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008cf2:	4b6c      	ldr	r3, [pc, #432]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cf6:	2203      	movs	r2, #3
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d104      	bne.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d02:	f7ff fd5b 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8008d06:	0003      	movs	r3, r0
 8008d08:	617b      	str	r3, [r7, #20]
        break;
 8008d0a:	e24d      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d104      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d12:	f7ff fcc7 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008d16:	0003      	movs	r3, r0
 8008d18:	617b      	str	r3, [r7, #20]
        break;
 8008d1a:	e245      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008d1c:	4b61      	ldr	r3, [pc, #388]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	2380      	movs	r3, #128	; 0x80
 8008d22:	00db      	lsls	r3, r3, #3
 8008d24:	401a      	ands	r2, r3
 8008d26:	2380      	movs	r3, #128	; 0x80
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d105      	bne.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d102      	bne.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008d34:	4b5d      	ldr	r3, [pc, #372]	; (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008d36:	617b      	str	r3, [r7, #20]
        break;
 8008d38:	e236      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008d3a:	4b5a      	ldr	r3, [pc, #360]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d3e:	2202      	movs	r2, #2
 8008d40:	4013      	ands	r3, r2
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d000      	beq.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8008d46:	e22f      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2b03      	cmp	r3, #3
 8008d4c:	d000      	beq.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008d4e:	e22b      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008d50:	2380      	movs	r3, #128	; 0x80
 8008d52:	021b      	lsls	r3, r3, #8
 8008d54:	617b      	str	r3, [r7, #20]
        break;
 8008d56:	e227      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008d58:	4b52      	ldr	r3, [pc, #328]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d5c:	220c      	movs	r2, #12
 8008d5e:	4013      	ands	r3, r2
 8008d60:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d104      	bne.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d68:	f7ff fd28 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	617b      	str	r3, [r7, #20]
        break;
 8008d70:	e21c      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2b04      	cmp	r3, #4
 8008d76:	d104      	bne.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d78:	f7ff fc94 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008d7c:	0003      	movs	r3, r0
 8008d7e:	617b      	str	r3, [r7, #20]
        break;
 8008d80:	e214      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008d82:	4b48      	ldr	r3, [pc, #288]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	2380      	movs	r3, #128	; 0x80
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	401a      	ands	r2, r3
 8008d8c:	2380      	movs	r3, #128	; 0x80
 8008d8e:	00db      	lsls	r3, r3, #3
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d105      	bne.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2b08      	cmp	r3, #8
 8008d98:	d102      	bne.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8008d9a:	4b44      	ldr	r3, [pc, #272]	; (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008d9c:	617b      	str	r3, [r7, #20]
        break;
 8008d9e:	e205      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008da0:	4b40      	ldr	r3, [pc, #256]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008da4:	2202      	movs	r2, #2
 8008da6:	4013      	ands	r3, r2
 8008da8:	2b02      	cmp	r3, #2
 8008daa:	d000      	beq.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008dac:	e1fe      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2b0c      	cmp	r3, #12
 8008db2:	d000      	beq.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008db4:	e1fa      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008db6:	2380      	movs	r3, #128	; 0x80
 8008db8:	021b      	lsls	r3, r3, #8
 8008dba:	617b      	str	r3, [r7, #20]
        break;
 8008dbc:	e1f6      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008dbe:	4b39      	ldr	r3, [pc, #228]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dc2:	2240      	movs	r2, #64	; 0x40
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008dc8:	4b36      	ldr	r3, [pc, #216]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	2380      	movs	r3, #128	; 0x80
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	401a      	ands	r2, r3
 8008dd2:	2380      	movs	r3, #128	; 0x80
 8008dd4:	00db      	lsls	r3, r3, #3
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d105      	bne.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d102      	bne.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8008de0:	4b34      	ldr	r3, [pc, #208]	; (8008eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8008de2:	617b      	str	r3, [r7, #20]
        break;
 8008de4:	e1e4      	b.n	80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008de6:	4b2f      	ldr	r3, [pc, #188]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dea:	2202      	movs	r2, #2
 8008dec:	4013      	ands	r3, r2
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d000      	beq.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8008df2:	e1dd      	b.n	80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2b40      	cmp	r3, #64	; 0x40
 8008df8:	d000      	beq.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008dfa:	e1d9      	b.n	80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008dfc:	2380      	movs	r3, #128	; 0x80
 8008dfe:	021b      	lsls	r3, r3, #8
 8008e00:	617b      	str	r3, [r7, #20]
        break;
 8008e02:	e1d5      	b.n	80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008e04:	4b27      	ldr	r3, [pc, #156]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e08:	23c0      	movs	r3, #192	; 0xc0
 8008e0a:	011b      	lsls	r3, r3, #4
 8008e0c:	4013      	ands	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e16:	f7ff fcd1 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8008e1a:	0003      	movs	r3, r0
 8008e1c:	617b      	str	r3, [r7, #20]
        break;
 8008e1e:	e1c9      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	2380      	movs	r3, #128	; 0x80
 8008e24:	00db      	lsls	r3, r3, #3
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d104      	bne.n	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008e2a:	f7ff fc3b 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008e2e:	0003      	movs	r3, r0
 8008e30:	617b      	str	r3, [r7, #20]
        break;
 8008e32:	e1bf      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008e34:	4b1b      	ldr	r3, [pc, #108]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	2380      	movs	r3, #128	; 0x80
 8008e3a:	00db      	lsls	r3, r3, #3
 8008e3c:	401a      	ands	r2, r3
 8008e3e:	2380      	movs	r3, #128	; 0x80
 8008e40:	00db      	lsls	r3, r3, #3
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d107      	bne.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	2380      	movs	r3, #128	; 0x80
 8008e4a:	011b      	lsls	r3, r3, #4
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d102      	bne.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008e50:	4b16      	ldr	r3, [pc, #88]	; (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008e52:	617b      	str	r3, [r7, #20]
        break;
 8008e54:	e1ae      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008e56:	4b13      	ldr	r3, [pc, #76]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d000      	beq.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008e62:	e1a7      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	23c0      	movs	r3, #192	; 0xc0
 8008e68:	011b      	lsls	r3, r3, #4
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d000      	beq.n	8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008e6e:	e1a1      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008e70:	2380      	movs	r3, #128	; 0x80
 8008e72:	021b      	lsls	r3, r3, #8
 8008e74:	617b      	str	r3, [r7, #20]
        break;
 8008e76:	e19d      	b.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008e78:	4b0a      	ldr	r3, [pc, #40]	; (8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e7c:	0f9b      	lsrs	r3, r3, #30
 8008e7e:	079b      	lsls	r3, r3, #30
 8008e80:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d104      	bne.n	8008e92 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008e88:	f7ff fc0c 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008e8c:	0003      	movs	r3, r0
 8008e8e:	617b      	str	r3, [r7, #20]
        break;
 8008e90:	e192      	b.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	2380      	movs	r3, #128	; 0x80
 8008e96:	061b      	lsls	r3, r3, #24
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d10d      	bne.n	8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8008e9c:	4b03      	ldr	r3, [pc, #12]	; (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008e9e:	617b      	str	r3, [r7, #20]
        break;
 8008ea0:	e18a      	b.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008ea2:	46c0      	nop			; (mov r8, r8)
 8008ea4:	40021000 	.word	0x40021000
 8008ea8:	0003d090 	.word	0x0003d090
 8008eac:	00f42400 	.word	0x00f42400
 8008eb0:	007a1200 	.word	0x007a1200
 8008eb4:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	2380      	movs	r3, #128	; 0x80
 8008ebc:	05db      	lsls	r3, r3, #23
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d000      	beq.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8008ec2:	e179      	b.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008ec4:	4bc5      	ldr	r3, [pc, #788]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ec6:	68da      	ldr	r2, [r3, #12]
 8008ec8:	2380      	movs	r3, #128	; 0x80
 8008eca:	025b      	lsls	r3, r3, #9
 8008ecc:	4013      	ands	r3, r2
 8008ece:	d100      	bne.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008ed0:	e172      	b.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008ed2:	4bc2      	ldr	r3, [pc, #776]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	0a1b      	lsrs	r3, r3, #8
 8008ed8:	227f      	movs	r2, #127	; 0x7f
 8008eda:	4013      	ands	r3, r2
 8008edc:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	435a      	muls	r2, r3
 8008ee4:	4bbd      	ldr	r3, [pc, #756]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	0c5b      	lsrs	r3, r3, #17
 8008eea:	211f      	movs	r1, #31
 8008eec:	400b      	ands	r3, r1
 8008eee:	3301      	adds	r3, #1
 8008ef0:	0019      	movs	r1, r3
 8008ef2:	0010      	movs	r0, r2
 8008ef4:	f7f7 f906 	bl	8000104 <__udivsi3>
 8008ef8:	0003      	movs	r3, r0
 8008efa:	617b      	str	r3, [r7, #20]
        break;
 8008efc:	e15c      	b.n	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008efe:	4bb7      	ldr	r3, [pc, #732]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f02:	23c0      	movs	r3, #192	; 0xc0
 8008f04:	019b      	lsls	r3, r3, #6
 8008f06:	4013      	ands	r3, r2
 8008f08:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d104      	bne.n	8008f1a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f10:	f7ff fc54 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8008f14:	0003      	movs	r3, r0
 8008f16:	617b      	str	r3, [r7, #20]
        break;
 8008f18:	e150      	b.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	2380      	movs	r3, #128	; 0x80
 8008f1e:	015b      	lsls	r3, r3, #5
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d104      	bne.n	8008f2e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008f24:	f7ff fbbe 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008f28:	0003      	movs	r3, r0
 8008f2a:	617b      	str	r3, [r7, #20]
        break;
 8008f2c:	e146      	b.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008f2e:	4bab      	ldr	r3, [pc, #684]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	2380      	movs	r3, #128	; 0x80
 8008f34:	00db      	lsls	r3, r3, #3
 8008f36:	401a      	ands	r2, r3
 8008f38:	2380      	movs	r3, #128	; 0x80
 8008f3a:	00db      	lsls	r3, r3, #3
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d000      	beq.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008f40:	e13c      	b.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	2380      	movs	r3, #128	; 0x80
 8008f46:	019b      	lsls	r3, r3, #6
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d000      	beq.n	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008f4c:	e136      	b.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008f4e:	4ba4      	ldr	r3, [pc, #656]	; (80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008f50:	617b      	str	r3, [r7, #20]
        break;
 8008f52:	e133      	b.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8008f54:	4ba1      	ldr	r3, [pc, #644]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f58:	23c0      	movs	r3, #192	; 0xc0
 8008f5a:	021b      	lsls	r3, r3, #8
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	2380      	movs	r3, #128	; 0x80
 8008f64:	01db      	lsls	r3, r3, #7
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d11c      	bne.n	8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008f6a:	4b9c      	ldr	r3, [pc, #624]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f6c:	68da      	ldr	r2, [r3, #12]
 8008f6e:	2380      	movs	r3, #128	; 0x80
 8008f70:	025b      	lsls	r3, r3, #9
 8008f72:	4013      	ands	r3, r2
 8008f74:	d100      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8008f76:	e123      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f78:	4b98      	ldr	r3, [pc, #608]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	0a1b      	lsrs	r3, r3, #8
 8008f7e:	227f      	movs	r2, #127	; 0x7f
 8008f80:	4013      	ands	r3, r2
 8008f82:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	68ba      	ldr	r2, [r7, #8]
 8008f88:	435a      	muls	r2, r3
 8008f8a:	4b94      	ldr	r3, [pc, #592]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	0c5b      	lsrs	r3, r3, #17
 8008f90:	211f      	movs	r1, #31
 8008f92:	400b      	ands	r3, r1
 8008f94:	3301      	adds	r3, #1
 8008f96:	0019      	movs	r1, r3
 8008f98:	0010      	movs	r0, r2
 8008f9a:	f7f7 f8b3 	bl	8000104 <__udivsi3>
 8008f9e:	0003      	movs	r3, r0
 8008fa0:	617b      	str	r3, [r7, #20]
        break;
 8008fa2:	e10d      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d104      	bne.n	8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008faa:	f7ff fb7b 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008fae:	0003      	movs	r3, r0
 8008fb0:	617b      	str	r3, [r7, #20]
        break;
 8008fb2:	e105      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8008fb4:	4b89      	ldr	r3, [pc, #548]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	2380      	movs	r3, #128	; 0x80
 8008fba:	00db      	lsls	r3, r3, #3
 8008fbc:	401a      	ands	r2, r3
 8008fbe:	2380      	movs	r3, #128	; 0x80
 8008fc0:	00db      	lsls	r3, r3, #3
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d107      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	2380      	movs	r3, #128	; 0x80
 8008fca:	021b      	lsls	r3, r3, #8
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d102      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8008fd0:	4b83      	ldr	r3, [pc, #524]	; (80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008fd2:	617b      	str	r3, [r7, #20]
        break;
 8008fd4:	e0f4      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	23c0      	movs	r3, #192	; 0xc0
 8008fda:	021b      	lsls	r3, r3, #8
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d000      	beq.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008fe0:	e0ee      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8008fe2:	4b80      	ldr	r3, [pc, #512]	; (80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8008fe4:	617b      	str	r3, [r7, #20]
        break;
 8008fe6:	e0eb      	b.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008fe8:	4b7c      	ldr	r3, [pc, #496]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008fec:	23c0      	movs	r3, #192	; 0xc0
 8008fee:	031b      	lsls	r3, r3, #12
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d104      	bne.n	8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ffa:	f7ff fbdf 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8008ffe:	0003      	movs	r3, r0
 8009000:	617b      	str	r3, [r7, #20]
        break;
 8009002:	e0df      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8009004:	4b75      	ldr	r3, [pc, #468]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009008:	2202      	movs	r2, #2
 800900a:	4013      	ands	r3, r2
 800900c:	2b02      	cmp	r3, #2
 800900e:	d108      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	2380      	movs	r3, #128	; 0x80
 8009014:	02db      	lsls	r3, r3, #11
 8009016:	429a      	cmp	r2, r3
 8009018:	d103      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 800901a:	23fa      	movs	r3, #250	; 0xfa
 800901c:	01db      	lsls	r3, r3, #7
 800901e:	617b      	str	r3, [r7, #20]
 8009020:	e021      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8009022:	4b6e      	ldr	r3, [pc, #440]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	2380      	movs	r3, #128	; 0x80
 8009028:	00db      	lsls	r3, r3, #3
 800902a:	401a      	ands	r2, r3
 800902c:	2380      	movs	r3, #128	; 0x80
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	429a      	cmp	r2, r3
 8009032:	d107      	bne.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	2380      	movs	r3, #128	; 0x80
 8009038:	031b      	lsls	r3, r3, #12
 800903a:	429a      	cmp	r2, r3
 800903c:	d102      	bne.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 800903e:	4b68      	ldr	r3, [pc, #416]	; (80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8009040:	617b      	str	r3, [r7, #20]
 8009042:	e010      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8009044:	4b65      	ldr	r3, [pc, #404]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009048:	2202      	movs	r2, #2
 800904a:	4013      	ands	r3, r2
 800904c:	2b02      	cmp	r3, #2
 800904e:	d000      	beq.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8009050:	e0b8      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	23c0      	movs	r3, #192	; 0xc0
 8009056:	031b      	lsls	r3, r3, #12
 8009058:	429a      	cmp	r2, r3
 800905a:	d000      	beq.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800905c:	e0b2      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 800905e:	2380      	movs	r3, #128	; 0x80
 8009060:	021b      	lsls	r3, r3, #8
 8009062:	617b      	str	r3, [r7, #20]
        break;
 8009064:	e0ae      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8009066:	e0ad      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009068:	4b5c      	ldr	r3, [pc, #368]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800906a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800906c:	23c0      	movs	r3, #192	; 0xc0
 800906e:	039b      	lsls	r3, r3, #14
 8009070:	4013      	ands	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d104      	bne.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800907a:	f7ff fb9f 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 800907e:	0003      	movs	r3, r0
 8009080:	617b      	str	r3, [r7, #20]
        break;
 8009082:	e0a1      	b.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8009084:	4b55      	ldr	r3, [pc, #340]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009086:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009088:	2202      	movs	r2, #2
 800908a:	4013      	ands	r3, r2
 800908c:	2b02      	cmp	r3, #2
 800908e:	d108      	bne.n	80090a2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	2380      	movs	r3, #128	; 0x80
 8009094:	035b      	lsls	r3, r3, #13
 8009096:	429a      	cmp	r2, r3
 8009098:	d103      	bne.n	80090a2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 800909a:	23fa      	movs	r3, #250	; 0xfa
 800909c:	01db      	lsls	r3, r3, #7
 800909e:	617b      	str	r3, [r7, #20]
 80090a0:	e021      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80090a2:	4b4e      	ldr	r3, [pc, #312]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	2380      	movs	r3, #128	; 0x80
 80090a8:	00db      	lsls	r3, r3, #3
 80090aa:	401a      	ands	r2, r3
 80090ac:	2380      	movs	r3, #128	; 0x80
 80090ae:	00db      	lsls	r3, r3, #3
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d107      	bne.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	2380      	movs	r3, #128	; 0x80
 80090b8:	039b      	lsls	r3, r3, #14
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d102      	bne.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 80090be:	4b48      	ldr	r3, [pc, #288]	; (80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80090c0:	617b      	str	r3, [r7, #20]
 80090c2:	e010      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80090c4:	4b45      	ldr	r3, [pc, #276]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090c8:	2202      	movs	r2, #2
 80090ca:	4013      	ands	r3, r2
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d000      	beq.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80090d0:	e07a      	b.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	23c0      	movs	r3, #192	; 0xc0
 80090d6:	039b      	lsls	r3, r3, #14
 80090d8:	429a      	cmp	r2, r3
 80090da:	d000      	beq.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80090dc:	e074      	b.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 80090de:	2380      	movs	r3, #128	; 0x80
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	617b      	str	r3, [r7, #20]
        break;
 80090e4:	e070      	b.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 80090e6:	e06f      	b.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 80090e8:	4b3c      	ldr	r3, [pc, #240]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090ec:	2380      	movs	r3, #128	; 0x80
 80090ee:	03db      	lsls	r3, r3, #15
 80090f0:	4013      	ands	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	2380      	movs	r3, #128	; 0x80
 80090f8:	03db      	lsls	r3, r3, #15
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d11b      	bne.n	8009136 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80090fe:	4b37      	ldr	r3, [pc, #220]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009100:	68da      	ldr	r2, [r3, #12]
 8009102:	2380      	movs	r3, #128	; 0x80
 8009104:	045b      	lsls	r3, r3, #17
 8009106:	4013      	ands	r3, r2
 8009108:	d060      	beq.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800910a:	4b34      	ldr	r3, [pc, #208]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800910c:	68db      	ldr	r3, [r3, #12]
 800910e:	0a1b      	lsrs	r3, r3, #8
 8009110:	227f      	movs	r2, #127	; 0x7f
 8009112:	4013      	ands	r3, r2
 8009114:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	435a      	muls	r2, r3
 800911c:	4b2f      	ldr	r3, [pc, #188]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	0e5b      	lsrs	r3, r3, #25
 8009122:	2107      	movs	r1, #7
 8009124:	400b      	ands	r3, r1
 8009126:	3301      	adds	r3, #1
 8009128:	0019      	movs	r1, r3
 800912a:	0010      	movs	r0, r2
 800912c:	f7f6 ffea 	bl	8000104 <__udivsi3>
 8009130:	0003      	movs	r3, r0
 8009132:	617b      	str	r3, [r7, #20]
        break;
 8009134:	e04a      	b.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d147      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 800913c:	f7ff fb3e 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 8009140:	0003      	movs	r3, r0
 8009142:	617b      	str	r3, [r7, #20]
        break;
 8009144:	e042      	b.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 8009146:	4b25      	ldr	r3, [pc, #148]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009148:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800914a:	2380      	movs	r3, #128	; 0x80
 800914c:	045b      	lsls	r3, r3, #17
 800914e:	4013      	ands	r3, r2
 8009150:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 8009152:	68fa      	ldr	r2, [r7, #12]
 8009154:	2380      	movs	r3, #128	; 0x80
 8009156:	045b      	lsls	r3, r3, #17
 8009158:	429a      	cmp	r2, r3
 800915a:	d11b      	bne.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800915c:	4b1f      	ldr	r3, [pc, #124]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800915e:	68da      	ldr	r2, [r3, #12]
 8009160:	2380      	movs	r3, #128	; 0x80
 8009162:	045b      	lsls	r3, r3, #17
 8009164:	4013      	ands	r3, r2
 8009166:	d033      	beq.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009168:	4b1c      	ldr	r3, [pc, #112]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	0a1b      	lsrs	r3, r3, #8
 800916e:	227f      	movs	r2, #127	; 0x7f
 8009170:	4013      	ands	r3, r2
 8009172:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	435a      	muls	r2, r3
 800917a:	4b18      	ldr	r3, [pc, #96]	; (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	0e5b      	lsrs	r3, r3, #25
 8009180:	2107      	movs	r1, #7
 8009182:	400b      	ands	r3, r1
 8009184:	3301      	adds	r3, #1
 8009186:	0019      	movs	r1, r3
 8009188:	0010      	movs	r0, r2
 800918a:	f7f6 ffbb 	bl	8000104 <__udivsi3>
 800918e:	0003      	movs	r3, r0
 8009190:	617b      	str	r3, [r7, #20]
        break;
 8009192:	e01d      	b.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d11a      	bne.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 800919a:	f7ff fb0f 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 800919e:	0003      	movs	r3, r0
 80091a0:	617b      	str	r3, [r7, #20]
        break;
 80091a2:	e015      	b.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 80091a4:	46c0      	nop			; (mov r8, r8)
 80091a6:	e014      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091a8:	46c0      	nop			; (mov r8, r8)
 80091aa:	e012      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091ac:	46c0      	nop			; (mov r8, r8)
 80091ae:	e010      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091b0:	46c0      	nop			; (mov r8, r8)
 80091b2:	e00e      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091b4:	46c0      	nop			; (mov r8, r8)
 80091b6:	e00c      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091b8:	46c0      	nop			; (mov r8, r8)
 80091ba:	e00a      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091bc:	46c0      	nop			; (mov r8, r8)
 80091be:	e008      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091c0:	46c0      	nop			; (mov r8, r8)
 80091c2:	e006      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091c4:	46c0      	nop			; (mov r8, r8)
 80091c6:	e004      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091c8:	46c0      	nop			; (mov r8, r8)
 80091ca:	e002      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091cc:	46c0      	nop			; (mov r8, r8)
 80091ce:	e000      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80091d0:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 80091d2:	697b      	ldr	r3, [r7, #20]
}
 80091d4:	0018      	movs	r0, r3
 80091d6:	46bd      	mov	sp, r7
 80091d8:	b006      	add	sp, #24
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	40021000 	.word	0x40021000
 80091e0:	00f42400 	.word	0x00f42400
 80091e4:	0000bb80 	.word	0x0000bb80

080091e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d101      	bne.n	80091fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	e0a8      	b.n	800934c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d109      	bne.n	8009216 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	685a      	ldr	r2, [r3, #4]
 8009206:	2382      	movs	r3, #130	; 0x82
 8009208:	005b      	lsls	r3, r3, #1
 800920a:	429a      	cmp	r2, r3
 800920c:	d009      	beq.n	8009222 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	61da      	str	r2, [r3, #28]
 8009214:	e005      	b.n	8009222 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	225d      	movs	r2, #93	; 0x5d
 800922c:	5c9b      	ldrb	r3, [r3, r2]
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b00      	cmp	r3, #0
 8009232:	d107      	bne.n	8009244 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	225c      	movs	r2, #92	; 0x5c
 8009238:	2100      	movs	r1, #0
 800923a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	0018      	movs	r0, r3
 8009240:	f7fb fd56 	bl	8004cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	225d      	movs	r2, #93	; 0x5d
 8009248:	2102      	movs	r1, #2
 800924a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2140      	movs	r1, #64	; 0x40
 8009258:	438a      	bics	r2, r1
 800925a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	68da      	ldr	r2, [r3, #12]
 8009260:	23e0      	movs	r3, #224	; 0xe0
 8009262:	00db      	lsls	r3, r3, #3
 8009264:	429a      	cmp	r2, r3
 8009266:	d902      	bls.n	800926e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]
 800926c:	e002      	b.n	8009274 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800926e:	2380      	movs	r3, #128	; 0x80
 8009270:	015b      	lsls	r3, r3, #5
 8009272:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68da      	ldr	r2, [r3, #12]
 8009278:	23f0      	movs	r3, #240	; 0xf0
 800927a:	011b      	lsls	r3, r3, #4
 800927c:	429a      	cmp	r2, r3
 800927e:	d008      	beq.n	8009292 <HAL_SPI_Init+0xaa>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	68da      	ldr	r2, [r3, #12]
 8009284:	23e0      	movs	r3, #224	; 0xe0
 8009286:	00db      	lsls	r3, r3, #3
 8009288:	429a      	cmp	r2, r3
 800928a:	d002      	beq.n	8009292 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	2382      	movs	r3, #130	; 0x82
 8009298:	005b      	lsls	r3, r3, #1
 800929a:	401a      	ands	r2, r3
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6899      	ldr	r1, [r3, #8]
 80092a0:	2384      	movs	r3, #132	; 0x84
 80092a2:	021b      	lsls	r3, r3, #8
 80092a4:	400b      	ands	r3, r1
 80092a6:	431a      	orrs	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	2102      	movs	r1, #2
 80092ae:	400b      	ands	r3, r1
 80092b0:	431a      	orrs	r2, r3
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	695b      	ldr	r3, [r3, #20]
 80092b6:	2101      	movs	r1, #1
 80092b8:	400b      	ands	r3, r1
 80092ba:	431a      	orrs	r2, r3
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6999      	ldr	r1, [r3, #24]
 80092c0:	2380      	movs	r3, #128	; 0x80
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	400b      	ands	r3, r1
 80092c6:	431a      	orrs	r2, r3
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	69db      	ldr	r3, [r3, #28]
 80092cc:	2138      	movs	r1, #56	; 0x38
 80092ce:	400b      	ands	r3, r1
 80092d0:	431a      	orrs	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a1b      	ldr	r3, [r3, #32]
 80092d6:	2180      	movs	r1, #128	; 0x80
 80092d8:	400b      	ands	r3, r1
 80092da:	431a      	orrs	r2, r3
 80092dc:	0011      	movs	r1, r2
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092e2:	2380      	movs	r3, #128	; 0x80
 80092e4:	019b      	lsls	r3, r3, #6
 80092e6:	401a      	ands	r2, r3
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	430a      	orrs	r2, r1
 80092ee:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	699b      	ldr	r3, [r3, #24]
 80092f4:	0c1b      	lsrs	r3, r3, #16
 80092f6:	2204      	movs	r2, #4
 80092f8:	401a      	ands	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fe:	2110      	movs	r1, #16
 8009300:	400b      	ands	r3, r1
 8009302:	431a      	orrs	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009308:	2108      	movs	r1, #8
 800930a:	400b      	ands	r3, r1
 800930c:	431a      	orrs	r2, r3
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	68d9      	ldr	r1, [r3, #12]
 8009312:	23f0      	movs	r3, #240	; 0xf0
 8009314:	011b      	lsls	r3, r3, #4
 8009316:	400b      	ands	r3, r1
 8009318:	431a      	orrs	r2, r3
 800931a:	0011      	movs	r1, r2
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	2380      	movs	r3, #128	; 0x80
 8009320:	015b      	lsls	r3, r3, #5
 8009322:	401a      	ands	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	430a      	orrs	r2, r1
 800932a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	69da      	ldr	r2, [r3, #28]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4907      	ldr	r1, [pc, #28]	; (8009354 <HAL_SPI_Init+0x16c>)
 8009338:	400a      	ands	r2, r1
 800933a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	225d      	movs	r2, #93	; 0x5d
 8009346:	2101      	movs	r1, #1
 8009348:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	0018      	movs	r0, r3
 800934e:	46bd      	mov	sp, r7
 8009350:	b004      	add	sp, #16
 8009352:	bd80      	pop	{r7, pc}
 8009354:	fffff7ff 	.word	0xfffff7ff

08009358 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b088      	sub	sp, #32
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	1dbb      	adds	r3, r7, #6
 8009366:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009368:	231f      	movs	r3, #31
 800936a:	18fb      	adds	r3, r7, r3
 800936c:	2200      	movs	r2, #0
 800936e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	225c      	movs	r2, #92	; 0x5c
 8009374:	5c9b      	ldrb	r3, [r3, r2]
 8009376:	2b01      	cmp	r3, #1
 8009378:	d101      	bne.n	800937e <HAL_SPI_Transmit+0x26>
 800937a:	2302      	movs	r3, #2
 800937c:	e140      	b.n	8009600 <HAL_SPI_Transmit+0x2a8>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	225c      	movs	r2, #92	; 0x5c
 8009382:	2101      	movs	r1, #1
 8009384:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009386:	f7fc f867 	bl	8005458 <HAL_GetTick>
 800938a:	0003      	movs	r3, r0
 800938c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800938e:	2316      	movs	r3, #22
 8009390:	18fb      	adds	r3, r7, r3
 8009392:	1dba      	adds	r2, r7, #6
 8009394:	8812      	ldrh	r2, [r2, #0]
 8009396:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	225d      	movs	r2, #93	; 0x5d
 800939c:	5c9b      	ldrb	r3, [r3, r2]
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d004      	beq.n	80093ae <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80093a4:	231f      	movs	r3, #31
 80093a6:	18fb      	adds	r3, r7, r3
 80093a8:	2202      	movs	r2, #2
 80093aa:	701a      	strb	r2, [r3, #0]
    goto error;
 80093ac:	e11d      	b.n	80095ea <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <HAL_SPI_Transmit+0x64>
 80093b4:	1dbb      	adds	r3, r7, #6
 80093b6:	881b      	ldrh	r3, [r3, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d104      	bne.n	80093c6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80093bc:	231f      	movs	r3, #31
 80093be:	18fb      	adds	r3, r7, r3
 80093c0:	2201      	movs	r2, #1
 80093c2:	701a      	strb	r2, [r3, #0]
    goto error;
 80093c4:	e111      	b.n	80095ea <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	225d      	movs	r2, #93	; 0x5d
 80093ca:	2103      	movs	r1, #3
 80093cc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2200      	movs	r2, #0
 80093d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	68ba      	ldr	r2, [r7, #8]
 80093d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	1dba      	adds	r2, r7, #6
 80093de:	8812      	ldrh	r2, [r2, #0]
 80093e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	1dba      	adds	r2, r7, #6
 80093e6:	8812      	ldrh	r2, [r2, #0]
 80093e8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2200      	movs	r2, #0
 80093ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2244      	movs	r2, #68	; 0x44
 80093f4:	2100      	movs	r1, #0
 80093f6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2246      	movs	r2, #70	; 0x46
 80093fc:	2100      	movs	r1, #0
 80093fe:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	689a      	ldr	r2, [r3, #8]
 8009410:	2380      	movs	r3, #128	; 0x80
 8009412:	021b      	lsls	r3, r3, #8
 8009414:	429a      	cmp	r2, r3
 8009416:	d110      	bne.n	800943a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2140      	movs	r1, #64	; 0x40
 8009424:	438a      	bics	r2, r1
 8009426:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681a      	ldr	r2, [r3, #0]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2180      	movs	r1, #128	; 0x80
 8009434:	01c9      	lsls	r1, r1, #7
 8009436:	430a      	orrs	r2, r1
 8009438:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2240      	movs	r2, #64	; 0x40
 8009442:	4013      	ands	r3, r2
 8009444:	2b40      	cmp	r3, #64	; 0x40
 8009446:	d007      	beq.n	8009458 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2140      	movs	r1, #64	; 0x40
 8009454:	430a      	orrs	r2, r1
 8009456:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	68da      	ldr	r2, [r3, #12]
 800945c:	23e0      	movs	r3, #224	; 0xe0
 800945e:	00db      	lsls	r3, r3, #3
 8009460:	429a      	cmp	r2, r3
 8009462:	d94e      	bls.n	8009502 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d004      	beq.n	8009476 <HAL_SPI_Transmit+0x11e>
 800946c:	2316      	movs	r3, #22
 800946e:	18fb      	adds	r3, r7, r3
 8009470:	881b      	ldrh	r3, [r3, #0]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d13f      	bne.n	80094f6 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947a:	881a      	ldrh	r2, [r3, #0]
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009486:	1c9a      	adds	r2, r3, #2
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009490:	b29b      	uxth	r3, r3
 8009492:	3b01      	subs	r3, #1
 8009494:	b29a      	uxth	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800949a:	e02c      	b.n	80094f6 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	689b      	ldr	r3, [r3, #8]
 80094a2:	2202      	movs	r2, #2
 80094a4:	4013      	ands	r3, r2
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	d112      	bne.n	80094d0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ae:	881a      	ldrh	r2, [r3, #0]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ba:	1c9a      	adds	r2, r3, #2
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	3b01      	subs	r3, #1
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094ce:	e012      	b.n	80094f6 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094d0:	f7fb ffc2 	bl	8005458 <HAL_GetTick>
 80094d4:	0002      	movs	r2, r0
 80094d6:	69bb      	ldr	r3, [r7, #24]
 80094d8:	1ad3      	subs	r3, r2, r3
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d802      	bhi.n	80094e6 <HAL_SPI_Transmit+0x18e>
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	3301      	adds	r3, #1
 80094e4:	d102      	bne.n	80094ec <HAL_SPI_Transmit+0x194>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d104      	bne.n	80094f6 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80094ec:	231f      	movs	r3, #31
 80094ee:	18fb      	adds	r3, r7, r3
 80094f0:	2203      	movs	r2, #3
 80094f2:	701a      	strb	r2, [r3, #0]
          goto error;
 80094f4:	e079      	b.n	80095ea <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1cd      	bne.n	800949c <HAL_SPI_Transmit+0x144>
 8009500:	e04f      	b.n	80095a2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d004      	beq.n	8009514 <HAL_SPI_Transmit+0x1bc>
 800950a:	2316      	movs	r3, #22
 800950c:	18fb      	adds	r3, r7, r3
 800950e:	881b      	ldrh	r3, [r3, #0]
 8009510:	2b01      	cmp	r3, #1
 8009512:	d141      	bne.n	8009598 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	330c      	adds	r3, #12
 800951e:	7812      	ldrb	r2, [r2, #0]
 8009520:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009526:	1c5a      	adds	r2, r3, #1
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009530:	b29b      	uxth	r3, r3
 8009532:	3b01      	subs	r3, #1
 8009534:	b29a      	uxth	r2, r3
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800953a:	e02d      	b.n	8009598 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	2202      	movs	r2, #2
 8009544:	4013      	ands	r3, r2
 8009546:	2b02      	cmp	r3, #2
 8009548:	d113      	bne.n	8009572 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	330c      	adds	r3, #12
 8009554:	7812      	ldrb	r2, [r2, #0]
 8009556:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800955c:	1c5a      	adds	r2, r3, #1
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009566:	b29b      	uxth	r3, r3
 8009568:	3b01      	subs	r3, #1
 800956a:	b29a      	uxth	r2, r3
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009570:	e012      	b.n	8009598 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009572:	f7fb ff71 	bl	8005458 <HAL_GetTick>
 8009576:	0002      	movs	r2, r0
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	1ad3      	subs	r3, r2, r3
 800957c:	683a      	ldr	r2, [r7, #0]
 800957e:	429a      	cmp	r2, r3
 8009580:	d802      	bhi.n	8009588 <HAL_SPI_Transmit+0x230>
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	3301      	adds	r3, #1
 8009586:	d102      	bne.n	800958e <HAL_SPI_Transmit+0x236>
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d104      	bne.n	8009598 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800958e:	231f      	movs	r3, #31
 8009590:	18fb      	adds	r3, r7, r3
 8009592:	2203      	movs	r2, #3
 8009594:	701a      	strb	r2, [r3, #0]
          goto error;
 8009596:	e028      	b.n	80095ea <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800959c:	b29b      	uxth	r3, r3
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1cc      	bne.n	800953c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80095a2:	69ba      	ldr	r2, [r7, #24]
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	0018      	movs	r0, r3
 80095aa:	f000 fdf5 	bl	800a198 <SPI_EndRxTxTransaction>
 80095ae:	1e03      	subs	r3, r0, #0
 80095b0:	d002      	beq.n	80095b8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2220      	movs	r2, #32
 80095b6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10a      	bne.n	80095d6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80095c0:	2300      	movs	r3, #0
 80095c2:	613b      	str	r3, [r7, #16]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68db      	ldr	r3, [r3, #12]
 80095ca:	613b      	str	r3, [r7, #16]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	689b      	ldr	r3, [r3, #8]
 80095d2:	613b      	str	r3, [r7, #16]
 80095d4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d004      	beq.n	80095e8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80095de:	231f      	movs	r3, #31
 80095e0:	18fb      	adds	r3, r7, r3
 80095e2:	2201      	movs	r2, #1
 80095e4:	701a      	strb	r2, [r3, #0]
 80095e6:	e000      	b.n	80095ea <HAL_SPI_Transmit+0x292>
  }

error:
 80095e8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	225d      	movs	r2, #93	; 0x5d
 80095ee:	2101      	movs	r1, #1
 80095f0:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	225c      	movs	r2, #92	; 0x5c
 80095f6:	2100      	movs	r1, #0
 80095f8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80095fa:	231f      	movs	r3, #31
 80095fc:	18fb      	adds	r3, r7, r3
 80095fe:	781b      	ldrb	r3, [r3, #0]
}
 8009600:	0018      	movs	r0, r3
 8009602:	46bd      	mov	sp, r7
 8009604:	b008      	add	sp, #32
 8009606:	bd80      	pop	{r7, pc}

08009608 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009608:	b590      	push	{r4, r7, lr}
 800960a:	b089      	sub	sp, #36	; 0x24
 800960c:	af02      	add	r7, sp, #8
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	603b      	str	r3, [r7, #0]
 8009614:	1dbb      	adds	r3, r7, #6
 8009616:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009618:	2317      	movs	r3, #23
 800961a:	18fb      	adds	r3, r7, r3
 800961c:	2200      	movs	r2, #0
 800961e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	685a      	ldr	r2, [r3, #4]
 8009624:	2382      	movs	r3, #130	; 0x82
 8009626:	005b      	lsls	r3, r3, #1
 8009628:	429a      	cmp	r2, r3
 800962a:	d113      	bne.n	8009654 <HAL_SPI_Receive+0x4c>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10f      	bne.n	8009654 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	225d      	movs	r2, #93	; 0x5d
 8009638:	2104      	movs	r1, #4
 800963a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800963c:	1dbb      	adds	r3, r7, #6
 800963e:	881c      	ldrh	r4, [r3, #0]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	68b9      	ldr	r1, [r7, #8]
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	0023      	movs	r3, r4
 800964c:	f000 f928 	bl	80098a0 <HAL_SPI_TransmitReceive>
 8009650:	0003      	movs	r3, r0
 8009652:	e11c      	b.n	800988e <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	225c      	movs	r2, #92	; 0x5c
 8009658:	5c9b      	ldrb	r3, [r3, r2]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d101      	bne.n	8009662 <HAL_SPI_Receive+0x5a>
 800965e:	2302      	movs	r3, #2
 8009660:	e115      	b.n	800988e <HAL_SPI_Receive+0x286>
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	225c      	movs	r2, #92	; 0x5c
 8009666:	2101      	movs	r1, #1
 8009668:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800966a:	f7fb fef5 	bl	8005458 <HAL_GetTick>
 800966e:	0003      	movs	r3, r0
 8009670:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	225d      	movs	r2, #93	; 0x5d
 8009676:	5c9b      	ldrb	r3, [r3, r2]
 8009678:	b2db      	uxtb	r3, r3
 800967a:	2b01      	cmp	r3, #1
 800967c:	d004      	beq.n	8009688 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800967e:	2317      	movs	r3, #23
 8009680:	18fb      	adds	r3, r7, r3
 8009682:	2202      	movs	r2, #2
 8009684:	701a      	strb	r2, [r3, #0]
    goto error;
 8009686:	e0f7      	b.n	8009878 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <HAL_SPI_Receive+0x8e>
 800968e:	1dbb      	adds	r3, r7, #6
 8009690:	881b      	ldrh	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d104      	bne.n	80096a0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8009696:	2317      	movs	r3, #23
 8009698:	18fb      	adds	r3, r7, r3
 800969a:	2201      	movs	r2, #1
 800969c:	701a      	strb	r2, [r3, #0]
    goto error;
 800969e:	e0eb      	b.n	8009878 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	225d      	movs	r2, #93	; 0x5d
 80096a4:	2104      	movs	r1, #4
 80096a6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	1dba      	adds	r2, r7, #6
 80096b8:	2144      	movs	r1, #68	; 0x44
 80096ba:	8812      	ldrh	r2, [r2, #0]
 80096bc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	1dba      	adds	r2, r7, #6
 80096c2:	2146      	movs	r1, #70	; 0x46
 80096c4:	8812      	ldrh	r2, [r2, #0]
 80096c6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2200      	movs	r2, #0
 80096d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2200      	movs	r2, #0
 80096de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	68da      	ldr	r2, [r3, #12]
 80096ea:	23e0      	movs	r3, #224	; 0xe0
 80096ec:	00db      	lsls	r3, r3, #3
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d908      	bls.n	8009704 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4966      	ldr	r1, [pc, #408]	; (8009898 <HAL_SPI_Receive+0x290>)
 80096fe:	400a      	ands	r2, r1
 8009700:	605a      	str	r2, [r3, #4]
 8009702:	e008      	b.n	8009716 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	685a      	ldr	r2, [r3, #4]
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	2180      	movs	r1, #128	; 0x80
 8009710:	0149      	lsls	r1, r1, #5
 8009712:	430a      	orrs	r2, r1
 8009714:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	689a      	ldr	r2, [r3, #8]
 800971a:	2380      	movs	r3, #128	; 0x80
 800971c:	021b      	lsls	r3, r3, #8
 800971e:	429a      	cmp	r2, r3
 8009720:	d10f      	bne.n	8009742 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2140      	movs	r1, #64	; 0x40
 800972e:	438a      	bics	r2, r1
 8009730:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4957      	ldr	r1, [pc, #348]	; (800989c <HAL_SPI_Receive+0x294>)
 800973e:	400a      	ands	r2, r1
 8009740:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2240      	movs	r2, #64	; 0x40
 800974a:	4013      	ands	r3, r2
 800974c:	2b40      	cmp	r3, #64	; 0x40
 800974e:	d007      	beq.n	8009760 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2140      	movs	r1, #64	; 0x40
 800975c:	430a      	orrs	r2, r1
 800975e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	68da      	ldr	r2, [r3, #12]
 8009764:	23e0      	movs	r3, #224	; 0xe0
 8009766:	00db      	lsls	r3, r3, #3
 8009768:	429a      	cmp	r2, r3
 800976a:	d900      	bls.n	800976e <HAL_SPI_Receive+0x166>
 800976c:	e069      	b.n	8009842 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800976e:	e031      	b.n	80097d4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	2201      	movs	r2, #1
 8009778:	4013      	ands	r3, r2
 800977a:	2b01      	cmp	r3, #1
 800977c:	d117      	bne.n	80097ae <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	330c      	adds	r3, #12
 8009784:	001a      	movs	r2, r3
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800978a:	7812      	ldrb	r2, [r2, #0]
 800978c:	b2d2      	uxtb	r2, r2
 800978e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009794:	1c5a      	adds	r2, r3, #1
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2246      	movs	r2, #70	; 0x46
 800979e:	5a9b      	ldrh	r3, [r3, r2]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	3b01      	subs	r3, #1
 80097a4:	b299      	uxth	r1, r3
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2246      	movs	r2, #70	; 0x46
 80097aa:	5299      	strh	r1, [r3, r2]
 80097ac:	e012      	b.n	80097d4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097ae:	f7fb fe53 	bl	8005458 <HAL_GetTick>
 80097b2:	0002      	movs	r2, r0
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d802      	bhi.n	80097c4 <HAL_SPI_Receive+0x1bc>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	3301      	adds	r3, #1
 80097c2:	d102      	bne.n	80097ca <HAL_SPI_Receive+0x1c2>
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d104      	bne.n	80097d4 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 80097ca:	2317      	movs	r3, #23
 80097cc:	18fb      	adds	r3, r7, r3
 80097ce:	2203      	movs	r2, #3
 80097d0:	701a      	strb	r2, [r3, #0]
          goto error;
 80097d2:	e051      	b.n	8009878 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2246      	movs	r2, #70	; 0x46
 80097d8:	5a9b      	ldrh	r3, [r3, r2]
 80097da:	b29b      	uxth	r3, r3
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1c7      	bne.n	8009770 <HAL_SPI_Receive+0x168>
 80097e0:	e035      	b.n	800984e <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	2201      	movs	r2, #1
 80097ea:	4013      	ands	r3, r2
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d115      	bne.n	800981c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68da      	ldr	r2, [r3, #12]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097fa:	b292      	uxth	r2, r2
 80097fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009802:	1c9a      	adds	r2, r3, #2
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2246      	movs	r2, #70	; 0x46
 800980c:	5a9b      	ldrh	r3, [r3, r2]
 800980e:	b29b      	uxth	r3, r3
 8009810:	3b01      	subs	r3, #1
 8009812:	b299      	uxth	r1, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2246      	movs	r2, #70	; 0x46
 8009818:	5299      	strh	r1, [r3, r2]
 800981a:	e012      	b.n	8009842 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800981c:	f7fb fe1c 	bl	8005458 <HAL_GetTick>
 8009820:	0002      	movs	r2, r0
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	429a      	cmp	r2, r3
 800982a:	d802      	bhi.n	8009832 <HAL_SPI_Receive+0x22a>
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	3301      	adds	r3, #1
 8009830:	d102      	bne.n	8009838 <HAL_SPI_Receive+0x230>
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d104      	bne.n	8009842 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8009838:	2317      	movs	r3, #23
 800983a:	18fb      	adds	r3, r7, r3
 800983c:	2203      	movs	r2, #3
 800983e:	701a      	strb	r2, [r3, #0]
          goto error;
 8009840:	e01a      	b.n	8009878 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2246      	movs	r2, #70	; 0x46
 8009846:	5a9b      	ldrh	r3, [r3, r2]
 8009848:	b29b      	uxth	r3, r3
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1c9      	bne.n	80097e2 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	6839      	ldr	r1, [r7, #0]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	0018      	movs	r0, r3
 8009856:	f000 fc41 	bl	800a0dc <SPI_EndRxTransaction>
 800985a:	1e03      	subs	r3, r0, #0
 800985c:	d002      	beq.n	8009864 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2220      	movs	r2, #32
 8009862:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009868:	2b00      	cmp	r3, #0
 800986a:	d004      	beq.n	8009876 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 800986c:	2317      	movs	r3, #23
 800986e:	18fb      	adds	r3, r7, r3
 8009870:	2201      	movs	r2, #1
 8009872:	701a      	strb	r2, [r3, #0]
 8009874:	e000      	b.n	8009878 <HAL_SPI_Receive+0x270>
  }

error :
 8009876:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	225d      	movs	r2, #93	; 0x5d
 800987c:	2101      	movs	r1, #1
 800987e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	225c      	movs	r2, #92	; 0x5c
 8009884:	2100      	movs	r1, #0
 8009886:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009888:	2317      	movs	r3, #23
 800988a:	18fb      	adds	r3, r7, r3
 800988c:	781b      	ldrb	r3, [r3, #0]
}
 800988e:	0018      	movs	r0, r3
 8009890:	46bd      	mov	sp, r7
 8009892:	b007      	add	sp, #28
 8009894:	bd90      	pop	{r4, r7, pc}
 8009896:	46c0      	nop			; (mov r8, r8)
 8009898:	ffffefff 	.word	0xffffefff
 800989c:	ffffbfff 	.word	0xffffbfff

080098a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08a      	sub	sp, #40	; 0x28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	607a      	str	r2, [r7, #4]
 80098ac:	001a      	movs	r2, r3
 80098ae:	1cbb      	adds	r3, r7, #2
 80098b0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80098b2:	2301      	movs	r3, #1
 80098b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80098b6:	2323      	movs	r3, #35	; 0x23
 80098b8:	18fb      	adds	r3, r7, r3
 80098ba:	2200      	movs	r2, #0
 80098bc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	225c      	movs	r2, #92	; 0x5c
 80098c2:	5c9b      	ldrb	r3, [r3, r2]
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d101      	bne.n	80098cc <HAL_SPI_TransmitReceive+0x2c>
 80098c8:	2302      	movs	r3, #2
 80098ca:	e1b5      	b.n	8009c38 <HAL_SPI_TransmitReceive+0x398>
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	225c      	movs	r2, #92	; 0x5c
 80098d0:	2101      	movs	r1, #1
 80098d2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80098d4:	f7fb fdc0 	bl	8005458 <HAL_GetTick>
 80098d8:	0003      	movs	r3, r0
 80098da:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80098dc:	201b      	movs	r0, #27
 80098de:	183b      	adds	r3, r7, r0
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	215d      	movs	r1, #93	; 0x5d
 80098e4:	5c52      	ldrb	r2, [r2, r1]
 80098e6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80098ee:	2312      	movs	r3, #18
 80098f0:	18fb      	adds	r3, r7, r3
 80098f2:	1cba      	adds	r2, r7, #2
 80098f4:	8812      	ldrh	r2, [r2, #0]
 80098f6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80098f8:	183b      	adds	r3, r7, r0
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d011      	beq.n	8009924 <HAL_SPI_TransmitReceive+0x84>
 8009900:	697a      	ldr	r2, [r7, #20]
 8009902:	2382      	movs	r3, #130	; 0x82
 8009904:	005b      	lsls	r3, r3, #1
 8009906:	429a      	cmp	r2, r3
 8009908:	d107      	bne.n	800991a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d103      	bne.n	800991a <HAL_SPI_TransmitReceive+0x7a>
 8009912:	183b      	adds	r3, r7, r0
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	2b04      	cmp	r3, #4
 8009918:	d004      	beq.n	8009924 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800991a:	2323      	movs	r3, #35	; 0x23
 800991c:	18fb      	adds	r3, r7, r3
 800991e:	2202      	movs	r2, #2
 8009920:	701a      	strb	r2, [r3, #0]
    goto error;
 8009922:	e17e      	b.n	8009c22 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d006      	beq.n	8009938 <HAL_SPI_TransmitReceive+0x98>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d003      	beq.n	8009938 <HAL_SPI_TransmitReceive+0x98>
 8009930:	1cbb      	adds	r3, r7, #2
 8009932:	881b      	ldrh	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d104      	bne.n	8009942 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8009938:	2323      	movs	r3, #35	; 0x23
 800993a:	18fb      	adds	r3, r7, r3
 800993c:	2201      	movs	r2, #1
 800993e:	701a      	strb	r2, [r3, #0]
    goto error;
 8009940:	e16f      	b.n	8009c22 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	225d      	movs	r2, #93	; 0x5d
 8009946:	5c9b      	ldrb	r3, [r3, r2]
 8009948:	b2db      	uxtb	r3, r3
 800994a:	2b04      	cmp	r3, #4
 800994c:	d003      	beq.n	8009956 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	225d      	movs	r2, #93	; 0x5d
 8009952:	2105      	movs	r1, #5
 8009954:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2200      	movs	r2, #0
 800995a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	1cba      	adds	r2, r7, #2
 8009966:	2146      	movs	r1, #70	; 0x46
 8009968:	8812      	ldrh	r2, [r2, #0]
 800996a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	1cba      	adds	r2, r7, #2
 8009970:	2144      	movs	r1, #68	; 0x44
 8009972:	8812      	ldrh	r2, [r2, #0]
 8009974:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	68ba      	ldr	r2, [r7, #8]
 800997a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	1cba      	adds	r2, r7, #2
 8009980:	8812      	ldrh	r2, [r2, #0]
 8009982:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	1cba      	adds	r2, r7, #2
 8009988:	8812      	ldrh	r2, [r2, #0]
 800998a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2200      	movs	r2, #0
 8009990:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2200      	movs	r2, #0
 8009996:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	68da      	ldr	r2, [r3, #12]
 800999c:	23e0      	movs	r3, #224	; 0xe0
 800999e:	00db      	lsls	r3, r3, #3
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d908      	bls.n	80099b6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	685a      	ldr	r2, [r3, #4]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	49a4      	ldr	r1, [pc, #656]	; (8009c40 <HAL_SPI_TransmitReceive+0x3a0>)
 80099b0:	400a      	ands	r2, r1
 80099b2:	605a      	str	r2, [r3, #4]
 80099b4:	e008      	b.n	80099c8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	685a      	ldr	r2, [r3, #4]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2180      	movs	r1, #128	; 0x80
 80099c2:	0149      	lsls	r1, r1, #5
 80099c4:	430a      	orrs	r2, r1
 80099c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2240      	movs	r2, #64	; 0x40
 80099d0:	4013      	ands	r3, r2
 80099d2:	2b40      	cmp	r3, #64	; 0x40
 80099d4:	d007      	beq.n	80099e6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2140      	movs	r1, #64	; 0x40
 80099e2:	430a      	orrs	r2, r1
 80099e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	68da      	ldr	r2, [r3, #12]
 80099ea:	23e0      	movs	r3, #224	; 0xe0
 80099ec:	00db      	lsls	r3, r3, #3
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d800      	bhi.n	80099f4 <HAL_SPI_TransmitReceive+0x154>
 80099f2:	e07f      	b.n	8009af4 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d005      	beq.n	8009a08 <HAL_SPI_TransmitReceive+0x168>
 80099fc:	2312      	movs	r3, #18
 80099fe:	18fb      	adds	r3, r7, r3
 8009a00:	881b      	ldrh	r3, [r3, #0]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d000      	beq.n	8009a08 <HAL_SPI_TransmitReceive+0x168>
 8009a06:	e069      	b.n	8009adc <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0c:	881a      	ldrh	r2, [r3, #0]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a18:	1c9a      	adds	r2, r3, #2
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	3b01      	subs	r3, #1
 8009a26:	b29a      	uxth	r2, r3
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a2c:	e056      	b.n	8009adc <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	2202      	movs	r2, #2
 8009a36:	4013      	ands	r3, r2
 8009a38:	2b02      	cmp	r3, #2
 8009a3a:	d11b      	bne.n	8009a74 <HAL_SPI_TransmitReceive+0x1d4>
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d016      	beq.n	8009a74 <HAL_SPI_TransmitReceive+0x1d4>
 8009a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d113      	bne.n	8009a74 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a50:	881a      	ldrh	r2, [r3, #0]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5c:	1c9a      	adds	r2, r3, #2
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a70:	2300      	movs	r3, #0
 8009a72:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d11c      	bne.n	8009abc <HAL_SPI_TransmitReceive+0x21c>
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2246      	movs	r2, #70	; 0x46
 8009a86:	5a9b      	ldrh	r3, [r3, r2]
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d016      	beq.n	8009abc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68da      	ldr	r2, [r3, #12]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a98:	b292      	uxth	r2, r2
 8009a9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa0:	1c9a      	adds	r2, r3, #2
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2246      	movs	r2, #70	; 0x46
 8009aaa:	5a9b      	ldrh	r3, [r3, r2]
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	b299      	uxth	r1, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2246      	movs	r2, #70	; 0x46
 8009ab6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009abc:	f7fb fccc 	bl	8005458 <HAL_GetTick>
 8009ac0:	0002      	movs	r2, r0
 8009ac2:	69fb      	ldr	r3, [r7, #28]
 8009ac4:	1ad3      	subs	r3, r2, r3
 8009ac6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d807      	bhi.n	8009adc <HAL_SPI_TransmitReceive+0x23c>
 8009acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ace:	3301      	adds	r3, #1
 8009ad0:	d004      	beq.n	8009adc <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8009ad2:	2323      	movs	r3, #35	; 0x23
 8009ad4:	18fb      	adds	r3, r7, r3
 8009ad6:	2203      	movs	r2, #3
 8009ad8:	701a      	strb	r2, [r3, #0]
        goto error;
 8009ada:	e0a2      	b.n	8009c22 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d1a3      	bne.n	8009a2e <HAL_SPI_TransmitReceive+0x18e>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2246      	movs	r2, #70	; 0x46
 8009aea:	5a9b      	ldrh	r3, [r3, r2]
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d19d      	bne.n	8009a2e <HAL_SPI_TransmitReceive+0x18e>
 8009af2:	e085      	b.n	8009c00 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d005      	beq.n	8009b08 <HAL_SPI_TransmitReceive+0x268>
 8009afc:	2312      	movs	r3, #18
 8009afe:	18fb      	adds	r3, r7, r3
 8009b00:	881b      	ldrh	r3, [r3, #0]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d000      	beq.n	8009b08 <HAL_SPI_TransmitReceive+0x268>
 8009b06:	e070      	b.n	8009bea <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	330c      	adds	r3, #12
 8009b12:	7812      	ldrb	r2, [r2, #0]
 8009b14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b1a:	1c5a      	adds	r2, r3, #1
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	3b01      	subs	r3, #1
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b2e:	e05c      	b.n	8009bea <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	2202      	movs	r2, #2
 8009b38:	4013      	ands	r3, r2
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d11c      	bne.n	8009b78 <HAL_SPI_TransmitReceive+0x2d8>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d017      	beq.n	8009b78 <HAL_SPI_TransmitReceive+0x2d8>
 8009b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d114      	bne.n	8009b78 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	330c      	adds	r3, #12
 8009b58:	7812      	ldrb	r2, [r2, #0]
 8009b5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b60:	1c5a      	adds	r2, r3, #1
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	b29a      	uxth	r2, r3
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b74:	2300      	movs	r3, #0
 8009b76:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	689b      	ldr	r3, [r3, #8]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	4013      	ands	r3, r2
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d11e      	bne.n	8009bc4 <HAL_SPI_TransmitReceive+0x324>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2246      	movs	r2, #70	; 0x46
 8009b8a:	5a9b      	ldrh	r3, [r3, r2]
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d018      	beq.n	8009bc4 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	330c      	adds	r3, #12
 8009b98:	001a      	movs	r2, r3
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b9e:	7812      	ldrb	r2, [r2, #0]
 8009ba0:	b2d2      	uxtb	r2, r2
 8009ba2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ba8:	1c5a      	adds	r2, r3, #1
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2246      	movs	r2, #70	; 0x46
 8009bb2:	5a9b      	ldrh	r3, [r3, r2]
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	3b01      	subs	r3, #1
 8009bb8:	b299      	uxth	r1, r3
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2246      	movs	r2, #70	; 0x46
 8009bbe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009bc4:	f7fb fc48 	bl	8005458 <HAL_GetTick>
 8009bc8:	0002      	movs	r2, r0
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	1ad3      	subs	r3, r2, r3
 8009bce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d802      	bhi.n	8009bda <HAL_SPI_TransmitReceive+0x33a>
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	d102      	bne.n	8009be0 <HAL_SPI_TransmitReceive+0x340>
 8009bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d104      	bne.n	8009bea <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8009be0:	2323      	movs	r3, #35	; 0x23
 8009be2:	18fb      	adds	r3, r7, r3
 8009be4:	2203      	movs	r2, #3
 8009be6:	701a      	strb	r2, [r3, #0]
        goto error;
 8009be8:	e01b      	b.n	8009c22 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d19d      	bne.n	8009b30 <HAL_SPI_TransmitReceive+0x290>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2246      	movs	r2, #70	; 0x46
 8009bf8:	5a9b      	ldrh	r3, [r3, r2]
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d197      	bne.n	8009b30 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c00:	69fa      	ldr	r2, [r7, #28]
 8009c02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	0018      	movs	r0, r3
 8009c08:	f000 fac6 	bl	800a198 <SPI_EndRxTxTransaction>
 8009c0c:	1e03      	subs	r3, r0, #0
 8009c0e:	d007      	beq.n	8009c20 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009c10:	2323      	movs	r3, #35	; 0x23
 8009c12:	18fb      	adds	r3, r7, r3
 8009c14:	2201      	movs	r2, #1
 8009c16:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2220      	movs	r2, #32
 8009c1c:	661a      	str	r2, [r3, #96]	; 0x60
 8009c1e:	e000      	b.n	8009c22 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009c20:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	225d      	movs	r2, #93	; 0x5d
 8009c26:	2101      	movs	r1, #1
 8009c28:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	225c      	movs	r2, #92	; 0x5c
 8009c2e:	2100      	movs	r1, #0
 8009c30:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009c32:	2323      	movs	r3, #35	; 0x23
 8009c34:	18fb      	adds	r3, r7, r3
 8009c36:	781b      	ldrb	r3, [r3, #0]
}
 8009c38:	0018      	movs	r0, r3
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	b00a      	add	sp, #40	; 0x28
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	ffffefff 	.word	0xffffefff

08009c44 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b088      	sub	sp, #32
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	099b      	lsrs	r3, r3, #6
 8009c60:	001a      	movs	r2, r3
 8009c62:	2301      	movs	r3, #1
 8009c64:	4013      	ands	r3, r2
 8009c66:	d10f      	bne.n	8009c88 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009c6e:	d00b      	beq.n	8009c88 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	099b      	lsrs	r3, r3, #6
 8009c74:	001a      	movs	r2, r3
 8009c76:	2301      	movs	r3, #1
 8009c78:	4013      	ands	r3, r2
 8009c7a:	d005      	beq.n	8009c88 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	0010      	movs	r0, r2
 8009c84:	4798      	blx	r3
    return;
 8009c86:	e0d5      	b.n	8009e34 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009c88:	69bb      	ldr	r3, [r7, #24]
 8009c8a:	085b      	lsrs	r3, r3, #1
 8009c8c:	001a      	movs	r2, r3
 8009c8e:	2301      	movs	r3, #1
 8009c90:	4013      	ands	r3, r2
 8009c92:	d00b      	beq.n	8009cac <HAL_SPI_IRQHandler+0x68>
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	09db      	lsrs	r3, r3, #7
 8009c98:	001a      	movs	r2, r3
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	4013      	ands	r3, r2
 8009c9e:	d005      	beq.n	8009cac <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	0010      	movs	r0, r2
 8009ca8:	4798      	blx	r3
    return;
 8009caa:	e0c3      	b.n	8009e34 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009cac:	69bb      	ldr	r3, [r7, #24]
 8009cae:	095b      	lsrs	r3, r3, #5
 8009cb0:	001a      	movs	r2, r3
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	d10c      	bne.n	8009cd2 <HAL_SPI_IRQHandler+0x8e>
 8009cb8:	69bb      	ldr	r3, [r7, #24]
 8009cba:	099b      	lsrs	r3, r3, #6
 8009cbc:	001a      	movs	r2, r3
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4013      	ands	r3, r2
 8009cc2:	d106      	bne.n	8009cd2 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	0a1b      	lsrs	r3, r3, #8
 8009cc8:	001a      	movs	r2, r3
 8009cca:	2301      	movs	r3, #1
 8009ccc:	4013      	ands	r3, r2
 8009cce:	d100      	bne.n	8009cd2 <HAL_SPI_IRQHandler+0x8e>
 8009cd0:	e0b0      	b.n	8009e34 <HAL_SPI_IRQHandler+0x1f0>
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	095b      	lsrs	r3, r3, #5
 8009cd6:	001a      	movs	r2, r3
 8009cd8:	2301      	movs	r3, #1
 8009cda:	4013      	ands	r3, r2
 8009cdc:	d100      	bne.n	8009ce0 <HAL_SPI_IRQHandler+0x9c>
 8009cde:	e0a9      	b.n	8009e34 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	099b      	lsrs	r3, r3, #6
 8009ce4:	001a      	movs	r2, r3
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	4013      	ands	r3, r2
 8009cea:	d023      	beq.n	8009d34 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	225d      	movs	r2, #93	; 0x5d
 8009cf0:	5c9b      	ldrb	r3, [r3, r2]
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	2b03      	cmp	r3, #3
 8009cf6:	d011      	beq.n	8009d1c <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cfc:	2204      	movs	r2, #4
 8009cfe:	431a      	orrs	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d04:	2300      	movs	r3, #0
 8009d06:	617b      	str	r3, [r7, #20]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	617b      	str	r3, [r7, #20]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	617b      	str	r3, [r7, #20]
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	e00b      	b.n	8009d34 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	613b      	str	r3, [r7, #16]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	613b      	str	r3, [r7, #16]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	613b      	str	r3, [r7, #16]
 8009d30:	693b      	ldr	r3, [r7, #16]
        return;
 8009d32:	e07f      	b.n	8009e34 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	095b      	lsrs	r3, r3, #5
 8009d38:	001a      	movs	r2, r3
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	4013      	ands	r3, r2
 8009d3e:	d014      	beq.n	8009d6a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d44:	2201      	movs	r2, #1
 8009d46:	431a      	orrs	r2, r3
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	60fb      	str	r3, [r7, #12]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	60fb      	str	r3, [r7, #12]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681a      	ldr	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2140      	movs	r1, #64	; 0x40
 8009d64:	438a      	bics	r2, r1
 8009d66:	601a      	str	r2, [r3, #0]
 8009d68:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	0a1b      	lsrs	r3, r3, #8
 8009d6e:	001a      	movs	r2, r3
 8009d70:	2301      	movs	r3, #1
 8009d72:	4013      	ands	r3, r2
 8009d74:	d00c      	beq.n	8009d90 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d7a:	2208      	movs	r2, #8
 8009d7c:	431a      	orrs	r2, r3
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009d82:	2300      	movs	r3, #0
 8009d84:	60bb      	str	r3, [r7, #8]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	60bb      	str	r3, [r7, #8]
 8009d8e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d04c      	beq.n	8009e32 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	685a      	ldr	r2, [r3, #4]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	21e0      	movs	r1, #224	; 0xe0
 8009da4:	438a      	bics	r2, r1
 8009da6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	225d      	movs	r2, #93	; 0x5d
 8009dac:	2101      	movs	r1, #1
 8009dae:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	2202      	movs	r2, #2
 8009db4:	4013      	ands	r3, r2
 8009db6:	d103      	bne.n	8009dc0 <HAL_SPI_IRQHandler+0x17c>
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	d032      	beq.n	8009e26 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	685a      	ldr	r2, [r3, #4]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	2103      	movs	r1, #3
 8009dcc:	438a      	bics	r2, r1
 8009dce:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d010      	beq.n	8009dfa <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ddc:	4a17      	ldr	r2, [pc, #92]	; (8009e3c <HAL_SPI_IRQHandler+0x1f8>)
 8009dde:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009de4:	0018      	movs	r0, r3
 8009de6:	f7fb ffc9 	bl	8005d7c <HAL_DMA_Abort_IT>
 8009dea:	1e03      	subs	r3, r0, #0
 8009dec:	d005      	beq.n	8009dfa <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009df2:	2240      	movs	r2, #64	; 0x40
 8009df4:	431a      	orrs	r2, r3
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d016      	beq.n	8009e30 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e06:	4a0d      	ldr	r2, [pc, #52]	; (8009e3c <HAL_SPI_IRQHandler+0x1f8>)
 8009e08:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e0e:	0018      	movs	r0, r3
 8009e10:	f7fb ffb4 	bl	8005d7c <HAL_DMA_Abort_IT>
 8009e14:	1e03      	subs	r3, r0, #0
 8009e16:	d00b      	beq.n	8009e30 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e1c:	2240      	movs	r2, #64	; 0x40
 8009e1e:	431a      	orrs	r2, r3
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009e24:	e004      	b.n	8009e30 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	0018      	movs	r0, r3
 8009e2a:	f000 f809 	bl	8009e40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009e2e:	e000      	b.n	8009e32 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009e30:	46c0      	nop			; (mov r8, r8)
    return;
 8009e32:	46c0      	nop			; (mov r8, r8)
  }
}
 8009e34:	46bd      	mov	sp, r7
 8009e36:	b008      	add	sp, #32
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	46c0      	nop			; (mov r8, r8)
 8009e3c:	08009e51 	.word	0x08009e51

08009e40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009e48:	46c0      	nop			; (mov r8, r8)
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	b002      	add	sp, #8
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e5c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2246      	movs	r2, #70	; 0x46
 8009e62:	2100      	movs	r1, #0
 8009e64:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	0018      	movs	r0, r3
 8009e70:	f7ff ffe6 	bl	8009e40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009e74:	46c0      	nop			; (mov r8, r8)
 8009e76:	46bd      	mov	sp, r7
 8009e78:	b004      	add	sp, #16
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b088      	sub	sp, #32
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	603b      	str	r3, [r7, #0]
 8009e88:	1dfb      	adds	r3, r7, #7
 8009e8a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009e8c:	f7fb fae4 	bl	8005458 <HAL_GetTick>
 8009e90:	0002      	movs	r2, r0
 8009e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e94:	1a9b      	subs	r3, r3, r2
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	18d3      	adds	r3, r2, r3
 8009e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009e9c:	f7fb fadc 	bl	8005458 <HAL_GetTick>
 8009ea0:	0003      	movs	r3, r0
 8009ea2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009ea4:	4b3a      	ldr	r3, [pc, #232]	; (8009f90 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	015b      	lsls	r3, r3, #5
 8009eaa:	0d1b      	lsrs	r3, r3, #20
 8009eac:	69fa      	ldr	r2, [r7, #28]
 8009eae:	4353      	muls	r3, r2
 8009eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009eb2:	e058      	b.n	8009f66 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	d055      	beq.n	8009f66 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009eba:	f7fb facd 	bl	8005458 <HAL_GetTick>
 8009ebe:	0002      	movs	r2, r0
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	1ad3      	subs	r3, r2, r3
 8009ec4:	69fa      	ldr	r2, [r7, #28]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d902      	bls.n	8009ed0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d142      	bne.n	8009f56 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	685a      	ldr	r2, [r3, #4]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	21e0      	movs	r1, #224	; 0xe0
 8009edc:	438a      	bics	r2, r1
 8009ede:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	2382      	movs	r3, #130	; 0x82
 8009ee6:	005b      	lsls	r3, r3, #1
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d113      	bne.n	8009f14 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	689a      	ldr	r2, [r3, #8]
 8009ef0:	2380      	movs	r3, #128	; 0x80
 8009ef2:	021b      	lsls	r3, r3, #8
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d005      	beq.n	8009f04 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	689a      	ldr	r2, [r3, #8]
 8009efc:	2380      	movs	r3, #128	; 0x80
 8009efe:	00db      	lsls	r3, r3, #3
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d107      	bne.n	8009f14 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2140      	movs	r1, #64	; 0x40
 8009f10:	438a      	bics	r2, r1
 8009f12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f18:	2380      	movs	r3, #128	; 0x80
 8009f1a:	019b      	lsls	r3, r3, #6
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d110      	bne.n	8009f42 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	491a      	ldr	r1, [pc, #104]	; (8009f94 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009f2c:	400a      	ands	r2, r1
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2180      	movs	r1, #128	; 0x80
 8009f3c:	0189      	lsls	r1, r1, #6
 8009f3e:	430a      	orrs	r2, r1
 8009f40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	225d      	movs	r2, #93	; 0x5d
 8009f46:	2101      	movs	r1, #1
 8009f48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	225c      	movs	r2, #92	; 0x5c
 8009f4e:	2100      	movs	r1, #0
 8009f50:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009f52:	2303      	movs	r3, #3
 8009f54:	e017      	b.n	8009f86 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d101      	bne.n	8009f60 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	3b01      	subs	r3, #1
 8009f64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	689b      	ldr	r3, [r3, #8]
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	4013      	ands	r3, r2
 8009f70:	68ba      	ldr	r2, [r7, #8]
 8009f72:	1ad3      	subs	r3, r2, r3
 8009f74:	425a      	negs	r2, r3
 8009f76:	4153      	adcs	r3, r2
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	001a      	movs	r2, r3
 8009f7c:	1dfb      	adds	r3, r7, #7
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d197      	bne.n	8009eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	0018      	movs	r0, r3
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	b008      	add	sp, #32
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	46c0      	nop			; (mov r8, r8)
 8009f90:	20000064 	.word	0x20000064
 8009f94:	ffffdfff 	.word	0xffffdfff

08009f98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b08a      	sub	sp, #40	; 0x28
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
 8009fa4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009fa6:	2317      	movs	r3, #23
 8009fa8:	18fb      	adds	r3, r7, r3
 8009faa:	2200      	movs	r2, #0
 8009fac:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009fae:	f7fb fa53 	bl	8005458 <HAL_GetTick>
 8009fb2:	0002      	movs	r2, r0
 8009fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fb6:	1a9b      	subs	r3, r3, r2
 8009fb8:	683a      	ldr	r2, [r7, #0]
 8009fba:	18d3      	adds	r3, r2, r3
 8009fbc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009fbe:	f7fb fa4b 	bl	8005458 <HAL_GetTick>
 8009fc2:	0003      	movs	r3, r0
 8009fc4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	330c      	adds	r3, #12
 8009fcc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009fce:	4b41      	ldr	r3, [pc, #260]	; (800a0d4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	0013      	movs	r3, r2
 8009fd4:	009b      	lsls	r3, r3, #2
 8009fd6:	189b      	adds	r3, r3, r2
 8009fd8:	00da      	lsls	r2, r3, #3
 8009fda:	1ad3      	subs	r3, r2, r3
 8009fdc:	0d1b      	lsrs	r3, r3, #20
 8009fde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fe0:	4353      	muls	r3, r2
 8009fe2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009fe4:	e068      	b.n	800a0b8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009fe6:	68ba      	ldr	r2, [r7, #8]
 8009fe8:	23c0      	movs	r3, #192	; 0xc0
 8009fea:	00db      	lsls	r3, r3, #3
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d10a      	bne.n	800a006 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d107      	bne.n	800a006 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009ff6:	69fb      	ldr	r3, [r7, #28]
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	b2da      	uxtb	r2, r3
 8009ffc:	2117      	movs	r1, #23
 8009ffe:	187b      	adds	r3, r7, r1
 800a000:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a002:	187b      	adds	r3, r7, r1
 800a004:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	3301      	adds	r3, #1
 800a00a:	d055      	beq.n	800a0b8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a00c:	f7fb fa24 	bl	8005458 <HAL_GetTick>
 800a010:	0002      	movs	r2, r0
 800a012:	6a3b      	ldr	r3, [r7, #32]
 800a014:	1ad3      	subs	r3, r2, r3
 800a016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a018:	429a      	cmp	r2, r3
 800a01a:	d902      	bls.n	800a022 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800a01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d142      	bne.n	800a0a8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	685a      	ldr	r2, [r3, #4]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	21e0      	movs	r1, #224	; 0xe0
 800a02e:	438a      	bics	r2, r1
 800a030:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	685a      	ldr	r2, [r3, #4]
 800a036:	2382      	movs	r3, #130	; 0x82
 800a038:	005b      	lsls	r3, r3, #1
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d113      	bne.n	800a066 <SPI_WaitFifoStateUntilTimeout+0xce>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	689a      	ldr	r2, [r3, #8]
 800a042:	2380      	movs	r3, #128	; 0x80
 800a044:	021b      	lsls	r3, r3, #8
 800a046:	429a      	cmp	r2, r3
 800a048:	d005      	beq.n	800a056 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	689a      	ldr	r2, [r3, #8]
 800a04e:	2380      	movs	r3, #128	; 0x80
 800a050:	00db      	lsls	r3, r3, #3
 800a052:	429a      	cmp	r2, r3
 800a054:	d107      	bne.n	800a066 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2140      	movs	r1, #64	; 0x40
 800a062:	438a      	bics	r2, r1
 800a064:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a06a:	2380      	movs	r3, #128	; 0x80
 800a06c:	019b      	lsls	r3, r3, #6
 800a06e:	429a      	cmp	r2, r3
 800a070:	d110      	bne.n	800a094 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4916      	ldr	r1, [pc, #88]	; (800a0d8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800a07e:	400a      	ands	r2, r1
 800a080:	601a      	str	r2, [r3, #0]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2180      	movs	r1, #128	; 0x80
 800a08e:	0189      	lsls	r1, r1, #6
 800a090:	430a      	orrs	r2, r1
 800a092:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	225d      	movs	r2, #93	; 0x5d
 800a098:	2101      	movs	r1, #1
 800a09a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	225c      	movs	r2, #92	; 0x5c
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a0a4:	2303      	movs	r3, #3
 800a0a6:	e010      	b.n	800a0ca <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d101      	bne.n	800a0b2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	3b01      	subs	r3, #1
 800a0b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d18e      	bne.n	8009fe6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	b00a      	add	sp, #40	; 0x28
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	46c0      	nop			; (mov r8, r8)
 800a0d4:	20000064 	.word	0x20000064
 800a0d8:	ffffdfff 	.word	0xffffdfff

0800a0dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af02      	add	r7, sp, #8
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	685a      	ldr	r2, [r3, #4]
 800a0ec:	2382      	movs	r3, #130	; 0x82
 800a0ee:	005b      	lsls	r3, r3, #1
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d113      	bne.n	800a11c <SPI_EndRxTransaction+0x40>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	689a      	ldr	r2, [r3, #8]
 800a0f8:	2380      	movs	r3, #128	; 0x80
 800a0fa:	021b      	lsls	r3, r3, #8
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d005      	beq.n	800a10c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	689a      	ldr	r2, [r3, #8]
 800a104:	2380      	movs	r3, #128	; 0x80
 800a106:	00db      	lsls	r3, r3, #3
 800a108:	429a      	cmp	r2, r3
 800a10a:	d107      	bne.n	800a11c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2140      	movs	r1, #64	; 0x40
 800a118:	438a      	bics	r2, r1
 800a11a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a11c:	68ba      	ldr	r2, [r7, #8]
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	0013      	movs	r3, r2
 800a126:	2200      	movs	r2, #0
 800a128:	2180      	movs	r1, #128	; 0x80
 800a12a:	f7ff fea7 	bl	8009e7c <SPI_WaitFlagStateUntilTimeout>
 800a12e:	1e03      	subs	r3, r0, #0
 800a130:	d007      	beq.n	800a142 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a136:	2220      	movs	r2, #32
 800a138:	431a      	orrs	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a13e:	2303      	movs	r3, #3
 800a140:	e026      	b.n	800a190 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	685a      	ldr	r2, [r3, #4]
 800a146:	2382      	movs	r3, #130	; 0x82
 800a148:	005b      	lsls	r3, r3, #1
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d11f      	bne.n	800a18e <SPI_EndRxTransaction+0xb2>
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	689a      	ldr	r2, [r3, #8]
 800a152:	2380      	movs	r3, #128	; 0x80
 800a154:	021b      	lsls	r3, r3, #8
 800a156:	429a      	cmp	r2, r3
 800a158:	d005      	beq.n	800a166 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	689a      	ldr	r2, [r3, #8]
 800a15e:	2380      	movs	r3, #128	; 0x80
 800a160:	00db      	lsls	r3, r3, #3
 800a162:	429a      	cmp	r2, r3
 800a164:	d113      	bne.n	800a18e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	23c0      	movs	r3, #192	; 0xc0
 800a16a:	00d9      	lsls	r1, r3, #3
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	0013      	movs	r3, r2
 800a174:	2200      	movs	r2, #0
 800a176:	f7ff ff0f 	bl	8009f98 <SPI_WaitFifoStateUntilTimeout>
 800a17a:	1e03      	subs	r3, r0, #0
 800a17c:	d007      	beq.n	800a18e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a182:	2220      	movs	r2, #32
 800a184:	431a      	orrs	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a18a:	2303      	movs	r3, #3
 800a18c:	e000      	b.n	800a190 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	0018      	movs	r0, r3
 800a192:	46bd      	mov	sp, r7
 800a194:	b004      	add	sp, #16
 800a196:	bd80      	pop	{r7, pc}

0800a198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b086      	sub	sp, #24
 800a19c:	af02      	add	r7, sp, #8
 800a19e:	60f8      	str	r0, [r7, #12]
 800a1a0:	60b9      	str	r1, [r7, #8]
 800a1a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	23c0      	movs	r3, #192	; 0xc0
 800a1a8:	0159      	lsls	r1, r3, #5
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	0013      	movs	r3, r2
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f7ff fef0 	bl	8009f98 <SPI_WaitFifoStateUntilTimeout>
 800a1b8:	1e03      	subs	r3, r0, #0
 800a1ba:	d007      	beq.n	800a1cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1c0:	2220      	movs	r2, #32
 800a1c2:	431a      	orrs	r2, r3
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	e027      	b.n	800a21c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a1cc:	68ba      	ldr	r2, [r7, #8]
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	0013      	movs	r3, r2
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	2180      	movs	r1, #128	; 0x80
 800a1da:	f7ff fe4f 	bl	8009e7c <SPI_WaitFlagStateUntilTimeout>
 800a1de:	1e03      	subs	r3, r0, #0
 800a1e0:	d007      	beq.n	800a1f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	431a      	orrs	r2, r3
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	e014      	b.n	800a21c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a1f2:	68ba      	ldr	r2, [r7, #8]
 800a1f4:	23c0      	movs	r3, #192	; 0xc0
 800a1f6:	00d9      	lsls	r1, r3, #3
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	0013      	movs	r3, r2
 800a200:	2200      	movs	r2, #0
 800a202:	f7ff fec9 	bl	8009f98 <SPI_WaitFifoStateUntilTimeout>
 800a206:	1e03      	subs	r3, r0, #0
 800a208:	d007      	beq.n	800a21a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a20e:	2220      	movs	r2, #32
 800a210:	431a      	orrs	r2, r3
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a216:	2303      	movs	r3, #3
 800a218:	e000      	b.n	800a21c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	0018      	movs	r0, r3
 800a21e:	46bd      	mov	sp, r7
 800a220:	b004      	add	sp, #16
 800a222:	bd80      	pop	{r7, pc}

0800a224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d101      	bne.n	800a236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a232:	2301      	movs	r3, #1
 800a234:	e04a      	b.n	800a2cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	223d      	movs	r2, #61	; 0x3d
 800a23a:	5c9b      	ldrb	r3, [r3, r2]
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d107      	bne.n	800a252 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	223c      	movs	r2, #60	; 0x3c
 800a246:	2100      	movs	r1, #0
 800a248:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	0018      	movs	r0, r3
 800a24e:	f7fa fe15 	bl	8004e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	223d      	movs	r2, #61	; 0x3d
 800a256:	2102      	movs	r1, #2
 800a258:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	3304      	adds	r3, #4
 800a262:	0019      	movs	r1, r3
 800a264:	0010      	movs	r0, r2
 800a266:	f000 fb55 	bl	800a914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2248      	movs	r2, #72	; 0x48
 800a26e:	2101      	movs	r1, #1
 800a270:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	223e      	movs	r2, #62	; 0x3e
 800a276:	2101      	movs	r1, #1
 800a278:	5499      	strb	r1, [r3, r2]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	223f      	movs	r2, #63	; 0x3f
 800a27e:	2101      	movs	r1, #1
 800a280:	5499      	strb	r1, [r3, r2]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2240      	movs	r2, #64	; 0x40
 800a286:	2101      	movs	r1, #1
 800a288:	5499      	strb	r1, [r3, r2]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2241      	movs	r2, #65	; 0x41
 800a28e:	2101      	movs	r1, #1
 800a290:	5499      	strb	r1, [r3, r2]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2242      	movs	r2, #66	; 0x42
 800a296:	2101      	movs	r1, #1
 800a298:	5499      	strb	r1, [r3, r2]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2243      	movs	r2, #67	; 0x43
 800a29e:	2101      	movs	r1, #1
 800a2a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2244      	movs	r2, #68	; 0x44
 800a2a6:	2101      	movs	r1, #1
 800a2a8:	5499      	strb	r1, [r3, r2]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2245      	movs	r2, #69	; 0x45
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	5499      	strb	r1, [r3, r2]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2246      	movs	r2, #70	; 0x46
 800a2b6:	2101      	movs	r1, #1
 800a2b8:	5499      	strb	r1, [r3, r2]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2247      	movs	r2, #71	; 0x47
 800a2be:	2101      	movs	r1, #1
 800a2c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	223d      	movs	r2, #61	; 0x3d
 800a2c6:	2101      	movs	r1, #1
 800a2c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a2ca:	2300      	movs	r3, #0
}
 800a2cc:	0018      	movs	r0, r3
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	b002      	add	sp, #8
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d101      	bne.n	800a2e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e04a      	b.n	800a37c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	223d      	movs	r2, #61	; 0x3d
 800a2ea:	5c9b      	ldrb	r3, [r3, r2]
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d107      	bne.n	800a302 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	223c      	movs	r2, #60	; 0x3c
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	0018      	movs	r0, r3
 800a2fe:	f000 f841 	bl	800a384 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	223d      	movs	r2, #61	; 0x3d
 800a306:	2102      	movs	r1, #2
 800a308:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	3304      	adds	r3, #4
 800a312:	0019      	movs	r1, r3
 800a314:	0010      	movs	r0, r2
 800a316:	f000 fafd 	bl	800a914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2248      	movs	r2, #72	; 0x48
 800a31e:	2101      	movs	r1, #1
 800a320:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	223e      	movs	r2, #62	; 0x3e
 800a326:	2101      	movs	r1, #1
 800a328:	5499      	strb	r1, [r3, r2]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	223f      	movs	r2, #63	; 0x3f
 800a32e:	2101      	movs	r1, #1
 800a330:	5499      	strb	r1, [r3, r2]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2240      	movs	r2, #64	; 0x40
 800a336:	2101      	movs	r1, #1
 800a338:	5499      	strb	r1, [r3, r2]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2241      	movs	r2, #65	; 0x41
 800a33e:	2101      	movs	r1, #1
 800a340:	5499      	strb	r1, [r3, r2]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2242      	movs	r2, #66	; 0x42
 800a346:	2101      	movs	r1, #1
 800a348:	5499      	strb	r1, [r3, r2]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2243      	movs	r2, #67	; 0x43
 800a34e:	2101      	movs	r1, #1
 800a350:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2244      	movs	r2, #68	; 0x44
 800a356:	2101      	movs	r1, #1
 800a358:	5499      	strb	r1, [r3, r2]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2245      	movs	r2, #69	; 0x45
 800a35e:	2101      	movs	r1, #1
 800a360:	5499      	strb	r1, [r3, r2]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2246      	movs	r2, #70	; 0x46
 800a366:	2101      	movs	r1, #1
 800a368:	5499      	strb	r1, [r3, r2]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2247      	movs	r2, #71	; 0x47
 800a36e:	2101      	movs	r1, #1
 800a370:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	223d      	movs	r2, #61	; 0x3d
 800a376:	2101      	movs	r1, #1
 800a378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	0018      	movs	r0, r3
 800a37e:	46bd      	mov	sp, r7
 800a380:	b002      	add	sp, #8
 800a382:	bd80      	pop	{r7, pc}

0800a384 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a38c:	46c0      	nop			; (mov r8, r8)
 800a38e:	46bd      	mov	sp, r7
 800a390:	b002      	add	sp, #8
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d108      	bne.n	800a3b6 <HAL_TIM_PWM_Start+0x22>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	223e      	movs	r2, #62	; 0x3e
 800a3a8:	5c9b      	ldrb	r3, [r3, r2]
 800a3aa:	b2db      	uxtb	r3, r3
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	1e5a      	subs	r2, r3, #1
 800a3b0:	4193      	sbcs	r3, r2
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	e037      	b.n	800a426 <HAL_TIM_PWM_Start+0x92>
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	2b04      	cmp	r3, #4
 800a3ba:	d108      	bne.n	800a3ce <HAL_TIM_PWM_Start+0x3a>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	223f      	movs	r2, #63	; 0x3f
 800a3c0:	5c9b      	ldrb	r3, [r3, r2]
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	3b01      	subs	r3, #1
 800a3c6:	1e5a      	subs	r2, r3, #1
 800a3c8:	4193      	sbcs	r3, r2
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	e02b      	b.n	800a426 <HAL_TIM_PWM_Start+0x92>
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	2b08      	cmp	r3, #8
 800a3d2:	d108      	bne.n	800a3e6 <HAL_TIM_PWM_Start+0x52>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2240      	movs	r2, #64	; 0x40
 800a3d8:	5c9b      	ldrb	r3, [r3, r2]
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	3b01      	subs	r3, #1
 800a3de:	1e5a      	subs	r2, r3, #1
 800a3e0:	4193      	sbcs	r3, r2
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	e01f      	b.n	800a426 <HAL_TIM_PWM_Start+0x92>
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	2b0c      	cmp	r3, #12
 800a3ea:	d108      	bne.n	800a3fe <HAL_TIM_PWM_Start+0x6a>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2241      	movs	r2, #65	; 0x41
 800a3f0:	5c9b      	ldrb	r3, [r3, r2]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	1e5a      	subs	r2, r3, #1
 800a3f8:	4193      	sbcs	r3, r2
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	e013      	b.n	800a426 <HAL_TIM_PWM_Start+0x92>
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	2b10      	cmp	r3, #16
 800a402:	d108      	bne.n	800a416 <HAL_TIM_PWM_Start+0x82>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2242      	movs	r2, #66	; 0x42
 800a408:	5c9b      	ldrb	r3, [r3, r2]
 800a40a:	b2db      	uxtb	r3, r3
 800a40c:	3b01      	subs	r3, #1
 800a40e:	1e5a      	subs	r2, r3, #1
 800a410:	4193      	sbcs	r3, r2
 800a412:	b2db      	uxtb	r3, r3
 800a414:	e007      	b.n	800a426 <HAL_TIM_PWM_Start+0x92>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2243      	movs	r2, #67	; 0x43
 800a41a:	5c9b      	ldrb	r3, [r3, r2]
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	3b01      	subs	r3, #1
 800a420:	1e5a      	subs	r2, r3, #1
 800a422:	4193      	sbcs	r3, r2
 800a424:	b2db      	uxtb	r3, r3
 800a426:	2b00      	cmp	r3, #0
 800a428:	d001      	beq.n	800a42e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e08b      	b.n	800a546 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d104      	bne.n	800a43e <HAL_TIM_PWM_Start+0xaa>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	223e      	movs	r2, #62	; 0x3e
 800a438:	2102      	movs	r1, #2
 800a43a:	5499      	strb	r1, [r3, r2]
 800a43c:	e023      	b.n	800a486 <HAL_TIM_PWM_Start+0xf2>
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	2b04      	cmp	r3, #4
 800a442:	d104      	bne.n	800a44e <HAL_TIM_PWM_Start+0xba>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	223f      	movs	r2, #63	; 0x3f
 800a448:	2102      	movs	r1, #2
 800a44a:	5499      	strb	r1, [r3, r2]
 800a44c:	e01b      	b.n	800a486 <HAL_TIM_PWM_Start+0xf2>
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	2b08      	cmp	r3, #8
 800a452:	d104      	bne.n	800a45e <HAL_TIM_PWM_Start+0xca>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2240      	movs	r2, #64	; 0x40
 800a458:	2102      	movs	r1, #2
 800a45a:	5499      	strb	r1, [r3, r2]
 800a45c:	e013      	b.n	800a486 <HAL_TIM_PWM_Start+0xf2>
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	2b0c      	cmp	r3, #12
 800a462:	d104      	bne.n	800a46e <HAL_TIM_PWM_Start+0xda>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2241      	movs	r2, #65	; 0x41
 800a468:	2102      	movs	r1, #2
 800a46a:	5499      	strb	r1, [r3, r2]
 800a46c:	e00b      	b.n	800a486 <HAL_TIM_PWM_Start+0xf2>
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	2b10      	cmp	r3, #16
 800a472:	d104      	bne.n	800a47e <HAL_TIM_PWM_Start+0xea>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2242      	movs	r2, #66	; 0x42
 800a478:	2102      	movs	r1, #2
 800a47a:	5499      	strb	r1, [r3, r2]
 800a47c:	e003      	b.n	800a486 <HAL_TIM_PWM_Start+0xf2>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2243      	movs	r2, #67	; 0x43
 800a482:	2102      	movs	r1, #2
 800a484:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6839      	ldr	r1, [r7, #0]
 800a48c:	2201      	movs	r2, #1
 800a48e:	0018      	movs	r0, r3
 800a490:	f000 fe20 	bl	800b0d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a2d      	ldr	r2, [pc, #180]	; (800a550 <HAL_TIM_PWM_Start+0x1bc>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d00e      	beq.n	800a4bc <HAL_TIM_PWM_Start+0x128>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a2c      	ldr	r2, [pc, #176]	; (800a554 <HAL_TIM_PWM_Start+0x1c0>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d009      	beq.n	800a4bc <HAL_TIM_PWM_Start+0x128>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a2a      	ldr	r2, [pc, #168]	; (800a558 <HAL_TIM_PWM_Start+0x1c4>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d004      	beq.n	800a4bc <HAL_TIM_PWM_Start+0x128>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a29      	ldr	r2, [pc, #164]	; (800a55c <HAL_TIM_PWM_Start+0x1c8>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d101      	bne.n	800a4c0 <HAL_TIM_PWM_Start+0x12c>
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e000      	b.n	800a4c2 <HAL_TIM_PWM_Start+0x12e>
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d008      	beq.n	800a4d8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	2180      	movs	r1, #128	; 0x80
 800a4d2:	0209      	lsls	r1, r1, #8
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a1c      	ldr	r2, [pc, #112]	; (800a550 <HAL_TIM_PWM_Start+0x1bc>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d00f      	beq.n	800a502 <HAL_TIM_PWM_Start+0x16e>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	2380      	movs	r3, #128	; 0x80
 800a4e8:	05db      	lsls	r3, r3, #23
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d009      	beq.n	800a502 <HAL_TIM_PWM_Start+0x16e>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a1b      	ldr	r2, [pc, #108]	; (800a560 <HAL_TIM_PWM_Start+0x1cc>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d004      	beq.n	800a502 <HAL_TIM_PWM_Start+0x16e>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4a15      	ldr	r2, [pc, #84]	; (800a554 <HAL_TIM_PWM_Start+0x1c0>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d116      	bne.n	800a530 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	4a16      	ldr	r2, [pc, #88]	; (800a564 <HAL_TIM_PWM_Start+0x1d0>)
 800a50a:	4013      	ands	r3, r2
 800a50c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2b06      	cmp	r3, #6
 800a512:	d016      	beq.n	800a542 <HAL_TIM_PWM_Start+0x1ae>
 800a514:	68fa      	ldr	r2, [r7, #12]
 800a516:	2380      	movs	r3, #128	; 0x80
 800a518:	025b      	lsls	r3, r3, #9
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d011      	beq.n	800a542 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2101      	movs	r1, #1
 800a52a:	430a      	orrs	r2, r1
 800a52c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a52e:	e008      	b.n	800a542 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	2101      	movs	r1, #1
 800a53c:	430a      	orrs	r2, r1
 800a53e:	601a      	str	r2, [r3, #0]
 800a540:	e000      	b.n	800a544 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a542:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	0018      	movs	r0, r3
 800a548:	46bd      	mov	sp, r7
 800a54a:	b004      	add	sp, #16
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	46c0      	nop			; (mov r8, r8)
 800a550:	40012c00 	.word	0x40012c00
 800a554:	40014000 	.word	0x40014000
 800a558:	40014400 	.word	0x40014400
 800a55c:	40014800 	.word	0x40014800
 800a560:	40000400 	.word	0x40000400
 800a564:	00010007 	.word	0x00010007

0800a568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a574:	2317      	movs	r3, #23
 800a576:	18fb      	adds	r3, r7, r3
 800a578:	2200      	movs	r2, #0
 800a57a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	223c      	movs	r2, #60	; 0x3c
 800a580:	5c9b      	ldrb	r3, [r3, r2]
 800a582:	2b01      	cmp	r3, #1
 800a584:	d101      	bne.n	800a58a <HAL_TIM_PWM_ConfigChannel+0x22>
 800a586:	2302      	movs	r3, #2
 800a588:	e0e5      	b.n	800a756 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	223c      	movs	r2, #60	; 0x3c
 800a58e:	2101      	movs	r1, #1
 800a590:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2b14      	cmp	r3, #20
 800a596:	d900      	bls.n	800a59a <HAL_TIM_PWM_ConfigChannel+0x32>
 800a598:	e0d1      	b.n	800a73e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	009a      	lsls	r2, r3, #2
 800a59e:	4b70      	ldr	r3, [pc, #448]	; (800a760 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a5a0:	18d3      	adds	r3, r2, r3
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	0011      	movs	r1, r2
 800a5ae:	0018      	movs	r0, r3
 800a5b0:	f000 fa30 	bl	800aa14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	699a      	ldr	r2, [r3, #24]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2108      	movs	r1, #8
 800a5c0:	430a      	orrs	r2, r1
 800a5c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	699a      	ldr	r2, [r3, #24]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2104      	movs	r1, #4
 800a5d0:	438a      	bics	r2, r1
 800a5d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	6999      	ldr	r1, [r3, #24]
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	691a      	ldr	r2, [r3, #16]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	619a      	str	r2, [r3, #24]
      break;
 800a5e6:	e0af      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	0011      	movs	r1, r2
 800a5f0:	0018      	movs	r0, r3
 800a5f2:	f000 fa99 	bl	800ab28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	699a      	ldr	r2, [r3, #24]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2180      	movs	r1, #128	; 0x80
 800a602:	0109      	lsls	r1, r1, #4
 800a604:	430a      	orrs	r2, r1
 800a606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	699a      	ldr	r2, [r3, #24]
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4954      	ldr	r1, [pc, #336]	; (800a764 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a614:	400a      	ands	r2, r1
 800a616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	6999      	ldr	r1, [r3, #24]
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	021a      	lsls	r2, r3, #8
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	430a      	orrs	r2, r1
 800a62a:	619a      	str	r2, [r3, #24]
      break;
 800a62c:	e08c      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68ba      	ldr	r2, [r7, #8]
 800a634:	0011      	movs	r1, r2
 800a636:	0018      	movs	r0, r3
 800a638:	f000 fafa 	bl	800ac30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	69da      	ldr	r2, [r3, #28]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	2108      	movs	r1, #8
 800a648:	430a      	orrs	r2, r1
 800a64a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	69da      	ldr	r2, [r3, #28]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2104      	movs	r1, #4
 800a658:	438a      	bics	r2, r1
 800a65a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	69d9      	ldr	r1, [r3, #28]
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	691a      	ldr	r2, [r3, #16]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	430a      	orrs	r2, r1
 800a66c:	61da      	str	r2, [r3, #28]
      break;
 800a66e:	e06b      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	68ba      	ldr	r2, [r7, #8]
 800a676:	0011      	movs	r1, r2
 800a678:	0018      	movs	r0, r3
 800a67a:	f000 fb61 	bl	800ad40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	69da      	ldr	r2, [r3, #28]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2180      	movs	r1, #128	; 0x80
 800a68a:	0109      	lsls	r1, r1, #4
 800a68c:	430a      	orrs	r2, r1
 800a68e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	69da      	ldr	r2, [r3, #28]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4932      	ldr	r1, [pc, #200]	; (800a764 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a69c:	400a      	ands	r2, r1
 800a69e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	69d9      	ldr	r1, [r3, #28]
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	691b      	ldr	r3, [r3, #16]
 800a6aa:	021a      	lsls	r2, r3, #8
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	430a      	orrs	r2, r1
 800a6b2:	61da      	str	r2, [r3, #28]
      break;
 800a6b4:	e048      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68ba      	ldr	r2, [r7, #8]
 800a6bc:	0011      	movs	r1, r2
 800a6be:	0018      	movs	r0, r3
 800a6c0:	f000 fba8 	bl	800ae14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2108      	movs	r1, #8
 800a6d0:	430a      	orrs	r2, r1
 800a6d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	2104      	movs	r1, #4
 800a6e0:	438a      	bics	r2, r1
 800a6e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	691a      	ldr	r2, [r3, #16]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a6f6:	e027      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68ba      	ldr	r2, [r7, #8]
 800a6fe:	0011      	movs	r1, r2
 800a700:	0018      	movs	r0, r3
 800a702:	f000 fbe7 	bl	800aed4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2180      	movs	r1, #128	; 0x80
 800a712:	0109      	lsls	r1, r1, #4
 800a714:	430a      	orrs	r2, r1
 800a716:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4910      	ldr	r1, [pc, #64]	; (800a764 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a724:	400a      	ands	r2, r1
 800a726:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	021a      	lsls	r2, r3, #8
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	430a      	orrs	r2, r1
 800a73a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a73c:	e004      	b.n	800a748 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a73e:	2317      	movs	r3, #23
 800a740:	18fb      	adds	r3, r7, r3
 800a742:	2201      	movs	r2, #1
 800a744:	701a      	strb	r2, [r3, #0]
      break;
 800a746:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	223c      	movs	r2, #60	; 0x3c
 800a74c:	2100      	movs	r1, #0
 800a74e:	5499      	strb	r1, [r3, r2]

  return status;
 800a750:	2317      	movs	r3, #23
 800a752:	18fb      	adds	r3, r7, r3
 800a754:	781b      	ldrb	r3, [r3, #0]
}
 800a756:	0018      	movs	r0, r3
 800a758:	46bd      	mov	sp, r7
 800a75a:	b006      	add	sp, #24
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	46c0      	nop			; (mov r8, r8)
 800a760:	08016018 	.word	0x08016018
 800a764:	fffffbff 	.word	0xfffffbff

0800a768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b084      	sub	sp, #16
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a772:	230f      	movs	r3, #15
 800a774:	18fb      	adds	r3, r7, r3
 800a776:	2200      	movs	r2, #0
 800a778:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	223c      	movs	r2, #60	; 0x3c
 800a77e:	5c9b      	ldrb	r3, [r3, r2]
 800a780:	2b01      	cmp	r3, #1
 800a782:	d101      	bne.n	800a788 <HAL_TIM_ConfigClockSource+0x20>
 800a784:	2302      	movs	r3, #2
 800a786:	e0bc      	b.n	800a902 <HAL_TIM_ConfigClockSource+0x19a>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	223c      	movs	r2, #60	; 0x3c
 800a78c:	2101      	movs	r1, #1
 800a78e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	223d      	movs	r2, #61	; 0x3d
 800a794:	2102      	movs	r1, #2
 800a796:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	4a5a      	ldr	r2, [pc, #360]	; (800a90c <HAL_TIM_ConfigClockSource+0x1a4>)
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	4a59      	ldr	r2, [pc, #356]	; (800a910 <HAL_TIM_ConfigClockSource+0x1a8>)
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	68ba      	ldr	r2, [r7, #8]
 800a7b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2280      	movs	r2, #128	; 0x80
 800a7be:	0192      	lsls	r2, r2, #6
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d040      	beq.n	800a846 <HAL_TIM_ConfigClockSource+0xde>
 800a7c4:	2280      	movs	r2, #128	; 0x80
 800a7c6:	0192      	lsls	r2, r2, #6
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d900      	bls.n	800a7ce <HAL_TIM_ConfigClockSource+0x66>
 800a7cc:	e088      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a7ce:	2280      	movs	r2, #128	; 0x80
 800a7d0:	0152      	lsls	r2, r2, #5
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d100      	bne.n	800a7d8 <HAL_TIM_ConfigClockSource+0x70>
 800a7d6:	e088      	b.n	800a8ea <HAL_TIM_ConfigClockSource+0x182>
 800a7d8:	2280      	movs	r2, #128	; 0x80
 800a7da:	0152      	lsls	r2, r2, #5
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d900      	bls.n	800a7e2 <HAL_TIM_ConfigClockSource+0x7a>
 800a7e0:	e07e      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a7e2:	2b70      	cmp	r3, #112	; 0x70
 800a7e4:	d018      	beq.n	800a818 <HAL_TIM_ConfigClockSource+0xb0>
 800a7e6:	d900      	bls.n	800a7ea <HAL_TIM_ConfigClockSource+0x82>
 800a7e8:	e07a      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a7ea:	2b60      	cmp	r3, #96	; 0x60
 800a7ec:	d04f      	beq.n	800a88e <HAL_TIM_ConfigClockSource+0x126>
 800a7ee:	d900      	bls.n	800a7f2 <HAL_TIM_ConfigClockSource+0x8a>
 800a7f0:	e076      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a7f2:	2b50      	cmp	r3, #80	; 0x50
 800a7f4:	d03b      	beq.n	800a86e <HAL_TIM_ConfigClockSource+0x106>
 800a7f6:	d900      	bls.n	800a7fa <HAL_TIM_ConfigClockSource+0x92>
 800a7f8:	e072      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a7fa:	2b40      	cmp	r3, #64	; 0x40
 800a7fc:	d057      	beq.n	800a8ae <HAL_TIM_ConfigClockSource+0x146>
 800a7fe:	d900      	bls.n	800a802 <HAL_TIM_ConfigClockSource+0x9a>
 800a800:	e06e      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a802:	2b30      	cmp	r3, #48	; 0x30
 800a804:	d063      	beq.n	800a8ce <HAL_TIM_ConfigClockSource+0x166>
 800a806:	d86b      	bhi.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a808:	2b20      	cmp	r3, #32
 800a80a:	d060      	beq.n	800a8ce <HAL_TIM_ConfigClockSource+0x166>
 800a80c:	d868      	bhi.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d05d      	beq.n	800a8ce <HAL_TIM_ConfigClockSource+0x166>
 800a812:	2b10      	cmp	r3, #16
 800a814:	d05b      	beq.n	800a8ce <HAL_TIM_ConfigClockSource+0x166>
 800a816:	e063      	b.n	800a8e0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6818      	ldr	r0, [r3, #0]
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	6899      	ldr	r1, [r3, #8]
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	685a      	ldr	r2, [r3, #4]
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	f000 fc34 	bl	800b094 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	2277      	movs	r2, #119	; 0x77
 800a838:	4313      	orrs	r3, r2
 800a83a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	68ba      	ldr	r2, [r7, #8]
 800a842:	609a      	str	r2, [r3, #8]
      break;
 800a844:	e052      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6818      	ldr	r0, [r3, #0]
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	6899      	ldr	r1, [r3, #8]
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	685a      	ldr	r2, [r3, #4]
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	f000 fc1d 	bl	800b094 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	689a      	ldr	r2, [r3, #8]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2180      	movs	r1, #128	; 0x80
 800a866:	01c9      	lsls	r1, r1, #7
 800a868:	430a      	orrs	r2, r1
 800a86a:	609a      	str	r2, [r3, #8]
      break;
 800a86c:	e03e      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6818      	ldr	r0, [r3, #0]
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	6859      	ldr	r1, [r3, #4]
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	001a      	movs	r2, r3
 800a87c:	f000 fb8e 	bl	800af9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	2150      	movs	r1, #80	; 0x50
 800a886:	0018      	movs	r0, r3
 800a888:	f000 fbe8 	bl	800b05c <TIM_ITRx_SetConfig>
      break;
 800a88c:	e02e      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6818      	ldr	r0, [r3, #0]
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	6859      	ldr	r1, [r3, #4]
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	001a      	movs	r2, r3
 800a89c:	f000 fbac 	bl	800aff8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2160      	movs	r1, #96	; 0x60
 800a8a6:	0018      	movs	r0, r3
 800a8a8:	f000 fbd8 	bl	800b05c <TIM_ITRx_SetConfig>
      break;
 800a8ac:	e01e      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6818      	ldr	r0, [r3, #0]
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	6859      	ldr	r1, [r3, #4]
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	001a      	movs	r2, r3
 800a8bc:	f000 fb6e 	bl	800af9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	2140      	movs	r1, #64	; 0x40
 800a8c6:	0018      	movs	r0, r3
 800a8c8:	f000 fbc8 	bl	800b05c <TIM_ITRx_SetConfig>
      break;
 800a8cc:	e00e      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	0019      	movs	r1, r3
 800a8d8:	0010      	movs	r0, r2
 800a8da:	f000 fbbf 	bl	800b05c <TIM_ITRx_SetConfig>
      break;
 800a8de:	e005      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800a8e0:	230f      	movs	r3, #15
 800a8e2:	18fb      	adds	r3, r7, r3
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	701a      	strb	r2, [r3, #0]
      break;
 800a8e8:	e000      	b.n	800a8ec <HAL_TIM_ConfigClockSource+0x184>
      break;
 800a8ea:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	223d      	movs	r2, #61	; 0x3d
 800a8f0:	2101      	movs	r1, #1
 800a8f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	223c      	movs	r2, #60	; 0x3c
 800a8f8:	2100      	movs	r1, #0
 800a8fa:	5499      	strb	r1, [r3, r2]

  return status;
 800a8fc:	230f      	movs	r3, #15
 800a8fe:	18fb      	adds	r3, r7, r3
 800a900:	781b      	ldrb	r3, [r3, #0]
}
 800a902:	0018      	movs	r0, r3
 800a904:	46bd      	mov	sp, r7
 800a906:	b004      	add	sp, #16
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	46c0      	nop			; (mov r8, r8)
 800a90c:	ffceff88 	.word	0xffceff88
 800a910:	ffff00ff 	.word	0xffff00ff

0800a914 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	4a34      	ldr	r2, [pc, #208]	; (800a9f8 <TIM_Base_SetConfig+0xe4>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d008      	beq.n	800a93e <TIM_Base_SetConfig+0x2a>
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	2380      	movs	r3, #128	; 0x80
 800a930:	05db      	lsls	r3, r3, #23
 800a932:	429a      	cmp	r2, r3
 800a934:	d003      	beq.n	800a93e <TIM_Base_SetConfig+0x2a>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	4a30      	ldr	r2, [pc, #192]	; (800a9fc <TIM_Base_SetConfig+0xe8>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d108      	bne.n	800a950 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	2270      	movs	r2, #112	; 0x70
 800a942:	4393      	bics	r3, r2
 800a944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a29      	ldr	r2, [pc, #164]	; (800a9f8 <TIM_Base_SetConfig+0xe4>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d018      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	2380      	movs	r3, #128	; 0x80
 800a95c:	05db      	lsls	r3, r3, #23
 800a95e:	429a      	cmp	r2, r3
 800a960:	d013      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	4a25      	ldr	r2, [pc, #148]	; (800a9fc <TIM_Base_SetConfig+0xe8>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d00f      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	4a24      	ldr	r2, [pc, #144]	; (800aa00 <TIM_Base_SetConfig+0xec>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d00b      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4a23      	ldr	r2, [pc, #140]	; (800aa04 <TIM_Base_SetConfig+0xf0>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d007      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4a22      	ldr	r2, [pc, #136]	; (800aa08 <TIM_Base_SetConfig+0xf4>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d003      	beq.n	800a98a <TIM_Base_SetConfig+0x76>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a21      	ldr	r2, [pc, #132]	; (800aa0c <TIM_Base_SetConfig+0xf8>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d108      	bne.n	800a99c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	4a20      	ldr	r2, [pc, #128]	; (800aa10 <TIM_Base_SetConfig+0xfc>)
 800a98e:	4013      	ands	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	68db      	ldr	r3, [r3, #12]
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	4313      	orrs	r3, r2
 800a99a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2280      	movs	r2, #128	; 0x80
 800a9a0:	4393      	bics	r3, r2
 800a9a2:	001a      	movs	r2, r3
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	695b      	ldr	r3, [r3, #20]
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	68fa      	ldr	r2, [r7, #12]
 800a9b0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	689a      	ldr	r2, [r3, #8]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a0c      	ldr	r2, [pc, #48]	; (800a9f8 <TIM_Base_SetConfig+0xe4>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d00b      	beq.n	800a9e2 <TIM_Base_SetConfig+0xce>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a0d      	ldr	r2, [pc, #52]	; (800aa04 <TIM_Base_SetConfig+0xf0>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d007      	beq.n	800a9e2 <TIM_Base_SetConfig+0xce>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4a0c      	ldr	r2, [pc, #48]	; (800aa08 <TIM_Base_SetConfig+0xf4>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d003      	beq.n	800a9e2 <TIM_Base_SetConfig+0xce>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a0b      	ldr	r2, [pc, #44]	; (800aa0c <TIM_Base_SetConfig+0xf8>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d103      	bne.n	800a9ea <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	691a      	ldr	r2, [r3, #16]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	615a      	str	r2, [r3, #20]
}
 800a9f0:	46c0      	nop			; (mov r8, r8)
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	b004      	add	sp, #16
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	40012c00 	.word	0x40012c00
 800a9fc:	40000400 	.word	0x40000400
 800aa00:	40002000 	.word	0x40002000
 800aa04:	40014000 	.word	0x40014000
 800aa08:	40014400 	.word	0x40014400
 800aa0c:	40014800 	.word	0x40014800
 800aa10:	fffffcff 	.word	0xfffffcff

0800aa14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b086      	sub	sp, #24
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a1b      	ldr	r3, [r3, #32]
 800aa22:	2201      	movs	r2, #1
 800aa24:	4393      	bics	r3, r2
 800aa26:	001a      	movs	r2, r3
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6a1b      	ldr	r3, [r3, #32]
 800aa30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	4a32      	ldr	r2, [pc, #200]	; (800ab0c <TIM_OC1_SetConfig+0xf8>)
 800aa42:	4013      	ands	r3, r2
 800aa44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2203      	movs	r2, #3
 800aa4a:	4393      	bics	r3, r2
 800aa4c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	4313      	orrs	r3, r2
 800aa56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	2202      	movs	r2, #2
 800aa5c:	4393      	bics	r3, r2
 800aa5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	697a      	ldr	r2, [r7, #20]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	4a28      	ldr	r2, [pc, #160]	; (800ab10 <TIM_OC1_SetConfig+0xfc>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d00b      	beq.n	800aa8a <TIM_OC1_SetConfig+0x76>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	4a27      	ldr	r2, [pc, #156]	; (800ab14 <TIM_OC1_SetConfig+0x100>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d007      	beq.n	800aa8a <TIM_OC1_SetConfig+0x76>
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	4a26      	ldr	r2, [pc, #152]	; (800ab18 <TIM_OC1_SetConfig+0x104>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d003      	beq.n	800aa8a <TIM_OC1_SetConfig+0x76>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	4a25      	ldr	r2, [pc, #148]	; (800ab1c <TIM_OC1_SetConfig+0x108>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d10c      	bne.n	800aaa4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	2208      	movs	r2, #8
 800aa8e:	4393      	bics	r3, r2
 800aa90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	697a      	ldr	r2, [r7, #20]
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	2204      	movs	r2, #4
 800aaa0:	4393      	bics	r3, r2
 800aaa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	4a1a      	ldr	r2, [pc, #104]	; (800ab10 <TIM_OC1_SetConfig+0xfc>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d00b      	beq.n	800aac4 <TIM_OC1_SetConfig+0xb0>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a19      	ldr	r2, [pc, #100]	; (800ab14 <TIM_OC1_SetConfig+0x100>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d007      	beq.n	800aac4 <TIM_OC1_SetConfig+0xb0>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	4a18      	ldr	r2, [pc, #96]	; (800ab18 <TIM_OC1_SetConfig+0x104>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d003      	beq.n	800aac4 <TIM_OC1_SetConfig+0xb0>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	4a17      	ldr	r2, [pc, #92]	; (800ab1c <TIM_OC1_SetConfig+0x108>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d111      	bne.n	800aae8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	4a16      	ldr	r2, [pc, #88]	; (800ab20 <TIM_OC1_SetConfig+0x10c>)
 800aac8:	4013      	ands	r3, r2
 800aaca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	4a15      	ldr	r2, [pc, #84]	; (800ab24 <TIM_OC1_SetConfig+0x110>)
 800aad0:	4013      	ands	r3, r2
 800aad2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	695b      	ldr	r3, [r3, #20]
 800aad8:	693a      	ldr	r2, [r7, #16]
 800aada:	4313      	orrs	r3, r2
 800aadc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	4313      	orrs	r3, r2
 800aae6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	693a      	ldr	r2, [r7, #16]
 800aaec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	68fa      	ldr	r2, [r7, #12]
 800aaf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	685a      	ldr	r2, [r3, #4]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	697a      	ldr	r2, [r7, #20]
 800ab00:	621a      	str	r2, [r3, #32]
}
 800ab02:	46c0      	nop			; (mov r8, r8)
 800ab04:	46bd      	mov	sp, r7
 800ab06:	b006      	add	sp, #24
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	46c0      	nop			; (mov r8, r8)
 800ab0c:	fffeff8f 	.word	0xfffeff8f
 800ab10:	40012c00 	.word	0x40012c00
 800ab14:	40014000 	.word	0x40014000
 800ab18:	40014400 	.word	0x40014400
 800ab1c:	40014800 	.word	0x40014800
 800ab20:	fffffeff 	.word	0xfffffeff
 800ab24:	fffffdff 	.word	0xfffffdff

0800ab28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b086      	sub	sp, #24
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6a1b      	ldr	r3, [r3, #32]
 800ab36:	2210      	movs	r2, #16
 800ab38:	4393      	bics	r3, r2
 800ab3a:	001a      	movs	r2, r3
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6a1b      	ldr	r3, [r3, #32]
 800ab44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	699b      	ldr	r3, [r3, #24]
 800ab50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	4a2e      	ldr	r2, [pc, #184]	; (800ac10 <TIM_OC2_SetConfig+0xe8>)
 800ab56:	4013      	ands	r3, r2
 800ab58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	4a2d      	ldr	r2, [pc, #180]	; (800ac14 <TIM_OC2_SetConfig+0xec>)
 800ab5e:	4013      	ands	r3, r2
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	021b      	lsls	r3, r3, #8
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	2220      	movs	r2, #32
 800ab72:	4393      	bics	r3, r2
 800ab74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	011b      	lsls	r3, r3, #4
 800ab7c:	697a      	ldr	r2, [r7, #20]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4a24      	ldr	r2, [pc, #144]	; (800ac18 <TIM_OC2_SetConfig+0xf0>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d10d      	bne.n	800aba6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	2280      	movs	r2, #128	; 0x80
 800ab8e:	4393      	bics	r3, r2
 800ab90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	68db      	ldr	r3, [r3, #12]
 800ab96:	011b      	lsls	r3, r3, #4
 800ab98:	697a      	ldr	r2, [r7, #20]
 800ab9a:	4313      	orrs	r3, r2
 800ab9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	2240      	movs	r2, #64	; 0x40
 800aba2:	4393      	bics	r3, r2
 800aba4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a1b      	ldr	r2, [pc, #108]	; (800ac18 <TIM_OC2_SetConfig+0xf0>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d00b      	beq.n	800abc6 <TIM_OC2_SetConfig+0x9e>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a1a      	ldr	r2, [pc, #104]	; (800ac1c <TIM_OC2_SetConfig+0xf4>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d007      	beq.n	800abc6 <TIM_OC2_SetConfig+0x9e>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a19      	ldr	r2, [pc, #100]	; (800ac20 <TIM_OC2_SetConfig+0xf8>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d003      	beq.n	800abc6 <TIM_OC2_SetConfig+0x9e>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a18      	ldr	r2, [pc, #96]	; (800ac24 <TIM_OC2_SetConfig+0xfc>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d113      	bne.n	800abee <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	4a17      	ldr	r2, [pc, #92]	; (800ac28 <TIM_OC2_SetConfig+0x100>)
 800abca:	4013      	ands	r3, r2
 800abcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	4a16      	ldr	r2, [pc, #88]	; (800ac2c <TIM_OC2_SetConfig+0x104>)
 800abd2:	4013      	ands	r3, r2
 800abd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	693a      	ldr	r2, [r7, #16]
 800abde:	4313      	orrs	r3, r2
 800abe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	699b      	ldr	r3, [r3, #24]
 800abe6:	009b      	lsls	r3, r3, #2
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	4313      	orrs	r3, r2
 800abec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	693a      	ldr	r2, [r7, #16]
 800abf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	68fa      	ldr	r2, [r7, #12]
 800abf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	685a      	ldr	r2, [r3, #4]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	697a      	ldr	r2, [r7, #20]
 800ac06:	621a      	str	r2, [r3, #32]
}
 800ac08:	46c0      	nop			; (mov r8, r8)
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	b006      	add	sp, #24
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	feff8fff 	.word	0xfeff8fff
 800ac14:	fffffcff 	.word	0xfffffcff
 800ac18:	40012c00 	.word	0x40012c00
 800ac1c:	40014000 	.word	0x40014000
 800ac20:	40014400 	.word	0x40014400
 800ac24:	40014800 	.word	0x40014800
 800ac28:	fffffbff 	.word	0xfffffbff
 800ac2c:	fffff7ff 	.word	0xfffff7ff

0800ac30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b086      	sub	sp, #24
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6a1b      	ldr	r3, [r3, #32]
 800ac3e:	4a35      	ldr	r2, [pc, #212]	; (800ad14 <TIM_OC3_SetConfig+0xe4>)
 800ac40:	401a      	ands	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6a1b      	ldr	r3, [r3, #32]
 800ac4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	69db      	ldr	r3, [r3, #28]
 800ac56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	4a2f      	ldr	r2, [pc, #188]	; (800ad18 <TIM_OC3_SetConfig+0xe8>)
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	2203      	movs	r2, #3
 800ac64:	4393      	bics	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68fa      	ldr	r2, [r7, #12]
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	4a29      	ldr	r2, [pc, #164]	; (800ad1c <TIM_OC3_SetConfig+0xec>)
 800ac76:	4013      	ands	r3, r2
 800ac78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	021b      	lsls	r3, r3, #8
 800ac80:	697a      	ldr	r2, [r7, #20]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a25      	ldr	r2, [pc, #148]	; (800ad20 <TIM_OC3_SetConfig+0xf0>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d10d      	bne.n	800acaa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	4a24      	ldr	r2, [pc, #144]	; (800ad24 <TIM_OC3_SetConfig+0xf4>)
 800ac92:	4013      	ands	r3, r2
 800ac94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	68db      	ldr	r3, [r3, #12]
 800ac9a:	021b      	lsls	r3, r3, #8
 800ac9c:	697a      	ldr	r2, [r7, #20]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	4a20      	ldr	r2, [pc, #128]	; (800ad28 <TIM_OC3_SetConfig+0xf8>)
 800aca6:	4013      	ands	r3, r2
 800aca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	4a1c      	ldr	r2, [pc, #112]	; (800ad20 <TIM_OC3_SetConfig+0xf0>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d00b      	beq.n	800acca <TIM_OC3_SetConfig+0x9a>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	4a1d      	ldr	r2, [pc, #116]	; (800ad2c <TIM_OC3_SetConfig+0xfc>)
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d007      	beq.n	800acca <TIM_OC3_SetConfig+0x9a>
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	4a1c      	ldr	r2, [pc, #112]	; (800ad30 <TIM_OC3_SetConfig+0x100>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d003      	beq.n	800acca <TIM_OC3_SetConfig+0x9a>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	4a1b      	ldr	r2, [pc, #108]	; (800ad34 <TIM_OC3_SetConfig+0x104>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d113      	bne.n	800acf2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	4a1a      	ldr	r2, [pc, #104]	; (800ad38 <TIM_OC3_SetConfig+0x108>)
 800acce:	4013      	ands	r3, r2
 800acd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	4a19      	ldr	r2, [pc, #100]	; (800ad3c <TIM_OC3_SetConfig+0x10c>)
 800acd6:	4013      	ands	r3, r2
 800acd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	695b      	ldr	r3, [r3, #20]
 800acde:	011b      	lsls	r3, r3, #4
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	4313      	orrs	r3, r2
 800ace4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	011b      	lsls	r3, r3, #4
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	4313      	orrs	r3, r2
 800acf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	68fa      	ldr	r2, [r7, #12]
 800acfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	685a      	ldr	r2, [r3, #4]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	697a      	ldr	r2, [r7, #20]
 800ad0a:	621a      	str	r2, [r3, #32]
}
 800ad0c:	46c0      	nop			; (mov r8, r8)
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	b006      	add	sp, #24
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	fffffeff 	.word	0xfffffeff
 800ad18:	fffeff8f 	.word	0xfffeff8f
 800ad1c:	fffffdff 	.word	0xfffffdff
 800ad20:	40012c00 	.word	0x40012c00
 800ad24:	fffff7ff 	.word	0xfffff7ff
 800ad28:	fffffbff 	.word	0xfffffbff
 800ad2c:	40014000 	.word	0x40014000
 800ad30:	40014400 	.word	0x40014400
 800ad34:	40014800 	.word	0x40014800
 800ad38:	ffffefff 	.word	0xffffefff
 800ad3c:	ffffdfff 	.word	0xffffdfff

0800ad40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b086      	sub	sp, #24
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6a1b      	ldr	r3, [r3, #32]
 800ad4e:	4a28      	ldr	r2, [pc, #160]	; (800adf0 <TIM_OC4_SetConfig+0xb0>)
 800ad50:	401a      	ands	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6a1b      	ldr	r3, [r3, #32]
 800ad5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	685b      	ldr	r3, [r3, #4]
 800ad60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	69db      	ldr	r3, [r3, #28]
 800ad66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	4a22      	ldr	r2, [pc, #136]	; (800adf4 <TIM_OC4_SetConfig+0xb4>)
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	4a21      	ldr	r2, [pc, #132]	; (800adf8 <TIM_OC4_SetConfig+0xb8>)
 800ad74:	4013      	ands	r3, r2
 800ad76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	021b      	lsls	r3, r3, #8
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	4a1d      	ldr	r2, [pc, #116]	; (800adfc <TIM_OC4_SetConfig+0xbc>)
 800ad88:	4013      	ands	r3, r2
 800ad8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	031b      	lsls	r3, r3, #12
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	4313      	orrs	r3, r2
 800ad96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	4a19      	ldr	r2, [pc, #100]	; (800ae00 <TIM_OC4_SetConfig+0xc0>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d00b      	beq.n	800adb8 <TIM_OC4_SetConfig+0x78>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a18      	ldr	r2, [pc, #96]	; (800ae04 <TIM_OC4_SetConfig+0xc4>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d007      	beq.n	800adb8 <TIM_OC4_SetConfig+0x78>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a17      	ldr	r2, [pc, #92]	; (800ae08 <TIM_OC4_SetConfig+0xc8>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d003      	beq.n	800adb8 <TIM_OC4_SetConfig+0x78>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a16      	ldr	r2, [pc, #88]	; (800ae0c <TIM_OC4_SetConfig+0xcc>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d109      	bne.n	800adcc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	4a15      	ldr	r2, [pc, #84]	; (800ae10 <TIM_OC4_SetConfig+0xd0>)
 800adbc:	4013      	ands	r3, r2
 800adbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	695b      	ldr	r3, [r3, #20]
 800adc4:	019b      	lsls	r3, r3, #6
 800adc6:	697a      	ldr	r2, [r7, #20]
 800adc8:	4313      	orrs	r3, r2
 800adca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	697a      	ldr	r2, [r7, #20]
 800add0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	685a      	ldr	r2, [r3, #4]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	693a      	ldr	r2, [r7, #16]
 800ade4:	621a      	str	r2, [r3, #32]
}
 800ade6:	46c0      	nop			; (mov r8, r8)
 800ade8:	46bd      	mov	sp, r7
 800adea:	b006      	add	sp, #24
 800adec:	bd80      	pop	{r7, pc}
 800adee:	46c0      	nop			; (mov r8, r8)
 800adf0:	ffffefff 	.word	0xffffefff
 800adf4:	feff8fff 	.word	0xfeff8fff
 800adf8:	fffffcff 	.word	0xfffffcff
 800adfc:	ffffdfff 	.word	0xffffdfff
 800ae00:	40012c00 	.word	0x40012c00
 800ae04:	40014000 	.word	0x40014000
 800ae08:	40014400 	.word	0x40014400
 800ae0c:	40014800 	.word	0x40014800
 800ae10:	ffffbfff 	.word	0xffffbfff

0800ae14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
 800ae1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6a1b      	ldr	r3, [r3, #32]
 800ae22:	4a25      	ldr	r2, [pc, #148]	; (800aeb8 <TIM_OC5_SetConfig+0xa4>)
 800ae24:	401a      	ands	r2, r3
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a1b      	ldr	r3, [r3, #32]
 800ae2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	4a1f      	ldr	r2, [pc, #124]	; (800aebc <TIM_OC5_SetConfig+0xa8>)
 800ae40:	4013      	ands	r3, r2
 800ae42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68fa      	ldr	r2, [r7, #12]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	4a1b      	ldr	r2, [pc, #108]	; (800aec0 <TIM_OC5_SetConfig+0xac>)
 800ae52:	4013      	ands	r3, r2
 800ae54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	689b      	ldr	r3, [r3, #8]
 800ae5a:	041b      	lsls	r3, r3, #16
 800ae5c:	693a      	ldr	r2, [r7, #16]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a17      	ldr	r2, [pc, #92]	; (800aec4 <TIM_OC5_SetConfig+0xb0>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00b      	beq.n	800ae82 <TIM_OC5_SetConfig+0x6e>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a16      	ldr	r2, [pc, #88]	; (800aec8 <TIM_OC5_SetConfig+0xb4>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d007      	beq.n	800ae82 <TIM_OC5_SetConfig+0x6e>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a15      	ldr	r2, [pc, #84]	; (800aecc <TIM_OC5_SetConfig+0xb8>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d003      	beq.n	800ae82 <TIM_OC5_SetConfig+0x6e>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a14      	ldr	r2, [pc, #80]	; (800aed0 <TIM_OC5_SetConfig+0xbc>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d109      	bne.n	800ae96 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	4a0c      	ldr	r2, [pc, #48]	; (800aeb8 <TIM_OC5_SetConfig+0xa4>)
 800ae86:	4013      	ands	r3, r2
 800ae88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	695b      	ldr	r3, [r3, #20]
 800ae8e:	021b      	lsls	r3, r3, #8
 800ae90:	697a      	ldr	r2, [r7, #20]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	697a      	ldr	r2, [r7, #20]
 800ae9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	685a      	ldr	r2, [r3, #4]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	621a      	str	r2, [r3, #32]
}
 800aeb0:	46c0      	nop			; (mov r8, r8)
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	b006      	add	sp, #24
 800aeb6:	bd80      	pop	{r7, pc}
 800aeb8:	fffeffff 	.word	0xfffeffff
 800aebc:	fffeff8f 	.word	0xfffeff8f
 800aec0:	fffdffff 	.word	0xfffdffff
 800aec4:	40012c00 	.word	0x40012c00
 800aec8:	40014000 	.word	0x40014000
 800aecc:	40014400 	.word	0x40014400
 800aed0:	40014800 	.word	0x40014800

0800aed4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b086      	sub	sp, #24
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6a1b      	ldr	r3, [r3, #32]
 800aee2:	4a26      	ldr	r2, [pc, #152]	; (800af7c <TIM_OC6_SetConfig+0xa8>)
 800aee4:	401a      	ands	r2, r3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a1b      	ldr	r3, [r3, #32]
 800aeee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	4a20      	ldr	r2, [pc, #128]	; (800af80 <TIM_OC6_SetConfig+0xac>)
 800af00:	4013      	ands	r3, r2
 800af02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	021b      	lsls	r3, r3, #8
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4313      	orrs	r3, r2
 800af0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	4a1c      	ldr	r2, [pc, #112]	; (800af84 <TIM_OC6_SetConfig+0xb0>)
 800af14:	4013      	ands	r3, r2
 800af16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	051b      	lsls	r3, r3, #20
 800af1e:	693a      	ldr	r2, [r7, #16]
 800af20:	4313      	orrs	r3, r2
 800af22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a18      	ldr	r2, [pc, #96]	; (800af88 <TIM_OC6_SetConfig+0xb4>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d00b      	beq.n	800af44 <TIM_OC6_SetConfig+0x70>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a17      	ldr	r2, [pc, #92]	; (800af8c <TIM_OC6_SetConfig+0xb8>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d007      	beq.n	800af44 <TIM_OC6_SetConfig+0x70>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a16      	ldr	r2, [pc, #88]	; (800af90 <TIM_OC6_SetConfig+0xbc>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d003      	beq.n	800af44 <TIM_OC6_SetConfig+0x70>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a15      	ldr	r2, [pc, #84]	; (800af94 <TIM_OC6_SetConfig+0xc0>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d109      	bne.n	800af58 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	4a14      	ldr	r2, [pc, #80]	; (800af98 <TIM_OC6_SetConfig+0xc4>)
 800af48:	4013      	ands	r3, r2
 800af4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	695b      	ldr	r3, [r3, #20]
 800af50:	029b      	lsls	r3, r3, #10
 800af52:	697a      	ldr	r2, [r7, #20]
 800af54:	4313      	orrs	r3, r2
 800af56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	697a      	ldr	r2, [r7, #20]
 800af5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	68fa      	ldr	r2, [r7, #12]
 800af62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	685a      	ldr	r2, [r3, #4]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	693a      	ldr	r2, [r7, #16]
 800af70:	621a      	str	r2, [r3, #32]
}
 800af72:	46c0      	nop			; (mov r8, r8)
 800af74:	46bd      	mov	sp, r7
 800af76:	b006      	add	sp, #24
 800af78:	bd80      	pop	{r7, pc}
 800af7a:	46c0      	nop			; (mov r8, r8)
 800af7c:	ffefffff 	.word	0xffefffff
 800af80:	feff8fff 	.word	0xfeff8fff
 800af84:	ffdfffff 	.word	0xffdfffff
 800af88:	40012c00 	.word	0x40012c00
 800af8c:	40014000 	.word	0x40014000
 800af90:	40014400 	.word	0x40014400
 800af94:	40014800 	.word	0x40014800
 800af98:	fffbffff 	.word	0xfffbffff

0800af9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6a1b      	ldr	r3, [r3, #32]
 800afac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	6a1b      	ldr	r3, [r3, #32]
 800afb2:	2201      	movs	r2, #1
 800afb4:	4393      	bics	r3, r2
 800afb6:	001a      	movs	r2, r3
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	699b      	ldr	r3, [r3, #24]
 800afc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	22f0      	movs	r2, #240	; 0xf0
 800afc6:	4393      	bics	r3, r2
 800afc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	011b      	lsls	r3, r3, #4
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	4313      	orrs	r3, r2
 800afd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	220a      	movs	r2, #10
 800afd8:	4393      	bics	r3, r2
 800afda:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800afdc:	697a      	ldr	r2, [r7, #20]
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	4313      	orrs	r3, r2
 800afe2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	693a      	ldr	r2, [r7, #16]
 800afe8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	697a      	ldr	r2, [r7, #20]
 800afee:	621a      	str	r2, [r3, #32]
}
 800aff0:	46c0      	nop			; (mov r8, r8)
 800aff2:	46bd      	mov	sp, r7
 800aff4:	b006      	add	sp, #24
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b086      	sub	sp, #24
 800affc:	af00      	add	r7, sp, #0
 800affe:	60f8      	str	r0, [r7, #12]
 800b000:	60b9      	str	r1, [r7, #8]
 800b002:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	6a1b      	ldr	r3, [r3, #32]
 800b008:	2210      	movs	r2, #16
 800b00a:	4393      	bics	r3, r2
 800b00c:	001a      	movs	r2, r3
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	699b      	ldr	r3, [r3, #24]
 800b016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6a1b      	ldr	r3, [r3, #32]
 800b01c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	4a0d      	ldr	r2, [pc, #52]	; (800b058 <TIM_TI2_ConfigInputStage+0x60>)
 800b022:	4013      	ands	r3, r2
 800b024:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	031b      	lsls	r3, r3, #12
 800b02a:	697a      	ldr	r2, [r7, #20]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	22a0      	movs	r2, #160	; 0xa0
 800b034:	4393      	bics	r3, r2
 800b036:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	011b      	lsls	r3, r3, #4
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	4313      	orrs	r3, r2
 800b040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	697a      	ldr	r2, [r7, #20]
 800b046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	621a      	str	r2, [r3, #32]
}
 800b04e:	46c0      	nop			; (mov r8, r8)
 800b050:	46bd      	mov	sp, r7
 800b052:	b006      	add	sp, #24
 800b054:	bd80      	pop	{r7, pc}
 800b056:	46c0      	nop			; (mov r8, r8)
 800b058:	ffff0fff 	.word	0xffff0fff

0800b05c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	689b      	ldr	r3, [r3, #8]
 800b06a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	4a08      	ldr	r2, [pc, #32]	; (800b090 <TIM_ITRx_SetConfig+0x34>)
 800b070:	4013      	ands	r3, r2
 800b072:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b074:	683a      	ldr	r2, [r7, #0]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	4313      	orrs	r3, r2
 800b07a:	2207      	movs	r2, #7
 800b07c:	4313      	orrs	r3, r2
 800b07e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	68fa      	ldr	r2, [r7, #12]
 800b084:	609a      	str	r2, [r3, #8]
}
 800b086:	46c0      	nop			; (mov r8, r8)
 800b088:	46bd      	mov	sp, r7
 800b08a:	b004      	add	sp, #16
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	46c0      	nop			; (mov r8, r8)
 800b090:	ffcfff8f 	.word	0xffcfff8f

0800b094 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
 800b0a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	4a09      	ldr	r2, [pc, #36]	; (800b0d0 <TIM_ETR_SetConfig+0x3c>)
 800b0ac:	4013      	ands	r3, r2
 800b0ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	021a      	lsls	r2, r3, #8
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	431a      	orrs	r2, r3
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	609a      	str	r2, [r3, #8]
}
 800b0c8:	46c0      	nop			; (mov r8, r8)
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	b006      	add	sp, #24
 800b0ce:	bd80      	pop	{r7, pc}
 800b0d0:	ffff00ff 	.word	0xffff00ff

0800b0d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	60b9      	str	r1, [r7, #8]
 800b0de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	221f      	movs	r2, #31
 800b0e4:	4013      	ands	r3, r2
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	409a      	lsls	r2, r3
 800b0ea:	0013      	movs	r3, r2
 800b0ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6a1b      	ldr	r3, [r3, #32]
 800b0f2:	697a      	ldr	r2, [r7, #20]
 800b0f4:	43d2      	mvns	r2, r2
 800b0f6:	401a      	ands	r2, r3
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6a1a      	ldr	r2, [r3, #32]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	211f      	movs	r1, #31
 800b104:	400b      	ands	r3, r1
 800b106:	6879      	ldr	r1, [r7, #4]
 800b108:	4099      	lsls	r1, r3
 800b10a:	000b      	movs	r3, r1
 800b10c:	431a      	orrs	r2, r3
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	621a      	str	r2, [r3, #32]
}
 800b112:	46c0      	nop			; (mov r8, r8)
 800b114:	46bd      	mov	sp, r7
 800b116:	b006      	add	sp, #24
 800b118:	bd80      	pop	{r7, pc}
	...

0800b11c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	223c      	movs	r2, #60	; 0x3c
 800b12a:	5c9b      	ldrb	r3, [r3, r2]
 800b12c:	2b01      	cmp	r3, #1
 800b12e:	d101      	bne.n	800b134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b130:	2302      	movs	r3, #2
 800b132:	e055      	b.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	223c      	movs	r2, #60	; 0x3c
 800b138:	2101      	movs	r1, #1
 800b13a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	223d      	movs	r2, #61	; 0x3d
 800b140:	2102      	movs	r1, #2
 800b142:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a23      	ldr	r2, [pc, #140]	; (800b1e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d108      	bne.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	4a22      	ldr	r2, [pc, #136]	; (800b1ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b162:	4013      	ands	r3, r2
 800b164:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2270      	movs	r2, #112	; 0x70
 800b174:	4393      	bics	r3, r2
 800b176:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	68fa      	ldr	r2, [r7, #12]
 800b17e:	4313      	orrs	r3, r2
 800b180:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4a16      	ldr	r2, [pc, #88]	; (800b1e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d00f      	beq.n	800b1b4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	2380      	movs	r3, #128	; 0x80
 800b19a:	05db      	lsls	r3, r3, #23
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d009      	beq.n	800b1b4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a12      	ldr	r2, [pc, #72]	; (800b1f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d004      	beq.n	800b1b4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	4a11      	ldr	r2, [pc, #68]	; (800b1f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	d10c      	bne.n	800b1ce <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	2280      	movs	r2, #128	; 0x80
 800b1b8:	4393      	bics	r3, r2
 800b1ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	68ba      	ldr	r2, [r7, #8]
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	68ba      	ldr	r2, [r7, #8]
 800b1cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	223d      	movs	r2, #61	; 0x3d
 800b1d2:	2101      	movs	r1, #1
 800b1d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	223c      	movs	r2, #60	; 0x3c
 800b1da:	2100      	movs	r1, #0
 800b1dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	b004      	add	sp, #16
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	40012c00 	.word	0x40012c00
 800b1ec:	ff0fffff 	.word	0xff0fffff
 800b1f0:	40000400 	.word	0x40000400
 800b1f4:	40014000 	.word	0x40014000

0800b1f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b202:	2300      	movs	r3, #0
 800b204:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	223c      	movs	r2, #60	; 0x3c
 800b20a:	5c9b      	ldrb	r3, [r3, r2]
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d101      	bne.n	800b214 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b210:	2302      	movs	r3, #2
 800b212:	e079      	b.n	800b308 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	223c      	movs	r2, #60	; 0x3c
 800b218:	2101      	movs	r1, #1
 800b21a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	22ff      	movs	r2, #255	; 0xff
 800b220:	4393      	bics	r3, r2
 800b222:	001a      	movs	r2, r3
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	68db      	ldr	r3, [r3, #12]
 800b228:	4313      	orrs	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	4a38      	ldr	r2, [pc, #224]	; (800b310 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b230:	401a      	ands	r2, r3
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	4313      	orrs	r3, r2
 800b238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	4a35      	ldr	r2, [pc, #212]	; (800b314 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b23e:	401a      	ands	r2, r3
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	4313      	orrs	r3, r2
 800b246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	4a33      	ldr	r2, [pc, #204]	; (800b318 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b24c:	401a      	ands	r2, r3
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4313      	orrs	r3, r2
 800b254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4a30      	ldr	r2, [pc, #192]	; (800b31c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b25a:	401a      	ands	r2, r3
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	4313      	orrs	r3, r2
 800b262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	4a2e      	ldr	r2, [pc, #184]	; (800b320 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b268:	401a      	ands	r2, r3
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	695b      	ldr	r3, [r3, #20]
 800b26e:	4313      	orrs	r3, r2
 800b270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	4a2b      	ldr	r2, [pc, #172]	; (800b324 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b276:	401a      	ands	r2, r3
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b27c:	4313      	orrs	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	4a29      	ldr	r2, [pc, #164]	; (800b328 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b284:	401a      	ands	r2, r3
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	699b      	ldr	r3, [r3, #24]
 800b28a:	041b      	lsls	r3, r3, #16
 800b28c:	4313      	orrs	r3, r2
 800b28e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	4a25      	ldr	r2, [pc, #148]	; (800b32c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d106      	bne.n	800b2a8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	4a24      	ldr	r2, [pc, #144]	; (800b330 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b29e:	401a      	ands	r2, r3
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	69db      	ldr	r3, [r3, #28]
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a1f      	ldr	r2, [pc, #124]	; (800b32c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d121      	bne.n	800b2f6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	4a1f      	ldr	r2, [pc, #124]	; (800b334 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b2b6:	401a      	ands	r2, r3
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2bc:	051b      	lsls	r3, r3, #20
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	4a1c      	ldr	r2, [pc, #112]	; (800b338 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b2c6:	401a      	ands	r2, r3
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	6a1b      	ldr	r3, [r3, #32]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	4a1a      	ldr	r2, [pc, #104]	; (800b33c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b2d4:	401a      	ands	r2, r3
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a12      	ldr	r2, [pc, #72]	; (800b32c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d106      	bne.n	800b2f6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4a15      	ldr	r2, [pc, #84]	; (800b340 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b2ec:	401a      	ands	r2, r3
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	223c      	movs	r2, #60	; 0x3c
 800b302:	2100      	movs	r1, #0
 800b304:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b306:	2300      	movs	r3, #0
}
 800b308:	0018      	movs	r0, r3
 800b30a:	46bd      	mov	sp, r7
 800b30c:	b004      	add	sp, #16
 800b30e:	bd80      	pop	{r7, pc}
 800b310:	fffffcff 	.word	0xfffffcff
 800b314:	fffffbff 	.word	0xfffffbff
 800b318:	fffff7ff 	.word	0xfffff7ff
 800b31c:	ffffefff 	.word	0xffffefff
 800b320:	ffffdfff 	.word	0xffffdfff
 800b324:	ffffbfff 	.word	0xffffbfff
 800b328:	fff0ffff 	.word	0xfff0ffff
 800b32c:	40012c00 	.word	0x40012c00
 800b330:	efffffff 	.word	0xefffffff
 800b334:	ff0fffff 	.word	0xff0fffff
 800b338:	feffffff 	.word	0xfeffffff
 800b33c:	fdffffff 	.word	0xfdffffff
 800b340:	dfffffff 	.word	0xdfffffff

0800b344 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08a      	sub	sp, #40	; 0x28
 800b348:	af00      	add	r7, sp, #0
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b350:	2327      	movs	r3, #39	; 0x27
 800b352:	18fb      	adds	r3, r7, r3
 800b354:	2200      	movs	r2, #0
 800b356:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	223c      	movs	r2, #60	; 0x3c
 800b35c:	5c9b      	ldrb	r3, [r3, r2]
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d101      	bne.n	800b366 <HAL_TIMEx_ConfigBreakInput+0x22>
 800b362:	2302      	movs	r3, #2
 800b364:	e095      	b.n	800b492 <HAL_TIMEx_ConfigBreakInput+0x14e>
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	223c      	movs	r2, #60	; 0x3c
 800b36a:	2101      	movs	r1, #1
 800b36c:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	2b04      	cmp	r3, #4
 800b374:	d019      	beq.n	800b3aa <HAL_TIMEx_ConfigBreakInput+0x66>
 800b376:	d822      	bhi.n	800b3be <HAL_TIMEx_ConfigBreakInput+0x7a>
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d002      	beq.n	800b382 <HAL_TIMEx_ConfigBreakInput+0x3e>
 800b37c:	2b02      	cmp	r3, #2
 800b37e:	d00a      	beq.n	800b396 <HAL_TIMEx_ConfigBreakInput+0x52>
 800b380:	e01d      	b.n	800b3be <HAL_TIMEx_ConfigBreakInput+0x7a>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b382:	2301      	movs	r3, #1
 800b384:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b386:	2300      	movs	r3, #0
 800b388:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b38a:	2380      	movs	r3, #128	; 0x80
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b390:	2309      	movs	r3, #9
 800b392:	617b      	str	r3, [r7, #20]
      break;
 800b394:	e01c      	b.n	800b3d0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b396:	2302      	movs	r3, #2
 800b398:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b39a:	2301      	movs	r3, #1
 800b39c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b39e:	2380      	movs	r3, #128	; 0x80
 800b3a0:	00db      	lsls	r3, r3, #3
 800b3a2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b3a4:	230a      	movs	r3, #10
 800b3a6:	617b      	str	r3, [r7, #20]
      break;
 800b3a8:	e012      	b.n	800b3d0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b3aa:	2304      	movs	r3, #4
 800b3ac:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b3ae:	2302      	movs	r3, #2
 800b3b0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b3b2:	2380      	movs	r3, #128	; 0x80
 800b3b4:	011b      	lsls	r3, r3, #4
 800b3b6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b3b8:	230b      	movs	r3, #11
 800b3ba:	617b      	str	r3, [r7, #20]
      break;
 800b3bc:	e008      	b.n	800b3d0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	617b      	str	r3, [r7, #20]
      break;
 800b3ce:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	d003      	beq.n	800b3de <HAL_TIMEx_ConfigBreakInput+0x9a>
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2b02      	cmp	r3, #2
 800b3da:	d027      	beq.n	800b42c <HAL_TIMEx_ConfigBreakInput+0xe8>
 800b3dc:	e04d      	b.n	800b47a <HAL_TIMEx_ConfigBreakInput+0x136>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3e4:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b3e6:	6a3b      	ldr	r3, [r7, #32]
 800b3e8:	43da      	mvns	r2, r3
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	4013      	ands	r3, r2
 800b3ee:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	685a      	ldr	r2, [r3, #4]
 800b3f4:	69bb      	ldr	r3, [r7, #24]
 800b3f6:	409a      	lsls	r2, r3
 800b3f8:	0013      	movs	r3, r2
 800b3fa:	6a3a      	ldr	r2, [r7, #32]
 800b3fc:	4013      	ands	r3, r2
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	4313      	orrs	r3, r2
 800b402:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b404:	69fb      	ldr	r3, [r7, #28]
 800b406:	43da      	mvns	r2, r3
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	4013      	ands	r3, r2
 800b40c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	689a      	ldr	r2, [r3, #8]
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	409a      	lsls	r2, r3
 800b416:	0013      	movs	r3, r2
 800b418:	69fa      	ldr	r2, [r7, #28]
 800b41a:	4013      	ands	r3, r2
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	4313      	orrs	r3, r2
 800b420:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	693a      	ldr	r2, [r7, #16]
 800b428:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b42a:	e02b      	b.n	800b484 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b432:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b434:	6a3b      	ldr	r3, [r7, #32]
 800b436:	43da      	mvns	r2, r3
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	4013      	ands	r3, r2
 800b43c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	685a      	ldr	r2, [r3, #4]
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	409a      	lsls	r2, r3
 800b446:	0013      	movs	r3, r2
 800b448:	6a3a      	ldr	r2, [r7, #32]
 800b44a:	4013      	ands	r3, r2
 800b44c:	693a      	ldr	r2, [r7, #16]
 800b44e:	4313      	orrs	r3, r2
 800b450:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b452:	69fb      	ldr	r3, [r7, #28]
 800b454:	43da      	mvns	r2, r3
 800b456:	693b      	ldr	r3, [r7, #16]
 800b458:	4013      	ands	r3, r2
 800b45a:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	689a      	ldr	r2, [r3, #8]
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	409a      	lsls	r2, r3
 800b464:	0013      	movs	r3, r2
 800b466:	69fa      	ldr	r2, [r7, #28]
 800b468:	4013      	ands	r3, r2
 800b46a:	693a      	ldr	r2, [r7, #16]
 800b46c:	4313      	orrs	r3, r2
 800b46e:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b478:	e004      	b.n	800b484 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    default:
      status = HAL_ERROR;
 800b47a:	2327      	movs	r3, #39	; 0x27
 800b47c:	18fb      	adds	r3, r7, r3
 800b47e:	2201      	movs	r2, #1
 800b480:	701a      	strb	r2, [r3, #0]
      break;
 800b482:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	223c      	movs	r2, #60	; 0x3c
 800b488:	2100      	movs	r1, #0
 800b48a:	5499      	strb	r1, [r3, r2]

  return status;
 800b48c:	2327      	movs	r3, #39	; 0x27
 800b48e:	18fb      	adds	r3, r7, r3
 800b490:	781b      	ldrb	r3, [r3, #0]
}
 800b492:	0018      	movs	r0, r3
 800b494:	46bd      	mov	sp, r7
 800b496:	b00a      	add	sp, #40	; 0x28
 800b498:	bd80      	pop	{r7, pc}
	...

0800b49c <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d101      	bne.n	800b4ae <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e03f      	b.n	800b52e <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2259      	movs	r2, #89	; 0x59
 800b4b2:	5c9b      	ldrb	r3, [r3, r2]
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d107      	bne.n	800b4ca <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2258      	movs	r2, #88	; 0x58
 800b4be:	2100      	movs	r1, #0
 800b4c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	0018      	movs	r0, r3
 800b4c6:	f7f9 fd4d 	bl	8004f64 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2259      	movs	r2, #89	; 0x59
 800b4ce:	2102      	movs	r1, #2
 800b4d0:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	681a      	ldr	r2, [r3, #0]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	2101      	movs	r1, #1
 800b4de:	438a      	bics	r2, r1
 800b4e0:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	f000 fae3 	bl	800bab0 <USART_SetConfig>
 800b4ea:	0003      	movs	r3, r0
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d101      	bne.n	800b4f4 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	e01c      	b.n	800b52e <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	685a      	ldr	r2, [r3, #4]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	490e      	ldr	r1, [pc, #56]	; (800b538 <HAL_USART_Init+0x9c>)
 800b500:	400a      	ands	r2, r1
 800b502:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	689a      	ldr	r2, [r3, #8]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	212a      	movs	r1, #42	; 0x2a
 800b510:	438a      	bics	r2, r1
 800b512:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	681a      	ldr	r2, [r3, #0]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2101      	movs	r1, #1
 800b520:	430a      	orrs	r2, r1
 800b522:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	0018      	movs	r0, r3
 800b528:	f000 fd5e 	bl	800bfe8 <USART_CheckIdleState>
 800b52c:	0003      	movs	r3, r0
}
 800b52e:	0018      	movs	r0, r3
 800b530:	46bd      	mov	sp, r7
 800b532:	b002      	add	sp, #8
 800b534:	bd80      	pop	{r7, pc}
 800b536:	46c0      	nop			; (mov r8, r8)
 800b538:	ffffbfff 	.word	0xffffbfff

0800b53c <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b08a      	sub	sp, #40	; 0x28
 800b540:	af02      	add	r7, sp, #8
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	603b      	str	r3, [r7, #0]
 800b548:	1dbb      	adds	r3, r7, #6
 800b54a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2259      	movs	r2, #89	; 0x59
 800b550:	5c9b      	ldrb	r3, [r3, r2]
 800b552:	b2db      	uxtb	r3, r3
 800b554:	2b01      	cmp	r3, #1
 800b556:	d000      	beq.n	800b55a <HAL_USART_Transmit+0x1e>
 800b558:	e0a9      	b.n	800b6ae <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d003      	beq.n	800b568 <HAL_USART_Transmit+0x2c>
 800b560:	1dbb      	adds	r3, r7, #6
 800b562:	881b      	ldrh	r3, [r3, #0]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d101      	bne.n	800b56c <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b568:	2301      	movs	r3, #1
 800b56a:	e0a1      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	689a      	ldr	r2, [r3, #8]
 800b570:	2380      	movs	r3, #128	; 0x80
 800b572:	015b      	lsls	r3, r3, #5
 800b574:	429a      	cmp	r2, r3
 800b576:	d109      	bne.n	800b58c <HAL_USART_Transmit+0x50>
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	691b      	ldr	r3, [r3, #16]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d105      	bne.n	800b58c <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	2201      	movs	r2, #1
 800b584:	4013      	ands	r3, r2
 800b586:	d001      	beq.n	800b58c <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800b588:	2301      	movs	r3, #1
 800b58a:	e091      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2258      	movs	r2, #88	; 0x58
 800b590:	5c9b      	ldrb	r3, [r3, r2]
 800b592:	2b01      	cmp	r3, #1
 800b594:	d101      	bne.n	800b59a <HAL_USART_Transmit+0x5e>
 800b596:	2302      	movs	r3, #2
 800b598:	e08a      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2258      	movs	r2, #88	; 0x58
 800b59e:	2101      	movs	r1, #1
 800b5a0:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2259      	movs	r2, #89	; 0x59
 800b5ac:	2112      	movs	r1, #18
 800b5ae:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b5b0:	f7f9 ff52 	bl	8005458 <HAL_GetTick>
 800b5b4:	0003      	movs	r3, r0
 800b5b6:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	1dba      	adds	r2, r7, #6
 800b5bc:	8812      	ldrh	r2, [r2, #0]
 800b5be:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	1dba      	adds	r2, r7, #6
 800b5c4:	8812      	ldrh	r2, [r2, #0]
 800b5c6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	689a      	ldr	r2, [r3, #8]
 800b5cc:	2380      	movs	r3, #128	; 0x80
 800b5ce:	015b      	lsls	r3, r3, #5
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d108      	bne.n	800b5e6 <HAL_USART_Transmit+0xaa>
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	691b      	ldr	r3, [r3, #16]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d104      	bne.n	800b5e6 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	61bb      	str	r3, [r7, #24]
 800b5e4:	e003      	b.n	800b5ee <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b5ee:	e02a      	b.n	800b646 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b5f0:	697a      	ldr	r2, [r7, #20]
 800b5f2:	68f8      	ldr	r0, [r7, #12]
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	9300      	str	r3, [sp, #0]
 800b5f8:	0013      	movs	r3, r2
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	2180      	movs	r1, #128	; 0x80
 800b5fe:	f000 fa22 	bl	800ba46 <USART_WaitOnFlagUntilTimeout>
 800b602:	1e03      	subs	r3, r0, #0
 800b604:	d001      	beq.n	800b60a <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	e052      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800b60a:	69fb      	ldr	r3, [r7, #28]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10b      	bne.n	800b628 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b610:	69bb      	ldr	r3, [r7, #24]
 800b612:	881b      	ldrh	r3, [r3, #0]
 800b614:	001a      	movs	r2, r3
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	05d2      	lsls	r2, r2, #23
 800b61c:	0dd2      	lsrs	r2, r2, #23
 800b61e:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800b620:	69bb      	ldr	r3, [r7, #24]
 800b622:	3302      	adds	r3, #2
 800b624:	61bb      	str	r3, [r7, #24]
 800b626:	e007      	b.n	800b638 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b628:	69fb      	ldr	r3, [r7, #28]
 800b62a:	781a      	ldrb	r2, [r3, #0]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	3301      	adds	r3, #1
 800b636:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	3b01      	subs	r3, #1
 800b640:	b29a      	uxth	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d1cf      	bne.n	800b5f0 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b650:	697a      	ldr	r2, [r7, #20]
 800b652:	68f8      	ldr	r0, [r7, #12]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	0013      	movs	r3, r2
 800b65a:	2200      	movs	r2, #0
 800b65c:	2140      	movs	r1, #64	; 0x40
 800b65e:	f000 f9f2 	bl	800ba46 <USART_WaitOnFlagUntilTimeout>
 800b662:	1e03      	subs	r3, r0, #0
 800b664:	d001      	beq.n	800b66a <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800b666:	2303      	movs	r3, #3
 800b668:	e022      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2240      	movs	r2, #64	; 0x40
 800b670:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2208      	movs	r2, #8
 800b678:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	699a      	ldr	r2, [r3, #24]
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	2108      	movs	r1, #8
 800b686:	430a      	orrs	r2, r1
 800b688:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	699a      	ldr	r2, [r3, #24]
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	2110      	movs	r1, #16
 800b696:	430a      	orrs	r2, r1
 800b698:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2259      	movs	r2, #89	; 0x59
 800b69e:	2101      	movs	r1, #1
 800b6a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	2258      	movs	r2, #88	; 0x58
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	e000      	b.n	800b6b0 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b6ae:	2302      	movs	r3, #2
  }
}
 800b6b0:	0018      	movs	r0, r3
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	b008      	add	sp, #32
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b088      	sub	sp, #32
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	69db      	ldr	r3, [r3, #28]
 800b6c6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	689b      	ldr	r3, [r3, #8]
 800b6d6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
 800b6d8:	69fb      	ldr	r3, [r7, #28]
 800b6da:	4ab3      	ldr	r2, [pc, #716]	; (800b9a8 <HAL_USART_IRQHandler+0x2f0>)
 800b6dc:	4013      	ands	r3, r2
 800b6de:	613b      	str	r3, [r7, #16]
                                      USART_ISR_UDR));
  if (errorflags == 0U)
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d117      	bne.n	800b716 <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	2220      	movs	r2, #32
 800b6ea:	4013      	ands	r3, r2
 800b6ec:	d013      	beq.n	800b716 <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	d104      	bne.n	800b700 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	2380      	movs	r3, #128	; 0x80
 800b6fa:	055b      	lsls	r3, r3, #21
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	d00a      	beq.n	800b716 <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b704:	2b00      	cmp	r3, #0
 800b706:	d100      	bne.n	800b70a <HAL_USART_IRQHandler+0x52>
 800b708:	e14a      	b.n	800b9a0 <HAL_USART_IRQHandler+0x2e8>
      {
        husart->RxISR(husart);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	0010      	movs	r0, r2
 800b712:	4798      	blx	r3
      }
      return;
 800b714:	e144      	b.n	800b9a0 <HAL_USART_IRQHandler+0x2e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b716:	693b      	ldr	r3, [r7, #16]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d100      	bne.n	800b71e <HAL_USART_IRQHandler+0x66>
 800b71c:	e100      	b.n	800b920 <HAL_USART_IRQHandler+0x268>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	4aa2      	ldr	r2, [pc, #648]	; (800b9ac <HAL_USART_IRQHandler+0x2f4>)
 800b722:	4013      	ands	r3, r2
 800b724:	d105      	bne.n	800b732 <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800b726:	69ba      	ldr	r2, [r7, #24]
 800b728:	2390      	movs	r3, #144	; 0x90
 800b72a:	005b      	lsls	r3, r3, #1
 800b72c:	4013      	ands	r3, r2
 800b72e:	d100      	bne.n	800b732 <HAL_USART_IRQHandler+0x7a>
 800b730:	e0f6      	b.n	800b920 <HAL_USART_IRQHandler+0x268>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b732:	69fb      	ldr	r3, [r7, #28]
 800b734:	2201      	movs	r2, #1
 800b736:	4013      	ands	r3, r2
 800b738:	d00e      	beq.n	800b758 <HAL_USART_IRQHandler+0xa0>
 800b73a:	69ba      	ldr	r2, [r7, #24]
 800b73c:	2380      	movs	r3, #128	; 0x80
 800b73e:	005b      	lsls	r3, r3, #1
 800b740:	4013      	ands	r3, r2
 800b742:	d009      	beq.n	800b758 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	2201      	movs	r2, #1
 800b74a:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b750:	2201      	movs	r2, #1
 800b752:	431a      	orrs	r2, r3
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b758:	69fb      	ldr	r3, [r7, #28]
 800b75a:	2202      	movs	r2, #2
 800b75c:	4013      	ands	r3, r2
 800b75e:	d00d      	beq.n	800b77c <HAL_USART_IRQHandler+0xc4>
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	2201      	movs	r2, #1
 800b764:	4013      	ands	r3, r2
 800b766:	d009      	beq.n	800b77c <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2202      	movs	r2, #2
 800b76e:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b774:	2204      	movs	r2, #4
 800b776:	431a      	orrs	r2, r3
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b77c:	69fb      	ldr	r3, [r7, #28]
 800b77e:	2204      	movs	r2, #4
 800b780:	4013      	ands	r3, r2
 800b782:	d00d      	beq.n	800b7a0 <HAL_USART_IRQHandler+0xe8>
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	2201      	movs	r2, #1
 800b788:	4013      	ands	r3, r2
 800b78a:	d009      	beq.n	800b7a0 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2204      	movs	r2, #4
 800b792:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b798:	2202      	movs	r2, #2
 800b79a:	431a      	orrs	r2, r3
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	2208      	movs	r2, #8
 800b7a4:	4013      	ands	r3, r2
 800b7a6:	d011      	beq.n	800b7cc <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b7a8:	69bb      	ldr	r3, [r7, #24]
 800b7aa:	2220      	movs	r2, #32
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	d103      	bne.n	800b7b8 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	4a7e      	ldr	r2, [pc, #504]	; (800b9ac <HAL_USART_IRQHandler+0x2f4>)
 800b7b4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b7b6:	d009      	beq.n	800b7cc <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2208      	movs	r2, #8
 800b7be:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7c4:	2208      	movs	r2, #8
 800b7c6:	431a      	orrs	r2, r3
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b7cc:	69fa      	ldr	r2, [r7, #28]
 800b7ce:	2380      	movs	r3, #128	; 0x80
 800b7d0:	011b      	lsls	r3, r3, #4
 800b7d2:	4013      	ands	r3, r2
 800b7d4:	d00f      	beq.n	800b7f6 <HAL_USART_IRQHandler+0x13e>
 800b7d6:	69ba      	ldr	r2, [r7, #24]
 800b7d8:	2380      	movs	r3, #128	; 0x80
 800b7da:	04db      	lsls	r3, r3, #19
 800b7dc:	4013      	ands	r3, r2
 800b7de:	d00a      	beq.n	800b7f6 <HAL_USART_IRQHandler+0x13e>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	2280      	movs	r2, #128	; 0x80
 800b7e6:	0112      	lsls	r2, r2, #4
 800b7e8:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_RTO;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7ee:	2280      	movs	r2, #128	; 0x80
 800b7f0:	431a      	orrs	r2, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7f6:	69fa      	ldr	r2, [r7, #28]
 800b7f8:	2380      	movs	r3, #128	; 0x80
 800b7fa:	019b      	lsls	r3, r3, #6
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	d01a      	beq.n	800b836 <HAL_USART_IRQHandler+0x17e>
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	2201      	movs	r2, #1
 800b804:	4013      	ands	r3, r2
 800b806:	d016      	beq.n	800b836 <HAL_USART_IRQHandler+0x17e>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2259      	movs	r2, #89	; 0x59
 800b80c:	5c9b      	ldrb	r3, [r3, r2]
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	2b22      	cmp	r3, #34	; 0x22
 800b812:	d105      	bne.n	800b820 <HAL_USART_IRQHandler+0x168>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2280      	movs	r2, #128	; 0x80
 800b81a:	0192      	lsls	r2, r2, #6
 800b81c:	621a      	str	r2, [r3, #32]
        return;
 800b81e:	e0ca      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	2280      	movs	r2, #128	; 0x80
 800b826:	0192      	lsls	r2, r2, #6
 800b828:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b82e:	2220      	movs	r2, #32
 800b830:	431a      	orrs	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d100      	bne.n	800b840 <HAL_USART_IRQHandler+0x188>
 800b83e:	e0b1      	b.n	800b9a4 <HAL_USART_IRQHandler+0x2ec>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	2220      	movs	r2, #32
 800b844:	4013      	ands	r3, r2
 800b846:	d011      	beq.n	800b86c <HAL_USART_IRQHandler+0x1b4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	2220      	movs	r2, #32
 800b84c:	4013      	ands	r3, r2
 800b84e:	d104      	bne.n	800b85a <HAL_USART_IRQHandler+0x1a2>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b850:	697a      	ldr	r2, [r7, #20]
 800b852:	2380      	movs	r3, #128	; 0x80
 800b854:	055b      	lsls	r3, r3, #21
 800b856:	4013      	ands	r3, r2
 800b858:	d008      	beq.n	800b86c <HAL_USART_IRQHandler+0x1b4>
      {
        if (husart->RxISR != NULL)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d004      	beq.n	800b86c <HAL_USART_IRQHandler+0x1b4>
        {
          husart->RxISR(husart);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	0010      	movs	r0, r2
 800b86a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b870:	2208      	movs	r2, #8
 800b872:	4013      	ands	r3, r2
 800b874:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	2240      	movs	r2, #64	; 0x40
 800b87e:	4013      	ands	r3, r2
 800b880:	2b40      	cmp	r3, #64	; 0x40
 800b882:	d002      	beq.n	800b88a <HAL_USART_IRQHandler+0x1d2>
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d040      	beq.n	800b90c <HAL_USART_IRQHandler+0x254>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	0018      	movs	r0, r3
 800b88e:	f000 f8a5 	bl	800b9dc <USART_EndTransfer>

        /* Abort the USART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	2240      	movs	r2, #64	; 0x40
 800b89a:	4013      	ands	r3, r2
 800b89c:	2b40      	cmp	r3, #64	; 0x40
 800b89e:	d130      	bne.n	800b902 <HAL_USART_IRQHandler+0x24a>
        {
          /* Disable the USART DMA Rx request if enabled */
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	689a      	ldr	r2, [r3, #8]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	2140      	movs	r1, #64	; 0x40
 800b8ac:	438a      	bics	r2, r1
 800b8ae:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d008      	beq.n	800b8ca <HAL_USART_IRQHandler+0x212>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8bc:	2200      	movs	r2, #0
 800b8be:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8c4:	0018      	movs	r0, r3
 800b8c6:	f7fa fa59 	bl	8005d7c <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d012      	beq.n	800b8f8 <HAL_USART_IRQHandler+0x240>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8d6:	4a36      	ldr	r2, [pc, #216]	; (800b9b0 <HAL_USART_IRQHandler+0x2f8>)
 800b8d8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8de:	0018      	movs	r0, r3
 800b8e0:	f7fa fa4c 	bl	8005d7c <HAL_DMA_Abort_IT>
 800b8e4:	1e03      	subs	r3, r0, #0
 800b8e6:	d019      	beq.n	800b91c <HAL_USART_IRQHandler+0x264>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8f2:	0018      	movs	r0, r3
 800b8f4:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b8f6:	e011      	b.n	800b91c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	0018      	movs	r0, r3
 800b8fc:	f000 f866 	bl	800b9cc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b900:	e00c      	b.n	800b91c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	0018      	movs	r0, r3
 800b906:	f000 f861 	bl	800b9cc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b90a:	e007      	b.n	800b91c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	0018      	movs	r0, r3
 800b910:	f000 f85c 	bl	800b9cc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800b91a:	e043      	b.n	800b9a4 <HAL_USART_IRQHandler+0x2ec>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b91c:	46c0      	nop			; (mov r8, r8)
    return;
 800b91e:	e041      	b.n	800b9a4 <HAL_USART_IRQHandler+0x2ec>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	2280      	movs	r2, #128	; 0x80
 800b924:	4013      	ands	r3, r2
 800b926:	d012      	beq.n	800b94e <HAL_USART_IRQHandler+0x296>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b928:	69bb      	ldr	r3, [r7, #24]
 800b92a:	2280      	movs	r2, #128	; 0x80
 800b92c:	4013      	ands	r3, r2
 800b92e:	d104      	bne.n	800b93a <HAL_USART_IRQHandler+0x282>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b930:	697a      	ldr	r2, [r7, #20]
 800b932:	2380      	movs	r3, #128	; 0x80
 800b934:	041b      	lsls	r3, r3, #16
 800b936:	4013      	ands	r3, r2
 800b938:	d009      	beq.n	800b94e <HAL_USART_IRQHandler+0x296>
  {
    if (husart->TxISR != NULL)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d038      	beq.n	800b9b4 <HAL_USART_IRQHandler+0x2fc>
    {
      husart->TxISR(husart);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b946:	687a      	ldr	r2, [r7, #4]
 800b948:	0010      	movs	r0, r2
 800b94a:	4798      	blx	r3
    }
    return;
 800b94c:	e032      	b.n	800b9b4 <HAL_USART_IRQHandler+0x2fc>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b94e:	69fb      	ldr	r3, [r7, #28]
 800b950:	2240      	movs	r2, #64	; 0x40
 800b952:	4013      	ands	r3, r2
 800b954:	d008      	beq.n	800b968 <HAL_USART_IRQHandler+0x2b0>
 800b956:	69bb      	ldr	r3, [r7, #24]
 800b958:	2240      	movs	r2, #64	; 0x40
 800b95a:	4013      	ands	r3, r2
 800b95c:	d004      	beq.n	800b968 <HAL_USART_IRQHandler+0x2b0>
  {
    USART_EndTransmit_IT(husart);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	0018      	movs	r0, r3
 800b962:	f000 fb85 	bl	800c070 <USART_EndTransmit_IT>
    return;
 800b966:	e026      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b968:	69fa      	ldr	r2, [r7, #28]
 800b96a:	2380      	movs	r3, #128	; 0x80
 800b96c:	041b      	lsls	r3, r3, #16
 800b96e:	4013      	ands	r3, r2
 800b970:	d009      	beq.n	800b986 <HAL_USART_IRQHandler+0x2ce>
 800b972:	69ba      	ldr	r2, [r7, #24]
 800b974:	2380      	movs	r3, #128	; 0x80
 800b976:	05db      	lsls	r3, r3, #23
 800b978:	4013      	ands	r3, r2
 800b97a:	d004      	beq.n	800b986 <HAL_USART_IRQHandler+0x2ce>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	0018      	movs	r0, r3
 800b980:	f000 fbc1 	bl	800c106 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b984:	e017      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b986:	69fa      	ldr	r2, [r7, #28]
 800b988:	2380      	movs	r3, #128	; 0x80
 800b98a:	045b      	lsls	r3, r3, #17
 800b98c:	4013      	ands	r3, r2
 800b98e:	d012      	beq.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	2b00      	cmp	r3, #0
 800b994:	da0f      	bge.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	0018      	movs	r0, r3
 800b99a:	f000 fbac 	bl	800c0f6 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b99e:	e00a      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
      return;
 800b9a0:	46c0      	nop			; (mov r8, r8)
 800b9a2:	e008      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
    return;
 800b9a4:	46c0      	nop			; (mov r8, r8)
 800b9a6:	e006      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2fe>
 800b9a8:	0000280f 	.word	0x0000280f
 800b9ac:	10000001 	.word	0x10000001
 800b9b0:	0800ba1d 	.word	0x0800ba1d
    return;
 800b9b4:	46c0      	nop			; (mov r8, r8)
  }
}
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	b008      	add	sp, #32
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800b9c4:	46c0      	nop			; (mov r8, r8)
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	b002      	add	sp, #8
 800b9ca:	bd80      	pop	{r7, pc}

0800b9cc <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800b9d4:	46c0      	nop			; (mov r8, r8)
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	b002      	add	sp, #8
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	4909      	ldr	r1, [pc, #36]	; (800ba14 <USART_EndTransfer+0x38>)
 800b9f0:	400a      	ands	r2, r1
 800b9f2:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	689a      	ldr	r2, [r3, #8]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4906      	ldr	r1, [pc, #24]	; (800ba18 <USART_EndTransfer+0x3c>)
 800ba00:	400a      	ands	r2, r1
 800ba02:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2259      	movs	r2, #89	; 0x59
 800ba08:	2101      	movs	r1, #1
 800ba0a:	5499      	strb	r1, [r3, r2]
}
 800ba0c:	46c0      	nop			; (mov r8, r8)
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	b002      	add	sp, #8
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	fffffe1f 	.word	0xfffffe1f
 800ba18:	ef7ffffe 	.word	0xef7ffffe

0800ba1c <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b084      	sub	sp, #16
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba28:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2200      	movs	r2, #0
 800ba34:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	0018      	movs	r0, r3
 800ba3a:	f7ff ffc7 	bl	800b9cc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800ba3e:	46c0      	nop			; (mov r8, r8)
 800ba40:	46bd      	mov	sp, r7
 800ba42:	b004      	add	sp, #16
 800ba44:	bd80      	pop	{r7, pc}

0800ba46 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800ba46:	b580      	push	{r7, lr}
 800ba48:	b084      	sub	sp, #16
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	60f8      	str	r0, [r7, #12]
 800ba4e:	60b9      	str	r1, [r7, #8]
 800ba50:	603b      	str	r3, [r7, #0]
 800ba52:	1dfb      	adds	r3, r7, #7
 800ba54:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba56:	e017      	b.n	800ba88 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba58:	69bb      	ldr	r3, [r7, #24]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	d014      	beq.n	800ba88 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba5e:	f7f9 fcfb 	bl	8005458 <HAL_GetTick>
 800ba62:	0002      	movs	r2, r0
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	1ad3      	subs	r3, r2, r3
 800ba68:	69ba      	ldr	r2, [r7, #24]
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d302      	bcc.n	800ba74 <USART_WaitOnFlagUntilTimeout+0x2e>
 800ba6e:	69bb      	ldr	r3, [r7, #24]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d109      	bne.n	800ba88 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	2259      	movs	r2, #89	; 0x59
 800ba78:	2101      	movs	r1, #1
 800ba7a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2258      	movs	r2, #88	; 0x58
 800ba80:	2100      	movs	r1, #0
 800ba82:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ba84:	2303      	movs	r3, #3
 800ba86:	e00f      	b.n	800baa8 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	69db      	ldr	r3, [r3, #28]
 800ba8e:	68ba      	ldr	r2, [r7, #8]
 800ba90:	4013      	ands	r3, r2
 800ba92:	68ba      	ldr	r2, [r7, #8]
 800ba94:	1ad3      	subs	r3, r2, r3
 800ba96:	425a      	negs	r2, r3
 800ba98:	4153      	adcs	r3, r2
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	001a      	movs	r2, r3
 800ba9e:	1dfb      	adds	r3, r7, #7
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d0d8      	beq.n	800ba58 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800baa6:	2300      	movs	r3, #0
}
 800baa8:	0018      	movs	r0, r3
 800baaa:	46bd      	mov	sp, r7
 800baac:	b004      	add	sp, #16
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b088      	sub	sp, #32
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800bab8:	231e      	movs	r3, #30
 800baba:	18fb      	adds	r3, r7, r3
 800babc:	2200      	movs	r2, #0
 800babe:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800bac0:	2300      	movs	r3, #0
 800bac2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	689a      	ldr	r2, [r3, #8]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	691b      	ldr	r3, [r3, #16]
 800bacc:	431a      	orrs	r2, r3
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	695b      	ldr	r3, [r3, #20]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	2280      	movs	r2, #128	; 0x80
 800bad6:	0212      	lsls	r2, r2, #8
 800bad8:	4313      	orrs	r3, r2
 800bada:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	4ab1      	ldr	r2, [pc, #708]	; (800bda8 <USART_SetConfig+0x2f8>)
 800bae4:	4013      	ands	r3, r2
 800bae6:	0019      	movs	r1, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	697a      	ldr	r2, [r7, #20]
 800baee:	430a      	orrs	r2, r1
 800baf0:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800baf2:	2380      	movs	r3, #128	; 0x80
 800baf4:	011b      	lsls	r3, r3, #4
 800baf6:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6a1b      	ldr	r3, [r3, #32]
 800bafc:	697a      	ldr	r2, [r7, #20]
 800bafe:	4313      	orrs	r3, r2
 800bb00:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	699a      	ldr	r2, [r3, #24]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	69db      	ldr	r3, [r3, #28]
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	697a      	ldr	r2, [r7, #20]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	68db      	ldr	r3, [r3, #12]
 800bb16:	697a      	ldr	r2, [r7, #20]
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	4aa2      	ldr	r2, [pc, #648]	; (800bdac <USART_SetConfig+0x2fc>)
 800bb24:	4013      	ands	r3, r2
 800bb26:	0019      	movs	r1, r3
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	697a      	ldr	r2, [r7, #20]
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb38:	220f      	movs	r2, #15
 800bb3a:	4393      	bics	r3, r2
 800bb3c:	0019      	movs	r1, r3
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	430a      	orrs	r2, r1
 800bb48:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a98      	ldr	r2, [pc, #608]	; (800bdb0 <USART_SetConfig+0x300>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d127      	bne.n	800bba4 <USART_SetConfig+0xf4>
 800bb54:	4b97      	ldr	r3, [pc, #604]	; (800bdb4 <USART_SetConfig+0x304>)
 800bb56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb58:	2203      	movs	r2, #3
 800bb5a:	4013      	ands	r3, r2
 800bb5c:	2b03      	cmp	r3, #3
 800bb5e:	d017      	beq.n	800bb90 <USART_SetConfig+0xe0>
 800bb60:	d81b      	bhi.n	800bb9a <USART_SetConfig+0xea>
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d00a      	beq.n	800bb7c <USART_SetConfig+0xcc>
 800bb66:	d818      	bhi.n	800bb9a <USART_SetConfig+0xea>
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d002      	beq.n	800bb72 <USART_SetConfig+0xc2>
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d00a      	beq.n	800bb86 <USART_SetConfig+0xd6>
 800bb70:	e013      	b.n	800bb9a <USART_SetConfig+0xea>
 800bb72:	231f      	movs	r3, #31
 800bb74:	18fb      	adds	r3, r7, r3
 800bb76:	2200      	movs	r2, #0
 800bb78:	701a      	strb	r2, [r3, #0]
 800bb7a:	e058      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bb7c:	231f      	movs	r3, #31
 800bb7e:	18fb      	adds	r3, r7, r3
 800bb80:	2202      	movs	r2, #2
 800bb82:	701a      	strb	r2, [r3, #0]
 800bb84:	e053      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bb86:	231f      	movs	r3, #31
 800bb88:	18fb      	adds	r3, r7, r3
 800bb8a:	2204      	movs	r2, #4
 800bb8c:	701a      	strb	r2, [r3, #0]
 800bb8e:	e04e      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bb90:	231f      	movs	r3, #31
 800bb92:	18fb      	adds	r3, r7, r3
 800bb94:	2208      	movs	r2, #8
 800bb96:	701a      	strb	r2, [r3, #0]
 800bb98:	e049      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bb9a:	231f      	movs	r3, #31
 800bb9c:	18fb      	adds	r3, r7, r3
 800bb9e:	2210      	movs	r2, #16
 800bba0:	701a      	strb	r2, [r3, #0]
 800bba2:	e044      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	4a83      	ldr	r2, [pc, #524]	; (800bdb8 <USART_SetConfig+0x308>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d127      	bne.n	800bbfe <USART_SetConfig+0x14e>
 800bbae:	4b81      	ldr	r3, [pc, #516]	; (800bdb4 <USART_SetConfig+0x304>)
 800bbb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbb2:	220c      	movs	r2, #12
 800bbb4:	4013      	ands	r3, r2
 800bbb6:	2b0c      	cmp	r3, #12
 800bbb8:	d017      	beq.n	800bbea <USART_SetConfig+0x13a>
 800bbba:	d81b      	bhi.n	800bbf4 <USART_SetConfig+0x144>
 800bbbc:	2b08      	cmp	r3, #8
 800bbbe:	d00a      	beq.n	800bbd6 <USART_SetConfig+0x126>
 800bbc0:	d818      	bhi.n	800bbf4 <USART_SetConfig+0x144>
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d002      	beq.n	800bbcc <USART_SetConfig+0x11c>
 800bbc6:	2b04      	cmp	r3, #4
 800bbc8:	d00a      	beq.n	800bbe0 <USART_SetConfig+0x130>
 800bbca:	e013      	b.n	800bbf4 <USART_SetConfig+0x144>
 800bbcc:	231f      	movs	r3, #31
 800bbce:	18fb      	adds	r3, r7, r3
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	701a      	strb	r2, [r3, #0]
 800bbd4:	e02b      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bbd6:	231f      	movs	r3, #31
 800bbd8:	18fb      	adds	r3, r7, r3
 800bbda:	2202      	movs	r2, #2
 800bbdc:	701a      	strb	r2, [r3, #0]
 800bbde:	e026      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bbe0:	231f      	movs	r3, #31
 800bbe2:	18fb      	adds	r3, r7, r3
 800bbe4:	2204      	movs	r2, #4
 800bbe6:	701a      	strb	r2, [r3, #0]
 800bbe8:	e021      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bbea:	231f      	movs	r3, #31
 800bbec:	18fb      	adds	r3, r7, r3
 800bbee:	2208      	movs	r2, #8
 800bbf0:	701a      	strb	r2, [r3, #0]
 800bbf2:	e01c      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bbf4:	231f      	movs	r3, #31
 800bbf6:	18fb      	adds	r3, r7, r3
 800bbf8:	2210      	movs	r2, #16
 800bbfa:	701a      	strb	r2, [r3, #0]
 800bbfc:	e017      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	4a6e      	ldr	r2, [pc, #440]	; (800bdbc <USART_SetConfig+0x30c>)
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d104      	bne.n	800bc12 <USART_SetConfig+0x162>
 800bc08:	231f      	movs	r3, #31
 800bc0a:	18fb      	adds	r3, r7, r3
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	701a      	strb	r2, [r3, #0]
 800bc10:	e00d      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	4a6a      	ldr	r2, [pc, #424]	; (800bdc0 <USART_SetConfig+0x310>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d104      	bne.n	800bc26 <USART_SetConfig+0x176>
 800bc1c:	231f      	movs	r3, #31
 800bc1e:	18fb      	adds	r3, r7, r3
 800bc20:	2200      	movs	r2, #0
 800bc22:	701a      	strb	r2, [r3, #0]
 800bc24:	e003      	b.n	800bc2e <USART_SetConfig+0x17e>
 800bc26:	231f      	movs	r3, #31
 800bc28:	18fb      	adds	r3, r7, r3
 800bc2a:	2210      	movs	r2, #16
 800bc2c:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800bc2e:	231f      	movs	r3, #31
 800bc30:	18fb      	adds	r3, r7, r3
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	2b08      	cmp	r3, #8
 800bc36:	d100      	bne.n	800bc3a <USART_SetConfig+0x18a>
 800bc38:	e139      	b.n	800beae <USART_SetConfig+0x3fe>
 800bc3a:	dd00      	ble.n	800bc3e <USART_SetConfig+0x18e>
 800bc3c:	e195      	b.n	800bf6a <USART_SetConfig+0x4ba>
 800bc3e:	2b04      	cmp	r3, #4
 800bc40:	d100      	bne.n	800bc44 <USART_SetConfig+0x194>
 800bc42:	e0d3      	b.n	800bdec <USART_SetConfig+0x33c>
 800bc44:	dd00      	ble.n	800bc48 <USART_SetConfig+0x198>
 800bc46:	e190      	b.n	800bf6a <USART_SetConfig+0x4ba>
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d003      	beq.n	800bc54 <USART_SetConfig+0x1a4>
 800bc4c:	2b02      	cmp	r3, #2
 800bc4e:	d100      	bne.n	800bc52 <USART_SetConfig+0x1a2>
 800bc50:	e061      	b.n	800bd16 <USART_SetConfig+0x266>
 800bc52:	e18a      	b.n	800bf6a <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc54:	f7fc fdb2 	bl	80087bc <HAL_RCC_GetPCLK1Freq>
 800bc58:	0003      	movs	r3, r0
 800bc5a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d044      	beq.n	800bcee <USART_SetConfig+0x23e>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d03e      	beq.n	800bcea <USART_SetConfig+0x23a>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc70:	2b02      	cmp	r3, #2
 800bc72:	d038      	beq.n	800bce6 <USART_SetConfig+0x236>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc78:	2b03      	cmp	r3, #3
 800bc7a:	d032      	beq.n	800bce2 <USART_SetConfig+0x232>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc80:	2b04      	cmp	r3, #4
 800bc82:	d02c      	beq.n	800bcde <USART_SetConfig+0x22e>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc88:	2b05      	cmp	r3, #5
 800bc8a:	d026      	beq.n	800bcda <USART_SetConfig+0x22a>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc90:	2b06      	cmp	r3, #6
 800bc92:	d020      	beq.n	800bcd6 <USART_SetConfig+0x226>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc98:	2b07      	cmp	r3, #7
 800bc9a:	d01a      	beq.n	800bcd2 <USART_SetConfig+0x222>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca0:	2b08      	cmp	r3, #8
 800bca2:	d014      	beq.n	800bcce <USART_SetConfig+0x21e>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca8:	2b09      	cmp	r3, #9
 800bcaa:	d00e      	beq.n	800bcca <USART_SetConfig+0x21a>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb0:	2b0a      	cmp	r3, #10
 800bcb2:	d008      	beq.n	800bcc6 <USART_SetConfig+0x216>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb8:	2b0b      	cmp	r3, #11
 800bcba:	d102      	bne.n	800bcc2 <USART_SetConfig+0x212>
 800bcbc:	2380      	movs	r3, #128	; 0x80
 800bcbe:	005b      	lsls	r3, r3, #1
 800bcc0:	e016      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e014      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcc6:	2380      	movs	r3, #128	; 0x80
 800bcc8:	e012      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcca:	2340      	movs	r3, #64	; 0x40
 800bccc:	e010      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcce:	2320      	movs	r3, #32
 800bcd0:	e00e      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcd2:	2310      	movs	r3, #16
 800bcd4:	e00c      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcd6:	230c      	movs	r3, #12
 800bcd8:	e00a      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcda:	230a      	movs	r3, #10
 800bcdc:	e008      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcde:	2308      	movs	r3, #8
 800bce0:	e006      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bce2:	2306      	movs	r3, #6
 800bce4:	e004      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bce6:	2304      	movs	r3, #4
 800bce8:	e002      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcea:	2302      	movs	r3, #2
 800bcec:	e000      	b.n	800bcf0 <USART_SetConfig+0x240>
 800bcee:	2301      	movs	r3, #1
 800bcf0:	0019      	movs	r1, r3
 800bcf2:	6938      	ldr	r0, [r7, #16]
 800bcf4:	f7f4 fa06 	bl	8000104 <__udivsi3>
 800bcf8:	0003      	movs	r3, r0
 800bcfa:	005a      	lsls	r2, r3, #1
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	085b      	lsrs	r3, r3, #1
 800bd02:	18d2      	adds	r2, r2, r3
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	0019      	movs	r1, r3
 800bd0a:	0010      	movs	r0, r2
 800bd0c:	f7f4 f9fa 	bl	8000104 <__udivsi3>
 800bd10:	0003      	movs	r3, r0
 800bd12:	61bb      	str	r3, [r7, #24]
      break;
 800bd14:	e12e      	b.n	800bf74 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d052      	beq.n	800bdc4 <USART_SetConfig+0x314>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd22:	2b01      	cmp	r3, #1
 800bd24:	d03e      	beq.n	800bda4 <USART_SetConfig+0x2f4>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd2a:	2b02      	cmp	r3, #2
 800bd2c:	d038      	beq.n	800bda0 <USART_SetConfig+0x2f0>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd32:	2b03      	cmp	r3, #3
 800bd34:	d032      	beq.n	800bd9c <USART_SetConfig+0x2ec>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3a:	2b04      	cmp	r3, #4
 800bd3c:	d02c      	beq.n	800bd98 <USART_SetConfig+0x2e8>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd42:	2b05      	cmp	r3, #5
 800bd44:	d026      	beq.n	800bd94 <USART_SetConfig+0x2e4>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd4a:	2b06      	cmp	r3, #6
 800bd4c:	d020      	beq.n	800bd90 <USART_SetConfig+0x2e0>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd52:	2b07      	cmp	r3, #7
 800bd54:	d01a      	beq.n	800bd8c <USART_SetConfig+0x2dc>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd5a:	2b08      	cmp	r3, #8
 800bd5c:	d014      	beq.n	800bd88 <USART_SetConfig+0x2d8>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd62:	2b09      	cmp	r3, #9
 800bd64:	d00e      	beq.n	800bd84 <USART_SetConfig+0x2d4>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd6a:	2b0a      	cmp	r3, #10
 800bd6c:	d008      	beq.n	800bd80 <USART_SetConfig+0x2d0>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd72:	2b0b      	cmp	r3, #11
 800bd74:	d102      	bne.n	800bd7c <USART_SetConfig+0x2cc>
 800bd76:	2380      	movs	r3, #128	; 0x80
 800bd78:	005b      	lsls	r3, r3, #1
 800bd7a:	e024      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	e022      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd80:	2380      	movs	r3, #128	; 0x80
 800bd82:	e020      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd84:	2340      	movs	r3, #64	; 0x40
 800bd86:	e01e      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd88:	2320      	movs	r3, #32
 800bd8a:	e01c      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd8c:	2310      	movs	r3, #16
 800bd8e:	e01a      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd90:	230c      	movs	r3, #12
 800bd92:	e018      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd94:	230a      	movs	r3, #10
 800bd96:	e016      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd98:	2308      	movs	r3, #8
 800bd9a:	e014      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bd9c:	2306      	movs	r3, #6
 800bd9e:	e012      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bda0:	2304      	movs	r3, #4
 800bda2:	e010      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bda4:	2302      	movs	r3, #2
 800bda6:	e00e      	b.n	800bdc6 <USART_SetConfig+0x316>
 800bda8:	cfff69f3 	.word	0xcfff69f3
 800bdac:	ffffc0f6 	.word	0xffffc0f6
 800bdb0:	40013800 	.word	0x40013800
 800bdb4:	40021000 	.word	0x40021000
 800bdb8:	40004400 	.word	0x40004400
 800bdbc:	40004800 	.word	0x40004800
 800bdc0:	40004c00 	.word	0x40004c00
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	0019      	movs	r1, r3
 800bdc8:	4886      	ldr	r0, [pc, #536]	; (800bfe4 <USART_SetConfig+0x534>)
 800bdca:	f7f4 f99b 	bl	8000104 <__udivsi3>
 800bdce:	0003      	movs	r3, r0
 800bdd0:	005a      	lsls	r2, r3, #1
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	085b      	lsrs	r3, r3, #1
 800bdd8:	18d2      	adds	r2, r2, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	685b      	ldr	r3, [r3, #4]
 800bdde:	0019      	movs	r1, r3
 800bde0:	0010      	movs	r0, r2
 800bde2:	f7f4 f98f 	bl	8000104 <__udivsi3>
 800bde6:	0003      	movs	r3, r0
 800bde8:	61bb      	str	r3, [r7, #24]
      break;
 800bdea:	e0c3      	b.n	800bf74 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bdec:	f7fc fc5a 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 800bdf0:	0003      	movs	r3, r0
 800bdf2:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d044      	beq.n	800be86 <USART_SetConfig+0x3d6>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be00:	2b01      	cmp	r3, #1
 800be02:	d03e      	beq.n	800be82 <USART_SetConfig+0x3d2>
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be08:	2b02      	cmp	r3, #2
 800be0a:	d038      	beq.n	800be7e <USART_SetConfig+0x3ce>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be10:	2b03      	cmp	r3, #3
 800be12:	d032      	beq.n	800be7a <USART_SetConfig+0x3ca>
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be18:	2b04      	cmp	r3, #4
 800be1a:	d02c      	beq.n	800be76 <USART_SetConfig+0x3c6>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be20:	2b05      	cmp	r3, #5
 800be22:	d026      	beq.n	800be72 <USART_SetConfig+0x3c2>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be28:	2b06      	cmp	r3, #6
 800be2a:	d020      	beq.n	800be6e <USART_SetConfig+0x3be>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be30:	2b07      	cmp	r3, #7
 800be32:	d01a      	beq.n	800be6a <USART_SetConfig+0x3ba>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be38:	2b08      	cmp	r3, #8
 800be3a:	d014      	beq.n	800be66 <USART_SetConfig+0x3b6>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be40:	2b09      	cmp	r3, #9
 800be42:	d00e      	beq.n	800be62 <USART_SetConfig+0x3b2>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be48:	2b0a      	cmp	r3, #10
 800be4a:	d008      	beq.n	800be5e <USART_SetConfig+0x3ae>
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be50:	2b0b      	cmp	r3, #11
 800be52:	d102      	bne.n	800be5a <USART_SetConfig+0x3aa>
 800be54:	2380      	movs	r3, #128	; 0x80
 800be56:	005b      	lsls	r3, r3, #1
 800be58:	e016      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be5a:	2301      	movs	r3, #1
 800be5c:	e014      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be5e:	2380      	movs	r3, #128	; 0x80
 800be60:	e012      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be62:	2340      	movs	r3, #64	; 0x40
 800be64:	e010      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be66:	2320      	movs	r3, #32
 800be68:	e00e      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be6a:	2310      	movs	r3, #16
 800be6c:	e00c      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be6e:	230c      	movs	r3, #12
 800be70:	e00a      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be72:	230a      	movs	r3, #10
 800be74:	e008      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be76:	2308      	movs	r3, #8
 800be78:	e006      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be7a:	2306      	movs	r3, #6
 800be7c:	e004      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be7e:	2304      	movs	r3, #4
 800be80:	e002      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be82:	2302      	movs	r3, #2
 800be84:	e000      	b.n	800be88 <USART_SetConfig+0x3d8>
 800be86:	2301      	movs	r3, #1
 800be88:	0019      	movs	r1, r3
 800be8a:	6938      	ldr	r0, [r7, #16]
 800be8c:	f7f4 f93a 	bl	8000104 <__udivsi3>
 800be90:	0003      	movs	r3, r0
 800be92:	005a      	lsls	r2, r3, #1
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	685b      	ldr	r3, [r3, #4]
 800be98:	085b      	lsrs	r3, r3, #1
 800be9a:	18d2      	adds	r2, r2, r3
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	0019      	movs	r1, r3
 800bea2:	0010      	movs	r0, r2
 800bea4:	f7f4 f92e 	bl	8000104 <__udivsi3>
 800bea8:	0003      	movs	r3, r0
 800beaa:	61bb      	str	r3, [r7, #24]
      break;
 800beac:	e062      	b.n	800bf74 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d044      	beq.n	800bf40 <USART_SetConfig+0x490>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d03e      	beq.n	800bf3c <USART_SetConfig+0x48c>
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec2:	2b02      	cmp	r3, #2
 800bec4:	d038      	beq.n	800bf38 <USART_SetConfig+0x488>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beca:	2b03      	cmp	r3, #3
 800becc:	d032      	beq.n	800bf34 <USART_SetConfig+0x484>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed2:	2b04      	cmp	r3, #4
 800bed4:	d02c      	beq.n	800bf30 <USART_SetConfig+0x480>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beda:	2b05      	cmp	r3, #5
 800bedc:	d026      	beq.n	800bf2c <USART_SetConfig+0x47c>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bee2:	2b06      	cmp	r3, #6
 800bee4:	d020      	beq.n	800bf28 <USART_SetConfig+0x478>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beea:	2b07      	cmp	r3, #7
 800beec:	d01a      	beq.n	800bf24 <USART_SetConfig+0x474>
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef2:	2b08      	cmp	r3, #8
 800bef4:	d014      	beq.n	800bf20 <USART_SetConfig+0x470>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800befa:	2b09      	cmp	r3, #9
 800befc:	d00e      	beq.n	800bf1c <USART_SetConfig+0x46c>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf02:	2b0a      	cmp	r3, #10
 800bf04:	d008      	beq.n	800bf18 <USART_SetConfig+0x468>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf0a:	2b0b      	cmp	r3, #11
 800bf0c:	d102      	bne.n	800bf14 <USART_SetConfig+0x464>
 800bf0e:	2380      	movs	r3, #128	; 0x80
 800bf10:	005b      	lsls	r3, r3, #1
 800bf12:	e016      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf14:	2301      	movs	r3, #1
 800bf16:	e014      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf18:	2380      	movs	r3, #128	; 0x80
 800bf1a:	e012      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf1c:	2340      	movs	r3, #64	; 0x40
 800bf1e:	e010      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf20:	2320      	movs	r3, #32
 800bf22:	e00e      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf24:	2310      	movs	r3, #16
 800bf26:	e00c      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf28:	230c      	movs	r3, #12
 800bf2a:	e00a      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf2c:	230a      	movs	r3, #10
 800bf2e:	e008      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf30:	2308      	movs	r3, #8
 800bf32:	e006      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf34:	2306      	movs	r3, #6
 800bf36:	e004      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf38:	2304      	movs	r3, #4
 800bf3a:	e002      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf3c:	2302      	movs	r3, #2
 800bf3e:	e000      	b.n	800bf42 <USART_SetConfig+0x492>
 800bf40:	2301      	movs	r3, #1
 800bf42:	0019      	movs	r1, r3
 800bf44:	2380      	movs	r3, #128	; 0x80
 800bf46:	0218      	lsls	r0, r3, #8
 800bf48:	f7f4 f8dc 	bl	8000104 <__udivsi3>
 800bf4c:	0003      	movs	r3, r0
 800bf4e:	005a      	lsls	r2, r3, #1
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	085b      	lsrs	r3, r3, #1
 800bf56:	18d2      	adds	r2, r2, r3
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	0019      	movs	r1, r3
 800bf5e:	0010      	movs	r0, r2
 800bf60:	f7f4 f8d0 	bl	8000104 <__udivsi3>
 800bf64:	0003      	movs	r3, r0
 800bf66:	61bb      	str	r3, [r7, #24]
      break;
 800bf68:	e004      	b.n	800bf74 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800bf6a:	231e      	movs	r3, #30
 800bf6c:	18fb      	adds	r3, r7, r3
 800bf6e:	2201      	movs	r2, #1
 800bf70:	701a      	strb	r2, [r3, #0]
      break;
 800bf72:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800bf74:	69bb      	ldr	r3, [r7, #24]
 800bf76:	2b0f      	cmp	r3, #15
 800bf78:	d91c      	bls.n	800bfb4 <USART_SetConfig+0x504>
 800bf7a:	69ba      	ldr	r2, [r7, #24]
 800bf7c:	2380      	movs	r3, #128	; 0x80
 800bf7e:	025b      	lsls	r3, r3, #9
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d217      	bcs.n	800bfb4 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	200e      	movs	r0, #14
 800bf8a:	183b      	adds	r3, r7, r0
 800bf8c:	210f      	movs	r1, #15
 800bf8e:	438a      	bics	r2, r1
 800bf90:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bf92:	69bb      	ldr	r3, [r7, #24]
 800bf94:	085b      	lsrs	r3, r3, #1
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	2207      	movs	r2, #7
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	b299      	uxth	r1, r3
 800bf9e:	183b      	adds	r3, r7, r0
 800bfa0:	183a      	adds	r2, r7, r0
 800bfa2:	8812      	ldrh	r2, [r2, #0]
 800bfa4:	430a      	orrs	r2, r1
 800bfa6:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	183a      	adds	r2, r7, r0
 800bfae:	8812      	ldrh	r2, [r2, #0]
 800bfb0:	60da      	str	r2, [r3, #12]
 800bfb2:	e003      	b.n	800bfbc <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800bfb4:	231e      	movs	r3, #30
 800bfb6:	18fb      	adds	r3, r7, r3
 800bfb8:	2201      	movs	r2, #1
 800bfba:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2200      	movs	r2, #0
 800bfcc:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800bfd4:	231e      	movs	r3, #30
 800bfd6:	18fb      	adds	r3, r7, r3
 800bfd8:	781b      	ldrb	r3, [r3, #0]
}
 800bfda:	0018      	movs	r0, r3
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	b008      	add	sp, #32
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	46c0      	nop			; (mov r8, r8)
 800bfe4:	00f42400 	.word	0x00f42400

0800bfe8 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b086      	sub	sp, #24
 800bfec:	af02      	add	r7, sp, #8
 800bfee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bff6:	f7f9 fa2f 	bl	8005458 <HAL_GetTick>
 800bffa:	0003      	movs	r3, r0
 800bffc:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2208      	movs	r2, #8
 800c006:	4013      	ands	r3, r2
 800c008:	2b08      	cmp	r3, #8
 800c00a:	d10e      	bne.n	800c02a <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c00c:	68fa      	ldr	r2, [r7, #12]
 800c00e:	2380      	movs	r3, #128	; 0x80
 800c010:	0399      	lsls	r1, r3, #14
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	23fa      	movs	r3, #250	; 0xfa
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	9300      	str	r3, [sp, #0]
 800c01a:	0013      	movs	r3, r2
 800c01c:	2200      	movs	r2, #0
 800c01e:	f7ff fd12 	bl	800ba46 <USART_WaitOnFlagUntilTimeout>
 800c022:	1e03      	subs	r3, r0, #0
 800c024:	d001      	beq.n	800c02a <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c026:	2303      	movs	r3, #3
 800c028:	e01e      	b.n	800c068 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2204      	movs	r2, #4
 800c032:	4013      	ands	r3, r2
 800c034:	2b04      	cmp	r3, #4
 800c036:	d10e      	bne.n	800c056 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c038:	68fa      	ldr	r2, [r7, #12]
 800c03a:	2380      	movs	r3, #128	; 0x80
 800c03c:	03d9      	lsls	r1, r3, #15
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	23fa      	movs	r3, #250	; 0xfa
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	0013      	movs	r3, r2
 800c048:	2200      	movs	r2, #0
 800c04a:	f7ff fcfc 	bl	800ba46 <USART_WaitOnFlagUntilTimeout>
 800c04e:	1e03      	subs	r3, r0, #0
 800c050:	d001      	beq.n	800c056 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c052:	2303      	movs	r3, #3
 800c054:	e008      	b.n	800c068 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2259      	movs	r2, #89	; 0x59
 800c05a:	2101      	movs	r1, #1
 800c05c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2258      	movs	r2, #88	; 0x58
 800c062:	2100      	movs	r1, #0
 800c064:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c066:	2300      	movs	r3, #0
}
 800c068:	0018      	movs	r0, r3
 800c06a:	46bd      	mov	sp, r7
 800c06c:	b004      	add	sp, #16
 800c06e:	bd80      	pop	{r7, pc}

0800c070 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b082      	sub	sp, #8
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2140      	movs	r1, #64	; 0x40
 800c084:	438a      	bics	r2, r1
 800c086:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	689a      	ldr	r2, [r3, #8]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2101      	movs	r1, #1
 800c094:	438a      	bics	r2, r1
 800c096:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2259      	movs	r2, #89	; 0x59
 800c0a2:	5c9b      	ldrb	r3, [r3, r2]
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	2b12      	cmp	r3, #18
 800c0a8:	d114      	bne.n	800c0d4 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	2208      	movs	r2, #8
 800c0b0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	699a      	ldr	r2, [r3, #24]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	2108      	movs	r1, #8
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2259      	movs	r2, #89	; 0x59
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	0018      	movs	r0, r3
 800c0ce:	f7f5 f83f 	bl	8001150 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c0d2:	e00c      	b.n	800c0ee <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d107      	bne.n	800c0ee <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2259      	movs	r2, #89	; 0x59
 800c0e2:	2101      	movs	r1, #1
 800c0e4:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	0018      	movs	r0, r3
 800c0ea:	f7ff fc67 	bl	800b9bc <HAL_USART_TxRxCpltCallback>
}
 800c0ee:	46c0      	nop			; (mov r8, r8)
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	b002      	add	sp, #8
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b082      	sub	sp, #8
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c0fe:	46c0      	nop			; (mov r8, r8)
 800c100:	46bd      	mov	sp, r7
 800c102:	b002      	add	sp, #8
 800c104:	bd80      	pop	{r7, pc}

0800c106 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c106:	b580      	push	{r7, lr}
 800c108:	b082      	sub	sp, #8
 800c10a:	af00      	add	r7, sp, #0
 800c10c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c10e:	46c0      	nop			; (mov r8, r8)
 800c110:	46bd      	mov	sp, r7
 800c112:	b002      	add	sp, #8
 800c114:	bd80      	pop	{r7, pc}

0800c116 <LL_GPIO_SetPinMode>:
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b084      	sub	sp, #16
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	60f8      	str	r0, [r7, #12]
 800c11e:	60b9      	str	r1, [r7, #8]
 800c120:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	6819      	ldr	r1, [r3, #0]
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	435b      	muls	r3, r3
 800c12a:	001a      	movs	r2, r3
 800c12c:	0013      	movs	r3, r2
 800c12e:	005b      	lsls	r3, r3, #1
 800c130:	189b      	adds	r3, r3, r2
 800c132:	43db      	mvns	r3, r3
 800c134:	400b      	ands	r3, r1
 800c136:	001a      	movs	r2, r3
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	435b      	muls	r3, r3
 800c13c:	6879      	ldr	r1, [r7, #4]
 800c13e:	434b      	muls	r3, r1
 800c140:	431a      	orrs	r2, r3
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	601a      	str	r2, [r3, #0]
}
 800c146:	46c0      	nop			; (mov r8, r8)
 800c148:	46bd      	mov	sp, r7
 800c14a:	b004      	add	sp, #16
 800c14c:	bd80      	pop	{r7, pc}

0800c14e <LL_GPIO_SetPinOutputType>:
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b084      	sub	sp, #16
 800c152:	af00      	add	r7, sp, #0
 800c154:	60f8      	str	r0, [r7, #12]
 800c156:	60b9      	str	r1, [r7, #8]
 800c158:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	685b      	ldr	r3, [r3, #4]
 800c15e:	68ba      	ldr	r2, [r7, #8]
 800c160:	43d2      	mvns	r2, r2
 800c162:	401a      	ands	r2, r3
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	6879      	ldr	r1, [r7, #4]
 800c168:	434b      	muls	r3, r1
 800c16a:	431a      	orrs	r2, r3
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	605a      	str	r2, [r3, #4]
}
 800c170:	46c0      	nop			; (mov r8, r8)
 800c172:	46bd      	mov	sp, r7
 800c174:	b004      	add	sp, #16
 800c176:	bd80      	pop	{r7, pc}

0800c178 <LL_GPIO_SetPinSpeed>:
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	60b9      	str	r1, [r7, #8]
 800c182:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6899      	ldr	r1, [r3, #8]
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	435b      	muls	r3, r3
 800c18c:	001a      	movs	r2, r3
 800c18e:	0013      	movs	r3, r2
 800c190:	005b      	lsls	r3, r3, #1
 800c192:	189b      	adds	r3, r3, r2
 800c194:	43db      	mvns	r3, r3
 800c196:	400b      	ands	r3, r1
 800c198:	001a      	movs	r2, r3
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	435b      	muls	r3, r3
 800c19e:	6879      	ldr	r1, [r7, #4]
 800c1a0:	434b      	muls	r3, r1
 800c1a2:	431a      	orrs	r2, r3
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	609a      	str	r2, [r3, #8]
}
 800c1a8:	46c0      	nop			; (mov r8, r8)
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	b004      	add	sp, #16
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <LL_GPIO_SetPinPull>:
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	60f8      	str	r0, [r7, #12]
 800c1b8:	60b9      	str	r1, [r7, #8]
 800c1ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	68d9      	ldr	r1, [r3, #12]
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	435b      	muls	r3, r3
 800c1c4:	001a      	movs	r2, r3
 800c1c6:	0013      	movs	r3, r2
 800c1c8:	005b      	lsls	r3, r3, #1
 800c1ca:	189b      	adds	r3, r3, r2
 800c1cc:	43db      	mvns	r3, r3
 800c1ce:	400b      	ands	r3, r1
 800c1d0:	001a      	movs	r2, r3
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	435b      	muls	r3, r3
 800c1d6:	6879      	ldr	r1, [r7, #4]
 800c1d8:	434b      	muls	r3, r1
 800c1da:	431a      	orrs	r2, r3
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	60da      	str	r2, [r3, #12]
}
 800c1e0:	46c0      	nop			; (mov r8, r8)
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	b004      	add	sp, #16
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <LL_GPIO_SetAFPin_0_7>:
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	6a19      	ldr	r1, [r3, #32]
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	435b      	muls	r3, r3
 800c1fc:	68ba      	ldr	r2, [r7, #8]
 800c1fe:	4353      	muls	r3, r2
 800c200:	68ba      	ldr	r2, [r7, #8]
 800c202:	435a      	muls	r2, r3
 800c204:	0013      	movs	r3, r2
 800c206:	011b      	lsls	r3, r3, #4
 800c208:	1a9b      	subs	r3, r3, r2
 800c20a:	43db      	mvns	r3, r3
 800c20c:	400b      	ands	r3, r1
 800c20e:	001a      	movs	r2, r3
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	435b      	muls	r3, r3
 800c214:	68b9      	ldr	r1, [r7, #8]
 800c216:	434b      	muls	r3, r1
 800c218:	68b9      	ldr	r1, [r7, #8]
 800c21a:	434b      	muls	r3, r1
 800c21c:	6879      	ldr	r1, [r7, #4]
 800c21e:	434b      	muls	r3, r1
 800c220:	431a      	orrs	r2, r3
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	621a      	str	r2, [r3, #32]
}
 800c226:	46c0      	nop			; (mov r8, r8)
 800c228:	46bd      	mov	sp, r7
 800c22a:	b004      	add	sp, #16
 800c22c:	bd80      	pop	{r7, pc}

0800c22e <LL_GPIO_SetAFPin_8_15>:
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	b084      	sub	sp, #16
 800c232:	af00      	add	r7, sp, #0
 800c234:	60f8      	str	r0, [r7, #12]
 800c236:	60b9      	str	r1, [r7, #8]
 800c238:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	0a1b      	lsrs	r3, r3, #8
 800c242:	68ba      	ldr	r2, [r7, #8]
 800c244:	0a12      	lsrs	r2, r2, #8
 800c246:	4353      	muls	r3, r2
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	0a12      	lsrs	r2, r2, #8
 800c24c:	4353      	muls	r3, r2
 800c24e:	68ba      	ldr	r2, [r7, #8]
 800c250:	0a12      	lsrs	r2, r2, #8
 800c252:	435a      	muls	r2, r3
 800c254:	0013      	movs	r3, r2
 800c256:	011b      	lsls	r3, r3, #4
 800c258:	1a9b      	subs	r3, r3, r2
 800c25a:	43db      	mvns	r3, r3
 800c25c:	400b      	ands	r3, r1
 800c25e:	001a      	movs	r2, r3
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	0a1b      	lsrs	r3, r3, #8
 800c264:	68b9      	ldr	r1, [r7, #8]
 800c266:	0a09      	lsrs	r1, r1, #8
 800c268:	434b      	muls	r3, r1
 800c26a:	68b9      	ldr	r1, [r7, #8]
 800c26c:	0a09      	lsrs	r1, r1, #8
 800c26e:	434b      	muls	r3, r1
 800c270:	68b9      	ldr	r1, [r7, #8]
 800c272:	0a09      	lsrs	r1, r1, #8
 800c274:	434b      	muls	r3, r1
 800c276:	6879      	ldr	r1, [r7, #4]
 800c278:	434b      	muls	r3, r1
 800c27a:	431a      	orrs	r2, r3
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c280:	46c0      	nop			; (mov r8, r8)
 800c282:	46bd      	mov	sp, r7
 800c284:	b004      	add	sp, #16
 800c286:	bd80      	pop	{r7, pc}

0800c288 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800c292:	2300      	movs	r3, #0
 800c294:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c296:	e047      	b.n	800c328 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2101      	movs	r1, #1
 800c29e:	68fa      	ldr	r2, [r7, #12]
 800c2a0:	4091      	lsls	r1, r2
 800c2a2:	000a      	movs	r2, r1
 800c2a4:	4013      	ands	r3, r2
 800c2a6:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d039      	beq.n	800c322 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	685b      	ldr	r3, [r3, #4]
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	d003      	beq.n	800c2be <LL_GPIO_Init+0x36>
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	d10d      	bne.n	800c2da <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	689a      	ldr	r2, [r3, #8]
 800c2c2:	68b9      	ldr	r1, [r7, #8]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	0018      	movs	r0, r3
 800c2c8:	f7ff ff56 	bl	800c178 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	68da      	ldr	r2, [r3, #12]
 800c2d0:	68b9      	ldr	r1, [r7, #8]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	0018      	movs	r0, r3
 800c2d6:	f7ff ff3a 	bl	800c14e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	691a      	ldr	r2, [r3, #16]
 800c2de:	68b9      	ldr	r1, [r7, #8]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	0018      	movs	r0, r3
 800c2e4:	f7ff ff64 	bl	800c1b0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d111      	bne.n	800c314 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	2bff      	cmp	r3, #255	; 0xff
 800c2f4:	d807      	bhi.n	800c306 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	695a      	ldr	r2, [r3, #20]
 800c2fa:	68b9      	ldr	r1, [r7, #8]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	0018      	movs	r0, r3
 800c300:	f7ff ff72 	bl	800c1e8 <LL_GPIO_SetAFPin_0_7>
 800c304:	e006      	b.n	800c314 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	695a      	ldr	r2, [r3, #20]
 800c30a:	68b9      	ldr	r1, [r7, #8]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	0018      	movs	r0, r3
 800c310:	f7ff ff8d 	bl	800c22e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	685a      	ldr	r2, [r3, #4]
 800c318:	68b9      	ldr	r1, [r7, #8]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	0018      	movs	r0, r3
 800c31e:	f7ff fefa 	bl	800c116 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	3301      	adds	r3, #1
 800c326:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	40da      	lsrs	r2, r3
 800c330:	1e13      	subs	r3, r2, #0
 800c332:	d1b1      	bne.n	800c298 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800c334:	2300      	movs	r3, #0
}
 800c336:	0018      	movs	r0, r3
 800c338:	46bd      	mov	sp, r7
 800c33a:	b004      	add	sp, #16
 800c33c:	bd80      	pop	{r7, pc}
	...

0800c340 <LL_RCC_HSI_IsReady>:
{
 800c340:	b580      	push	{r7, lr}
 800c342:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c344:	4b07      	ldr	r3, [pc, #28]	; (800c364 <LL_RCC_HSI_IsReady+0x24>)
 800c346:	681a      	ldr	r2, [r3, #0]
 800c348:	2380      	movs	r3, #128	; 0x80
 800c34a:	00db      	lsls	r3, r3, #3
 800c34c:	401a      	ands	r2, r3
 800c34e:	2380      	movs	r3, #128	; 0x80
 800c350:	00db      	lsls	r3, r3, #3
 800c352:	429a      	cmp	r2, r3
 800c354:	d101      	bne.n	800c35a <LL_RCC_HSI_IsReady+0x1a>
 800c356:	2301      	movs	r3, #1
 800c358:	e000      	b.n	800c35c <LL_RCC_HSI_IsReady+0x1c>
 800c35a:	2300      	movs	r3, #0
}
 800c35c:	0018      	movs	r0, r3
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	46c0      	nop			; (mov r8, r8)
 800c364:	40021000 	.word	0x40021000

0800c368 <LL_RCC_LSE_IsReady>:
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c36c:	4b05      	ldr	r3, [pc, #20]	; (800c384 <LL_RCC_LSE_IsReady+0x1c>)
 800c36e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c370:	2202      	movs	r2, #2
 800c372:	4013      	ands	r3, r2
 800c374:	2b02      	cmp	r3, #2
 800c376:	d101      	bne.n	800c37c <LL_RCC_LSE_IsReady+0x14>
 800c378:	2301      	movs	r3, #1
 800c37a:	e000      	b.n	800c37e <LL_RCC_LSE_IsReady+0x16>
 800c37c:	2300      	movs	r3, #0
}
 800c37e:	0018      	movs	r0, r3
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}
 800c384:	40021000 	.word	0x40021000

0800c388 <LL_RCC_GetSysClkSource>:
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c38c:	4b03      	ldr	r3, [pc, #12]	; (800c39c <LL_RCC_GetSysClkSource+0x14>)
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	2238      	movs	r2, #56	; 0x38
 800c392:	4013      	ands	r3, r2
}
 800c394:	0018      	movs	r0, r3
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	46c0      	nop			; (mov r8, r8)
 800c39c:	40021000 	.word	0x40021000

0800c3a0 <LL_RCC_GetAHBPrescaler>:
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c3a4:	4b03      	ldr	r3, [pc, #12]	; (800c3b4 <LL_RCC_GetAHBPrescaler+0x14>)
 800c3a6:	689a      	ldr	r2, [r3, #8]
 800c3a8:	23f0      	movs	r3, #240	; 0xf0
 800c3aa:	011b      	lsls	r3, r3, #4
 800c3ac:	4013      	ands	r3, r2
}
 800c3ae:	0018      	movs	r0, r3
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	40021000 	.word	0x40021000

0800c3b8 <LL_RCC_GetAPB1Prescaler>:
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c3bc:	4b03      	ldr	r3, [pc, #12]	; (800c3cc <LL_RCC_GetAPB1Prescaler+0x14>)
 800c3be:	689a      	ldr	r2, [r3, #8]
 800c3c0:	23e0      	movs	r3, #224	; 0xe0
 800c3c2:	01db      	lsls	r3, r3, #7
 800c3c4:	4013      	ands	r3, r2
}
 800c3c6:	0018      	movs	r0, r3
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}
 800c3cc:	40021000 	.word	0x40021000

0800c3d0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b082      	sub	sp, #8
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c3d8:	4b05      	ldr	r3, [pc, #20]	; (800c3f0 <LL_RCC_GetUSARTClockSource+0x20>)
 800c3da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3dc:	687a      	ldr	r2, [r7, #4]
 800c3de:	401a      	ands	r2, r3
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	041b      	lsls	r3, r3, #16
 800c3e4:	4313      	orrs	r3, r2
}
 800c3e6:	0018      	movs	r0, r3
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	b002      	add	sp, #8
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	46c0      	nop			; (mov r8, r8)
 800c3f0:	40021000 	.word	0x40021000

0800c3f4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c3f8:	4b03      	ldr	r3, [pc, #12]	; (800c408 <LL_RCC_PLL_GetN+0x14>)
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	0a1b      	lsrs	r3, r3, #8
 800c3fe:	227f      	movs	r2, #127	; 0x7f
 800c400:	4013      	ands	r3, r2
}
 800c402:	0018      	movs	r0, r3
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}
 800c408:	40021000 	.word	0x40021000

0800c40c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c410:	4b03      	ldr	r3, [pc, #12]	; (800c420 <LL_RCC_PLL_GetR+0x14>)
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	0f5b      	lsrs	r3, r3, #29
 800c416:	075b      	lsls	r3, r3, #29
}
 800c418:	0018      	movs	r0, r3
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	46c0      	nop			; (mov r8, r8)
 800c420:	40021000 	.word	0x40021000

0800c424 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c428:	4b03      	ldr	r3, [pc, #12]	; (800c438 <LL_RCC_PLL_GetMainSource+0x14>)
 800c42a:	68db      	ldr	r3, [r3, #12]
 800c42c:	2203      	movs	r2, #3
 800c42e:	4013      	ands	r3, r2
}
 800c430:	0018      	movs	r0, r3
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}
 800c436:	46c0      	nop			; (mov r8, r8)
 800c438:	40021000 	.word	0x40021000

0800c43c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c440:	4b03      	ldr	r3, [pc, #12]	; (800c450 <LL_RCC_PLL_GetDivider+0x14>)
 800c442:	68db      	ldr	r3, [r3, #12]
 800c444:	2270      	movs	r2, #112	; 0x70
 800c446:	4013      	ands	r3, r2
}
 800c448:	0018      	movs	r0, r3
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	46c0      	nop			; (mov r8, r8)
 800c450:	40021000 	.word	0x40021000

0800c454 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b082      	sub	sp, #8
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800c45c:	f000 f8a8 	bl	800c5b0 <RCC_GetSystemClockFreq>
 800c460:	0002      	movs	r2, r0
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	0018      	movs	r0, r3
 800c46c:	f000 f8ce 	bl	800c60c <RCC_GetHCLKClockFreq>
 800c470:	0002      	movs	r2, r0
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	0018      	movs	r0, r3
 800c47c:	f000 f8de 	bl	800c63c <RCC_GetPCLK1ClockFreq>
 800c480:	0002      	movs	r2, r0
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	609a      	str	r2, [r3, #8]
}
 800c486:	46c0      	nop			; (mov r8, r8)
 800c488:	46bd      	mov	sp, r7
 800c48a:	b002      	add	sp, #8
 800c48c:	bd80      	pop	{r7, pc}
	...

0800c490 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c498:	2300      	movs	r3, #0
 800c49a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2b03      	cmp	r3, #3
 800c4a0:	d134      	bne.n	800c50c <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	0018      	movs	r0, r3
 800c4a6:	f7ff ff93 	bl	800c3d0 <LL_RCC_GetUSARTClockSource>
 800c4aa:	0003      	movs	r3, r0
 800c4ac:	4a39      	ldr	r2, [pc, #228]	; (800c594 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d016      	beq.n	800c4e0 <LL_RCC_GetUSARTClockFreq+0x50>
 800c4b2:	4a38      	ldr	r2, [pc, #224]	; (800c594 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c4b4:	4293      	cmp	r3, r2
 800c4b6:	d81c      	bhi.n	800c4f2 <LL_RCC_GetUSARTClockFreq+0x62>
 800c4b8:	4a37      	ldr	r2, [pc, #220]	; (800c598 <LL_RCC_GetUSARTClockFreq+0x108>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d003      	beq.n	800c4c6 <LL_RCC_GetUSARTClockFreq+0x36>
 800c4be:	4a37      	ldr	r2, [pc, #220]	; (800c59c <LL_RCC_GetUSARTClockFreq+0x10c>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d005      	beq.n	800c4d0 <LL_RCC_GetUSARTClockFreq+0x40>
 800c4c4:	e015      	b.n	800c4f2 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c4c6:	f000 f873 	bl	800c5b0 <RCC_GetSystemClockFreq>
 800c4ca:	0003      	movs	r3, r0
 800c4cc:	60fb      	str	r3, [r7, #12]
        break;
 800c4ce:	e05c      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c4d0:	f7ff ff36 	bl	800c340 <LL_RCC_HSI_IsReady>
 800c4d4:	0003      	movs	r3, r0
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d150      	bne.n	800c57c <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800c4da:	4b31      	ldr	r3, [pc, #196]	; (800c5a0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c4dc:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c4de:	e04d      	b.n	800c57c <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c4e0:	f7ff ff42 	bl	800c368 <LL_RCC_LSE_IsReady>
 800c4e4:	0003      	movs	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d14a      	bne.n	800c580 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800c4ea:	2380      	movs	r3, #128	; 0x80
 800c4ec:	021b      	lsls	r3, r3, #8
 800c4ee:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c4f0:	e046      	b.n	800c580 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c4f2:	f000 f85d 	bl	800c5b0 <RCC_GetSystemClockFreq>
 800c4f6:	0003      	movs	r3, r0
 800c4f8:	0018      	movs	r0, r3
 800c4fa:	f000 f887 	bl	800c60c <RCC_GetHCLKClockFreq>
 800c4fe:	0003      	movs	r3, r0
 800c500:	0018      	movs	r0, r3
 800c502:	f000 f89b 	bl	800c63c <RCC_GetPCLK1ClockFreq>
 800c506:	0003      	movs	r3, r0
 800c508:	60fb      	str	r3, [r7, #12]
        break;
 800c50a:	e03e      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2b0c      	cmp	r3, #12
 800c510:	d13b      	bne.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	0018      	movs	r0, r3
 800c516:	f7ff ff5b 	bl	800c3d0 <LL_RCC_GetUSARTClockSource>
 800c51a:	0003      	movs	r3, r0
 800c51c:	4a21      	ldr	r2, [pc, #132]	; (800c5a4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d016      	beq.n	800c550 <LL_RCC_GetUSARTClockFreq+0xc0>
 800c522:	4a20      	ldr	r2, [pc, #128]	; (800c5a4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c524:	4293      	cmp	r3, r2
 800c526:	d81c      	bhi.n	800c562 <LL_RCC_GetUSARTClockFreq+0xd2>
 800c528:	4a1f      	ldr	r2, [pc, #124]	; (800c5a8 <LL_RCC_GetUSARTClockFreq+0x118>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d003      	beq.n	800c536 <LL_RCC_GetUSARTClockFreq+0xa6>
 800c52e:	4a1f      	ldr	r2, [pc, #124]	; (800c5ac <LL_RCC_GetUSARTClockFreq+0x11c>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d005      	beq.n	800c540 <LL_RCC_GetUSARTClockFreq+0xb0>
 800c534:	e015      	b.n	800c562 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c536:	f000 f83b 	bl	800c5b0 <RCC_GetSystemClockFreq>
 800c53a:	0003      	movs	r3, r0
 800c53c:	60fb      	str	r3, [r7, #12]
        break;
 800c53e:	e024      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c540:	f7ff fefe 	bl	800c340 <LL_RCC_HSI_IsReady>
 800c544:	0003      	movs	r3, r0
 800c546:	2b01      	cmp	r3, #1
 800c548:	d11c      	bne.n	800c584 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800c54a:	4b15      	ldr	r3, [pc, #84]	; (800c5a0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c54c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c54e:	e019      	b.n	800c584 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c550:	f7ff ff0a 	bl	800c368 <LL_RCC_LSE_IsReady>
 800c554:	0003      	movs	r3, r0
 800c556:	2b01      	cmp	r3, #1
 800c558:	d116      	bne.n	800c588 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800c55a:	2380      	movs	r3, #128	; 0x80
 800c55c:	021b      	lsls	r3, r3, #8
 800c55e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c560:	e012      	b.n	800c588 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c562:	f000 f825 	bl	800c5b0 <RCC_GetSystemClockFreq>
 800c566:	0003      	movs	r3, r0
 800c568:	0018      	movs	r0, r3
 800c56a:	f000 f84f 	bl	800c60c <RCC_GetHCLKClockFreq>
 800c56e:	0003      	movs	r3, r0
 800c570:	0018      	movs	r0, r3
 800c572:	f000 f863 	bl	800c63c <RCC_GetPCLK1ClockFreq>
 800c576:	0003      	movs	r3, r0
 800c578:	60fb      	str	r3, [r7, #12]
        break;
 800c57a:	e006      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c57c:	46c0      	nop			; (mov r8, r8)
 800c57e:	e004      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c580:	46c0      	nop			; (mov r8, r8)
 800c582:	e002      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c584:	46c0      	nop			; (mov r8, r8)
 800c586:	e000      	b.n	800c58a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c588:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800c58a:	68fb      	ldr	r3, [r7, #12]
}
 800c58c:	0018      	movs	r0, r3
 800c58e:	46bd      	mov	sp, r7
 800c590:	b004      	add	sp, #16
 800c592:	bd80      	pop	{r7, pc}
 800c594:	00030003 	.word	0x00030003
 800c598:	00030001 	.word	0x00030001
 800c59c:	00030002 	.word	0x00030002
 800c5a0:	00f42400 	.word	0x00f42400
 800c5a4:	000c000c 	.word	0x000c000c
 800c5a8:	000c0004 	.word	0x000c0004
 800c5ac:	000c0008 	.word	0x000c0008

0800c5b0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b082      	sub	sp, #8
 800c5b4:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c5b6:	f7ff fee7 	bl	800c388 <LL_RCC_GetSysClkSource>
 800c5ba:	0003      	movs	r3, r0
 800c5bc:	2b08      	cmp	r3, #8
 800c5be:	d002      	beq.n	800c5c6 <RCC_GetSystemClockFreq+0x16>
 800c5c0:	2b10      	cmp	r3, #16
 800c5c2:	d003      	beq.n	800c5cc <RCC_GetSystemClockFreq+0x1c>
 800c5c4:	e007      	b.n	800c5d6 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c5c6:	4b0e      	ldr	r3, [pc, #56]	; (800c600 <RCC_GetSystemClockFreq+0x50>)
 800c5c8:	607b      	str	r3, [r7, #4]
      break;
 800c5ca:	e014      	b.n	800c5f6 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c5cc:	f000 f84c 	bl	800c668 <RCC_PLL_GetFreqDomain_SYS>
 800c5d0:	0003      	movs	r3, r0
 800c5d2:	607b      	str	r3, [r7, #4]
      break;
 800c5d4:	e00f      	b.n	800c5f6 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c5d6:	4b0b      	ldr	r3, [pc, #44]	; (800c604 <RCC_GetSystemClockFreq+0x54>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	0adb      	lsrs	r3, r3, #11
 800c5dc:	2207      	movs	r2, #7
 800c5de:	4013      	ands	r3, r2
 800c5e0:	2201      	movs	r2, #1
 800c5e2:	409a      	lsls	r2, r3
 800c5e4:	0013      	movs	r3, r2
 800c5e6:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800c5e8:	6839      	ldr	r1, [r7, #0]
 800c5ea:	4807      	ldr	r0, [pc, #28]	; (800c608 <RCC_GetSystemClockFreq+0x58>)
 800c5ec:	f7f3 fd8a 	bl	8000104 <__udivsi3>
 800c5f0:	0003      	movs	r3, r0
 800c5f2:	607b      	str	r3, [r7, #4]
      break;
 800c5f4:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800c5f6:	687b      	ldr	r3, [r7, #4]
}
 800c5f8:	0018      	movs	r0, r3
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	b002      	add	sp, #8
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	007a1200 	.word	0x007a1200
 800c604:	40021000 	.word	0x40021000
 800c608:	00f42400 	.word	0x00f42400

0800c60c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c614:	f7ff fec4 	bl	800c3a0 <LL_RCC_GetAHBPrescaler>
 800c618:	0003      	movs	r3, r0
 800c61a:	0a1b      	lsrs	r3, r3, #8
 800c61c:	220f      	movs	r2, #15
 800c61e:	401a      	ands	r2, r3
 800c620:	4b05      	ldr	r3, [pc, #20]	; (800c638 <RCC_GetHCLKClockFreq+0x2c>)
 800c622:	0092      	lsls	r2, r2, #2
 800c624:	58d3      	ldr	r3, [r2, r3]
 800c626:	221f      	movs	r2, #31
 800c628:	4013      	ands	r3, r2
 800c62a:	687a      	ldr	r2, [r7, #4]
 800c62c:	40da      	lsrs	r2, r3
 800c62e:	0013      	movs	r3, r2
}
 800c630:	0018      	movs	r0, r3
 800c632:	46bd      	mov	sp, r7
 800c634:	b002      	add	sp, #8
 800c636:	bd80      	pop	{r7, pc}
 800c638:	08015fb8 	.word	0x08015fb8

0800c63c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c644:	f7ff feb8 	bl	800c3b8 <LL_RCC_GetAPB1Prescaler>
 800c648:	0003      	movs	r3, r0
 800c64a:	0b1a      	lsrs	r2, r3, #12
 800c64c:	4b05      	ldr	r3, [pc, #20]	; (800c664 <RCC_GetPCLK1ClockFreq+0x28>)
 800c64e:	0092      	lsls	r2, r2, #2
 800c650:	58d3      	ldr	r3, [r2, r3]
 800c652:	221f      	movs	r2, #31
 800c654:	4013      	ands	r3, r2
 800c656:	687a      	ldr	r2, [r7, #4]
 800c658:	40da      	lsrs	r2, r3
 800c65a:	0013      	movs	r3, r2
}
 800c65c:	0018      	movs	r0, r3
 800c65e:	46bd      	mov	sp, r7
 800c660:	b002      	add	sp, #8
 800c662:	bd80      	pop	{r7, pc}
 800c664:	08015ff8 	.word	0x08015ff8

0800c668 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c668:	b590      	push	{r4, r7, lr}
 800c66a:	b083      	sub	sp, #12
 800c66c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c66e:	f7ff fed9 	bl	800c424 <LL_RCC_PLL_GetMainSource>
 800c672:	0003      	movs	r3, r0
 800c674:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	2b02      	cmp	r3, #2
 800c67a:	d003      	beq.n	800c684 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	2b03      	cmp	r3, #3
 800c680:	d003      	beq.n	800c68a <RCC_PLL_GetFreqDomain_SYS+0x22>
 800c682:	e005      	b.n	800c690 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c684:	4b13      	ldr	r3, [pc, #76]	; (800c6d4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c686:	607b      	str	r3, [r7, #4]
      break;
 800c688:	e005      	b.n	800c696 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c68a:	4b13      	ldr	r3, [pc, #76]	; (800c6d8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800c68c:	607b      	str	r3, [r7, #4]
      break;
 800c68e:	e002      	b.n	800c696 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800c690:	4b10      	ldr	r3, [pc, #64]	; (800c6d4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c692:	607b      	str	r3, [r7, #4]
      break;
 800c694:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c696:	f7ff fead 	bl	800c3f4 <LL_RCC_PLL_GetN>
 800c69a:	0002      	movs	r2, r0
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	4353      	muls	r3, r2
 800c6a0:	001c      	movs	r4, r3
 800c6a2:	f7ff fecb 	bl	800c43c <LL_RCC_PLL_GetDivider>
 800c6a6:	0003      	movs	r3, r0
 800c6a8:	091b      	lsrs	r3, r3, #4
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	0019      	movs	r1, r3
 800c6ae:	0020      	movs	r0, r4
 800c6b0:	f7f3 fd28 	bl	8000104 <__udivsi3>
 800c6b4:	0003      	movs	r3, r0
 800c6b6:	001c      	movs	r4, r3
 800c6b8:	f7ff fea8 	bl	800c40c <LL_RCC_PLL_GetR>
 800c6bc:	0003      	movs	r3, r0
 800c6be:	0f5b      	lsrs	r3, r3, #29
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	0019      	movs	r1, r3
 800c6c4:	0020      	movs	r0, r4
 800c6c6:	f7f3 fd1d 	bl	8000104 <__udivsi3>
 800c6ca:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800c6cc:	0018      	movs	r0, r3
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	b003      	add	sp, #12
 800c6d2:	bd90      	pop	{r4, r7, pc}
 800c6d4:	00f42400 	.word	0x00f42400
 800c6d8:	007a1200 	.word	0x007a1200

0800c6dc <LL_USART_IsEnabled>:
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	4013      	ands	r3, r2
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d101      	bne.n	800c6f4 <LL_USART_IsEnabled+0x18>
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	e000      	b.n	800c6f6 <LL_USART_IsEnabled+0x1a>
 800c6f4:	2300      	movs	r3, #0
}
 800c6f6:	0018      	movs	r0, r3
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	b002      	add	sp, #8
 800c6fc:	bd80      	pop	{r7, pc}

0800c6fe <LL_USART_SetPrescaler>:
{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b082      	sub	sp, #8
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
 800c706:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c70c:	220f      	movs	r2, #15
 800c70e:	4393      	bics	r3, r2
 800c710:	683a      	ldr	r2, [r7, #0]
 800c712:	b292      	uxth	r2, r2
 800c714:	431a      	orrs	r2, r3
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c71a:	46c0      	nop			; (mov r8, r8)
 800c71c:	46bd      	mov	sp, r7
 800c71e:	b002      	add	sp, #8
 800c720:	bd80      	pop	{r7, pc}
	...

0800c724 <LL_USART_SetStopBitsLength>:
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b082      	sub	sp, #8
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	685b      	ldr	r3, [r3, #4]
 800c732:	4a05      	ldr	r2, [pc, #20]	; (800c748 <LL_USART_SetStopBitsLength+0x24>)
 800c734:	401a      	ands	r2, r3
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	431a      	orrs	r2, r3
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	605a      	str	r2, [r3, #4]
}
 800c73e:	46c0      	nop			; (mov r8, r8)
 800c740:	46bd      	mov	sp, r7
 800c742:	b002      	add	sp, #8
 800c744:	bd80      	pop	{r7, pc}
 800c746:	46c0      	nop			; (mov r8, r8)
 800c748:	ffffcfff 	.word	0xffffcfff

0800c74c <LL_USART_SetHWFlowCtrl>:
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
 800c754:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	4a05      	ldr	r2, [pc, #20]	; (800c770 <LL_USART_SetHWFlowCtrl+0x24>)
 800c75c:	401a      	ands	r2, r3
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	431a      	orrs	r2, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	609a      	str	r2, [r3, #8]
}
 800c766:	46c0      	nop			; (mov r8, r8)
 800c768:	46bd      	mov	sp, r7
 800c76a:	b002      	add	sp, #8
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	46c0      	nop			; (mov r8, r8)
 800c770:	fffffcff 	.word	0xfffffcff

0800c774 <LL_USART_SetBaudRate>:
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b086      	sub	sp, #24
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
 800c780:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2b0b      	cmp	r3, #11
 800c786:	d846      	bhi.n	800c816 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 800c788:	6a3b      	ldr	r3, [r7, #32]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d043      	beq.n	800c816 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800c78e:	683a      	ldr	r2, [r7, #0]
 800c790:	2380      	movs	r3, #128	; 0x80
 800c792:	021b      	lsls	r3, r3, #8
 800c794:	429a      	cmp	r2, r3
 800c796:	d126      	bne.n	800c7e6 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	b2db      	uxtb	r3, r3
 800c79c:	001a      	movs	r2, r3
 800c79e:	4b20      	ldr	r3, [pc, #128]	; (800c820 <LL_USART_SetBaudRate+0xac>)
 800c7a0:	0092      	lsls	r2, r2, #2
 800c7a2:	58d3      	ldr	r3, [r2, r3]
 800c7a4:	0019      	movs	r1, r3
 800c7a6:	68b8      	ldr	r0, [r7, #8]
 800c7a8:	f7f3 fcac 	bl	8000104 <__udivsi3>
 800c7ac:	0003      	movs	r3, r0
 800c7ae:	005a      	lsls	r2, r3, #1
 800c7b0:	6a3b      	ldr	r3, [r7, #32]
 800c7b2:	085b      	lsrs	r3, r3, #1
 800c7b4:	18d3      	adds	r3, r2, r3
 800c7b6:	6a39      	ldr	r1, [r7, #32]
 800c7b8:	0018      	movs	r0, r3
 800c7ba:	f7f3 fca3 	bl	8000104 <__udivsi3>
 800c7be:	0003      	movs	r3, r0
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	4a17      	ldr	r2, [pc, #92]	; (800c824 <LL_USART_SetBaudRate+0xb0>)
 800c7c8:	4013      	ands	r3, r2
 800c7ca:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c7cc:	697b      	ldr	r3, [r7, #20]
 800c7ce:	085b      	lsrs	r3, r3, #1
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	001a      	movs	r2, r3
 800c7d4:	2307      	movs	r3, #7
 800c7d6:	4013      	ands	r3, r2
 800c7d8:	693a      	ldr	r2, [r7, #16]
 800c7da:	4313      	orrs	r3, r2
 800c7dc:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	693a      	ldr	r2, [r7, #16]
 800c7e2:	60da      	str	r2, [r3, #12]
}
 800c7e4:	e017      	b.n	800c816 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	b2db      	uxtb	r3, r3
 800c7ea:	001a      	movs	r2, r3
 800c7ec:	4b0c      	ldr	r3, [pc, #48]	; (800c820 <LL_USART_SetBaudRate+0xac>)
 800c7ee:	0092      	lsls	r2, r2, #2
 800c7f0:	58d3      	ldr	r3, [r2, r3]
 800c7f2:	0019      	movs	r1, r3
 800c7f4:	68b8      	ldr	r0, [r7, #8]
 800c7f6:	f7f3 fc85 	bl	8000104 <__udivsi3>
 800c7fa:	0003      	movs	r3, r0
 800c7fc:	001a      	movs	r2, r3
 800c7fe:	6a3b      	ldr	r3, [r7, #32]
 800c800:	085b      	lsrs	r3, r3, #1
 800c802:	18d3      	adds	r3, r2, r3
 800c804:	6a39      	ldr	r1, [r7, #32]
 800c806:	0018      	movs	r0, r3
 800c808:	f7f3 fc7c 	bl	8000104 <__udivsi3>
 800c80c:	0003      	movs	r3, r0
 800c80e:	b29b      	uxth	r3, r3
 800c810:	001a      	movs	r2, r3
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	60da      	str	r2, [r3, #12]
}
 800c816:	46c0      	nop			; (mov r8, r8)
 800c818:	46bd      	mov	sp, r7
 800c81a:	b006      	add	sp, #24
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	46c0      	nop			; (mov r8, r8)
 800c820:	0801606c 	.word	0x0801606c
 800c824:	0000fff0 	.word	0x0000fff0

0800c828 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800c828:	b590      	push	{r4, r7, lr}
 800c82a:	b08b      	sub	sp, #44	; 0x2c
 800c82c:	af02      	add	r7, sp, #8
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c832:	231f      	movs	r3, #31
 800c834:	18fb      	adds	r3, r7, r3
 800c836:	2201      	movs	r2, #1
 800c838:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800c83a:	2300      	movs	r3, #0
 800c83c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	0018      	movs	r0, r3
 800c842:	f7ff ff4b 	bl	800c6dc <LL_USART_IsEnabled>
 800c846:	1e03      	subs	r3, r0, #0
 800c848:	d16a      	bne.n	800c920 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4a38      	ldr	r2, [pc, #224]	; (800c930 <LL_USART_Init+0x108>)
 800c850:	401a      	ands	r2, r3
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	6899      	ldr	r1, [r3, #8]
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	691b      	ldr	r3, [r3, #16]
 800c85a:	4319      	orrs	r1, r3
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	695b      	ldr	r3, [r3, #20]
 800c860:	4319      	orrs	r1, r3
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	69db      	ldr	r3, [r3, #28]
 800c866:	430b      	orrs	r3, r1
 800c868:	431a      	orrs	r2, r3
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	68da      	ldr	r2, [r3, #12]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	0011      	movs	r1, r2
 800c876:	0018      	movs	r0, r3
 800c878:	f7ff ff54 	bl	800c724 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	699a      	ldr	r2, [r3, #24]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	0011      	movs	r1, r2
 800c884:	0018      	movs	r0, r3
 800c886:	f7ff ff61 	bl	800c74c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	4a29      	ldr	r2, [pc, #164]	; (800c934 <LL_USART_Init+0x10c>)
 800c88e:	4293      	cmp	r3, r2
 800c890:	d105      	bne.n	800c89e <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800c892:	2003      	movs	r0, #3
 800c894:	f7ff fdfc 	bl	800c490 <LL_RCC_GetUSARTClockFreq>
 800c898:	0003      	movs	r3, r0
 800c89a:	61bb      	str	r3, [r7, #24]
 800c89c:	e022      	b.n	800c8e4 <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	4a25      	ldr	r2, [pc, #148]	; (800c938 <LL_USART_Init+0x110>)
 800c8a2:	4293      	cmp	r3, r2
 800c8a4:	d105      	bne.n	800c8b2 <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800c8a6:	200c      	movs	r0, #12
 800c8a8:	f7ff fdf2 	bl	800c490 <LL_RCC_GetUSARTClockFreq>
 800c8ac:	0003      	movs	r3, r0
 800c8ae:	61bb      	str	r3, [r7, #24]
 800c8b0:	e018      	b.n	800c8e4 <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	4a21      	ldr	r2, [pc, #132]	; (800c93c <LL_USART_Init+0x114>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d108      	bne.n	800c8cc <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c8ba:	240c      	movs	r4, #12
 800c8bc:	193b      	adds	r3, r7, r4
 800c8be:	0018      	movs	r0, r3
 800c8c0:	f7ff fdc8 	bl	800c454 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8c4:	193b      	adds	r3, r7, r4
 800c8c6:	689b      	ldr	r3, [r3, #8]
 800c8c8:	61bb      	str	r3, [r7, #24]
 800c8ca:	e00b      	b.n	800c8e4 <LL_USART_Init+0xbc>
#endif
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	4a1c      	ldr	r2, [pc, #112]	; (800c940 <LL_USART_Init+0x118>)
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d107      	bne.n	800c8e4 <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c8d4:	240c      	movs	r4, #12
 800c8d6:	193b      	adds	r3, r7, r4
 800c8d8:	0018      	movs	r0, r3
 800c8da:	f7ff fdbb 	bl	800c454 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8de:	193b      	adds	r3, r7, r4
 800c8e0:	689b      	ldr	r3, [r3, #8]
 800c8e2:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d013      	beq.n	800c912 <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d00f      	beq.n	800c912 <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800c8f2:	231f      	movs	r3, #31
 800c8f4:	18fb      	adds	r3, r7, r3
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	69dc      	ldr	r4, [r3, #28]
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	69b9      	ldr	r1, [r7, #24]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	9300      	str	r3, [sp, #0]
 800c90c:	0023      	movs	r3, r4
 800c90e:	f7ff ff31 	bl	800c774 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	0011      	movs	r1, r2
 800c91a:	0018      	movs	r0, r3
 800c91c:	f7ff feef 	bl	800c6fe <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800c920:	231f      	movs	r3, #31
 800c922:	18fb      	adds	r3, r7, r3
 800c924:	781b      	ldrb	r3, [r3, #0]
}
 800c926:	0018      	movs	r0, r3
 800c928:	46bd      	mov	sp, r7
 800c92a:	b009      	add	sp, #36	; 0x24
 800c92c:	bd90      	pop	{r4, r7, pc}
 800c92e:	46c0      	nop			; (mov r8, r8)
 800c930:	efff69f3 	.word	0xefff69f3
 800c934:	40013800 	.word	0x40013800
 800c938:	40004400 	.word	0x40004400
 800c93c:	40004800 	.word	0x40004800
 800c940:	40004c00 	.word	0x40004c00

0800c944 <__libc_init_array>:
 800c944:	b570      	push	{r4, r5, r6, lr}
 800c946:	2600      	movs	r6, #0
 800c948:	4d0c      	ldr	r5, [pc, #48]	; (800c97c <__libc_init_array+0x38>)
 800c94a:	4c0d      	ldr	r4, [pc, #52]	; (800c980 <__libc_init_array+0x3c>)
 800c94c:	1b64      	subs	r4, r4, r5
 800c94e:	10a4      	asrs	r4, r4, #2
 800c950:	42a6      	cmp	r6, r4
 800c952:	d109      	bne.n	800c968 <__libc_init_array+0x24>
 800c954:	2600      	movs	r6, #0
 800c956:	f000 f821 	bl	800c99c <_init>
 800c95a:	4d0a      	ldr	r5, [pc, #40]	; (800c984 <__libc_init_array+0x40>)
 800c95c:	4c0a      	ldr	r4, [pc, #40]	; (800c988 <__libc_init_array+0x44>)
 800c95e:	1b64      	subs	r4, r4, r5
 800c960:	10a4      	asrs	r4, r4, #2
 800c962:	42a6      	cmp	r6, r4
 800c964:	d105      	bne.n	800c972 <__libc_init_array+0x2e>
 800c966:	bd70      	pop	{r4, r5, r6, pc}
 800c968:	00b3      	lsls	r3, r6, #2
 800c96a:	58eb      	ldr	r3, [r5, r3]
 800c96c:	4798      	blx	r3
 800c96e:	3601      	adds	r6, #1
 800c970:	e7ee      	b.n	800c950 <__libc_init_array+0xc>
 800c972:	00b3      	lsls	r3, r6, #2
 800c974:	58eb      	ldr	r3, [r5, r3]
 800c976:	4798      	blx	r3
 800c978:	3601      	adds	r6, #1
 800c97a:	e7f2      	b.n	800c962 <__libc_init_array+0x1e>
 800c97c:	0801609c 	.word	0x0801609c
 800c980:	0801609c 	.word	0x0801609c
 800c984:	0801609c 	.word	0x0801609c
 800c988:	080160a0 	.word	0x080160a0

0800c98c <memset>:
 800c98c:	0003      	movs	r3, r0
 800c98e:	1882      	adds	r2, r0, r2
 800c990:	4293      	cmp	r3, r2
 800c992:	d100      	bne.n	800c996 <memset+0xa>
 800c994:	4770      	bx	lr
 800c996:	7019      	strb	r1, [r3, #0]
 800c998:	3301      	adds	r3, #1
 800c99a:	e7f9      	b.n	800c990 <memset+0x4>

0800c99c <_init>:
 800c99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99e:	46c0      	nop			; (mov r8, r8)
 800c9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9a2:	bc08      	pop	{r3}
 800c9a4:	469e      	mov	lr, r3
 800c9a6:	4770      	bx	lr

0800c9a8 <_fini>:
 800c9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9aa:	46c0      	nop			; (mov r8, r8)
 800c9ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ae:	bc08      	pop	{r3}
 800c9b0:	469e      	mov	lr, r3
 800c9b2:	4770      	bx	lr
