Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 44db8dc7ec384547a71c6e3fae890706 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot floatcomputeBlock_tb_func_impl xil_defaultlib.floatcomputeBlock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.floatmultiplyCompute
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.SingleBuffer
Compiling module xil_defaultlib.SingleBuffer_0
Compiling module xil_defaultlib.ParallelBuffer
Compiling module xil_defaultlib.dataSplit
Compiling module xil_defaultlib.floatcomputeBlock
Compiling module xil_defaultlib.floatcomputeBlock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatcomputeBlock_tb_func_impl
