# do TwoBitAdder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/navnit1224/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:33 on Feb 15,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package EE224_Components
# -- Compiling entity INVERTER
# -- Compiling architecture Behave of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Behave of AND_2
# -- Compiling entity OR_2
# -- Compiling architecture Behave of OR_2
# -- Compiling entity NAND_2
# -- Compiling architecture Behave of NAND_2
# -- Compiling entity XOR_2
# -- Compiling architecture Behave of XOR_2
# -- Loading package EE224_Components
# -- Compiling entity TwoBitAdder
# -- Compiling architecture Struct of TwoBitAdder
# End time: 15:16:33 on Feb 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder/../Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:33 on Feb 15,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/vhdl/TwoBitAdder/../Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 15:16:33 on Feb 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 15:16:33 on Feb 15,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# ** Warning: (vsim-7) Failed to open VHDL file "../../TRACEFILE.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# Loading work.ee224_components
# Loading work.twobitadder(struct)
# Loading work.xor_2(behave)
# Loading work.and_2(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "../../TRACEFILE.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /testbench/line__37 File: /home/navnit1224/EEsem4/214/vhdl/TwoBitAdder/../Testbench.vhd
# Fatal error in Process line__37 at /home/navnit1224/EEsem4/214/vhdl/TwoBitAdder/../Testbench.vhd line 52
# 
# HDL call sequence:
# Stopped at /home/navnit1224/EEsem4/214/vhdl/TwoBitAdder/../Testbench.vhd 52 Process line__37
# 
# 
# stdin: <EOF>
# End time: 15:38:20 on Feb 15,2018, Elapsed time: 0:21:47
# Errors: 2, Warnings: 1
