# ğŸš€ WEEK 1 â€“ RTL Design & Synthesis Journey  

This weekâ€™s tasks are spread across **5 Days (55 LABS)**, focusing on **Verilog RTL Design and Synthesis**.  
Each day introduces key concepts to build a solid foundation in **digital design flow**.  

---

## ğŸ“… Day-wise Breakdown  

### ğŸ”¹ **Day 1: Introduction to Verilog RTL Design and Synthesis**  

### ğŸ”¹ **Day 2: Timing Libs, Hierarchical vs Flat Synthesis & Efficient Flop Coding Styles**  

### ğŸ”¹ **Day 3: Combinational and Sequential Optimizations**  

### ğŸ”¹ **Day 4: GLS, Blocking vs Non-Blocking & Simulation-Synthesis Mismatch**  

### ğŸ”¹ **Day 5: Optimization in Synthesis**  

---

## ğŸ› ï¸ Tools Used  

- **Icarus Verilog (iverilog)** â€“ Simulation  
- **GTKWave** â€“ Waveform viewing
- - **Yosys** â€“ Logic synthesis  

---
