{
  "module_name": "gpucc-sdm845.c",
  "hash_id": "e64f2f19ad73cfd0d5c712ced9cf0369dda2b4efa5ecf57dacbe16631e8c1624",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sdm845.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gpucc-sdm845.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"gdsc.h\"\n\n#define CX_GMU_CBCR_SLEEP_MASK\t\t0xf\n#define CX_GMU_CBCR_SLEEP_SHIFT\t\t4\n#define CX_GMU_CBCR_WAKE_MASK\t\t0xf\n#define CX_GMU_CBCR_WAKE_SHIFT\t\t8\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n};\n\nstatic const struct alpha_pll_config gpu_cc_pll1_config = {\n\t.l = 0x1a,\n\t.alpha = 0xaab,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll1 = {\n\t.offset = 0x100,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\", .name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpu_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .fw_name = \"gcc_gpu_gpll0_clk_src\", .name = \"gcc_gpu_gpll0_clk_src\" },\n\t{ .fw_name = \"gcc_gpu_gpll0_div_clk_src\", .name = \"gcc_gpu_gpll0_div_clk_src\" },\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0),\n\tF(500000000, P_GPU_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gmu_clk_src = {\n\t.cmd_rcgr = 0x1120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_0,\n\t.freq_tbl = ftbl_gpu_cc_gmu_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gmu_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gmu_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_clk = {\n\t.halt_reg = 0x109c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x109c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x106c,\n\t.gds_hw_ctrl = 0x1540,\n\t.clk_dis_wait_val = 0x8,\n\t.pd = {\n\t\t.name = \"gpu_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x100c,\n\t.clamp_io_ctrl = 0x1508,\n\t.pd = {\n\t\t.name = \"gpu_gx_gdsc\",\n\t\t.power_on = gdsc_gx_do_nothing_enable,\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | AON_RESET | POLL_CFG_GDSCR,\n};\n\nstatic struct clk_regmap *gpu_cc_sdm845_clocks[] = {\n\t[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,\n\t[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,\n};\n\nstatic struct gdsc *gpu_cc_sdm845_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct regmap_config gpu_cc_sdm845_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x8008,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gpu_cc_sdm845_desc = {\n\t.config = &gpu_cc_sdm845_regmap_config,\n\t.clks = gpu_cc_sdm845_clocks,\n\t.num_clks = ARRAY_SIZE(gpu_cc_sdm845_clocks),\n\t.gdscs = gpu_cc_sdm845_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpu_cc_sdm845_gdscs),\n};\n\nstatic const struct of_device_id gpu_cc_sdm845_match_table[] = {\n\t{ .compatible = \"qcom,sdm845-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpu_cc_sdm845_match_table);\n\nstatic int gpu_cc_sdm845_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tunsigned int value, mask;\n\n\tregmap = qcom_cc_map(pdev, &gpu_cc_sdm845_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);\n\n\t \n\tmask = CX_GMU_CBCR_WAKE_MASK << CX_GMU_CBCR_WAKE_SHIFT;\n\tmask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT;\n\tvalue = 0xf << CX_GMU_CBCR_WAKE_SHIFT | 0xf << CX_GMU_CBCR_SLEEP_SHIFT;\n\tregmap_update_bits(regmap, 0x1098, mask, value);\n\n\treturn qcom_cc_really_probe(pdev, &gpu_cc_sdm845_desc, regmap);\n}\n\nstatic struct platform_driver gpu_cc_sdm845_driver = {\n\t.probe = gpu_cc_sdm845_probe,\n\t.driver = {\n\t\t.name = \"sdm845-gpucc\",\n\t\t.of_match_table = gpu_cc_sdm845_match_table,\n\t},\n};\n\nstatic int __init gpu_cc_sdm845_init(void)\n{\n\treturn platform_driver_register(&gpu_cc_sdm845_driver);\n}\nsubsys_initcall(gpu_cc_sdm845_init);\n\nstatic void __exit gpu_cc_sdm845_exit(void)\n{\n\tplatform_driver_unregister(&gpu_cc_sdm845_driver);\n}\nmodule_exit(gpu_cc_sdm845_exit);\n\nMODULE_DESCRIPTION(\"QTI GPUCC SDM845 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}