# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../nqueens_fpga.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../nqueens_fpga.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../../nqueens_fpga.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../../nqueens_fpga.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"top_nqueens_tb_time_synth.v" \

# Do not sort compile order
nosort
