// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SharedMemory(	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
  input         clock,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
                reset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
  output        io_coreReq_ready,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_valid,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [1:0]  io_coreReq_bits_instrId,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_isWrite,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [9:0]  io_coreReq_bits_setIdx,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_0_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_0_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_1_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_1_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_2_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_2_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_3_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_3_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_4_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_4_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_5_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_5_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_6_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_6_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_7_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_7_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_8_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_8_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_9_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_9_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_10_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_10_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_11_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_11_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_12_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_12_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_13_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_13_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_14_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_14_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreReq_bits_perLaneAddr_15_activeMask,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_15_blockOffset,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input  [31:0] io_coreReq_bits_data_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_7,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_8,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_9,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_10,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_11,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_12,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_13,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_14,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreReq_bits_data_15,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  input         io_coreRsp_ready,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output        io_coreRsp_valid,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output [1:0]  io_coreRsp_bits_instrId,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output [31:0] io_coreRsp_bits_data_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_7,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_8,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_9,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_10,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_11,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_12,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_13,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_14,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_data_15,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
  output        io_coreRsp_bits_activeMask_0,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_1,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_2,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_3,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_4,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_5,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_6,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_7,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_8,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_9,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_10,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_11,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_12,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_13,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_14,	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
                io_coreRsp_bits_activeMask_15	// ventus/src/L1Cache/ShareMem/ShareMem.scala:56:14
);

  wire        io_coreReq_ready_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:194:84
  wire [7:0]  _DataAccessesRRsp_DataAccess_15_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_15_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_15_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_15_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_14_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_14_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_14_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_14_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_13_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_13_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_13_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_13_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_12_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_12_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_12_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_12_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_11_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_11_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_11_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_11_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_10_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_10_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_10_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_10_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_9_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_9_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_9_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_9_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_8_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_8_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_8_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_8_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_7_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_6_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_5_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_4_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_3_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_2_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_1_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [7:0]  _DataAccessesRRsp_DataAccess_io_r_resp_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
  wire [4:0]  _coreRsp_Q_io_count;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25
  wire [31:0] _DataCorssBarForRead_io_DataOut_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForRead_io_DataOut_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
  wire [31:0] _DataCorssBarForWrite_io_DataOut_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [31:0] _DataCorssBarForWrite_io_DataOut_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [15:0] _BankConfArb_io_dataCrsbarSel1H_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_8_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_8_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_9_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_9_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_10_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_10_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_11_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_11_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_12_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_12_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_13_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_13_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_14_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_14_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_addrCrsbarOut_15_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire [3:0]  _BankConfArb_io_addrCrsbarOut_15_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_dataArrayEn_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_activeLane_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _BankConfArb_io_bankConflict_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
  wire        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45 =
    io_coreReq_ready_0 & io_coreReq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:194:84
  reg  [1:0]  coreReq_st1_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg         coreReq_st1_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [9:0]  coreReq_st1_setIdx;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg  [31:0] coreReq_st1_data_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
  reg         BankConfArb_io_coreReqArb_isWrite_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:80:51
  reg         coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40
  reg         coreReqisValidWrite_st1_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:122:113
  reg         coreReqisValidRead_comb_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:123:89
  wire        coreReqisValidRead_comb =
    _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45 & ~io_coreReq_bits_isWrite
    | coreReqisValidRead_comb_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:123:{50,53,79,89}
  reg         coreReqisValidRead_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40
  reg         coreReqisValidRead_st1_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:125:112
  reg         REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:17
  `ifndef SYNTHESIS	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
    always @(posedge clock) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
      if (~reset & REG != coreReqisValidRead_st1) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40, :127:{9,17,52}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
          $error("Assertion failed\n    at ShareMem.scala:127 assert(RegNext(coreReqisValidRead_comb, false.B) === coreReqisValidRead_st1)\n");	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
        if (`STOP_COND_)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
          $fatal;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:127:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         coreReqisValidRead_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:128:39
  reg         coreReqisValidWrite_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:129:40
  reg  [1:0]  coreReqInstrId_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:131:35
  reg         coreReqActvMask_st2_r_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_r_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqActvMask_st2_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
  reg         coreReqIsWrite_st2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:133:35
  reg         arbAddrCrsbarOut_st1_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_8_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_8_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_9_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_9_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_10_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_10_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_11_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_11_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_12_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_12_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_13_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_13_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_14_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_14_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg         arbAddrCrsbarOut_st1_15_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [3:0]  arbAddrCrsbarOut_st1_15_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  reg  [15:0] arbDataCrsbarSel1H_st1_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st1_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  reg  [15:0] arbDataCrsbarSel1H_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg  [15:0] arbDataCrsbarSel1H_st2_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg         DataAccessesRRsp_DataAccess_io_w_req_valid_REG_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:155:68
  reg  [31:0] dataAccess_data_st2_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg  [31:0] dataAccess_data_st2_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
  reg         io_coreReq_ready_REG;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:194:31
  assign io_coreReq_ready_0 =
    ~io_coreReq_ready_REG & _coreRsp_Q_io_count != 5'hE & ~coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25, :121:40, :190:{44,70}, :194:{23,31,84,87}
  always @(posedge clock) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    if (_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      coreReq_st1_instrId <= io_coreReq_bits_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_isWrite <= io_coreReq_bits_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_setIdx <= io_coreReq_bits_setIdx;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_0 <= io_coreReq_bits_data_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_1 <= io_coreReq_bits_data_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_2 <= io_coreReq_bits_data_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_3 <= io_coreReq_bits_data_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_4 <= io_coreReq_bits_data_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_5 <= io_coreReq_bits_data_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_6 <= io_coreReq_bits_data_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_7 <= io_coreReq_bits_data_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_8 <= io_coreReq_bits_data_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_9 <= io_coreReq_bits_data_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_10 <= io_coreReq_bits_data_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_11 <= io_coreReq_bits_data_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_12 <= io_coreReq_bits_data_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_13 <= io_coreReq_bits_data_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_14 <= io_coreReq_bits_data_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
      coreReq_st1_data_15 <= io_coreReq_bits_data_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    end
    BankConfArb_io_coreReqArb_isWrite_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :80:51
    coreReqisValidWrite_st1_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :122:113
    coreReqisValidRead_st1_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :125:112
    coreReqisValidRead_st2 <= coreReqisValidRead_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40, :128:39
    coreReqisValidWrite_st2 <= coreReqisValidWrite_st1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :129:40
    coreReqInstrId_st2 <= coreReq_st1_instrId;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :131:35
    coreReqActvMask_st2_r_0 <= _BankConfArb_io_activeLane_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_1 <= _BankConfArb_io_activeLane_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_2 <= _BankConfArb_io_activeLane_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_3 <= _BankConfArb_io_activeLane_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_4 <= _BankConfArb_io_activeLane_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_5 <= _BankConfArb_io_activeLane_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_6 <= _BankConfArb_io_activeLane_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_7 <= _BankConfArb_io_activeLane_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_8 <= _BankConfArb_io_activeLane_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_9 <= _BankConfArb_io_activeLane_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_10 <= _BankConfArb_io_activeLane_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_11 <= _BankConfArb_io_activeLane_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_12 <= _BankConfArb_io_activeLane_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_13 <= _BankConfArb_io_activeLane_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_14 <= _BankConfArb_io_activeLane_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_r_15 <= _BankConfArb_io_activeLane_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :132:42
    coreReqActvMask_st2_0 <= coreReqActvMask_st2_r_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_1 <= coreReqActvMask_st2_r_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_2 <= coreReqActvMask_st2_r_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_3 <= coreReqActvMask_st2_r_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_4 <= coreReqActvMask_st2_r_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_5 <= coreReqActvMask_st2_r_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_6 <= coreReqActvMask_st2_r_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_7 <= coreReqActvMask_st2_r_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_8 <= coreReqActvMask_st2_r_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_9 <= coreReqActvMask_st2_r_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_10 <= coreReqActvMask_st2_r_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_11 <= coreReqActvMask_st2_r_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_12 <= coreReqActvMask_st2_r_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_13 <= coreReqActvMask_st2_r_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_14 <= coreReqActvMask_st2_r_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqActvMask_st2_15 <= coreReqActvMask_st2_r_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    coreReqIsWrite_st2 <= coreReq_st1_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :133:35
    arbAddrCrsbarOut_st1_0_bankOffset <= _BankConfArb_io_addrCrsbarOut_0_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_0_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_0_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_1_bankOffset <= _BankConfArb_io_addrCrsbarOut_1_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_1_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_1_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_2_bankOffset <= _BankConfArb_io_addrCrsbarOut_2_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_2_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_2_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_3_bankOffset <= _BankConfArb_io_addrCrsbarOut_3_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_3_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_3_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_4_bankOffset <= _BankConfArb_io_addrCrsbarOut_4_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_4_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_4_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_5_bankOffset <= _BankConfArb_io_addrCrsbarOut_5_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_5_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_5_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_6_bankOffset <= _BankConfArb_io_addrCrsbarOut_6_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_6_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_6_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_7_bankOffset <= _BankConfArb_io_addrCrsbarOut_7_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_7_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_7_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_8_bankOffset <= _BankConfArb_io_addrCrsbarOut_8_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_8_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_8_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_9_bankOffset <= _BankConfArb_io_addrCrsbarOut_9_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_9_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_9_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_10_bankOffset <= _BankConfArb_io_addrCrsbarOut_10_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_10_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_10_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_11_bankOffset <= _BankConfArb_io_addrCrsbarOut_11_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_11_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_11_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_12_bankOffset <= _BankConfArb_io_addrCrsbarOut_12_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_12_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_12_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_13_bankOffset <= _BankConfArb_io_addrCrsbarOut_13_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_13_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_13_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_14_bankOffset <= _BankConfArb_io_addrCrsbarOut_14_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_14_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_14_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_15_bankOffset <= _BankConfArb_io_addrCrsbarOut_15_bankOffset;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbAddrCrsbarOut_st1_15_wordOffset1H <= _BankConfArb_io_addrCrsbarOut_15_wordOffset1H;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :135:37
    arbDataCrsbarSel1H_st1_0 <= _BankConfArb_io_dataCrsbarSel1H_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_1 <= _BankConfArb_io_dataCrsbarSel1H_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_2 <= _BankConfArb_io_dataCrsbarSel1H_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_3 <= _BankConfArb_io_dataCrsbarSel1H_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_4 <= _BankConfArb_io_dataCrsbarSel1H_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_5 <= _BankConfArb_io_dataCrsbarSel1H_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_6 <= _BankConfArb_io_dataCrsbarSel1H_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_7 <= _BankConfArb_io_dataCrsbarSel1H_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_8 <= _BankConfArb_io_dataCrsbarSel1H_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_9 <= _BankConfArb_io_dataCrsbarSel1H_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_10 <= _BankConfArb_io_dataCrsbarSel1H_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_11 <= _BankConfArb_io_dataCrsbarSel1H_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_12 <= _BankConfArb_io_dataCrsbarSel1H_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_13 <= _BankConfArb_io_dataCrsbarSel1H_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_14 <= _BankConfArb_io_dataCrsbarSel1H_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st1_15 <= _BankConfArb_io_dataCrsbarSel1H_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :136:39
    arbDataCrsbarSel1H_st2_0 <= arbDataCrsbarSel1H_st1_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_1 <= arbDataCrsbarSel1H_st1_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_2 <= arbDataCrsbarSel1H_st1_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_3 <= arbDataCrsbarSel1H_st1_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_4 <= arbDataCrsbarSel1H_st1_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_5 <= arbDataCrsbarSel1H_st1_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_6 <= arbDataCrsbarSel1H_st1_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_7 <= arbDataCrsbarSel1H_st1_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_8 <= arbDataCrsbarSel1H_st1_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_9 <= arbDataCrsbarSel1H_st1_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_10 <= arbDataCrsbarSel1H_st1_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_11 <= arbDataCrsbarSel1H_st1_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_12 <= arbDataCrsbarSel1H_st1_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_13 <= arbDataCrsbarSel1H_st1_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_14 <= arbDataCrsbarSel1H_st1_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    arbDataCrsbarSel1H_st2_15 <= arbDataCrsbarSel1H_st1_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39, :137:39
    if (coreReqisValidRead_st1) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:124:40
      dataAccess_data_st2_0 <=
        {_DataAccessesRRsp_DataAccess_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_1 <=
        {_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_2 <=
        {_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_3 <=
        {_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_4 <=
        {_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_5 <=
        {_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_6 <=
        {_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_7 <=
        {_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_8 <=
        {_DataAccessesRRsp_DataAccess_8_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_8_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_8_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_8_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_9 <=
        {_DataAccessesRRsp_DataAccess_9_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_9_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_9_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_9_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_10 <=
        {_DataAccessesRRsp_DataAccess_10_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_10_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_10_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_10_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_11 <=
        {_DataAccessesRRsp_DataAccess_11_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_11_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_11_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_11_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_12 <=
        {_DataAccessesRRsp_DataAccess_12_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_12_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_12_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_12_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_13 <=
        {_DataAccessesRRsp_DataAccess_13_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_13_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_13_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_13_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_14 <=
        {_DataAccessesRRsp_DataAccess_14_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_14_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_14_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_14_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
      dataAccess_data_st2_15 <=
        {_DataAccessesRRsp_DataAccess_15_io_r_resp_data_3,
         _DataAccessesRRsp_DataAccess_15_io_r_resp_data_2,
         _DataAccessesRRsp_DataAccess_15_io_r_resp_data_1,
         _DataAccessesRRsp_DataAccess_15_io_r_resp_data_0};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28, :172:8, :174:38
    end
    io_coreReq_ready_REG <= _BankConfArb_io_bankConflict;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :194:31
    if (reset) begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      coreReqisValidWrite_st1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40
      coreReqisValidRead_comb_REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :123:89
      coreReqisValidRead_st1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :124:40
      REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :127:17
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_8 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_9 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_10 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_11 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_12 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_13 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_14 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_15 <= 1'h0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:68
    end
    else begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      coreReqisValidWrite_st1 <=
        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45 & io_coreReq_bits_isWrite
        | coreReqisValidWrite_st1 & coreReqisValidWrite_st1_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :122:{47,75,103,113}
      coreReqisValidRead_comb_REG <=
        _BankConfArb_io_bankConflict & ~_BankConfArb_io_bankConflict_isWrite;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:{89,118,121}
      coreReqisValidRead_st1 <=
        _DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45 & ~io_coreReq_bits_isWrite
        | coreReqisValidRead_st1 & coreReqisValidRead_st1_REG;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:123:53, :124:40, :125:{46,75,102,112}
      REG <= coreReqisValidRead_comb;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:123:79, :127:17
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG <= _BankConfArb_io_dataArrayEn_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 <= _BankConfArb_io_dataArrayEn_1;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 <= _BankConfArb_io_dataArrayEn_2;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 <= _BankConfArb_io_dataArrayEn_3;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 <= _BankConfArb_io_dataArrayEn_4;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 <= _BankConfArb_io_dataArrayEn_5;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 <= _BankConfArb_io_dataArrayEn_6;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 <= _BankConfArb_io_dataArrayEn_7;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_8 <= _BankConfArb_io_dataArrayEn_8;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_9 <= _BankConfArb_io_dataArrayEn_9;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_10 <= _BankConfArb_io_dataArrayEn_10;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_11 <= _BankConfArb_io_dataArrayEn_11;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_12 <= _BankConfArb_io_dataArrayEn_12;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_13 <= _BankConfArb_io_dataArrayEn_13;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_14 <= _BankConfArb_io_dataArrayEn_14;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
      DataAccessesRRsp_DataAccess_io_w_req_valid_REG_15 <= _BankConfArb_io_dataArrayEn_15;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :155:68
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      automatic logic [31:0] _RANDOM[0:57];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        for (logic [5:0] i = 6'h0; i < 6'h3A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        end	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
        coreReq_st1_instrId = _RANDOM[6'h0][1:0];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_isWrite = _RANDOM[6'h0][2];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_setIdx = _RANDOM[6'h0][12:3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_0 = {_RANDOM[6'h5][31:13], _RANDOM[6'h6][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_1 = {_RANDOM[6'h6][31:13], _RANDOM[6'h7][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_2 = {_RANDOM[6'h7][31:13], _RANDOM[6'h8][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_3 = {_RANDOM[6'h8][31:13], _RANDOM[6'h9][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_4 = {_RANDOM[6'h9][31:13], _RANDOM[6'hA][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_5 = {_RANDOM[6'hA][31:13], _RANDOM[6'hB][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_6 = {_RANDOM[6'hB][31:13], _RANDOM[6'hC][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_7 = {_RANDOM[6'hC][31:13], _RANDOM[6'hD][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_8 = {_RANDOM[6'hD][31:13], _RANDOM[6'hE][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_9 = {_RANDOM[6'hE][31:13], _RANDOM[6'hF][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_10 = {_RANDOM[6'hF][31:13], _RANDOM[6'h10][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_11 = {_RANDOM[6'h10][31:13], _RANDOM[6'h11][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_12 = {_RANDOM[6'h11][31:13], _RANDOM[6'h12][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_13 = {_RANDOM[6'h12][31:13], _RANDOM[6'h13][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_14 = {_RANDOM[6'h13][31:13], _RANDOM[6'h14][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        coreReq_st1_data_15 = {_RANDOM[6'h14][31:13], _RANDOM[6'h15][12:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30
        BankConfArb_io_coreReqArb_isWrite_REG = _RANDOM[6'h15][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :80:51
        coreReqisValidWrite_st1 = _RANDOM[6'h15][14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :121:40
        coreReqisValidWrite_st1_REG = _RANDOM[6'h15][15];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :122:113
        coreReqisValidRead_comb_REG = _RANDOM[6'h15][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :123:89
        coreReqisValidRead_st1 = _RANDOM[6'h15][17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :124:40
        coreReqisValidRead_st1_REG = _RANDOM[6'h15][18];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :125:112
        REG = _RANDOM[6'h15][19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :127:17
        coreReqisValidRead_st2 = _RANDOM[6'h15][20];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :128:39
        coreReqisValidWrite_st2 = _RANDOM[6'h15][21];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :129:40
        coreReqInstrId_st2 = _RANDOM[6'h15][23:22];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :131:35
        coreReqActvMask_st2_r_0 = _RANDOM[6'h15][24];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_1 = _RANDOM[6'h15][25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_2 = _RANDOM[6'h15][26];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_3 = _RANDOM[6'h15][27];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_4 = _RANDOM[6'h15][28];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_5 = _RANDOM[6'h15][29];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_6 = _RANDOM[6'h15][30];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_7 = _RANDOM[6'h15][31];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :78:30, :132:42
        coreReqActvMask_st2_r_8 = _RANDOM[6'h16][0];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_9 = _RANDOM[6'h16][1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_10 = _RANDOM[6'h16][2];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_11 = _RANDOM[6'h16][3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_12 = _RANDOM[6'h16][4];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_13 = _RANDOM[6'h16][5];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_14 = _RANDOM[6'h16][6];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_r_15 = _RANDOM[6'h16][7];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_0 = _RANDOM[6'h16][8];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_1 = _RANDOM[6'h16][9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_2 = _RANDOM[6'h16][10];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_3 = _RANDOM[6'h16][11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_4 = _RANDOM[6'h16][12];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_5 = _RANDOM[6'h16][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_6 = _RANDOM[6'h16][14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_7 = _RANDOM[6'h16][15];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_8 = _RANDOM[6'h16][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_9 = _RANDOM[6'h16][17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_10 = _RANDOM[6'h16][18];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_11 = _RANDOM[6'h16][19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_12 = _RANDOM[6'h16][20];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_13 = _RANDOM[6'h16][21];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_14 = _RANDOM[6'h16][22];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqActvMask_st2_15 = _RANDOM[6'h16][23];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42
        coreReqIsWrite_st2 = _RANDOM[6'h16][24];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42, :133:35
        arbAddrCrsbarOut_st1_0_bankOffset = _RANDOM[6'h16][25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42, :135:37
        arbAddrCrsbarOut_st1_0_wordOffset1H = _RANDOM[6'h16][29:26];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42, :135:37
        arbAddrCrsbarOut_st1_1_bankOffset = _RANDOM[6'h16][30];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42, :135:37
        arbAddrCrsbarOut_st1_1_wordOffset1H = {_RANDOM[6'h16][31], _RANDOM[6'h17][2:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :132:42, :135:37
        arbAddrCrsbarOut_st1_2_bankOffset = _RANDOM[6'h17][3];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_2_wordOffset1H = _RANDOM[6'h17][7:4];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_3_bankOffset = _RANDOM[6'h17][8];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_3_wordOffset1H = _RANDOM[6'h17][12:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_4_bankOffset = _RANDOM[6'h17][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_4_wordOffset1H = _RANDOM[6'h17][17:14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_5_bankOffset = _RANDOM[6'h17][18];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_5_wordOffset1H = _RANDOM[6'h17][22:19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_6_bankOffset = _RANDOM[6'h17][23];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_6_wordOffset1H = _RANDOM[6'h17][27:24];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_7_bankOffset = _RANDOM[6'h17][28];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_7_wordOffset1H = {_RANDOM[6'h17][31:29], _RANDOM[6'h18][0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_8_bankOffset = _RANDOM[6'h18][1];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_8_wordOffset1H = _RANDOM[6'h18][5:2];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_9_bankOffset = _RANDOM[6'h18][6];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_9_wordOffset1H = _RANDOM[6'h18][10:7];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_10_bankOffset = _RANDOM[6'h18][11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_10_wordOffset1H = _RANDOM[6'h18][15:12];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_11_bankOffset = _RANDOM[6'h18][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_11_wordOffset1H = _RANDOM[6'h18][20:17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_12_bankOffset = _RANDOM[6'h18][21];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_12_wordOffset1H = _RANDOM[6'h18][25:22];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_13_bankOffset = _RANDOM[6'h18][26];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_13_wordOffset1H = _RANDOM[6'h18][30:27];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_14_bankOffset = _RANDOM[6'h18][31];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_14_wordOffset1H = _RANDOM[6'h19][3:0];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_15_bankOffset = _RANDOM[6'h19][4];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbAddrCrsbarOut_st1_15_wordOffset1H = _RANDOM[6'h19][8:5];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37
        arbDataCrsbarSel1H_st1_0 = _RANDOM[6'h19][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37, :136:39
        arbDataCrsbarSel1H_st1_1 = {_RANDOM[6'h19][31:25], _RANDOM[6'h1A][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :135:37, :136:39
        arbDataCrsbarSel1H_st1_2 = _RANDOM[6'h1A][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_3 = {_RANDOM[6'h1A][31:25], _RANDOM[6'h1B][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_4 = _RANDOM[6'h1B][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_5 = {_RANDOM[6'h1B][31:25], _RANDOM[6'h1C][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_6 = _RANDOM[6'h1C][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_7 = {_RANDOM[6'h1C][31:25], _RANDOM[6'h1D][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_8 = _RANDOM[6'h1D][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_9 = {_RANDOM[6'h1D][31:25], _RANDOM[6'h1E][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_10 = _RANDOM[6'h1E][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_11 = {_RANDOM[6'h1E][31:25], _RANDOM[6'h1F][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_12 = _RANDOM[6'h1F][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_13 = {_RANDOM[6'h1F][31:25], _RANDOM[6'h20][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_14 = _RANDOM[6'h20][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st1_15 = {_RANDOM[6'h20][31:25], _RANDOM[6'h21][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39
        arbDataCrsbarSel1H_st2_0 = _RANDOM[6'h21][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39, :137:39
        arbDataCrsbarSel1H_st2_1 = {_RANDOM[6'h21][31:25], _RANDOM[6'h22][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :136:39, :137:39
        arbDataCrsbarSel1H_st2_2 = _RANDOM[6'h22][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_3 = {_RANDOM[6'h22][31:25], _RANDOM[6'h23][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_4 = _RANDOM[6'h23][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_5 = {_RANDOM[6'h23][31:25], _RANDOM[6'h24][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_6 = _RANDOM[6'h24][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_7 = {_RANDOM[6'h24][31:25], _RANDOM[6'h25][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_8 = _RANDOM[6'h25][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_9 = {_RANDOM[6'h25][31:25], _RANDOM[6'h26][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_10 = _RANDOM[6'h26][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_11 = {_RANDOM[6'h26][31:25], _RANDOM[6'h27][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_12 = _RANDOM[6'h27][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_13 = {_RANDOM[6'h27][31:25], _RANDOM[6'h28][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_14 = _RANDOM[6'h28][24:9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        arbDataCrsbarSel1H_st2_15 = {_RANDOM[6'h28][31:25], _RANDOM[6'h29][8:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG = _RANDOM[6'h29][9];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1 = _RANDOM[6'h29][10];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2 = _RANDOM[6'h29][11];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3 = _RANDOM[6'h29][12];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4 = _RANDOM[6'h29][13];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5 = _RANDOM[6'h29][14];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6 = _RANDOM[6'h29][15];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7 = _RANDOM[6'h29][16];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_8 = _RANDOM[6'h29][17];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_9 = _RANDOM[6'h29][18];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_10 = _RANDOM[6'h29][19];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_11 = _RANDOM[6'h29][20];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_12 = _RANDOM[6'h29][21];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_13 = _RANDOM[6'h29][22];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_14 = _RANDOM[6'h29][23];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        DataAccessesRRsp_DataAccess_io_w_req_valid_REG_15 = _RANDOM[6'h29][24];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :155:68
        dataAccess_data_st2_0 = {_RANDOM[6'h29][31:25], _RANDOM[6'h2A][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :137:39, :174:38
        dataAccess_data_st2_1 = {_RANDOM[6'h2A][31:25], _RANDOM[6'h2B][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_2 = {_RANDOM[6'h2B][31:25], _RANDOM[6'h2C][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_3 = {_RANDOM[6'h2C][31:25], _RANDOM[6'h2D][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_4 = {_RANDOM[6'h2D][31:25], _RANDOM[6'h2E][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_5 = {_RANDOM[6'h2E][31:25], _RANDOM[6'h2F][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_6 = {_RANDOM[6'h2F][31:25], _RANDOM[6'h30][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_7 = {_RANDOM[6'h30][31:25], _RANDOM[6'h31][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_8 = {_RANDOM[6'h31][31:25], _RANDOM[6'h32][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_9 = {_RANDOM[6'h32][31:25], _RANDOM[6'h33][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_10 = {_RANDOM[6'h33][31:25], _RANDOM[6'h34][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_11 = {_RANDOM[6'h34][31:25], _RANDOM[6'h35][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_12 = {_RANDOM[6'h35][31:25], _RANDOM[6'h36][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_13 = {_RANDOM[6'h36][31:25], _RANDOM[6'h37][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_14 = {_RANDOM[6'h37][31:25], _RANDOM[6'h38][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        dataAccess_data_st2_15 = {_RANDOM[6'h38][31:25], _RANDOM[6'h39][24:0]};	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38
        io_coreReq_ready_REG = _RANDOM[6'h39][25];	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :174:38, :194:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankConflictArbiter BankConfArb (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27
    .clock                                     (clock),
    .reset                                     (reset),
    .io_coreReqArb_isWrite
      (BankConfArb_io_coreReqArb_isWrite_REG
         ? coreReq_st1_isWrite
         : io_coreReq_bits_isWrite),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :80:{43,51}
    .io_coreReqArb_enable
      (_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_coreReqArb_perLaneAddr_0_activeMask    (io_coreReq_bits_perLaneAddr_0_activeMask),
    .io_coreReqArb_perLaneAddr_0_blockOffset
      (io_coreReq_bits_perLaneAddr_0_blockOffset),
    .io_coreReqArb_perLaneAddr_0_wordOffset1H
      (io_coreReq_bits_perLaneAddr_0_wordOffset1H),
    .io_coreReqArb_perLaneAddr_1_activeMask    (io_coreReq_bits_perLaneAddr_1_activeMask),
    .io_coreReqArb_perLaneAddr_1_blockOffset
      (io_coreReq_bits_perLaneAddr_1_blockOffset),
    .io_coreReqArb_perLaneAddr_1_wordOffset1H
      (io_coreReq_bits_perLaneAddr_1_wordOffset1H),
    .io_coreReqArb_perLaneAddr_2_activeMask    (io_coreReq_bits_perLaneAddr_2_activeMask),
    .io_coreReqArb_perLaneAddr_2_blockOffset
      (io_coreReq_bits_perLaneAddr_2_blockOffset),
    .io_coreReqArb_perLaneAddr_2_wordOffset1H
      (io_coreReq_bits_perLaneAddr_2_wordOffset1H),
    .io_coreReqArb_perLaneAddr_3_activeMask    (io_coreReq_bits_perLaneAddr_3_activeMask),
    .io_coreReqArb_perLaneAddr_3_blockOffset
      (io_coreReq_bits_perLaneAddr_3_blockOffset),
    .io_coreReqArb_perLaneAddr_3_wordOffset1H
      (io_coreReq_bits_perLaneAddr_3_wordOffset1H),
    .io_coreReqArb_perLaneAddr_4_activeMask    (io_coreReq_bits_perLaneAddr_4_activeMask),
    .io_coreReqArb_perLaneAddr_4_blockOffset
      (io_coreReq_bits_perLaneAddr_4_blockOffset),
    .io_coreReqArb_perLaneAddr_4_wordOffset1H
      (io_coreReq_bits_perLaneAddr_4_wordOffset1H),
    .io_coreReqArb_perLaneAddr_5_activeMask    (io_coreReq_bits_perLaneAddr_5_activeMask),
    .io_coreReqArb_perLaneAddr_5_blockOffset
      (io_coreReq_bits_perLaneAddr_5_blockOffset),
    .io_coreReqArb_perLaneAddr_5_wordOffset1H
      (io_coreReq_bits_perLaneAddr_5_wordOffset1H),
    .io_coreReqArb_perLaneAddr_6_activeMask    (io_coreReq_bits_perLaneAddr_6_activeMask),
    .io_coreReqArb_perLaneAddr_6_blockOffset
      (io_coreReq_bits_perLaneAddr_6_blockOffset),
    .io_coreReqArb_perLaneAddr_6_wordOffset1H
      (io_coreReq_bits_perLaneAddr_6_wordOffset1H),
    .io_coreReqArb_perLaneAddr_7_activeMask    (io_coreReq_bits_perLaneAddr_7_activeMask),
    .io_coreReqArb_perLaneAddr_7_blockOffset
      (io_coreReq_bits_perLaneAddr_7_blockOffset),
    .io_coreReqArb_perLaneAddr_7_wordOffset1H
      (io_coreReq_bits_perLaneAddr_7_wordOffset1H),
    .io_coreReqArb_perLaneAddr_8_activeMask    (io_coreReq_bits_perLaneAddr_8_activeMask),
    .io_coreReqArb_perLaneAddr_8_blockOffset
      (io_coreReq_bits_perLaneAddr_8_blockOffset),
    .io_coreReqArb_perLaneAddr_8_wordOffset1H
      (io_coreReq_bits_perLaneAddr_8_wordOffset1H),
    .io_coreReqArb_perLaneAddr_9_activeMask    (io_coreReq_bits_perLaneAddr_9_activeMask),
    .io_coreReqArb_perLaneAddr_9_blockOffset
      (io_coreReq_bits_perLaneAddr_9_blockOffset),
    .io_coreReqArb_perLaneAddr_9_wordOffset1H
      (io_coreReq_bits_perLaneAddr_9_wordOffset1H),
    .io_coreReqArb_perLaneAddr_10_activeMask
      (io_coreReq_bits_perLaneAddr_10_activeMask),
    .io_coreReqArb_perLaneAddr_10_blockOffset
      (io_coreReq_bits_perLaneAddr_10_blockOffset),
    .io_coreReqArb_perLaneAddr_10_wordOffset1H
      (io_coreReq_bits_perLaneAddr_10_wordOffset1H),
    .io_coreReqArb_perLaneAddr_11_activeMask
      (io_coreReq_bits_perLaneAddr_11_activeMask),
    .io_coreReqArb_perLaneAddr_11_blockOffset
      (io_coreReq_bits_perLaneAddr_11_blockOffset),
    .io_coreReqArb_perLaneAddr_11_wordOffset1H
      (io_coreReq_bits_perLaneAddr_11_wordOffset1H),
    .io_coreReqArb_perLaneAddr_12_activeMask
      (io_coreReq_bits_perLaneAddr_12_activeMask),
    .io_coreReqArb_perLaneAddr_12_blockOffset
      (io_coreReq_bits_perLaneAddr_12_blockOffset),
    .io_coreReqArb_perLaneAddr_12_wordOffset1H
      (io_coreReq_bits_perLaneAddr_12_wordOffset1H),
    .io_coreReqArb_perLaneAddr_13_activeMask
      (io_coreReq_bits_perLaneAddr_13_activeMask),
    .io_coreReqArb_perLaneAddr_13_blockOffset
      (io_coreReq_bits_perLaneAddr_13_blockOffset),
    .io_coreReqArb_perLaneAddr_13_wordOffset1H
      (io_coreReq_bits_perLaneAddr_13_wordOffset1H),
    .io_coreReqArb_perLaneAddr_14_activeMask
      (io_coreReq_bits_perLaneAddr_14_activeMask),
    .io_coreReqArb_perLaneAddr_14_blockOffset
      (io_coreReq_bits_perLaneAddr_14_blockOffset),
    .io_coreReqArb_perLaneAddr_14_wordOffset1H
      (io_coreReq_bits_perLaneAddr_14_wordOffset1H),
    .io_coreReqArb_perLaneAddr_15_activeMask
      (io_coreReq_bits_perLaneAddr_15_activeMask),
    .io_coreReqArb_perLaneAddr_15_blockOffset
      (io_coreReq_bits_perLaneAddr_15_blockOffset),
    .io_coreReqArb_perLaneAddr_15_wordOffset1H
      (io_coreReq_bits_perLaneAddr_15_wordOffset1H),
    .io_dataCrsbarSel1H_0                      (_BankConfArb_io_dataCrsbarSel1H_0),
    .io_dataCrsbarSel1H_1                      (_BankConfArb_io_dataCrsbarSel1H_1),
    .io_dataCrsbarSel1H_2                      (_BankConfArb_io_dataCrsbarSel1H_2),
    .io_dataCrsbarSel1H_3                      (_BankConfArb_io_dataCrsbarSel1H_3),
    .io_dataCrsbarSel1H_4                      (_BankConfArb_io_dataCrsbarSel1H_4),
    .io_dataCrsbarSel1H_5                      (_BankConfArb_io_dataCrsbarSel1H_5),
    .io_dataCrsbarSel1H_6                      (_BankConfArb_io_dataCrsbarSel1H_6),
    .io_dataCrsbarSel1H_7                      (_BankConfArb_io_dataCrsbarSel1H_7),
    .io_dataCrsbarSel1H_8                      (_BankConfArb_io_dataCrsbarSel1H_8),
    .io_dataCrsbarSel1H_9                      (_BankConfArb_io_dataCrsbarSel1H_9),
    .io_dataCrsbarSel1H_10                     (_BankConfArb_io_dataCrsbarSel1H_10),
    .io_dataCrsbarSel1H_11                     (_BankConfArb_io_dataCrsbarSel1H_11),
    .io_dataCrsbarSel1H_12                     (_BankConfArb_io_dataCrsbarSel1H_12),
    .io_dataCrsbarSel1H_13                     (_BankConfArb_io_dataCrsbarSel1H_13),
    .io_dataCrsbarSel1H_14                     (_BankConfArb_io_dataCrsbarSel1H_14),
    .io_dataCrsbarSel1H_15                     (_BankConfArb_io_dataCrsbarSel1H_15),
    .io_addrCrsbarOut_0_bankOffset
      (_BankConfArb_io_addrCrsbarOut_0_bankOffset),
    .io_addrCrsbarOut_0_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_0_wordOffset1H),
    .io_addrCrsbarOut_1_bankOffset
      (_BankConfArb_io_addrCrsbarOut_1_bankOffset),
    .io_addrCrsbarOut_1_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_1_wordOffset1H),
    .io_addrCrsbarOut_2_bankOffset
      (_BankConfArb_io_addrCrsbarOut_2_bankOffset),
    .io_addrCrsbarOut_2_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_2_wordOffset1H),
    .io_addrCrsbarOut_3_bankOffset
      (_BankConfArb_io_addrCrsbarOut_3_bankOffset),
    .io_addrCrsbarOut_3_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_3_wordOffset1H),
    .io_addrCrsbarOut_4_bankOffset
      (_BankConfArb_io_addrCrsbarOut_4_bankOffset),
    .io_addrCrsbarOut_4_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_4_wordOffset1H),
    .io_addrCrsbarOut_5_bankOffset
      (_BankConfArb_io_addrCrsbarOut_5_bankOffset),
    .io_addrCrsbarOut_5_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_5_wordOffset1H),
    .io_addrCrsbarOut_6_bankOffset
      (_BankConfArb_io_addrCrsbarOut_6_bankOffset),
    .io_addrCrsbarOut_6_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_6_wordOffset1H),
    .io_addrCrsbarOut_7_bankOffset
      (_BankConfArb_io_addrCrsbarOut_7_bankOffset),
    .io_addrCrsbarOut_7_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_7_wordOffset1H),
    .io_addrCrsbarOut_8_bankOffset
      (_BankConfArb_io_addrCrsbarOut_8_bankOffset),
    .io_addrCrsbarOut_8_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_8_wordOffset1H),
    .io_addrCrsbarOut_9_bankOffset
      (_BankConfArb_io_addrCrsbarOut_9_bankOffset),
    .io_addrCrsbarOut_9_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_9_wordOffset1H),
    .io_addrCrsbarOut_10_bankOffset
      (_BankConfArb_io_addrCrsbarOut_10_bankOffset),
    .io_addrCrsbarOut_10_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_10_wordOffset1H),
    .io_addrCrsbarOut_11_bankOffset
      (_BankConfArb_io_addrCrsbarOut_11_bankOffset),
    .io_addrCrsbarOut_11_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_11_wordOffset1H),
    .io_addrCrsbarOut_12_bankOffset
      (_BankConfArb_io_addrCrsbarOut_12_bankOffset),
    .io_addrCrsbarOut_12_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_12_wordOffset1H),
    .io_addrCrsbarOut_13_bankOffset
      (_BankConfArb_io_addrCrsbarOut_13_bankOffset),
    .io_addrCrsbarOut_13_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_13_wordOffset1H),
    .io_addrCrsbarOut_14_bankOffset
      (_BankConfArb_io_addrCrsbarOut_14_bankOffset),
    .io_addrCrsbarOut_14_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_14_wordOffset1H),
    .io_addrCrsbarOut_15_bankOffset
      (_BankConfArb_io_addrCrsbarOut_15_bankOffset),
    .io_addrCrsbarOut_15_wordOffset1H
      (_BankConfArb_io_addrCrsbarOut_15_wordOffset1H),
    .io_dataArrayEn_0                          (_BankConfArb_io_dataArrayEn_0),
    .io_dataArrayEn_1                          (_BankConfArb_io_dataArrayEn_1),
    .io_dataArrayEn_2                          (_BankConfArb_io_dataArrayEn_2),
    .io_dataArrayEn_3                          (_BankConfArb_io_dataArrayEn_3),
    .io_dataArrayEn_4                          (_BankConfArb_io_dataArrayEn_4),
    .io_dataArrayEn_5                          (_BankConfArb_io_dataArrayEn_5),
    .io_dataArrayEn_6                          (_BankConfArb_io_dataArrayEn_6),
    .io_dataArrayEn_7                          (_BankConfArb_io_dataArrayEn_7),
    .io_dataArrayEn_8                          (_BankConfArb_io_dataArrayEn_8),
    .io_dataArrayEn_9                          (_BankConfArb_io_dataArrayEn_9),
    .io_dataArrayEn_10                         (_BankConfArb_io_dataArrayEn_10),
    .io_dataArrayEn_11                         (_BankConfArb_io_dataArrayEn_11),
    .io_dataArrayEn_12                         (_BankConfArb_io_dataArrayEn_12),
    .io_dataArrayEn_13                         (_BankConfArb_io_dataArrayEn_13),
    .io_dataArrayEn_14                         (_BankConfArb_io_dataArrayEn_14),
    .io_dataArrayEn_15                         (_BankConfArb_io_dataArrayEn_15),
    .io_activeLane_0                           (_BankConfArb_io_activeLane_0),
    .io_activeLane_1                           (_BankConfArb_io_activeLane_1),
    .io_activeLane_2                           (_BankConfArb_io_activeLane_2),
    .io_activeLane_3                           (_BankConfArb_io_activeLane_3),
    .io_activeLane_4                           (_BankConfArb_io_activeLane_4),
    .io_activeLane_5                           (_BankConfArb_io_activeLane_5),
    .io_activeLane_6                           (_BankConfArb_io_activeLane_6),
    .io_activeLane_7                           (_BankConfArb_io_activeLane_7),
    .io_activeLane_8                           (_BankConfArb_io_activeLane_8),
    .io_activeLane_9                           (_BankConfArb_io_activeLane_9),
    .io_activeLane_10                          (_BankConfArb_io_activeLane_10),
    .io_activeLane_11                          (_BankConfArb_io_activeLane_11),
    .io_activeLane_12                          (_BankConfArb_io_activeLane_12),
    .io_activeLane_13                          (_BankConfArb_io_activeLane_13),
    .io_activeLane_14                          (_BankConfArb_io_activeLane_14),
    .io_activeLane_15                          (_BankConfArb_io_activeLane_15),
    .io_bankConflict                           (_BankConfArb_io_bankConflict),
    .io_bankConflict_isWrite                   (_BankConfArb_io_bankConflict_isWrite)
  );
  DataCrossbar DataCorssBarForWrite (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36
    .io_DataIn_0    (coreReq_st1_data_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_1    (coreReq_st1_data_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_2    (coreReq_st1_data_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_3    (coreReq_st1_data_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_4    (coreReq_st1_data_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_5    (coreReq_st1_data_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_6    (coreReq_st1_data_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_7    (coreReq_st1_data_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_8    (coreReq_st1_data_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_9    (coreReq_st1_data_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_10   (coreReq_st1_data_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_11   (coreReq_st1_data_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_12   (coreReq_st1_data_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_13   (coreReq_st1_data_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_14   (coreReq_st1_data_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataIn_15   (coreReq_st1_data_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30
    .io_DataOut_0   (_DataCorssBarForWrite_io_DataOut_0),
    .io_DataOut_1   (_DataCorssBarForWrite_io_DataOut_1),
    .io_DataOut_2   (_DataCorssBarForWrite_io_DataOut_2),
    .io_DataOut_3   (_DataCorssBarForWrite_io_DataOut_3),
    .io_DataOut_4   (_DataCorssBarForWrite_io_DataOut_4),
    .io_DataOut_5   (_DataCorssBarForWrite_io_DataOut_5),
    .io_DataOut_6   (_DataCorssBarForWrite_io_DataOut_6),
    .io_DataOut_7   (_DataCorssBarForWrite_io_DataOut_7),
    .io_DataOut_8   (_DataCorssBarForWrite_io_DataOut_8),
    .io_DataOut_9   (_DataCorssBarForWrite_io_DataOut_9),
    .io_DataOut_10  (_DataCorssBarForWrite_io_DataOut_10),
    .io_DataOut_11  (_DataCorssBarForWrite_io_DataOut_11),
    .io_DataOut_12  (_DataCorssBarForWrite_io_DataOut_12),
    .io_DataOut_13  (_DataCorssBarForWrite_io_DataOut_13),
    .io_DataOut_14  (_DataCorssBarForWrite_io_DataOut_14),
    .io_DataOut_15  (_DataCorssBarForWrite_io_DataOut_15),
    .io_Select1H_0  (arbDataCrsbarSel1H_st1_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_1  (arbDataCrsbarSel1H_st1_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_2  (arbDataCrsbarSel1H_st1_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_3  (arbDataCrsbarSel1H_st1_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_4  (arbDataCrsbarSel1H_st1_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_5  (arbDataCrsbarSel1H_st1_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_6  (arbDataCrsbarSel1H_st1_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_7  (arbDataCrsbarSel1H_st1_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_8  (arbDataCrsbarSel1H_st1_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_9  (arbDataCrsbarSel1H_st1_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_10 (arbDataCrsbarSel1H_st1_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_11 (arbDataCrsbarSel1H_st1_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_12 (arbDataCrsbarSel1H_st1_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_13 (arbDataCrsbarSel1H_st1_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_14 (arbDataCrsbarSel1H_st1_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
    .io_Select1H_15 (arbDataCrsbarSel1H_st1_15)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:136:39
  );
  DataCrossbar DataCorssBarForRead (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_DataIn_0    (dataAccess_data_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_1    (dataAccess_data_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_2    (dataAccess_data_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_3    (dataAccess_data_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_4    (dataAccess_data_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_5    (dataAccess_data_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_6    (dataAccess_data_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_7    (dataAccess_data_st2_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_8    (dataAccess_data_st2_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_9    (dataAccess_data_st2_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_10   (dataAccess_data_st2_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_11   (dataAccess_data_st2_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_12   (dataAccess_data_st2_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_13   (dataAccess_data_st2_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_14   (dataAccess_data_st2_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataIn_15   (dataAccess_data_st2_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:174:38
    .io_DataOut_0   (_DataCorssBarForRead_io_DataOut_0),
    .io_DataOut_1   (_DataCorssBarForRead_io_DataOut_1),
    .io_DataOut_2   (_DataCorssBarForRead_io_DataOut_2),
    .io_DataOut_3   (_DataCorssBarForRead_io_DataOut_3),
    .io_DataOut_4   (_DataCorssBarForRead_io_DataOut_4),
    .io_DataOut_5   (_DataCorssBarForRead_io_DataOut_5),
    .io_DataOut_6   (_DataCorssBarForRead_io_DataOut_6),
    .io_DataOut_7   (_DataCorssBarForRead_io_DataOut_7),
    .io_DataOut_8   (_DataCorssBarForRead_io_DataOut_8),
    .io_DataOut_9   (_DataCorssBarForRead_io_DataOut_9),
    .io_DataOut_10  (_DataCorssBarForRead_io_DataOut_10),
    .io_DataOut_11  (_DataCorssBarForRead_io_DataOut_11),
    .io_DataOut_12  (_DataCorssBarForRead_io_DataOut_12),
    .io_DataOut_13  (_DataCorssBarForRead_io_DataOut_13),
    .io_DataOut_14  (_DataCorssBarForRead_io_DataOut_14),
    .io_DataOut_15  (_DataCorssBarForRead_io_DataOut_15),
    .io_Select1H_0  (arbDataCrsbarSel1H_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_1  (arbDataCrsbarSel1H_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_2  (arbDataCrsbarSel1H_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_3  (arbDataCrsbarSel1H_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_4  (arbDataCrsbarSel1H_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_5  (arbDataCrsbarSel1H_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_6  (arbDataCrsbarSel1H_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_7  (arbDataCrsbarSel1H_st2_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_8  (arbDataCrsbarSel1H_st2_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_9  (arbDataCrsbarSel1H_st2_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_10 (arbDataCrsbarSel1H_st2_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_11 (arbDataCrsbarSel1H_st2_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_12 (arbDataCrsbarSel1H_st2_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_13 (arbDataCrsbarSel1H_st2_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_14 (arbDataCrsbarSel1H_st2_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
    .io_Select1H_15 (arbDataCrsbarSel1H_st2_15)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:137:39
  );
  Queue16_ShareMemCoreRsp coreRsp_Q (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:73:25
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_valid              (coreReqisValidRead_st2 | coreReqisValidWrite_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:128:39, :129:40, :185:52
    .io_enq_bits_instrId       (coreReqInstrId_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:131:35
    .io_enq_bits_isWrite       (coreReqIsWrite_st2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:133:35
    .io_enq_bits_data_0        (_DataCorssBarForRead_io_DataOut_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_1        (_DataCorssBarForRead_io_DataOut_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_2        (_DataCorssBarForRead_io_DataOut_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_3        (_DataCorssBarForRead_io_DataOut_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_4        (_DataCorssBarForRead_io_DataOut_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_5        (_DataCorssBarForRead_io_DataOut_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_6        (_DataCorssBarForRead_io_DataOut_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_7        (_DataCorssBarForRead_io_DataOut_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_8        (_DataCorssBarForRead_io_DataOut_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_9        (_DataCorssBarForRead_io_DataOut_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_10       (_DataCorssBarForRead_io_DataOut_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_11       (_DataCorssBarForRead_io_DataOut_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_12       (_DataCorssBarForRead_io_DataOut_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_13       (_DataCorssBarForRead_io_DataOut_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_14       (_DataCorssBarForRead_io_DataOut_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_data_15       (_DataCorssBarForRead_io_DataOut_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:65:35
    .io_enq_bits_activeMask_0  (coreReqActvMask_st2_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_1  (coreReqActvMask_st2_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_2  (coreReqActvMask_st2_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_3  (coreReqActvMask_st2_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_4  (coreReqActvMask_st2_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_5  (coreReqActvMask_st2_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_6  (coreReqActvMask_st2_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_7  (coreReqActvMask_st2_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_8  (coreReqActvMask_st2_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_9  (coreReqActvMask_st2_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_10 (coreReqActvMask_st2_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_11 (coreReqActvMask_st2_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_12 (coreReqActvMask_st2_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_13 (coreReqActvMask_st2_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_14 (coreReqActvMask_st2_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_enq_bits_activeMask_15 (coreReqActvMask_st2_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:132:42
    .io_deq_ready              (io_coreRsp_ready),
    .io_deq_valid              (io_coreRsp_valid),
    .io_deq_bits_instrId       (io_coreRsp_bits_instrId),
    .io_deq_bits_data_0        (io_coreRsp_bits_data_0),
    .io_deq_bits_data_1        (io_coreRsp_bits_data_1),
    .io_deq_bits_data_2        (io_coreRsp_bits_data_2),
    .io_deq_bits_data_3        (io_coreRsp_bits_data_3),
    .io_deq_bits_data_4        (io_coreRsp_bits_data_4),
    .io_deq_bits_data_5        (io_coreRsp_bits_data_5),
    .io_deq_bits_data_6        (io_coreRsp_bits_data_6),
    .io_deq_bits_data_7        (io_coreRsp_bits_data_7),
    .io_deq_bits_data_8        (io_coreRsp_bits_data_8),
    .io_deq_bits_data_9        (io_coreRsp_bits_data_9),
    .io_deq_bits_data_10       (io_coreRsp_bits_data_10),
    .io_deq_bits_data_11       (io_coreRsp_bits_data_11),
    .io_deq_bits_data_12       (io_coreRsp_bits_data_12),
    .io_deq_bits_data_13       (io_coreRsp_bits_data_13),
    .io_deq_bits_data_14       (io_coreRsp_bits_data_14),
    .io_deq_bits_data_15       (io_coreRsp_bits_data_15),
    .io_deq_bits_activeMask_0  (io_coreRsp_bits_activeMask_0),
    .io_deq_bits_activeMask_1  (io_coreRsp_bits_activeMask_1),
    .io_deq_bits_activeMask_2  (io_coreRsp_bits_activeMask_2),
    .io_deq_bits_activeMask_3  (io_coreRsp_bits_activeMask_3),
    .io_deq_bits_activeMask_4  (io_coreRsp_bits_activeMask_4),
    .io_deq_bits_activeMask_5  (io_coreRsp_bits_activeMask_5),
    .io_deq_bits_activeMask_6  (io_coreRsp_bits_activeMask_6),
    .io_deq_bits_activeMask_7  (io_coreRsp_bits_activeMask_7),
    .io_deq_bits_activeMask_8  (io_coreRsp_bits_activeMask_8),
    .io_deq_bits_activeMask_9  (io_coreRsp_bits_activeMask_9),
    .io_deq_bits_activeMask_10 (io_coreRsp_bits_activeMask_10),
    .io_deq_bits_activeMask_11 (io_coreRsp_bits_activeMask_11),
    .io_deq_bits_activeMask_12 (io_coreRsp_bits_activeMask_12),
    .io_deq_bits_activeMask_13 (io_coreRsp_bits_activeMask_13),
    .io_deq_bits_activeMask_14 (io_coreRsp_bits_activeMask_14),
    .io_deq_bits_activeMask_15 (io_coreRsp_bits_activeMask_15),
    .io_count                  (_coreRsp_Q_io_count)
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_0),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_0_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_0_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_0[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_0[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_0[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_0[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_0_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_1 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_1_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_1),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_1_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_1[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_1[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_1[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_1[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_1_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_2 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_2_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_2),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_2_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_2[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_2[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_2[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_2[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_2_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_3 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_3_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_3),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_3_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_3[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_3[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_3[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_3[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_3_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_4 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_4_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_4),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_4_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_4[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_4[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_4[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_4[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_4_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_5 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_5_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_5),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_5_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_5[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_5[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_5[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_5[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_5_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_6 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_6_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_6),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_6_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_6[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_6[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_6[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_6[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_6_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_7 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_7_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_7),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_7_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_7[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_7[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_7[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_7[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_7_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_8 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_8_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_8),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_8_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_8[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_8[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_8[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_8[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_8_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_9 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_9_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_9),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_9_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_9[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_9[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_9[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_9[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_9_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_10 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_10_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_10),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_10_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_10[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_10[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_10[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_10[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_10_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_11 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_11_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_11),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_11_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_11[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_11[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_11[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_11[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_11_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_12 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_12_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_12),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_12_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_12[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_12[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_12[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_12[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_12_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_13 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_13_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_13),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_13_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_13[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_13[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_13[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_13[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_13_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_14 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_14_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_14),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_14_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_14[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_14[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_14[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_14[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_14_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  SRAMTemplate_37 DataAccessesRRsp_DataAccess_15 (	// ventus/src/L1Cache/ShareMem/ShareMem.scala:146:28
    .clock                 (clock),
    .io_r_req_valid        (coreReqisValidRead_comb & _BankConfArb_io_dataArrayEn_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :123:79, :166:58
    .io_r_req_bits_setIdx
      ({_DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx_T_45
          ? io_coreReq_bits_setIdx
          : coreReq_st1_setIdx,
        _BankConfArb_io_addrCrsbarOut_15_bankOffset}),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ShareMem/ShareMem.scala:62:27, :78:30, :168:45, :169:10
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_3),
    .io_w_req_valid
      (coreReqisValidWrite_st1 & DataAccessesRRsp_DataAccess_io_w_req_valid_REG_15),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:121:40, :155:{58,68}
    .io_w_req_bits_setIdx  ({coreReq_st1_setIdx, arbAddrCrsbarOut_st1_15_bankOffset}),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:78:30, :135:37, :159:45
    .io_w_req_bits_data_0  (_DataCorssBarForWrite_io_DataOut_15[7:0]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_1  (_DataCorssBarForWrite_io_DataOut_15[15:8]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_2  (_DataCorssBarForWrite_io_DataOut_15[23:16]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_data_3  (_DataCorssBarForWrite_io_DataOut_15[31:24]),	// ventus/src/L1Cache/ShareMem/ShareMem.scala:64:36, :156:81
    .io_w_req_bits_waymask (arbAddrCrsbarOut_st1_15_wordOffset1H)	// ventus/src/L1Cache/ShareMem/ShareMem.scala:135:37
  );
  assign io_coreReq_ready = io_coreReq_ready_0;	// ventus/src/L1Cache/ShareMem/ShareMem.scala:55:7, :194:84
endmodule

