strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388e4510>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388e4510>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f67388e4410>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "10:BS"	[cond="['in']",
		label="(in[2] == 1)",
		lineno=9];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f67388f2590>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "11:IF"	[cond="['in']",
		label="!((in[2] == 1))",
		lineno=9];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388f2490>",
		fillcolor=cadetblue,
		label="12:BS
pos = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388f2490>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6738975110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f67388f7210>",
		fillcolor=turquoise,
		label="7:BL
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67389756d0>]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:IF" -> "12:BS"	[cond="['in']",
		label="(in[1] == 1)",
		lineno=11];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f67388fdd50>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "13:IF"	[cond="['in']",
		label="!((in[1] == 1))",
		lineno=11];
	"7:BL" -> "9:IF"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388e7990>",
		fillcolor=cadetblue,
		label="14:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67388e7990>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:IF" -> "14:BS"	[cond="['in']",
		label="(in[0] == 1)",
		lineno=13];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
