<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: PORT Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___p_o_r_t___peripheral___access___layer.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PORT Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___p_o_r_t___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___register___accessor___macros.html">PORT - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_o_r_t___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___register___masks.html">PORT Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3d20f730f9619aabbf94e2efd1de34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>&#160;&#160;&#160;(0x40049000u)</td></tr>
<tr class="separator:gae3d20f730f9619aabbf94e2efd1de34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>)</td></tr>
<tr class="separator:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a668049a5e6c09cf6a7164ffca38a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>&#160;&#160;&#160;(0x4004A000u)</td></tr>
<tr class="separator:ga2a668049a5e6c09cf6a7164ffca38a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>)</td></tr>
<tr class="separator:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0018f0edf7f8030868f9cc791275378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>&#160;&#160;&#160;(0x4004B000u)</td></tr>
<tr class="separator:ga0018f0edf7f8030868f9cc791275378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fea88642279a70246e026e7221b0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>)</td></tr>
<tr class="separator:ga68fea88642279a70246e026e7221b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88c980d0129f396683260eb978daf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>&#160;&#160;&#160;(0x4004C000u)</td></tr>
<tr class="separator:gab88c980d0129f396683260eb978daf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>)</td></tr>
<tr class="separator:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d490d67d751071845b3532193b4b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>&#160;&#160;&#160;(0x4004D000u)</td></tr>
<tr class="separator:ga72d490d67d751071845b3532193b4b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>)</td></tr>
<tr class="separator:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b01d00368494b63dd2a67eda52b241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241">PORT_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a> }</td></tr>
<tr class="separator:ga80b01d00368494b63dd2a67eda52b241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ff5179f8acaef2e1683cedfc0ef453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">PORT_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a> }</td></tr>
<tr class="separator:ga54ff5179f8acaef2e1683cedfc0ef453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442cafa4ce211d588393a5f2954198bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb">PORT_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a> }</td></tr>
<tr class="separator:ga442cafa4ce211d588393a5f2954198bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>end of group PMC_Peripheral_Access_Layer </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga80b01d00368494b63dd2a67eda52b241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of PORT peripheral base addresses </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13420">13420</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54ff5179f8acaef2e1683cedfc0ef453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of PORT peripheral base pointers </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13422">13422</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga442cafa4ce211d588393a5f2954198bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the PORT peripheral type </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13424">13424</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c8a7f98a98d8cb125dd57a66720ab30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTA base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13397">13397</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

<p>Referenced by <a class="el" href="pin__mux_8c_source.html#l01690">deinit_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01794">deinit_jtag_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01896">deinit_tpiu_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01633">init_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01777">init_jtag_pins()</a>, and <a class="el" href="pin__mux_8c_source.html#l01885">init_tpiu_pins()</a>.</p>

</div>
</div>
<a class="anchor" id="gae3d20f730f9619aabbf94e2efd1de34c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_BASE&#160;&#160;&#160;(0x40049000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>end of group PORT_Register_Masks PORT - Peripheral instance base addresses Peripheral PORTA base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13395">13395</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09a0c85cd3da09d9cdf63a5ac4c39f77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTB base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13402">13402</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

<p>Referenced by <a class="el" href="pin__mux_8c_source.html#l01690">deinit_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01755">deinit_i2c_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01862">deinit_spi_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01633">init_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01730">init_i2c_pins()</a>, and <a class="el" href="pin__mux_8c_source.html#l01835">init_spi_pins()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a668049a5e6c09cf6a7164ffca38a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_BASE&#160;&#160;&#160;(0x4004A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTB base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13400">13400</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68fea88642279a70246e026e7221b0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTC base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13407">13407</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

<p>Referenced by <a class="el" href="pin__mux_8c_source.html#l01690">deinit_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01755">deinit_i2c_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01823">deinit_llwu_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01931">deinit_uart_pins()</a>, <a class="el" href="_h_e_x_i_w_e_a_r__driver_8c_source.html#l00080">HEXIWEAR_startup()</a>, <a class="el" href="pin__mux_8c_source.html#l01633">init_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01730">init_i2c_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01808">init_llwu_pins()</a>, and <a class="el" href="pin__mux_8c_source.html#l01906">init_uart_pins()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0018f0edf7f8030868f9cc791275378d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC_BASE&#160;&#160;&#160;(0x4004B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTC base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13405">13405</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e6a2517db4f9cb7c9037adf0aefe79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTD base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13412">13412</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

<p>Referenced by <a class="el" href="pin__mux_8c_source.html#l01690">deinit_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01823">deinit_llwu_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01862">deinit_spi_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01633">init_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01808">init_llwu_pins()</a>, and <a class="el" href="pin__mux_8c_source.html#l01835">init_spi_pins()</a>.</p>

</div>
</div>
<a class="anchor" id="gab88c980d0129f396683260eb978daf15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_BASE&#160;&#160;&#160;(0x4004C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTD base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13410">13410</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e2386d3b1084b5b875ae3696f550ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTE base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13417">13417</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

<p>Referenced by <a class="el" href="pin__mux_8c_source.html#l01690">deinit_gpio_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01931">deinit_uart_pins()</a>, <a class="el" href="pin__mux_8c_source.html#l01633">init_gpio_pins()</a>, and <a class="el" href="pin__mux_8c_source.html#l01906">init_uart_pins()</a>.</p>

</div>
</div>
<a class="anchor" id="ga72d490d67d751071845b3532193b4b93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE_BASE&#160;&#160;&#160;(0x4004D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral PORTE base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13415">13415</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
