xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Jun 28, 2025 at 17:59:10 EDT
xrun
	SRC/counter_include_netlists.v
	-access +rwc
	-gui
file: SRC/counter_include_netlists.v
	module worklib.sg13g2_a21o_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_a21o_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_a21oi_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_a21oi_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_a221oi_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_a22oi_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and2_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and3_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and3_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and4_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_and4_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_antennanp:v
		errors: 0, warnings: 0
	module worklib.sg13g2_buf_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_buf_16:v
		errors: 0, warnings: 0
	module worklib.sg13g2_buf_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_buf_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_buf_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_decap_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_decap_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dfrbp_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dfrbp_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlhq_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlhr_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlhrq_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dllr_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dllrq_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlygate4sd1_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlygate4sd2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_dlygate4sd3_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_ebufn_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_ebufn_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_ebufn_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_einvn_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_einvn_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_einvn_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_fill_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_fill_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_fill_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_fill_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_inv_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_inv_16:v
		errors: 0, warnings: 0
	module worklib.sg13g2_inv_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_inv_4:v
		errors: 0, warnings: 0
	module worklib.sg13g2_inv_8:v
		errors: 0, warnings: 0
	module worklib.sg13g2_lgcp_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_mux2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_mux2_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_mux4_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand2_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand2b_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand2b_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand3_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand3b_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nand4_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor2_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor2b_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor2b_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor3_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor3_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor4_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_nor4_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_o21ai_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or2_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or3_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or3_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or4_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_or4_2:v
		errors: 0, warnings: 0
	module worklib.sg13g2_sdfbbp_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_sighold:v
		errors: 0, warnings: 0
	module worklib.sg13g2_slgcp_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_tiehi:v
		errors: 0, warnings: 0
	module worklib.sg13g2_tielo:v
		errors: 0, warnings: 0
	module worklib.sg13g2_xnor2_1:v
		errors: 0, warnings: 0
	module worklib.sg13g2_xor2_1:v
		errors: 0, warnings: 0
	primitive worklib.ihp_latch:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_err:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_r_err:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_r:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_s_err:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_s:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_sr_err:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_sr_0:v
		errors: 0, warnings: 0
	primitive worklib.ihp_dff_sr_1:v
		errors: 0, warnings: 0
	primitive worklib.ihp_latch_r:v
		errors: 0, warnings: 0
	primitive worklib.ihp_latch_s:v
		errors: 0, warnings: 0
	primitive worklib.ihp_latch_sr_0:v
		errors: 0, warnings: 0
	primitive worklib.ihp_latch_sr_1:v
		errors: 0, warnings: 0
	primitive worklib.ihp_mux2:v
		errors: 0, warnings: 0
	primitive worklib.ihp_mux4:v
		errors: 0, warnings: 0
	primitive worklib.ihp_mux8:v
		errors: 0, warnings: 0
	module worklib.TGATE:v
		errors: 0, warnings: 0
	module worklib.DFFQ:v
		errors: 0, warnings: 0
	module worklib.DFF:v
		errors: 0, warnings: 0
	module worklib.DFFRQ:v
		errors: 0, warnings: 0
	module worklib.DFFR:v
		errors: 0, warnings: 0
	module worklib.DFFRN:v
		errors: 0, warnings: 0
	module worklib.DFFS:v
		errors: 0, warnings: 0
	module worklib.DFFSN:v
		errors: 0, warnings: 0
	module worklib.DFFSR:v
		errors: 0, warnings: 0
	module worklib.DFFSRQ:v
		errors: 0, warnings: 0
	module worklib.MULTI_MODE_DFFSRQ:v
		errors: 0, warnings: 0
	module worklib.MULTI_MODE_DFFRQ:v
		errors: 0, warnings: 0
	module worklib.MULTI_MODE_DFFNRQ:v
		errors: 0, warnings: 0
	module worklib.SDFFSR:v
		errors: 0, warnings: 0
	module worklib.SDFFRQ:v
		errors: 0, warnings: 0
	module worklib.SDFFSRQ:v
		errors: 0, warnings: 0
	module worklib.CFGSDFFR:v
		errors: 0, warnings: 0
	module worklib.CFGDSDFFR:v
		errors: 0, warnings: 0
	module worklib.BL_DFFRQ:v
		errors: 0, warnings: 0
	module worklib.WL_DFFRQ:v
		errors: 0, warnings: 0
	module worklib.WLR_DFFRQ:v
		errors: 0, warnings: 0
	module worklib.GPIO:v
		errors: 0, warnings: 0
	module worklib.GPIO_CFGD:v
		errors: 0, warnings: 0
	module worklib.GPIN:v
		errors: 0, warnings: 0
	module worklib.GPOUT:v
		errors: 0, warnings: 0
	module worklib.EMBEDDED_IO:v
		errors: 0, warnings: 0
	module worklib.EMBEDDED_IO_ISOLN:v
		errors: 0, warnings: 0
	module worklib.ADDF:v
		errors: 0, warnings: 0
	module worklib.dpram_1024x8:v
		errors: 0, warnings: 0
	module worklib.dpram_1024x8_core:v
		errors: 0, warnings: 0
	module worklib.mult_36x36:v
		errors: 0, warnings: 0
output [0:0] const0;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,14|18): Implicit net port (const0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.const0:v
		errors: 0, warnings: 1
output [0:0] const1;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,36|18): Implicit net port (const1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.const1:v
		errors: 0, warnings: 1
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,17|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,19|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,21|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,23|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_basis_input3_mem3:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,75|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,77|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,79|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,81|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_basis_input2_mem1:v
		errors: 0, warnings: 4
input [0:7] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,127|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:7] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,129|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:7] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,131|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,133|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_basis_input8_mem8:v
		errors: 0, warnings: 4
input [0:4] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,215|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,217|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,219|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,221|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_basis_input5_mem5:v
		errors: 0, warnings: 4
input [0:3] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,285|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,287|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,289|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,291|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_basis_input4_mem4:v
		errors: 0, warnings: 4
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,349|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,351|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,353|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,355|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_basis_input3_mem3:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,407|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,409|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,411|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,413|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6_mux_basis_input2_mem1:v
		errors: 0, warnings: 4
input [0:5] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,17|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,19|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,21|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,23|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size6:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,116|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,118|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,120|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,122|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size2:v
		errors: 0, warnings: 4
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,188|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,190|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,192|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,194|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size3:v
		errors: 0, warnings: 4
input [0:3] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,272|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,274|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,276|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,278|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size4:v
		errors: 0, warnings: 4
input [0:59] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,354|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:15] sram;
                |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,356|16): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:15] sram_inv;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,358|20): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,360|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_size60:v
		errors: 0, warnings: 4
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,765|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,767|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,769|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,771|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_size3:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,835|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,837|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,839|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,841|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_size2:v
		errors: 0, warnings: 4
input [0:63] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,902|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,904|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,906|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] lut4_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,908|20): Implicit net port (lut4_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] lut5_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,910|20): Implicit net port (lut5_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] lut6_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,912|20): Implicit net port (lut6_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6_mux:v
		errors: 0, warnings: 6
input [0:63] sram;
                |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,23|16): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:63] sram_inv;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,25|20): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mode;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,27|15): Implicit net port (mode) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mode_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,29|19): Implicit net port (mode_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6:v
		errors: 0, warnings: 4
	module worklib.direct_interc:v
		errors: 0, warnings: 0
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,19|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,21|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,23|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,25|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,27|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,29|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size6_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,108|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,110|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,112|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,114|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,116|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,118|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size2_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,169|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,171|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,173|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,175|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,177|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,179|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size3_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,230|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,232|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,234|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,236|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,238|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,240|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_tapbuf_size4_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,319|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,321|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,323|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,325|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:15] mem_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,327|20): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:15] mem_outb;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,329|21): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_2level_size60_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,478|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,480|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,482|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,484|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,486|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,488|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_size3_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,553|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,555|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,557|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,559|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,561|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,563|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_1level_tapbuf_size2_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,621|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,623|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,625|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,627|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,629|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,631|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.MULTI_MODE_DFFSRQ_DFFR_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,682|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,684|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,686|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,688|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:65] mem_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,690|20): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:65] mem_outb;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,692|21): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6_DFFR_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1191|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1193|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1195|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1197|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1199|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1201|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.GPIO_DFFR_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1245|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1247|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1249|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1251|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1253|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1255|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mult_36x36_DFFR_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,24|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,28|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_io_mode_physical__iopad:v
		errors: 0, warnings: 5
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,25|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_io_mode_io_:v
		errors: 0, warnings: 5
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,27|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,35|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,27|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,22|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,24|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,32|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,36|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff:v
		errors: 0, warnings: 4
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder:v
		errors: 0, warnings: 0
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_clb_:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,28|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_mult_36_mode_mult_36_:v
		errors: 0, warnings: 4
	module worklib.logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp:v
		errors: 0, warnings: 0
	module worklib.logical_tile_memory_mode_memory_:v
		errors: 0, warnings: 0
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,41|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,43|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,45|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,47|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,49|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,51|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,53|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,55|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,59|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,61|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,63|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,65|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,67|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,69|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,71|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,73|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_top:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,41|57): Implicit net port (left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,43|57): Implicit net port (left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,45|57): Implicit net port (left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,47|57): Implicit net port (left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,49|57): Implicit net port (left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,51|57): Implicit net port (left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,53|57): Implicit net port (left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,55|57): Implicit net port (left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,59|57): Implicit net port (left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,61|57): Implicit net port (left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,63|57): Implicit net port (left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,65|57): Implicit net port (left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,67|57): Implicit net port (left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,69|57): Implicit net port (left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,71|57): Implicit net port (left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,73|57): Implicit net port (left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_right:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,41|56): Implicit net port (top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,43|56): Implicit net port (top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,45|56): Implicit net port (top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,47|56): Implicit net port (top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,49|56): Implicit net port (top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,51|56): Implicit net port (top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,53|56): Implicit net port (top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,55|56): Implicit net port (top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,59|56): Implicit net port (top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,61|56): Implicit net port (top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,63|56): Implicit net port (top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,65|56): Implicit net port (top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,67|56): Implicit net port (top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,69|56): Implicit net port (top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,71|56): Implicit net port (top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,73|56): Implicit net port (top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_bottom:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,41|58): Implicit net port (right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,43|58): Implicit net port (right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,45|58): Implicit net port (right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,47|58): Implicit net port (right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,49|58): Implicit net port (right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,51|58): Implicit net port (right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,53|58): Implicit net port (right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,55|58): Implicit net port (right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,59|58): Implicit net port (right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,61|58): Implicit net port (right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,63|58): Implicit net port (right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,65|58): Implicit net port (right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,67|58): Implicit net port (right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,69|58): Implicit net port (right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,71|58): Implicit net port (right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,73|58): Implicit net port (right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_left:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,83|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,85|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_cin_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,87|53): Implicit net port (top_width_0_height_0_subtile_0__pin_cin_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,89|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_1_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,91|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_2_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,93|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_3_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,95|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_4_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,97|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_5_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,99|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_6_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,101|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_7_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,103|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_8_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,105|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_9_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,107|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_10_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,109|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_11_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,111|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_12_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,113|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_13_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,115|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_14_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,117|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_15_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,119|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_16_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,121|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_17_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,123|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_18_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,125|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_19_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,127|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_20_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,129|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_21_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,131|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,133|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_23_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,135|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_24_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,137|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_25_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,139|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,141|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_27_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,143|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_28_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,145|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_29_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,147|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,149|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_31_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,151|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_32_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,153|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_33_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,155|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,157|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_35_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,159|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_36_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,161|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_37_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,163|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,165|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_39_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,167|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_set_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,169|54): Implicit net port (left_width_0_height_0_subtile_0__pin_set_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_reset_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,171|56): Implicit net port (left_width_0_height_0_subtile_0__pin_reset_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_clk_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,173|54): Implicit net port (left_width_0_height_0_subtile_0__pin_clk_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,175|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,177|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_1_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,179|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_2_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,181|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_3_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,183|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_4_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,185|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_5_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,187|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_6_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,189|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_7_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,191|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_8_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,193|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_9_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,195|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,197|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,199|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,201|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,203|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,205|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,207|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,209|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,211|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,213|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,215|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_cout_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,217|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_cout_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,219|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_clb:v
		errors: 0, warnings: 69
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,53|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_1_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,55|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_2_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,57|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_3_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,59|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_4_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,61|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,63|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_1_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,65|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_2_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,67|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_3_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,69|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_4_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,71|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,73|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_1_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,75|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_2_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,77|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_3_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,79|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_wen_0_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,81|55): Implicit net port (right_width_0_height_0_subtile_0__pin_wen_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_5_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,83|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_6_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,85|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_7_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,87|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_8_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,89|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_9_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,91|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_5_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,93|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_6_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,95|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_7_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,97|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_8_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,99|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_9_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,101|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_4_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,103|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_5_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,105|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_6_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,107|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_7_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,109|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_ren_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,111|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_ren_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_clk_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,113|54): Implicit net port (left_width_0_height_0_subtile_0__pin_clk_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_0_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,115|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_1_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,117|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_2_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,119|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_3_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,121|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_4_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,123|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_5_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,125|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_6_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,127|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_7_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,129|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_memory:v
		errors: 0, warnings: 39
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,162|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,164|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,166|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_1_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,168|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_2_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,170|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_3_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,172|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_4_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,174|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_5_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,176|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_6_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,178|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_7_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,180|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_8_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,182|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_9_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,184|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_10_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,186|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_11_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,188|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_12_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,190|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_13_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,192|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_14_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,194|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_15_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,196|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_16_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,198|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_17_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,200|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_18_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,202|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_19_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,204|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_20_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,206|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_21_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,208|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_22_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,210|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_23_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,212|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_24_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,214|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_25_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,216|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_26_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,218|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_27_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,220|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_28_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,222|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_29_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,224|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_30_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,226|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_31_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,228|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_32_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,230|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_33_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,232|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_34_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,234|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_35_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,236|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_0_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,238|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_1_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,240|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_2_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,242|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_3_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,244|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_4_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,246|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_5_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,248|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_6_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,250|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_7_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,252|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_8_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,254|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_9_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,256|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_10_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,258|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_11_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,260|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_12_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,262|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_13_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,264|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_14_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,266|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_15_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,268|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_16_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,270|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_17_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,272|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_18_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,274|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_19_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,276|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_20_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,278|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_21_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,280|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_22_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,282|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_23_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,284|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_24_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,286|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_25_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,288|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_26_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,290|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_27_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,292|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_28_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,294|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_29_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,296|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_30_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,298|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_31_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,300|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_32_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,302|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_33_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,304|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_34_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,306|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_35_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,308|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,310|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,312|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_1_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,314|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_2_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,316|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_3_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,318|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_4_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,320|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_5_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,322|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_6_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,324|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_7_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,326|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_8_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,328|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_9_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,330|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_10_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,332|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_11_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,334|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_12_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,336|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_13_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,338|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_14_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,340|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_15_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,342|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_16_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,344|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_17_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,346|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_18_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,348|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_19_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,350|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_20_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,352|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_21_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,354|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_22_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,356|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_23_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,358|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_24_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,360|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_25_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,362|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_26_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,364|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_27_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,366|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_28_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,368|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_29_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,370|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_30_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,372|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_31_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,374|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_32_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,376|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_33_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,378|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_34_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,380|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_35_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,382|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_36_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,384|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_37_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,386|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_38_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,388|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_39_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,390|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_40_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,392|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_40_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_41_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,394|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_41_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_42_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,396|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_42_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_43_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,398|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_43_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_44_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,400|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_44_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_45_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,402|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_45_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_46_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,404|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_46_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_47_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,406|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_47_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_48_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,408|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_48_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_49_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,410|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_49_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_50_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,412|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_50_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_51_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,414|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_51_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_52_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,416|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_52_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_53_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,418|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_53_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_54_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,420|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_54_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_55_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,422|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_55_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_56_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,424|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_56_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_57_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,426|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_57_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_58_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,428|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_58_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_59_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,430|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_59_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_60_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,432|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_60_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_61_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,434|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_61_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_62_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,436|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_62_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_63_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,438|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_63_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_64_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,440|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_64_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_65_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,442|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_65_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_66_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,444|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_66_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_67_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,446|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_67_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_68_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,448|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_68_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_69_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,450|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_69_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_70_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,452|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_70_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_71_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,454|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_71_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,456|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_mult_36:v
		errors: 0, warnings: 148
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,51|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,53|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,55|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,57|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,59|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,61|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,63|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,65|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,67|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,69|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,71|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,73|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,75|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,77|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,79|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,81|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,83|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,85|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,87|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,89|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,91|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,93|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,95|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,97|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,99|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,101|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,103|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,105|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,109|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,111|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_0__0_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,37|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,39|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,41|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,43|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,45|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,47|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,49|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,51|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,53|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,55|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,57|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,59|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,61|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,63|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,65|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,67|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,69|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,71|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,73|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,75|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,77|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,79|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,81|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,83|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_0__1_:v
		errors: 0, warnings: 24
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,57|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,59|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,61|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_0_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,63|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,65|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_2_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,67|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_3_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,69|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_4_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,71|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,73|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_6_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,75|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_7_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,77|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,79|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,81|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,83|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,85|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,87|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,89|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,91|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,93|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,95|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,97|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,99|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,101|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,103|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,105|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,107|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,109|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,111|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,113|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,115|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,117|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,119|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,121|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,123|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,125|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,127|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,129|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,131|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,133|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,135|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,137|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,139|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,141|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,143|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_1__0_:v
		errors: 0, warnings: 44
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,51|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,53|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,55|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,57|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,59|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,61|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,63|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,65|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,67|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,69|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,71|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,73|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,75|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,77|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,79|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,81|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,83|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,85|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,87|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,89|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,91|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,93|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,95|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,97|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,99|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,101|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,103|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,105|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,109|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,111|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_1__1_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,49|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,51|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,53|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,55|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,59|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,61|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,63|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,65|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,67|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,69|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,71|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,73|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,75|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,77|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,79|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,81|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,83|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,85|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,87|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,89|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,91|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,93|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,95|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,97|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,99|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,101|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,103|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,105|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,107|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,109|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,111|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,113|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,115|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,117|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,119|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cbx_1__0_:v
		errors: 0, warnings: 36
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,29|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,31|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,33|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,35|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,37|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,39|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,41|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,43|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,45|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,47|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,49|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,51|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,53|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,55|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,57|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,59|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cbx_1__1_:v
		errors: 0, warnings: 16
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,29|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,31|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,33|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,35|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,37|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,39|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,41|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,43|69): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,45|69): Implicit net port (left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,47|69): Implicit net port (left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,49|69): Implicit net port (left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,51|69): Implicit net port (left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,53|69): Implicit net port (left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,55|69): Implicit net port (left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,57|69): Implicit net port (left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,59|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cby_0__1_:v
		errors: 0, warnings: 16
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,49|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,51|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,53|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:10] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,55|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,59|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:10] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,61|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,63|69): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,65|69): Implicit net port (right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,67|69): Implicit net port (right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,69|69): Implicit net port (right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,71|69): Implicit net port (right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,73|69): Implicit net port (right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,75|69): Implicit net port (right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,77|69): Implicit net port (right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_0_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,79|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,81|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_2_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,83|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_3_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,85|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_4_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,87|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,89|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_6_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,91|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_7_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,93|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_8_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,95|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,97|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_10_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,99|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_11_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,101|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_12_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,103|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,105|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_14_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,107|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_15_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,109|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_16_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,111|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,113|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_18_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,115|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_19_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,117|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,119|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cby_1__1_:v
		errors: 0, warnings: 36
input [0:0] op_clk;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,21|17): Implicit net port (op_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] op_reset;
                   |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,23|19): Implicit net port (op_reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] op_set;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,25|17): Implicit net port (op_set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,27|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,29|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:31] gfpga_pad_GPIO_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,31|30): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,33|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,35|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.fpga_top:v
		errors: 0, warnings: 8
	module worklib.counter:v
		errors: 0, warnings: 0
	module worklib.counter_autocheck_top_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		sg13g2_a21o_1
		sg13g2_a21o_2
		sg13g2_a21oi_1
		sg13g2_a21oi_2
		sg13g2_a221oi_1
		sg13g2_a22oi_1
		sg13g2_and2_1
		sg13g2_and2_2
		sg13g2_and3_1
		sg13g2_and3_2
		sg13g2_and4_1
		sg13g2_and4_2
		sg13g2_antennanp
		sg13g2_buf_1
		sg13g2_buf_16
		sg13g2_buf_2
		sg13g2_buf_8
		sg13g2_decap_4
		sg13g2_decap_8
		sg13g2_dfrbp_1
		sg13g2_dfrbp_2
		sg13g2_dlhq_1
		sg13g2_dlhr_1
		sg13g2_dlhrq_1
		sg13g2_dllr_1
		sg13g2_dllrq_1
		sg13g2_dlygate4sd1_1
		sg13g2_dlygate4sd2_1
		sg13g2_dlygate4sd3_1
		sg13g2_ebufn_2
		sg13g2_ebufn_4
		sg13g2_ebufn_8
		sg13g2_einvn_2
		sg13g2_einvn_4
		sg13g2_einvn_8
		sg13g2_fill_1
		sg13g2_fill_2
		sg13g2_fill_4
		sg13g2_fill_8
		sg13g2_inv_16
		sg13g2_inv_2
		sg13g2_inv_8
		sg13g2_lgcp_1
		sg13g2_mux2_1
		sg13g2_mux2_2
		sg13g2_mux4_1
		sg13g2_nand2_1
		sg13g2_nand2_2
		sg13g2_nand2b_1
		sg13g2_nand2b_2
		sg13g2_nand3_1
		sg13g2_nand3b_1
		sg13g2_nand4_1
		sg13g2_nor2_1
		sg13g2_nor2_2
		sg13g2_nor2b_1
		sg13g2_nor2b_2
		sg13g2_nor3_1
		sg13g2_nor3_2
		sg13g2_nor4_1
		sg13g2_nor4_2
		sg13g2_o21ai_1
		sg13g2_or2_2
		sg13g2_or3_1
		sg13g2_or3_2
		sg13g2_or4_1
		sg13g2_or4_2
		sg13g2_sdfbbp_1
		sg13g2_sighold
		sg13g2_slgcp_1
		sg13g2_tiehi
		sg13g2_tielo
		sg13g2_xnor2_1
		sg13g2_xor2_1
		DFFQ
		DFF
		DFFRN
		DFFS
		DFFSN
		DFFSR
		MULTI_MODE_DFFRQ
		MULTI_MODE_DFFNRQ
		SDFFSR
		SDFFRQ
		SDFFSRQ
		CFGSDFFR
		CFGDSDFFR
		BL_DFFRQ
		WL_DFFRQ
		WLR_DFFRQ
		GPIO_CFGD
		GPIN
		GPOUT
		EMBEDDED_IO
		EMBEDDED_IO_ISOLN
		const0
		grid_memory
		grid_mult_36
		counter_autocheck_top_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.counter:v <0x7b5d357b>
			streams:  15, words:  8711
		worklib.cby_1__1_:v <0x754a955a>
			streams:   0, words:     0
		worklib.cby_0__1_:v <0x47d570d3>
			streams:   0, words:     0
		worklib.cbx_1__1_:v <0x6f88bc16>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size6_mem:v <0x3da9401b>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size6:v <0x102a5eb8>
			streams:   0, words:     0
		worklib.cbx_1__0_:v <0x613d241b>
			streams:   0, words:     0
		worklib.sb_1__1_:v <0x65306975>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size4_mem:v <0x4d19245b>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size4:v <0x0d491d36>
			streams:   0, words:     0
		worklib.sb_1__0_:v <0x56c87b2c>
			streams:   0, words:     0
		worklib.sb_0__1_:v <0x30d77251>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size3_mem:v <0x0a16bdb9>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size3:v <0x732b6ad1>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size2_mem:v <0x6f1f41fd>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size2:v <0x29478e01>
			streams:   0, words:     0
		worklib.sb_0__0_:v <0x312ab445>
			streams:   0, words:     0
		worklib.mux_2level_size60_mem:v <0x67984d32>
			streams:   0, words:     0
		worklib.mux_2level_size60:v <0x3fa6a9a9>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size3_mem:v <0x688ba239>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size3:v <0x035fb365>
			streams:   0, words:     0
		worklib.ADDF:v <0x6619444f>
			streams:   0, words:     0
		worklib.MULTI_MODE_DFFSRQ_DFFR_mem:v <0x4302bbc9>
			streams:   0, words:     0
		worklib.DFFSRQ:v <0x0185fa25>
			streams:   2, words:   535
		worklib.MULTI_MODE_DFFSRQ:v <0x2fe180a3>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size2_mem:v <0x64ab6109>
			streams:   0, words:     0
		worklib.const1:v <0x6c609c22>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size2:v <0x4b59b6e1>
			streams:   0, words:     0
		worklib.frac_lut6_DFFR_mem:v <0x0e5f32ed>
			streams:   0, words:     0
		worklib.frac_lut6_mux:v <0x1b8e6d98>
			streams:   0, words:     0
		worklib.frac_lut6:v <0x5a71815b>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v <0x75ee1b3c>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v <0x3d84ca4d>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v <0x08b8c80d>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle:v <0x3c864784>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_clb_:v <0x1631c663>
			streams:   0, words:     0
		worklib.grid_clb:v <0x379b098b>
			streams:   0, words:     0
		worklib.direct_interc:v <0x1749c507>
			streams:   0, words:     0
		worklib.GPIO_DFFR_mem:v <0x577823db>
			streams:   0, words:     0
		worklib.GPIO:v <0x5a4e8c9d>
			streams:   0, words:     0
		worklib.counter_autocheck_top_tb:v <0x611d35b6>
			streams:  62, words: 2881548
		worklib.DFFR:v <0x6f394ace>
			streams:   3, words:   582
		worklib.mult_36x36_DFFR_mem:v <0x285cdb51>
			streams:   0, words:     0
		worklib.mult_36x36:v <0x4c0924ce>
			streams:   9, words:  6620
		worklib.logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice:v <0x62b3dd85>
			streams:   0, words:     0
		worklib.logical_tile_mult_36_mode_mult_36_:v <0x2072a4bf>
			streams:   0, words:     0
		worklib.grid_mult_36:v <0x50876a29>
			streams:   0, words:     0
		worklib.direct_interc:v <0x6b4346a9>
			streams:   0, words:     0
		worklib.direct_interc:v <0x0d477663>
			streams:   0, words:     0
		worklib.dpram_1024x8_core:v <0x2daf3a41>
			streams:   4, words:  1685
		worklib.logical_tile_memory_mode_memory_:v <0x4881f27c>
			streams:   0, words:     0
		worklib.grid_memory:v <0x2fa6f2c0>
			streams:   0, words:     0
		worklib.const0:v <0x0e514d0b>
			streams:   0, words:     0
		worklib.EMBEDDED_IO_ISOLN:v <0x313a489a>
			streams:   0, words:     0
		worklib.EMBEDDED_IO:v <0x671c3c1f>
			streams:   0, words:     0
		worklib.GPOUT:v <0x08316758>
			streams:   0, words:     0
		worklib.GPIN:v <0x4520dbaa>
			streams:   0, words:     0
		worklib.GPIO_CFGD:v <0x11f3a55a>
			streams:   0, words:     0
		worklib.WLR_DFFRQ:v <0x7ab1561a>
			streams:   4, words:   794
		worklib.WL_DFFRQ:v <0x186aaa6e>
			streams:   3, words:   656
		worklib.BL_DFFRQ:v <0x7daa0091>
			streams:   2, words:   490
		worklib.CFGDSDFFR:v <0x0a41b253>
			streams:   3, words:   690
		worklib.CFGSDFFR:v <0x01268537>
			streams:   2, words:   524
		worklib.SDFFSRQ:v <0x59eb224e>
			streams:   2, words:   640
		worklib.SDFFRQ:v <0x260e0400>
			streams:   2, words:   524
		worklib.SDFFSR:v <0x1b9a7ffa>
			streams:   2, words:   640
		worklib.MULTI_MODE_DFFNRQ:v <0x256a6004>
			streams:   2, words:   456
		worklib.DFFRQ:v <0x03c4f3ab>
			streams:   2, words:   419
		worklib.MULTI_MODE_DFFRQ:v <0x77b00fd5>
			streams:   0, words:     0
		worklib.DFFSR:v <0x471e72d7>
			streams:   3, words:   698
		worklib.DFFSN:v <0x2f78e77e>
			streams:   3, words:   591
		worklib.DFFS:v <0x6c1ef091>
			streams:   3, words:   595
		worklib.DFFRN:v <0x07cac532>
			streams:   3, words:   578
		worklib.DFF:v <0x588d3735>
			streams:   3, words:   479
		worklib.DFFQ:v <0x670e2f09>
			streams:   2, words:   316
		worklib.sg13g2_slgcp_1:v <0x59e02227>
			streams:   0, words:     0
		worklib.sg13g2_sdfbbp_1:v <0x1f6430cc>
			streams:   0, words:     0
		worklib.sg13g2_o21ai_1:v <0x576874b0>
			streams:   0, words:     0
		worklib.sg13g2_mux4_1:v <0x37da0578>
			streams:   0, words:     0
		worklib.sg13g2_mux2_2:v <0x7583c22b>
			streams:   0, words:     0
		worklib.sg13g2_mux2_1:v <0x72e6d7a1>
			streams:   0, words:     0
		worklib.sg13g2_lgcp_1:v <0x633a47c7>
			streams:   0, words:     0
		worklib.sg13g2_dllrq_1:v <0x193bedaa>
			streams:   0, words:     0
		worklib.sg13g2_dllr_1:v <0x73a399f9>
			streams:   0, words:     0
		worklib.sg13g2_dlhrq_1:v <0x2ee147dd>
			streams:   0, words:     0
		worklib.sg13g2_dlhr_1:v <0x2ca0271f>
			streams:   0, words:     0
		worklib.sg13g2_dlhq_1:v <0x1094d264>
			streams:   0, words:     0
		worklib.sg13g2_dfrbp_2:v <0x7f09fd29>
			streams:   0, words:     0
		worklib.sg13g2_dfrbp_1:v <0x4c4de12c>
			streams:   0, words:     0
		worklib.sg13g2_a221oi_1:v <0x67030ac5>
			streams:   0, words:     0
		worklib.sg13g2_a21oi_2:v <0x0e2861e3>
			streams:   0, words:     0
		worklib.sg13g2_a21oi_1:v <0x3166530c>
			streams:   0, words:     0
		worklib.sg13g2_a21o_2:v <0x38087f29>
			streams:   0, words:     0
		worklib.sg13g2_a21o_1:v <0x53c949e9>
			streams:   0, words:     0
		worklib.TGATE:v <0x07dbca8d>
			streams:   0, words:     0
		worklib.TGATE:v <0x7866e2d4>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                 17,938     171
		UDPs:                        17      17
		Primitives:               5,613       7
		Timing outputs:           5,561      60
		Registers:                2,424      67
		Scalar wires:            30,186       -
		Expanded wires:              88       3
		Vectored wires:               1       -
		Always blocks:            2,413      42
		Initial blocks:           6,467   6,467
		Cont. assignments:        2,374     223
		Pseudo assignments:           1       -
		Timing checks:               93       -
		Delayed tcheck signals:      31      31
		Process Clocks:           2,394      42
		Simulation timescale:      10ps
	Writing initial simulation snapshot: worklib.sg13g2_a21o_1:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /home/exotic/Cadence/XCELIUM_24.03.004/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm counter_autocheck_top_tb.result_0__benchmark counter_autocheck_top_tb.result_0__fpga
Created probe 1
xcelium> run
Simulation start
Mismatch on result_0__fpga at time =            7862.34ns
Mismatch on result_1__fpga at time =            7862.34ns
Mismatch on result_2__fpga at time =            7862.34ns
Mismatch on result_3__fpga at time =            7862.34ns
Mismatch on result_4__fpga at time =            7862.34ns
Mismatch on result_5__fpga at time =            7862.34ns
Mismatch on result_6__fpga at time =            7862.34ns
Mismatch on result_7__fpga at time =            7862.34ns
Simulation Failed with           8 error(s)
Simulation complete via $finish(1) at time 7868 NS + 0
./SRC/counter_autocheck_top_tb.v:32691 	$finish;
xcelium> ^C
xcelium> exit
...Regained control from SimVision
-------------------------------------
TOOL:	xrun(64)	24.03-s004: Exiting on Jun 28, 2025 at 18:01:14 EDT  (total: 00:02:04)
