{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682531642305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682531642312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 12:54:02 2023 " "Processing started: Wed Apr 26 12:54:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682531642312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531642312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531642312 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682531642811 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1682531642811 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\" SC_RegSHIFTER_.v(54) " "Verilog HDL syntax error at SC_RegSHIFTER_.v(54) near text: \"always\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/SC_RegSHIFTER_.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER_.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652394 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SC_RegSHIFTER SC_RegSHIFTER_.v(21) " "Ignored design unit \"SC_RegSHIFTER\" at SC_RegSHIFTER_.v(21) due to previous errors" {  } { { "rtl/SC_RegSHIFTER_.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER_.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1682531652395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_regshifter_.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682531652412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682531652412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652416 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" BB_SYSTEM.v(211) " "Verilog HDL syntax error at BB_SYSTEM.v(211) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 211 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652419 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"SC_RegCOUNTER_Time_u0\";  expecting \")\" BB_SYSTEM.v(219) " "Verilog HDL syntax error at BB_SYSTEM.v(219) near text: \"SC_RegCOUNTER_Time_u0\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 219 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" BB_SYSTEM.v(359) " "Verilog HDL syntax error at BB_SYSTEM.v(359) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 359 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"SC_RegCOUNTER_Time_u1\";  expecting \")\" BB_SYSTEM.v(368) " "Verilog HDL syntax error at BB_SYSTEM.v(368) near text: \"SC_RegCOUNTER_Time_u1\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 368 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\"_cwire),\" end of line inside a string BB_SYSTEM.v(379) " "Verilog HDL syntax error at BB_SYSTEM.v(379) near text: \"\"_cwire),\" end of line inside a string. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 379 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\"_cwire),\";  expecting \")\" BB_SYSTEM.v(379) " "Verilog HDL syntax error at BB_SYSTEM.v(379) near text: \"\"_cwire),\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 379 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BB_SYSTEM BB_SYSTEM.v(21) " "Ignored design unit \"BB_SYSTEM\" at BB_SYSTEM.v(21) due to previous errors" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1682531652420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 0 0 " "Found 0 design units, including 0 entities, in source file bb_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_RegCOUNTER_Time.v(55) " "Verilog HDL information at SC_RegCOUNTER_Time.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682531652424 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" SC_RegCOUNTER_Time.v(76) " "Verilog HDL syntax error at SC_RegCOUNTER_Time.v(76) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682531652424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_RegCOUNTER_Time.v(71) " "Verilog HDL information at SC_RegCOUNTER_Time.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682531652424 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SC_RegGENERAL SC_RegCOUNTER_Time.v(21) " "Ignored design unit \"SC_RegGENERAL\" at SC_RegCOUNTER_Time.v(21) due to previous errors" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1682531652424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_time.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_regcounter_time.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_lv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_lv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "rtl/CC_MUX41.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REG " "Found entity 1: CC_REG" {  } { { "rtl/CC_REG.v" "" { Text "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682531652436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/Microsoft Windows 10.DESKTOP-8RBDR0M/OneDrive - Universidad de los Andes/IELE/Sitemas Electrónicos digitales/Proyecto 2/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682531652532 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 12:54:12 2023 " "Processing ended: Wed Apr 26 12:54:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682531652532 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682531652532 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682531652532 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531652532 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682531653198 ""}
