<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: ENET_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_e_n_e_t___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ENET_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___e_n_e_t___peripheral___access___layer.html">ENET Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ENET - Register Layout Typedef.  
 <a href="struct_e_n_e_t___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ae409ff16cdfb67db7da884bc754fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a05ae409ff16cdfb67db7da884bc754fe">EIR</a></td></tr>
<tr class="memdesc:a05ae409ff16cdfb67db7da884bc754fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Event Register, offset: 0x4.  <a href="struct_e_n_e_t___type.html#a05ae409ff16cdfb67db7da884bc754fe">More...</a><br /></td></tr>
<tr class="separator:a05ae409ff16cdfb67db7da884bc754fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3f6ea5af8954c66abd2a6a8b267c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a04e3f6ea5af8954c66abd2a6a8b267c8">EIMR</a></td></tr>
<tr class="memdesc:a04e3f6ea5af8954c66abd2a6a8b267c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register, offset: 0x8.  <a href="struct_e_n_e_t___type.html#a04e3f6ea5af8954c66abd2a6a8b267c8">More...</a><br /></td></tr>
<tr class="separator:a04e3f6ea5af8954c66abd2a6a8b267c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:a422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599e1eea91be0c79d3cae22017eaab71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a599e1eea91be0c79d3cae22017eaab71">RDAR</a></td></tr>
<tr class="memdesc:a599e1eea91be0c79d3cae22017eaab71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Descriptor Active Register, offset: 0x10.  <a href="struct_e_n_e_t___type.html#a599e1eea91be0c79d3cae22017eaab71">More...</a><br /></td></tr>
<tr class="separator:a599e1eea91be0c79d3cae22017eaab71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf43b4fab7d23c0ec0460a909c0f7c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adf43b4fab7d23c0ec0460a909c0f7c17">TDAR</a></td></tr>
<tr class="memdesc:adf43b4fab7d23c0ec0460a909c0f7c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Descriptor Active Register, offset: 0x14.  <a href="struct_e_n_e_t___type.html#adf43b4fab7d23c0ec0460a909c0f7c17">More...</a><br /></td></tr>
<tr class="separator:adf43b4fab7d23c0ec0460a909c0f7c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e60525cb6cf392df908d0e076003558"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2e60525cb6cf392df908d0e076003558">RESERVED_2</a> [12]</td></tr>
<tr class="separator:a2e60525cb6cf392df908d0e076003558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="memdesc:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet Control Register, offset: 0x24.  <a href="struct_e_n_e_t___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">More...</a><br /></td></tr>
<tr class="separator:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafb614304cc42f044f8f558a5b9b340"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adafb614304cc42f044f8f558a5b9b340">RESERVED_3</a> [24]</td></tr>
<tr class="separator:adafb614304cc42f044f8f558a5b9b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5732262f75ac691f797822c003bc284f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a5732262f75ac691f797822c003bc284f">MMFR</a></td></tr>
<tr class="memdesc:a5732262f75ac691f797822c003bc284f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MII Management Frame Register, offset: 0x40.  <a href="struct_e_n_e_t___type.html#a5732262f75ac691f797822c003bc284f">More...</a><br /></td></tr>
<tr class="separator:a5732262f75ac691f797822c003bc284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea79ef1ea1be4f26ae5bb69f275809fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aea79ef1ea1be4f26ae5bb69f275809fe">MSCR</a></td></tr>
<tr class="memdesc:aea79ef1ea1be4f26ae5bb69f275809fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">MII Speed Control Register, offset: 0x44.  <a href="struct_e_n_e_t___type.html#aea79ef1ea1be4f26ae5bb69f275809fe">More...</a><br /></td></tr>
<tr class="separator:aea79ef1ea1be4f26ae5bb69f275809fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28abdcb21be439741a5d93fd91acff26"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a28abdcb21be439741a5d93fd91acff26">RESERVED_4</a> [28]</td></tr>
<tr class="separator:a28abdcb21be439741a5d93fd91acff26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b46ac79c15a26f46a1f80c2e8eac38a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a3b46ac79c15a26f46a1f80c2e8eac38a">MIBC</a></td></tr>
<tr class="memdesc:a3b46ac79c15a26f46a1f80c2e8eac38a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIB Control Register, offset: 0x64.  <a href="struct_e_n_e_t___type.html#a3b46ac79c15a26f46a1f80c2e8eac38a">More...</a><br /></td></tr>
<tr class="separator:a3b46ac79c15a26f46a1f80c2e8eac38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac994386404e26f26f6bd1d6a01d17825"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac994386404e26f26f6bd1d6a01d17825">RESERVED_5</a> [28]</td></tr>
<tr class="separator:ac994386404e26f26f6bd1d6a01d17825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="memdesc:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Control Register, offset: 0x84.  <a href="struct_e_n_e_t___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">More...</a><br /></td></tr>
<tr class="separator:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa254b15c18f852d005da907e52a50c25"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa254b15c18f852d005da907e52a50c25">RESERVED_6</a> [60]</td></tr>
<tr class="separator:aa254b15c18f852d005da907e52a50c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="memdesc:ae9dd9282fab299d0cd6e119564688e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Control Register, offset: 0xC4.  <a href="struct_e_n_e_t___type.html#ae9dd9282fab299d0cd6e119564688e53">More...</a><br /></td></tr>
<tr class="separator:ae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f61329171a8b4d554f60e46471ef6e7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a8f61329171a8b4d554f60e46471ef6e7">RESERVED_7</a> [28]</td></tr>
<tr class="separator:a8f61329171a8b4d554f60e46471ef6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687759e3d144a33dbc210784b178e9d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a687759e3d144a33dbc210784b178e9d4">PALR</a></td></tr>
<tr class="memdesc:a687759e3d144a33dbc210784b178e9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Lower Register, offset: 0xE4.  <a href="struct_e_n_e_t___type.html#a687759e3d144a33dbc210784b178e9d4">More...</a><br /></td></tr>
<tr class="separator:a687759e3d144a33dbc210784b178e9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473f8facf1825f54104e6983ce52bfe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a473f8facf1825f54104e6983ce52bfe5">PAUR</a></td></tr>
<tr class="memdesc:a473f8facf1825f54104e6983ce52bfe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Upper Register, offset: 0xE8.  <a href="struct_e_n_e_t___type.html#a473f8facf1825f54104e6983ce52bfe5">More...</a><br /></td></tr>
<tr class="separator:a473f8facf1825f54104e6983ce52bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12bbb11036d78ad8b1c3dedcf98e5e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab12bbb11036d78ad8b1c3dedcf98e5e5">OPD</a></td></tr>
<tr class="memdesc:ab12bbb11036d78ad8b1c3dedcf98e5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opcode/Pause Duration Register, offset: 0xEC.  <a href="struct_e_n_e_t___type.html#ab12bbb11036d78ad8b1c3dedcf98e5e5">More...</a><br /></td></tr>
<tr class="separator:ab12bbb11036d78ad8b1c3dedcf98e5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae966cab4db7c6918819d94b5d86b724c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae966cab4db7c6918819d94b5d86b724c">RESERVED_8</a> [40]</td></tr>
<tr class="separator:ae966cab4db7c6918819d94b5d86b724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a57e20852b5364afdaedf394055711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac3a57e20852b5364afdaedf394055711">IAUR</a></td></tr>
<tr class="memdesc:ac3a57e20852b5364afdaedf394055711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Individual Upper Address Register, offset: 0x118.  <a href="struct_e_n_e_t___type.html#ac3a57e20852b5364afdaedf394055711">More...</a><br /></td></tr>
<tr class="separator:ac3a57e20852b5364afdaedf394055711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0623f114c4654296929c9759760511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1f0623f114c4654296929c9759760511">IALR</a></td></tr>
<tr class="memdesc:a1f0623f114c4654296929c9759760511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Individual Lower Address Register, offset: 0x11C.  <a href="struct_e_n_e_t___type.html#a1f0623f114c4654296929c9759760511">More...</a><br /></td></tr>
<tr class="separator:a1f0623f114c4654296929c9759760511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bdfb62c8d14eb874b1fe261ac65977"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa6bdfb62c8d14eb874b1fe261ac65977">GAUR</a></td></tr>
<tr class="memdesc:aa6bdfb62c8d14eb874b1fe261ac65977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Group Upper Address Register, offset: 0x120.  <a href="struct_e_n_e_t___type.html#aa6bdfb62c8d14eb874b1fe261ac65977">More...</a><br /></td></tr>
<tr class="separator:aa6bdfb62c8d14eb874b1fe261ac65977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21ae8e3ccc958f313b49eb80dbfa9f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af21ae8e3ccc958f313b49eb80dbfa9f6">GALR</a></td></tr>
<tr class="memdesc:af21ae8e3ccc958f313b49eb80dbfa9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Group Lower Address Register, offset: 0x124.  <a href="struct_e_n_e_t___type.html#af21ae8e3ccc958f313b49eb80dbfa9f6">More...</a><br /></td></tr>
<tr class="separator:af21ae8e3ccc958f313b49eb80dbfa9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7aaeb486c85a458f5ce129f0d3efde9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af7aaeb486c85a458f5ce129f0d3efde9">RESERVED_9</a> [28]</td></tr>
<tr class="separator:af7aaeb486c85a458f5ce129f0d3efde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f998d9c7881c536321d01486f45e762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a6f998d9c7881c536321d01486f45e762">TFWR</a></td></tr>
<tr class="memdesc:a6f998d9c7881c536321d01486f45e762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Watermark Register, offset: 0x144.  <a href="struct_e_n_e_t___type.html#a6f998d9c7881c536321d01486f45e762">More...</a><br /></td></tr>
<tr class="separator:a6f998d9c7881c536321d01486f45e762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f7b081f7b017963765b3b77e7211da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac2f7b081f7b017963765b3b77e7211da">RESERVED_10</a> [56]</td></tr>
<tr class="separator:ac2f7b081f7b017963765b3b77e7211da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eda4bf49994b05a251b0912e8da1dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7eda4bf49994b05a251b0912e8da1dab">RDSR</a></td></tr>
<tr class="memdesc:a7eda4bf49994b05a251b0912e8da1dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Descriptor Ring Start Register, offset: 0x180.  <a href="struct_e_n_e_t___type.html#a7eda4bf49994b05a251b0912e8da1dab">More...</a><br /></td></tr>
<tr class="separator:a7eda4bf49994b05a251b0912e8da1dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec31d2f10b3f9355318e8cc1fbdf2256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aec31d2f10b3f9355318e8cc1fbdf2256">TDSR</a></td></tr>
<tr class="memdesc:aec31d2f10b3f9355318e8cc1fbdf2256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Buffer Descriptor Ring Start Register, offset: 0x184.  <a href="struct_e_n_e_t___type.html#aec31d2f10b3f9355318e8cc1fbdf2256">More...</a><br /></td></tr>
<tr class="separator:aec31d2f10b3f9355318e8cc1fbdf2256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd532fd00205c7220b5297911dec03b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#afd532fd00205c7220b5297911dec03b6">MRBR</a></td></tr>
<tr class="memdesc:afd532fd00205c7220b5297911dec03b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Receive Buffer Size Register, offset: 0x188.  <a href="struct_e_n_e_t___type.html#afd532fd00205c7220b5297911dec03b6">More...</a><br /></td></tr>
<tr class="separator:afd532fd00205c7220b5297911dec03b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8ba5d1f4665648e9d202bb51a8a712"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0c8ba5d1f4665648e9d202bb51a8a712">RESERVED_11</a> [4]</td></tr>
<tr class="separator:a0c8ba5d1f4665648e9d202bb51a8a712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe03d0d221895523af2f04cb4d9bffde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#afe03d0d221895523af2f04cb4d9bffde">RSFL</a></td></tr>
<tr class="memdesc:afe03d0d221895523af2f04cb4d9bffde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Section Full Threshold, offset: 0x190.  <a href="struct_e_n_e_t___type.html#afe03d0d221895523af2f04cb4d9bffde">More...</a><br /></td></tr>
<tr class="separator:afe03d0d221895523af2f04cb4d9bffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d1ada2a3173e7a98019a06f225ca1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a19d1ada2a3173e7a98019a06f225ca1b">RSEM</a></td></tr>
<tr class="memdesc:a19d1ada2a3173e7a98019a06f225ca1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Section Empty Threshold, offset: 0x194.  <a href="struct_e_n_e_t___type.html#a19d1ada2a3173e7a98019a06f225ca1b">More...</a><br /></td></tr>
<tr class="separator:a19d1ada2a3173e7a98019a06f225ca1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6b49bfc3852683aa0aad71ac04a16e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0f6b49bfc3852683aa0aad71ac04a16e">RAEM</a></td></tr>
<tr class="memdesc:a0f6b49bfc3852683aa0aad71ac04a16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Almost Empty Threshold, offset: 0x198.  <a href="struct_e_n_e_t___type.html#a0f6b49bfc3852683aa0aad71ac04a16e">More...</a><br /></td></tr>
<tr class="separator:a0f6b49bfc3852683aa0aad71ac04a16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedabff5ab54259a941c628f14d49425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#acedabff5ab54259a941c628f14d49425">RAFL</a></td></tr>
<tr class="memdesc:acedabff5ab54259a941c628f14d49425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Almost Full Threshold, offset: 0x19C.  <a href="struct_e_n_e_t___type.html#acedabff5ab54259a941c628f14d49425">More...</a><br /></td></tr>
<tr class="separator:acedabff5ab54259a941c628f14d49425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c3a9264952dcae9b7a318840127a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a02c3a9264952dcae9b7a318840127a91">TSEM</a></td></tr>
<tr class="memdesc:a02c3a9264952dcae9b7a318840127a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Section Empty Threshold, offset: 0x1A0.  <a href="struct_e_n_e_t___type.html#a02c3a9264952dcae9b7a318840127a91">More...</a><br /></td></tr>
<tr class="separator:a02c3a9264952dcae9b7a318840127a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e6e0c9711ff56392ec464df937ca60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad2e6e0c9711ff56392ec464df937ca60">TAEM</a></td></tr>
<tr class="memdesc:ad2e6e0c9711ff56392ec464df937ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Almost Empty Threshold, offset: 0x1A4.  <a href="struct_e_n_e_t___type.html#ad2e6e0c9711ff56392ec464df937ca60">More...</a><br /></td></tr>
<tr class="separator:ad2e6e0c9711ff56392ec464df937ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd65e2dd155f2feef477f2cfa4944417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abd65e2dd155f2feef477f2cfa4944417">TAFL</a></td></tr>
<tr class="memdesc:abd65e2dd155f2feef477f2cfa4944417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Almost Full Threshold, offset: 0x1A8.  <a href="struct_e_n_e_t___type.html#abd65e2dd155f2feef477f2cfa4944417">More...</a><br /></td></tr>
<tr class="separator:abd65e2dd155f2feef477f2cfa4944417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3911df332cf29c7f90c10fd5bc50945"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad3911df332cf29c7f90c10fd5bc50945">TIPG</a></td></tr>
<tr class="memdesc:ad3911df332cf29c7f90c10fd5bc50945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Inter-Packet Gap, offset: 0x1AC.  <a href="struct_e_n_e_t___type.html#ad3911df332cf29c7f90c10fd5bc50945">More...</a><br /></td></tr>
<tr class="separator:ad3911df332cf29c7f90c10fd5bc50945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec76f970dad1a88f16fba2ebd320b4d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aec76f970dad1a88f16fba2ebd320b4d2">FTRL</a></td></tr>
<tr class="memdesc:aec76f970dad1a88f16fba2ebd320b4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Truncation Length, offset: 0x1B0.  <a href="struct_e_n_e_t___type.html#aec76f970dad1a88f16fba2ebd320b4d2">More...</a><br /></td></tr>
<tr class="separator:aec76f970dad1a88f16fba2ebd320b4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25415f08b1c72e5eb7e9df0accbc647e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a25415f08b1c72e5eb7e9df0accbc647e">RESERVED_12</a> [12]</td></tr>
<tr class="separator:a25415f08b1c72e5eb7e9df0accbc647e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab097ec03994319ea1c1828f658f1ccd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab097ec03994319ea1c1828f658f1ccd5">TACC</a></td></tr>
<tr class="memdesc:ab097ec03994319ea1c1828f658f1ccd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Accelerator Function Configuration, offset: 0x1C0.  <a href="struct_e_n_e_t___type.html#ab097ec03994319ea1c1828f658f1ccd5">More...</a><br /></td></tr>
<tr class="separator:ab097ec03994319ea1c1828f658f1ccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600feb14b73fe63772d050bfb7517ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a600feb14b73fe63772d050bfb7517ee0">RACC</a></td></tr>
<tr class="memdesc:a600feb14b73fe63772d050bfb7517ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Accelerator Function Configuration, offset: 0x1C4.  <a href="struct_e_n_e_t___type.html#a600feb14b73fe63772d050bfb7517ee0">More...</a><br /></td></tr>
<tr class="separator:a600feb14b73fe63772d050bfb7517ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5eec8cff795ab88e239585bcce8c3dc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab5eec8cff795ab88e239585bcce8c3dc">RESERVED_13</a> [56]</td></tr>
<tr class="separator:ab5eec8cff795ab88e239585bcce8c3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1fd7f4d64b98c2e31ab15a0d326e5cf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae1fd7f4d64b98c2e31ab15a0d326e5cf">RMON_T_DROP</a></td></tr>
<tr class="memdesc:ae1fd7f4d64b98c2e31ab15a0d326e5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Statistic Register, offset: 0x200.  <a href="struct_e_n_e_t___type.html#ae1fd7f4d64b98c2e31ab15a0d326e5cf">More...</a><br /></td></tr>
<tr class="separator:ae1fd7f4d64b98c2e31ab15a0d326e5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249efa2e09d4eaaca401fd5d0c9ea6db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">RMON_T_PACKETS</a></td></tr>
<tr class="memdesc:a249efa2e09d4eaaca401fd5d0c9ea6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packet Count Statistic Register, offset: 0x204.  <a href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">More...</a><br /></td></tr>
<tr class="separator:a249efa2e09d4eaaca401fd5d0c9ea6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2515be4fc15d5a32d6919fddb7f4715e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">RMON_T_BC_PKT</a></td></tr>
<tr class="memdesc:a2515be4fc15d5a32d6919fddb7f4715e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Broadcast Packets Statistic Register, offset: 0x208.  <a href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">More...</a><br /></td></tr>
<tr class="separator:a2515be4fc15d5a32d6919fddb7f4715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad31fd558803b36545551f51cd5ad48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">RMON_T_MC_PKT</a></td></tr>
<tr class="memdesc:a0ad31fd558803b36545551f51cd5ad48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Multicast Packets Statistic Register, offset: 0x20C.  <a href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">More...</a><br /></td></tr>
<tr class="separator:a0ad31fd558803b36545551f51cd5ad48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0a8e6e64ee686299b43b4f27a536ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">RMON_T_CRC_ALIGN</a></td></tr>
<tr class="memdesc:a6c0a8e6e64ee686299b43b4f27a536ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets with CRC/Align Error Statistic Register, offset: 0x210.  <a href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">More...</a><br /></td></tr>
<tr class="separator:a6c0a8e6e64ee686299b43b4f27a536ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4917a98c71a46e6953efeee6058352c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">RMON_T_UNDERSIZE</a></td></tr>
<tr class="memdesc:a4917a98c71a46e6953efeee6058352c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214.  <a href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">More...</a><br /></td></tr>
<tr class="separator:a4917a98c71a46e6953efeee6058352c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed13287b0e5f9fa24d990f98215852db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">RMON_T_OVERSIZE</a></td></tr>
<tr class="memdesc:aed13287b0e5f9fa24d990f98215852db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218.  <a href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">More...</a><br /></td></tr>
<tr class="separator:aed13287b0e5f9fa24d990f98215852db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ff03080792022c5185c36be6c1a3c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">RMON_T_FRAG</a></td></tr>
<tr class="memdesc:a43ff03080792022c5185c36be6c1a3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C.  <a href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">More...</a><br /></td></tr>
<tr class="separator:a43ff03080792022c5185c36be6c1a3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bf25576c07f0aa60ecc4e22abd8221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">RMON_T_JAB</a></td></tr>
<tr class="memdesc:af9bf25576c07f0aa60ecc4e22abd8221"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220.  <a href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">More...</a><br /></td></tr>
<tr class="separator:af9bf25576c07f0aa60ecc4e22abd8221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3c90dd51644caef781d9bfe024cc34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">RMON_T_COL</a></td></tr>
<tr class="memdesc:aeb3c90dd51644caef781d9bfe024cc34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Collision Count Statistic Register, offset: 0x224.  <a href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">More...</a><br /></td></tr>
<tr class="separator:aeb3c90dd51644caef781d9bfe024cc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5232b06af7603d13d2f1ab3a045e3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">RMON_T_P64</a></td></tr>
<tr class="memdesc:a1d5232b06af7603d13d2f1ab3a045e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 64-Byte Packets Statistic Register, offset: 0x228.  <a href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">More...</a><br /></td></tr>
<tr class="separator:a1d5232b06af7603d13d2f1ab3a045e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c60306f0cbf3296aeb3a2144c64318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">RMON_T_P65TO127</a></td></tr>
<tr class="memdesc:ac5c60306f0cbf3296aeb3a2144c64318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C.  <a href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">More...</a><br /></td></tr>
<tr class="separator:ac5c60306f0cbf3296aeb3a2144c64318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8935928022e4abf9f86401bf076bf8b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">RMON_T_P128TO255</a></td></tr>
<tr class="memdesc:a8935928022e4abf9f86401bf076bf8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 128- to 255-byte Packets Statistic Register, offset: 0x230.  <a href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">More...</a><br /></td></tr>
<tr class="separator:a8935928022e4abf9f86401bf076bf8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af019ca567266ea7a1319f463f5ded206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">RMON_T_P256TO511</a></td></tr>
<tr class="memdesc:af019ca567266ea7a1319f463f5ded206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 256- to 511-byte Packets Statistic Register, offset: 0x234.  <a href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">More...</a><br /></td></tr>
<tr class="separator:af019ca567266ea7a1319f463f5ded206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">RMON_T_P512TO1023</a></td></tr>
<tr class="memdesc:a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238.  <a href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">More...</a><br /></td></tr>
<tr class="separator:a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2ad1f67bcf39cf401b641b78efb860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">RMON_T_P1024TO2047</a></td></tr>
<tr class="memdesc:a0e2ad1f67bcf39cf401b641b78efb860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C.  <a href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">More...</a><br /></td></tr>
<tr class="separator:a0e2ad1f67bcf39cf401b641b78efb860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d9a2af05e1aba8b3df363807fd4682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">RMON_T_P_GTE2048</a></td></tr>
<tr class="memdesc:ae6d9a2af05e1aba8b3df363807fd4682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240.  <a href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">More...</a><br /></td></tr>
<tr class="separator:ae6d9a2af05e1aba8b3df363807fd4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c2d440cda7c77793260d588ac6c915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa4c2d440cda7c77793260d588ac6c915">RMON_T_OCTETS</a></td></tr>
<tr class="memdesc:aa4c2d440cda7c77793260d588ac6c915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Octets Statistic Register, offset: 0x244.  <a href="struct_e_n_e_t___type.html#aa4c2d440cda7c77793260d588ac6c915">More...</a><br /></td></tr>
<tr class="separator:aa4c2d440cda7c77793260d588ac6c915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dfc21810d270829017e769ecc5ba89"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a53dfc21810d270829017e769ecc5ba89">IEEE_T_DROP</a></td></tr>
<tr class="memdesc:a53dfc21810d270829017e769ecc5ba89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Statistic Register, offset: 0x248.  <a href="struct_e_n_e_t___type.html#a53dfc21810d270829017e769ecc5ba89">More...</a><br /></td></tr>
<tr class="separator:a53dfc21810d270829017e769ecc5ba89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bb724ae44d259b06839016ef3db803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">IEEE_T_FRAME_OK</a></td></tr>
<tr class="memdesc:a42bb724ae44d259b06839016ef3db803"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted OK Statistic Register, offset: 0x24C.  <a href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">More...</a><br /></td></tr>
<tr class="separator:a42bb724ae44d259b06839016ef3db803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b7009646b0f9892f126314f4ba028b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">IEEE_T_1COL</a></td></tr>
<tr class="memdesc:a07b7009646b0f9892f126314f4ba028b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Single Collision Statistic Register, offset: 0x250.  <a href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">More...</a><br /></td></tr>
<tr class="separator:a07b7009646b0f9892f126314f4ba028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6436fcacd4c51bc96d717b7dd6cdd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">IEEE_T_MCOL</a></td></tr>
<tr class="memdesc:a5a6436fcacd4c51bc96d717b7dd6cdd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254.  <a href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">More...</a><br /></td></tr>
<tr class="separator:a5a6436fcacd4c51bc96d717b7dd6cdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650526b1a0351d7f5d2c42fe946fd3f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">IEEE_T_DEF</a></td></tr>
<tr class="memdesc:a650526b1a0351d7f5d2c42fe946fd3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258.  <a href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">More...</a><br /></td></tr>
<tr class="separator:a650526b1a0351d7f5d2c42fe946fd3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32365ce3b782aa9ebb4f9de2fa28ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">IEEE_T_LCOL</a></td></tr>
<tr class="memdesc:ac32365ce3b782aa9ebb4f9de2fa28ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Late Collision Statistic Register, offset: 0x25C.  <a href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">More...</a><br /></td></tr>
<tr class="separator:ac32365ce3b782aa9ebb4f9de2fa28ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71897a36736e41a93fb634711097978e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">IEEE_T_EXCOL</a></td></tr>
<tr class="memdesc:a71897a36736e41a93fb634711097978e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260.  <a href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">More...</a><br /></td></tr>
<tr class="separator:a71897a36736e41a93fb634711097978e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15aca0c18a3014721e0e8a77fd3a70b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">IEEE_T_MACERR</a></td></tr>
<tr class="memdesc:ae15aca0c18a3014721e0e8a77fd3a70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264.  <a href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">More...</a><br /></td></tr>
<tr class="separator:ae15aca0c18a3014721e0e8a77fd3a70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c5422fe921b0b0198a1d28c5de8dda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">IEEE_T_CSERR</a></td></tr>
<tr class="memdesc:af1c5422fe921b0b0198a1d28c5de8dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268.  <a href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">More...</a><br /></td></tr>
<tr class="separator:af1c5422fe921b0b0198a1d28c5de8dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610c0b8f5207d21f8a9b1ec1e4d6a11f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a610c0b8f5207d21f8a9b1ec1e4d6a11f">IEEE_T_SQE</a></td></tr>
<tr class="memdesc:a610c0b8f5207d21f8a9b1ec1e4d6a11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Statistic Register, offset: 0x26C.  <a href="struct_e_n_e_t___type.html#a610c0b8f5207d21f8a9b1ec1e4d6a11f">More...</a><br /></td></tr>
<tr class="separator:a610c0b8f5207d21f8a9b1ec1e4d6a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b119533baaba320cd092c35a3c80d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">IEEE_T_FDXFC</a></td></tr>
<tr class="memdesc:a98b119533baaba320cd092c35a3c80d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270.  <a href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">More...</a><br /></td></tr>
<tr class="separator:a98b119533baaba320cd092c35a3c80d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed75ad63ba078d681a7c0af134a55e36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aed75ad63ba078d681a7c0af134a55e36">IEEE_T_OCTETS_OK</a></td></tr>
<tr class="memdesc:aed75ad63ba078d681a7c0af134a55e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274.  <a href="struct_e_n_e_t___type.html#aed75ad63ba078d681a7c0af134a55e36">More...</a><br /></td></tr>
<tr class="separator:aed75ad63ba078d681a7c0af134a55e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41df17b6bf244e5626bf5f8f433808c6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a41df17b6bf244e5626bf5f8f433808c6">RESERVED_14</a> [12]</td></tr>
<tr class="separator:a41df17b6bf244e5626bf5f8f433808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f6d97274f93f49b3fe6ea36b02e936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">RMON_R_PACKETS</a></td></tr>
<tr class="memdesc:a56f6d97274f93f49b3fe6ea36b02e936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packet Count Statistic Register, offset: 0x284.  <a href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">More...</a><br /></td></tr>
<tr class="separator:a56f6d97274f93f49b3fe6ea36b02e936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6459c121962efde5c35d444d3dce19c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">RMON_R_BC_PKT</a></td></tr>
<tr class="memdesc:a6459c121962efde5c35d444d3dce19c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Broadcast Packets Statistic Register, offset: 0x288.  <a href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">More...</a><br /></td></tr>
<tr class="separator:a6459c121962efde5c35d444d3dce19c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f455f86576de6c6f8bc81fd55f1ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">RMON_R_MC_PKT</a></td></tr>
<tr class="memdesc:a73f455f86576de6c6f8bc81fd55f1ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Multicast Packets Statistic Register, offset: 0x28C.  <a href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">More...</a><br /></td></tr>
<tr class="separator:a73f455f86576de6c6f8bc81fd55f1ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98acbbbfee54ea1c4761ee5951e2d126"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">RMON_R_CRC_ALIGN</a></td></tr>
<tr class="memdesc:a98acbbbfee54ea1c4761ee5951e2d126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets with CRC/Align Error Statistic Register, offset: 0x290.  <a href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">More...</a><br /></td></tr>
<tr class="separator:a98acbbbfee54ea1c4761ee5951e2d126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97d01d705241a209ef718530e148ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">RMON_R_UNDERSIZE</a></td></tr>
<tr class="memdesc:ad97d01d705241a209ef718530e148ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294.  <a href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">More...</a><br /></td></tr>
<tr class="separator:ad97d01d705241a209ef718530e148ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c290a5355b4926b7474f6182a307ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">RMON_R_OVERSIZE</a></td></tr>
<tr class="memdesc:a2c290a5355b4926b7474f6182a307ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298.  <a href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">More...</a><br /></td></tr>
<tr class="separator:a2c290a5355b4926b7474f6182a307ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee35958691ebf65df297df51e831818e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">RMON_R_FRAG</a></td></tr>
<tr class="memdesc:aee35958691ebf65df297df51e831818e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C.  <a href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">More...</a><br /></td></tr>
<tr class="separator:aee35958691ebf65df297df51e831818e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2ebadf7930c35c12988b9fe13d5717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">RMON_R_JAB</a></td></tr>
<tr class="memdesc:aab2ebadf7930c35c12988b9fe13d5717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0.  <a href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">More...</a><br /></td></tr>
<tr class="separator:aab2ebadf7930c35c12988b9fe13d5717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f7f394f4d8a256c257a69badee94dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a17f7f394f4d8a256c257a69badee94dd">RMON_R_RESVD_0</a></td></tr>
<tr class="memdesc:a17f7f394f4d8a256c257a69badee94dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Statistic Register, offset: 0x2A4.  <a href="struct_e_n_e_t___type.html#a17f7f394f4d8a256c257a69badee94dd">More...</a><br /></td></tr>
<tr class="separator:a17f7f394f4d8a256c257a69badee94dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7734364705f07e224edb096017ec3ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">RMON_R_P64</a></td></tr>
<tr class="memdesc:a7734364705f07e224edb096017ec3ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 64-Byte Packets Statistic Register, offset: 0x2A8.  <a href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">More...</a><br /></td></tr>
<tr class="separator:a7734364705f07e224edb096017ec3ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52905aa4385d66a0c9d843c7bef57da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">RMON_R_P65TO127</a></td></tr>
<tr class="memdesc:a52905aa4385d66a0c9d843c7bef57da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC.  <a href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">More...</a><br /></td></tr>
<tr class="separator:a52905aa4385d66a0c9d843c7bef57da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292f0125073f649729d64219c1d7dc52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">RMON_R_P128TO255</a></td></tr>
<tr class="memdesc:a292f0125073f649729d64219c1d7dc52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0.  <a href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">More...</a><br /></td></tr>
<tr class="separator:a292f0125073f649729d64219c1d7dc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58322abf0730d2787f99f25acb9560c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">RMON_R_P256TO511</a></td></tr>
<tr class="memdesc:a58322abf0730d2787f99f25acb9560c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4.  <a href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">More...</a><br /></td></tr>
<tr class="separator:a58322abf0730d2787f99f25acb9560c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77be1e3f50ad88ef065ae705921e078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">RMON_R_P512TO1023</a></td></tr>
<tr class="memdesc:af77be1e3f50ad88ef065ae705921e078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8.  <a href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">More...</a><br /></td></tr>
<tr class="separator:af77be1e3f50ad88ef065ae705921e078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34a91d827363118fe9b09dff356fc40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">RMON_R_P1024TO2047</a></td></tr>
<tr class="memdesc:af34a91d827363118fe9b09dff356fc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC.  <a href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">More...</a><br /></td></tr>
<tr class="separator:af34a91d827363118fe9b09dff356fc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca835ef3ce11b8556e13ce28f2ddbb3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">RMON_R_P_GTE2048</a></td></tr>
<tr class="memdesc:aca835ef3ce11b8556e13ce28f2ddbb3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0.  <a href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">More...</a><br /></td></tr>
<tr class="separator:aca835ef3ce11b8556e13ce28f2ddbb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdaf564c0d4534a985a8dc0fd40febf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0bdaf564c0d4534a985a8dc0fd40febf">RMON_R_OCTETS</a></td></tr>
<tr class="memdesc:a0bdaf564c0d4534a985a8dc0fd40febf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Octets Statistic Register, offset: 0x2C4.  <a href="struct_e_n_e_t___type.html#a0bdaf564c0d4534a985a8dc0fd40febf">More...</a><br /></td></tr>
<tr class="separator:a0bdaf564c0d4534a985a8dc0fd40febf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7570267e8053469bc67fb7d88b7273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">IEEE_R_DROP</a></td></tr>
<tr class="memdesc:abd7570267e8053469bc67fb7d88b7273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames not Counted Correctly Statistic Register, offset: 0x2C8.  <a href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">More...</a><br /></td></tr>
<tr class="separator:abd7570267e8053469bc67fb7d88b7273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5c979ecc331b9ffceb8994a8d5779e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">IEEE_R_FRAME_OK</a></td></tr>
<tr class="memdesc:abc5c979ecc331b9ffceb8994a8d5779e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received OK Statistic Register, offset: 0x2CC.  <a href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">More...</a><br /></td></tr>
<tr class="separator:abc5c979ecc331b9ffceb8994a8d5779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe0a01a11c33ff52bb25b0a0a90b935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">IEEE_R_CRC</a></td></tr>
<tr class="memdesc:adbe0a01a11c33ff52bb25b0a0a90b935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received with CRC Error Statistic Register, offset: 0x2D0.  <a href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">More...</a><br /></td></tr>
<tr class="separator:adbe0a01a11c33ff52bb25b0a0a90b935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ae8081654678261e58e6bf065d7b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">IEEE_R_ALIGN</a></td></tr>
<tr class="memdesc:a71ae8081654678261e58e6bf065d7b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received with Alignment Error Statistic Register, offset: 0x2D4.  <a href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">More...</a><br /></td></tr>
<tr class="separator:a71ae8081654678261e58e6bf065d7b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688d2eaab3727da02627623b2e391188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">IEEE_R_MACERR</a></td></tr>
<tr class="memdesc:a688d2eaab3727da02627623b2e391188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Overflow Count Statistic Register, offset: 0x2D8.  <a href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">More...</a><br /></td></tr>
<tr class="separator:a688d2eaab3727da02627623b2e391188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a432f715ccd177fe4ee898b429153b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">IEEE_R_FDXFC</a></td></tr>
<tr class="memdesc:af5a432f715ccd177fe4ee898b429153b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flow Control Pause Frames Received Statistic Register, offset: 0x2DC.  <a href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">More...</a><br /></td></tr>
<tr class="separator:af5a432f715ccd177fe4ee898b429153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcf57cf8ad339722cc9766b66262e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2bcf57cf8ad339722cc9766b66262e98">IEEE_R_OCTETS_OK</a></td></tr>
<tr class="memdesc:a2bcf57cf8ad339722cc9766b66262e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0.  <a href="struct_e_n_e_t___type.html#a2bcf57cf8ad339722cc9766b66262e98">More...</a><br /></td></tr>
<tr class="separator:a2bcf57cf8ad339722cc9766b66262e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2208430268ade993e2cd3fa3576847a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad2208430268ade993e2cd3fa3576847a">RESERVED_15</a> [284]</td></tr>
<tr class="separator:ad2208430268ade993e2cd3fa3576847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af739ab1d646156a8c3a6e36c8036ea98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af739ab1d646156a8c3a6e36c8036ea98">ATCR</a></td></tr>
<tr class="memdesc:af739ab1d646156a8c3a6e36c8036ea98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjustable Timer Control Register, offset: 0x400.  <a href="struct_e_n_e_t___type.html#af739ab1d646156a8c3a6e36c8036ea98">More...</a><br /></td></tr>
<tr class="separator:af739ab1d646156a8c3a6e36c8036ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe873ea7694464d23e493f7b819c47db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abe873ea7694464d23e493f7b819c47db">ATVR</a></td></tr>
<tr class="memdesc:abe873ea7694464d23e493f7b819c47db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Value Register, offset: 0x404.  <a href="struct_e_n_e_t___type.html#abe873ea7694464d23e493f7b819c47db">More...</a><br /></td></tr>
<tr class="separator:abe873ea7694464d23e493f7b819c47db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfe4afb9ec3c16b8b2312ee6f91422d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1bfe4afb9ec3c16b8b2312ee6f91422d">ATOFF</a></td></tr>
<tr class="memdesc:a1bfe4afb9ec3c16b8b2312ee6f91422d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Offset Register, offset: 0x408.  <a href="struct_e_n_e_t___type.html#a1bfe4afb9ec3c16b8b2312ee6f91422d">More...</a><br /></td></tr>
<tr class="separator:a1bfe4afb9ec3c16b8b2312ee6f91422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7348bf3172b8e3e9a3d00296943a0215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7348bf3172b8e3e9a3d00296943a0215">ATPER</a></td></tr>
<tr class="memdesc:a7348bf3172b8e3e9a3d00296943a0215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Period Register, offset: 0x40C.  <a href="struct_e_n_e_t___type.html#a7348bf3172b8e3e9a3d00296943a0215">More...</a><br /></td></tr>
<tr class="separator:a7348bf3172b8e3e9a3d00296943a0215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323cc17c6788899528240028c7010f1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a323cc17c6788899528240028c7010f1f">ATCOR</a></td></tr>
<tr class="memdesc:a323cc17c6788899528240028c7010f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Correction Register, offset: 0x410.  <a href="struct_e_n_e_t___type.html#a323cc17c6788899528240028c7010f1f">More...</a><br /></td></tr>
<tr class="separator:a323cc17c6788899528240028c7010f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453a69ec5c138933ed14f75a630a1a79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a453a69ec5c138933ed14f75a630a1a79">ATINC</a></td></tr>
<tr class="memdesc:a453a69ec5c138933ed14f75a630a1a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time-Stamping Clock Period Register, offset: 0x414.  <a href="struct_e_n_e_t___type.html#a453a69ec5c138933ed14f75a630a1a79">More...</a><br /></td></tr>
<tr class="separator:a453a69ec5c138933ed14f75a630a1a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7597794380c561565a1ccc7b976c090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">ATSTMP</a></td></tr>
<tr class="memdesc:ab7597794380c561565a1ccc7b976c090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp of Last Transmitted Frame, offset: 0x418.  <a href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">More...</a><br /></td></tr>
<tr class="separator:ab7597794380c561565a1ccc7b976c090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020039553a46647651ee3de991bbd941"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a020039553a46647651ee3de991bbd941">RESERVED_16</a> [488]</td></tr>
<tr class="separator:a020039553a46647651ee3de991bbd941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c8a7c3033edc4f7bf62a7ebd8e1b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa0c8a7c3033edc4f7bf62a7ebd8e1b06">TGSR</a></td></tr>
<tr class="memdesc:aa0c8a7c3033edc4f7bf62a7ebd8e1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Global Status Register, offset: 0x604.  <a href="struct_e_n_e_t___type.html#aa0c8a7c3033edc4f7bf62a7ebd8e1b06">More...</a><br /></td></tr>
<tr class="separator:aa0c8a7c3033edc4f7bf62a7ebd8e1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6683cff1f9df9da0b0f728e00e2ad8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_e_n_e_t___type.html#ae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="memdesc:ae25f25d231ebd0797ab668fafc159cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Control Status Register, array offset: 0x608, array step: 0x8.  <a href="struct_e_n_e_t___type_1_1_0d23.html#ae25f25d231ebd0797ab668fafc159cb1">More...</a><br /></td></tr>
<tr class="separator:ae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf8e0ec377fe890176a18307fd35a21"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_e_n_e_t___type.html#acbf8e0ec377fe890176a18307fd35a21">TCCR</a></td></tr>
<tr class="memdesc:acbf8e0ec377fe890176a18307fd35a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Compare Capture Register, array offset: 0x60C, array step: 0x8.  <a href="struct_e_n_e_t___type_1_1_0d23.html#acbf8e0ec377fe890176a18307fd35a21">More...</a><br /></td></tr>
<tr class="separator:acbf8e0ec377fe890176a18307fd35a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6683cff1f9df9da0b0f728e00e2ad8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a3f6683cff1f9df9da0b0f728e00e2ad8">CHANNEL</a> [<a class="el" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a>]</td></tr>
<tr class="separator:a3f6683cff1f9df9da0b0f728e00e2ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ENET - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a323cc17c6788899528240028c7010f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323cc17c6788899528240028c7010f1f">&#9670;&nbsp;</a></span>ATCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Correction Register, offset: 0x410. </p>

</div>
</div>
<a id="af739ab1d646156a8c3a6e36c8036ea98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af739ab1d646156a8c3a6e36c8036ea98">&#9670;&nbsp;</a></span>ATCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adjustable Timer Control Register, offset: 0x400. </p>

</div>
</div>
<a id="a453a69ec5c138933ed14f75a630a1a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453a69ec5c138933ed14f75a630a1a79">&#9670;&nbsp;</a></span>ATINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATINC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time-Stamping Clock Period Register, offset: 0x414. </p>

</div>
</div>
<a id="a1bfe4afb9ec3c16b8b2312ee6f91422d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bfe4afb9ec3c16b8b2312ee6f91422d">&#9670;&nbsp;</a></span>ATOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Offset Register, offset: 0x408. </p>

</div>
</div>
<a id="a7348bf3172b8e3e9a3d00296943a0215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7348bf3172b8e3e9a3d00296943a0215">&#9670;&nbsp;</a></span>ATPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATPER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Period Register, offset: 0x40C. </p>

</div>
</div>
<a id="ab7597794380c561565a1ccc7b976c090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7597794380c561565a1ccc7b976c090">&#9670;&nbsp;</a></span>ATSTMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ATSTMP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timestamp of Last Transmitted Frame, offset: 0x418. </p>

</div>
</div>
<a id="abe873ea7694464d23e493f7b819c47db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe873ea7694464d23e493f7b819c47db">&#9670;&nbsp;</a></span>ATVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Value Register, offset: 0x404. </p>

</div>
</div>
<a id="a3f6683cff1f9df9da0b0f728e00e2ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6683cff1f9df9da0b0f728e00e2ad8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CHANNEL[<a class="el" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&nbsp;</a></span>ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet Control Register, offset: 0x24. </p>

</div>
</div>
<a id="a04e3f6ea5af8954c66abd2a6a8b267c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e3f6ea5af8954c66abd2a6a8b267c8">&#9670;&nbsp;</a></span>EIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Mask Register, offset: 0x8. </p>

</div>
</div>
<a id="a05ae409ff16cdfb67db7da884bc754fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ae409ff16cdfb67db7da884bc754fe">&#9670;&nbsp;</a></span>EIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Event Register, offset: 0x4. </p>

</div>
</div>
<a id="aec76f970dad1a88f16fba2ebd320b4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec76f970dad1a88f16fba2ebd320b4d2">&#9670;&nbsp;</a></span>FTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Truncation Length, offset: 0x1B0. </p>

</div>
</div>
<a id="af21ae8e3ccc958f313b49eb80dbfa9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21ae8e3ccc958f313b49eb80dbfa9f6">&#9670;&nbsp;</a></span>GALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Descriptor Group Lower Address Register, offset: 0x124. </p>

</div>
</div>
<a id="aa6bdfb62c8d14eb874b1fe261ac65977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bdfb62c8d14eb874b1fe261ac65977">&#9670;&nbsp;</a></span>GAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Descriptor Group Upper Address Register, offset: 0x120. </p>

</div>
</div>
<a id="a1f0623f114c4654296929c9759760511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0623f114c4654296929c9759760511">&#9670;&nbsp;</a></span>IALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Descriptor Individual Lower Address Register, offset: 0x11C. </p>

</div>
</div>
<a id="ac3a57e20852b5364afdaedf394055711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a57e20852b5364afdaedf394055711">&#9670;&nbsp;</a></span>IAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IAUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Descriptor Individual Upper Address Register, offset: 0x118. </p>

</div>
</div>
<a id="a71ae8081654678261e58e6bf065d7b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ae8081654678261e58e6bf065d7b05">&#9670;&nbsp;</a></span>IEEE_R_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Received with Alignment Error Statistic Register, offset: 0x2D4. </p>

</div>
</div>
<a id="adbe0a01a11c33ff52bb25b0a0a90b935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe0a01a11c33ff52bb25b0a0a90b935">&#9670;&nbsp;</a></span>IEEE_R_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Received with CRC Error Statistic Register, offset: 0x2D0. </p>

</div>
</div>
<a id="abd7570267e8053469bc67fb7d88b7273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7570267e8053469bc67fb7d88b7273">&#9670;&nbsp;</a></span>IEEE_R_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames not Counted Correctly Statistic Register, offset: 0x2C8. </p>

</div>
</div>
<a id="af5a432f715ccd177fe4ee898b429153b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a432f715ccd177fe4ee898b429153b">&#9670;&nbsp;</a></span>IEEE_R_FDXFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flow Control Pause Frames Received Statistic Register, offset: 0x2DC. </p>

</div>
</div>
<a id="abc5c979ecc331b9ffceb8994a8d5779e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5c979ecc331b9ffceb8994a8d5779e">&#9670;&nbsp;</a></span>IEEE_R_FRAME_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Received OK Statistic Register, offset: 0x2CC. </p>

</div>
</div>
<a id="a688d2eaab3727da02627623b2e391188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688d2eaab3727da02627623b2e391188">&#9670;&nbsp;</a></span>IEEE_R_MACERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Overflow Count Statistic Register, offset: 0x2D8. </p>

</div>
</div>
<a id="a2bcf57cf8ad339722cc9766b66262e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcf57cf8ad339722cc9766b66262e98">&#9670;&nbsp;</a></span>IEEE_R_OCTETS_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_R_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0. </p>

</div>
</div>
<a id="a07b7009646b0f9892f126314f4ba028b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b7009646b0f9892f126314f4ba028b">&#9670;&nbsp;</a></span>IEEE_T_1COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_1COL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Single Collision Statistic Register, offset: 0x250. </p>

</div>
</div>
<a id="af1c5422fe921b0b0198a1d28c5de8dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c5422fe921b0b0198a1d28c5de8dda">&#9670;&nbsp;</a></span>IEEE_T_CSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_CSERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268. </p>

</div>
</div>
<a id="a650526b1a0351d7f5d2c42fe946fd3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650526b1a0351d7f5d2c42fe946fd3f2">&#9670;&nbsp;</a></span>IEEE_T_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258. </p>

</div>
</div>
<a id="a53dfc21810d270829017e769ecc5ba89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53dfc21810d270829017e769ecc5ba89">&#9670;&nbsp;</a></span>IEEE_T_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IEEE_T_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Statistic Register, offset: 0x248. </p>

</div>
</div>
<a id="a71897a36736e41a93fb634711097978e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71897a36736e41a93fb634711097978e">&#9670;&nbsp;</a></span>IEEE_T_EXCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_EXCOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260. </p>

</div>
</div>
<a id="a98b119533baaba320cd092c35a3c80d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b119533baaba320cd092c35a3c80d5">&#9670;&nbsp;</a></span>IEEE_T_FDXFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270. </p>

</div>
</div>
<a id="a42bb724ae44d259b06839016ef3db803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bb724ae44d259b06839016ef3db803">&#9670;&nbsp;</a></span>IEEE_T_FRAME_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted OK Statistic Register, offset: 0x24C. </p>

</div>
</div>
<a id="ac32365ce3b782aa9ebb4f9de2fa28ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32365ce3b782aa9ebb4f9de2fa28ffd">&#9670;&nbsp;</a></span>IEEE_T_LCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_LCOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Late Collision Statistic Register, offset: 0x25C. </p>

</div>
</div>
<a id="ae15aca0c18a3014721e0e8a77fd3a70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15aca0c18a3014721e0e8a77fd3a70b">&#9670;&nbsp;</a></span>IEEE_T_MACERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264. </p>

</div>
</div>
<a id="a5a6436fcacd4c51bc96d717b7dd6cdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6436fcacd4c51bc96d717b7dd6cdd7">&#9670;&nbsp;</a></span>IEEE_T_MCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_MCOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254. </p>

</div>
</div>
<a id="aed75ad63ba078d681a7c0af134a55e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed75ad63ba078d681a7c0af134a55e36">&#9670;&nbsp;</a></span>IEEE_T_OCTETS_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274. </p>

</div>
</div>
<a id="a610c0b8f5207d21f8a9b1ec1e4d6a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610c0b8f5207d21f8a9b1ec1e4d6a11f">&#9670;&nbsp;</a></span>IEEE_T_SQE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IEEE_T_SQE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Statistic Register, offset: 0x26C. </p>

</div>
</div>
<a id="a3b46ac79c15a26f46a1f80c2e8eac38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b46ac79c15a26f46a1f80c2e8eac38a">&#9670;&nbsp;</a></span>MIBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIB Control Register, offset: 0x64. </p>

</div>
</div>
<a id="a5732262f75ac691f797822c003bc284f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5732262f75ac691f797822c003bc284f">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MII Management Frame Register, offset: 0x40. </p>

</div>
</div>
<a id="afd532fd00205c7220b5297911dec03b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd532fd00205c7220b5297911dec03b6">&#9670;&nbsp;</a></span>MRBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRBR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Receive Buffer Size Register, offset: 0x188. </p>

</div>
</div>
<a id="aea79ef1ea1be4f26ae5bb69f275809fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea79ef1ea1be4f26ae5bb69f275809fe">&#9670;&nbsp;</a></span>MSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MII Speed Control Register, offset: 0x44. </p>

</div>
</div>
<a id="ab12bbb11036d78ad8b1c3dedcf98e5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12bbb11036d78ad8b1c3dedcf98e5e5">&#9670;&nbsp;</a></span>OPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Opcode/Pause Duration Register, offset: 0xEC. </p>

</div>
</div>
<a id="a687759e3d144a33dbc210784b178e9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687759e3d144a33dbc210784b178e9d4">&#9670;&nbsp;</a></span>PALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical Address Lower Register, offset: 0xE4. </p>

</div>
</div>
<a id="a473f8facf1825f54104e6983ce52bfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473f8facf1825f54104e6983ce52bfe5">&#9670;&nbsp;</a></span>PAUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical Address Upper Register, offset: 0xE8. </p>

</div>
</div>
<a id="a600feb14b73fe63772d050bfb7517ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600feb14b73fe63772d050bfb7517ee0">&#9670;&nbsp;</a></span>RACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RACC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Accelerator Function Configuration, offset: 0x1C4. </p>

</div>
</div>
<a id="a0f6b49bfc3852683aa0aad71ac04a16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6b49bfc3852683aa0aad71ac04a16e">&#9670;&nbsp;</a></span>RAEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Almost Empty Threshold, offset: 0x198. </p>

</div>
</div>
<a id="acedabff5ab54259a941c628f14d49425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedabff5ab54259a941c628f14d49425">&#9670;&nbsp;</a></span>RAFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Almost Full Threshold, offset: 0x19C. </p>

</div>
</div>
<a id="aa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Control Register, offset: 0x84. </p>

</div>
</div>
<a id="a599e1eea91be0c79d3cae22017eaab71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599e1eea91be0c79d3cae22017eaab71">&#9670;&nbsp;</a></span>RDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Descriptor Active Register, offset: 0x10. </p>

</div>
</div>
<a id="a7eda4bf49994b05a251b0912e8da1dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eda4bf49994b05a251b0912e8da1dab">&#9670;&nbsp;</a></span>RDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Descriptor Ring Start Register, offset: 0x180. </p>

</div>
</div>
<a id="a71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2f7b081f7b017963765b3b77e7211da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f7b081f7b017963765b3b77e7211da">&#9670;&nbsp;</a></span>RESERVED_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_10[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c8ba5d1f4665648e9d202bb51a8a712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8ba5d1f4665648e9d202bb51a8a712">&#9670;&nbsp;</a></span>RESERVED_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_11[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25415f08b1c72e5eb7e9df0accbc647e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25415f08b1c72e5eb7e9df0accbc647e">&#9670;&nbsp;</a></span>RESERVED_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_12[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5eec8cff795ab88e239585bcce8c3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5eec8cff795ab88e239585bcce8c3dc">&#9670;&nbsp;</a></span>RESERVED_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_13[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41df17b6bf244e5626bf5f8f433808c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41df17b6bf244e5626bf5f8f433808c6">&#9670;&nbsp;</a></span>RESERVED_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_14[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2208430268ade993e2cd3fa3576847a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2208430268ade993e2cd3fa3576847a">&#9670;&nbsp;</a></span>RESERVED_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_15[284]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a020039553a46647651ee3de991bbd941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020039553a46647651ee3de991bbd941">&#9670;&nbsp;</a></span>RESERVED_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_16[488]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e60525cb6cf392df908d0e076003558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e60525cb6cf392df908d0e076003558">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adafb614304cc42f044f8f558a5b9b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafb614304cc42f044f8f558a5b9b340">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28abdcb21be439741a5d93fd91acff26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28abdcb21be439741a5d93fd91acff26">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac994386404e26f26f6bd1d6a01d17825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac994386404e26f26f6bd1d6a01d17825">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa254b15c18f852d005da907e52a50c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa254b15c18f852d005da907e52a50c25">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f61329171a8b4d554f60e46471ef6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f61329171a8b4d554f60e46471ef6e7">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae966cab4db7c6918819d94b5d86b724c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae966cab4db7c6918819d94b5d86b724c">&#9670;&nbsp;</a></span>RESERVED_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_8[40]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7aaeb486c85a458f5ce129f0d3efde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7aaeb486c85a458f5ce129f0d3efde9">&#9670;&nbsp;</a></span>RESERVED_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_9[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6459c121962efde5c35d444d3dce19c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6459c121962efde5c35d444d3dce19c7">&#9670;&nbsp;</a></span>RMON_R_BC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Broadcast Packets Statistic Register, offset: 0x288. </p>

</div>
</div>
<a id="a98acbbbfee54ea1c4761ee5951e2d126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98acbbbfee54ea1c4761ee5951e2d126">&#9670;&nbsp;</a></span>RMON_R_CRC_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets with CRC/Align Error Statistic Register, offset: 0x290. </p>

</div>
</div>
<a id="aee35958691ebf65df297df51e831818e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee35958691ebf65df297df51e831818e">&#9670;&nbsp;</a></span>RMON_R_FRAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C. </p>

</div>
</div>
<a id="aab2ebadf7930c35c12988b9fe13d5717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2ebadf7930c35c12988b9fe13d5717">&#9670;&nbsp;</a></span>RMON_R_JAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0. </p>

</div>
</div>
<a id="a73f455f86576de6c6f8bc81fd55f1ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f455f86576de6c6f8bc81fd55f1ccc">&#9670;&nbsp;</a></span>RMON_R_MC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Multicast Packets Statistic Register, offset: 0x28C. </p>

</div>
</div>
<a id="a0bdaf564c0d4534a985a8dc0fd40febf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdaf564c0d4534a985a8dc0fd40febf">&#9670;&nbsp;</a></span>RMON_R_OCTETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Octets Statistic Register, offset: 0x2C4. </p>

</div>
</div>
<a id="a2c290a5355b4926b7474f6182a307ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c290a5355b4926b7474f6182a307ac5">&#9670;&nbsp;</a></span>RMON_R_OVERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298. </p>

</div>
</div>
<a id="af34a91d827363118fe9b09dff356fc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34a91d827363118fe9b09dff356fc40">&#9670;&nbsp;</a></span>RMON_R_P1024TO2047</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC. </p>

</div>
</div>
<a id="a292f0125073f649729d64219c1d7dc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292f0125073f649729d64219c1d7dc52">&#9670;&nbsp;</a></span>RMON_R_P128TO255</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0. </p>

</div>
</div>
<a id="a58322abf0730d2787f99f25acb9560c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58322abf0730d2787f99f25acb9560c6">&#9670;&nbsp;</a></span>RMON_R_P256TO511</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4. </p>

</div>
</div>
<a id="af77be1e3f50ad88ef065ae705921e078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77be1e3f50ad88ef065ae705921e078">&#9670;&nbsp;</a></span>RMON_R_P512TO1023</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8. </p>

</div>
</div>
<a id="a7734364705f07e224edb096017ec3ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7734364705f07e224edb096017ec3ec2">&#9670;&nbsp;</a></span>RMON_R_P64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 64-Byte Packets Statistic Register, offset: 0x2A8. </p>

</div>
</div>
<a id="a52905aa4385d66a0c9d843c7bef57da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52905aa4385d66a0c9d843c7bef57da5">&#9670;&nbsp;</a></span>RMON_R_P65TO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC. </p>

</div>
</div>
<a id="aca835ef3ce11b8556e13ce28f2ddbb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca835ef3ce11b8556e13ce28f2ddbb3a">&#9670;&nbsp;</a></span>RMON_R_P_GTE2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0. </p>

</div>
</div>
<a id="a56f6d97274f93f49b3fe6ea36b02e936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f6d97274f93f49b3fe6ea36b02e936">&#9670;&nbsp;</a></span>RMON_R_PACKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packet Count Statistic Register, offset: 0x284. </p>

</div>
</div>
<a id="a17f7f394f4d8a256c257a69badee94dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f7f394f4d8a256c257a69badee94dd">&#9670;&nbsp;</a></span>RMON_R_RESVD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RMON_R_RESVD_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Statistic Register, offset: 0x2A4. </p>

</div>
</div>
<a id="ad97d01d705241a209ef718530e148ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97d01d705241a209ef718530e148ff8">&#9670;&nbsp;</a></span>RMON_R_UNDERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_R_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294. </p>

</div>
</div>
<a id="a2515be4fc15d5a32d6919fddb7f4715e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2515be4fc15d5a32d6919fddb7f4715e">&#9670;&nbsp;</a></span>RMON_T_BC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Broadcast Packets Statistic Register, offset: 0x208. </p>

</div>
</div>
<a id="aeb3c90dd51644caef781d9bfe024cc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3c90dd51644caef781d9bfe024cc34">&#9670;&nbsp;</a></span>RMON_T_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_COL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Collision Count Statistic Register, offset: 0x224. </p>

</div>
</div>
<a id="a6c0a8e6e64ee686299b43b4f27a536ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c0a8e6e64ee686299b43b4f27a536ee">&#9670;&nbsp;</a></span>RMON_T_CRC_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets with CRC/Align Error Statistic Register, offset: 0x210. </p>

</div>
</div>
<a id="ae1fd7f4d64b98c2e31ab15a0d326e5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1fd7f4d64b98c2e31ab15a0d326e5cf">&#9670;&nbsp;</a></span>RMON_T_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RMON_T_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Statistic Register, offset: 0x200. </p>

</div>
</div>
<a id="a43ff03080792022c5185c36be6c1a3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ff03080792022c5185c36be6c1a3c5">&#9670;&nbsp;</a></span>RMON_T_FRAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C. </p>

</div>
</div>
<a id="af9bf25576c07f0aa60ecc4e22abd8221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bf25576c07f0aa60ecc4e22abd8221">&#9670;&nbsp;</a></span>RMON_T_JAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220. </p>

</div>
</div>
<a id="a0ad31fd558803b36545551f51cd5ad48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad31fd558803b36545551f51cd5ad48">&#9670;&nbsp;</a></span>RMON_T_MC_PKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Multicast Packets Statistic Register, offset: 0x20C. </p>

</div>
</div>
<a id="aa4c2d440cda7c77793260d588ac6c915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c2d440cda7c77793260d588ac6c915">&#9670;&nbsp;</a></span>RMON_T_OCTETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Octets Statistic Register, offset: 0x244. </p>

</div>
</div>
<a id="aed13287b0e5f9fa24d990f98215852db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed13287b0e5f9fa24d990f98215852db">&#9670;&nbsp;</a></span>RMON_T_OVERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218. </p>

</div>
</div>
<a id="a0e2ad1f67bcf39cf401b641b78efb860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2ad1f67bcf39cf401b641b78efb860">&#9670;&nbsp;</a></span>RMON_T_P1024TO2047</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C. </p>

</div>
</div>
<a id="a8935928022e4abf9f86401bf076bf8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8935928022e4abf9f86401bf076bf8b5">&#9670;&nbsp;</a></span>RMON_T_P128TO255</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 128- to 255-byte Packets Statistic Register, offset: 0x230. </p>

</div>
</div>
<a id="af019ca567266ea7a1319f463f5ded206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af019ca567266ea7a1319f463f5ded206">&#9670;&nbsp;</a></span>RMON_T_P256TO511</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 256- to 511-byte Packets Statistic Register, offset: 0x234. </p>

</div>
</div>
<a id="a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">&#9670;&nbsp;</a></span>RMON_T_P512TO1023</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238. </p>

</div>
</div>
<a id="a1d5232b06af7603d13d2f1ab3a045e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5232b06af7603d13d2f1ab3a045e3a">&#9670;&nbsp;</a></span>RMON_T_P64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 64-Byte Packets Statistic Register, offset: 0x228. </p>

</div>
</div>
<a id="ac5c60306f0cbf3296aeb3a2144c64318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c60306f0cbf3296aeb3a2144c64318">&#9670;&nbsp;</a></span>RMON_T_P65TO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C. </p>

</div>
</div>
<a id="ae6d9a2af05e1aba8b3df363807fd4682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d9a2af05e1aba8b3df363807fd4682">&#9670;&nbsp;</a></span>RMON_T_P_GTE2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240. </p>

</div>
</div>
<a id="a249efa2e09d4eaaca401fd5d0c9ea6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249efa2e09d4eaaca401fd5d0c9ea6db">&#9670;&nbsp;</a></span>RMON_T_PACKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packet Count Statistic Register, offset: 0x204. </p>

</div>
</div>
<a id="a4917a98c71a46e6953efeee6058352c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4917a98c71a46e6953efeee6058352c6">&#9670;&nbsp;</a></span>RMON_T_UNDERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RMON_T_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214. </p>

</div>
</div>
<a id="a19d1ada2a3173e7a98019a06f225ca1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d1ada2a3173e7a98019a06f225ca1b">&#9670;&nbsp;</a></span>RSEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Section Empty Threshold, offset: 0x194. </p>

</div>
</div>
<a id="afe03d0d221895523af2f04cb4d9bffde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe03d0d221895523af2f04cb4d9bffde">&#9670;&nbsp;</a></span>RSFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Section Full Threshold, offset: 0x190. </p>

</div>
</div>
<a id="ab097ec03994319ea1c1828f658f1ccd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab097ec03994319ea1c1828f658f1ccd5">&#9670;&nbsp;</a></span>TACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TACC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Accelerator Function Configuration, offset: 0x1C0. </p>

</div>
</div>
<a id="ad2e6e0c9711ff56392ec464df937ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e6e0c9711ff56392ec464df937ca60">&#9670;&nbsp;</a></span>TAEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Almost Empty Threshold, offset: 0x1A4. </p>

</div>
</div>
<a id="abd65e2dd155f2feef477f2cfa4944417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd65e2dd155f2feef477f2cfa4944417">&#9670;&nbsp;</a></span>TAFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Almost Full Threshold, offset: 0x1A8. </p>

</div>
</div>
<a id="acbf8e0ec377fe890176a18307fd35a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf8e0ec377fe890176a18307fd35a21">&#9670;&nbsp;</a></span>TCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Compare Capture Register, array offset: 0x60C, array step: 0x8. </p>

</div>
</div>
<a id="ae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Control Register, offset: 0xC4. </p>

</div>
</div>
<a id="ae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Control Status Register, array offset: 0x608, array step: 0x8. </p>

</div>
</div>
<a id="adf43b4fab7d23c0ec0460a909c0f7c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf43b4fab7d23c0ec0460a909c0f7c17">&#9670;&nbsp;</a></span>TDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Descriptor Active Register, offset: 0x14. </p>

</div>
</div>
<a id="aec31d2f10b3f9355318e8cc1fbdf2256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec31d2f10b3f9355318e8cc1fbdf2256">&#9670;&nbsp;</a></span>TDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Buffer Descriptor Ring Start Register, offset: 0x184. </p>

</div>
</div>
<a id="a6f998d9c7881c536321d01486f45e762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f998d9c7881c536321d01486f45e762">&#9670;&nbsp;</a></span>TFWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Watermark Register, offset: 0x144. </p>

</div>
</div>
<a id="aa0c8a7c3033edc4f7bf62a7ebd8e1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c8a7c3033edc4f7bf62a7ebd8e1b06">&#9670;&nbsp;</a></span>TGSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Global Status Register, offset: 0x604. </p>

</div>
</div>
<a id="ad3911df332cf29c7f90c10fd5bc50945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3911df332cf29c7f90c10fd5bc50945">&#9670;&nbsp;</a></span>TIPG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIPG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Inter-Packet Gap, offset: 0x1AC. </p>

</div>
</div>
<a id="a02c3a9264952dcae9b7a318840127a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c3a9264952dcae9b7a318840127a91">&#9670;&nbsp;</a></span>TSEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Section Empty Threshold, offset: 0x1A0. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_e_n_e_t___type.html">ENET_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
