// Seed: 3991533949
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  always id_3 = #1 1'b0;
  wire id_4;
  wire id_5;
  id_6(
      1, 1
  );
  initial begin : LABEL_0
    id_5 = id_5.id_5;
  end
  wire id_7;
  assign module_1.type_9 = 0;
  wire id_8;
  wire id_9 = id_7;
  wire id_10;
  wire id_11;
  genvar id_12, id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
    , id_4,
    input  wand id_2
);
  reg id_5;
  function id_6(input reg id_7);
    if (1) id_7 <= #id_6 id_5;
    id_7 <= 1'b0;
  endfunction
  assign id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
