-- generated by newgenasym Wed Jul 20 14:10:11 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad633arz is
    port (    
	\+vs\:     INOUT  STD_LOGIC;    
	\-vs\:     INOUT  STD_LOGIC;    
	W:         INOUT  STD_LOGIC;    
	X1:        INOUT  STD_LOGIC;    
	X2:        INOUT  STD_LOGIC;    
	Y1:        INOUT  STD_LOGIC;    
	Y2:        INOUT  STD_LOGIC;    
	Z:         INOUT  STD_LOGIC);
end ad633arz;
