

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_3'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.346 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_3_02 = alloca i32 1"   --->   Operation 5 'alloca' 'c_3_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_0_03 = alloca i32 1"   --->   Operation 6 'alloca' 'c_0_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_1_04 = alloca i32 1"   --->   Operation 7 'alloca' 'c_1_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_2_05 = alloca i32 1"   --->   Operation 8 'alloca' 'c_2_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_3"   --->   Operation 9 'read' 'out_bits_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_2_2_reload"   --->   Operation 10 'read' 'out_bits_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_1_2_reload"   --->   Operation 11 'read' 'out_bits_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_bits_0_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_0_21_reload"   --->   Operation 12 'read' 'out_bits_0_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln414 = store i3 0, i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 13 'store' 'store_ln414' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%icmp_ln414 = icmp_eq  i3 %i, i3 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 16 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.57ns)   --->   "%add_ln414 = add i3 %i, i3 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 17 'add' 'add_ln414' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %for.inc43.split, void %for.body50.preheader.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 18 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln414 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 19 'specpipeline' 'specpipeline_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 21 'trunc' 'trunc_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%x = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_0_21_reload_read, i32 %out_bits_1_2_reload_read, i32 %out_bits_2_2_reload_read, i32 %out_bits_3_read, i2 %trunc_ln415" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 22 'mux' 'x' <Predicate = (!icmp_ln414)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @llvm.part.select.i32, i32 %x, i32 31, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 23 'partselect' 'tmp_6' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_6, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 24 'cttz' 'c_1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%switch_ln415 = switch i2 %trunc_ln415, void %branch11, i2 0, void %for.inc43.split.for.inc43.split28_crit_edge, i2 1, void %for.inc43.split.for.inc43.split28_crit_edge6, i2 2, void %branch10" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 25 'switch' 'switch_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_2_05" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 26 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 27 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_1_04" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 28 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 29 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_0_03" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 30 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 31 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %c_1, i32 %c_3_02" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 32 'store' 'store_ln81' <Predicate = (!icmp_ln414 & trunc_ln415 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc43.split28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415]   --->   Operation 33 'br' 'br_ln415' <Predicate = (!icmp_ln414 & trunc_ln415 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln414 = store i3 %add_ln414, i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 34 'store' 'store_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln414 = br void %for.inc43" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414]   --->   Operation 35 'br' 'br_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_3_02_load = load i32 %c_3_02"   --->   Operation 36 'load' 'c_3_02_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c_0_03_load = load i32 %c_0_03"   --->   Operation 37 'load' 'c_0_03_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%c_1_04_load = load i32 %c_1_04"   --->   Operation 38 'load' 'c_1_04_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_2_05_load = load i32 %c_2_05"   --->   Operation 39 'load' 'c_2_05_load' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_2_05_out, i32 %c_2_05_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_1_04_out, i32 %c_1_04_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_0_03_out, i32 %c_0_03_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_3_02_out, i32 %c_3_02_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.346ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln414', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414) of constant 0 on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414 [18]  (0.387 ns)
	'load' operation 3 bit ('i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:415) on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414 [21]  (0.000 ns)
	'add' operation 3 bit ('add_ln414', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414) [23]  (0.572 ns)
	'store' operation 0 bit ('store_ln414', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414) of variable 'add_ln414', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414 on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414 [46]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
