============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:18:01 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs319/A                                      +0     115   
  drc_bufs319/Y     BUFX2             3 16.6   22   +48     162 F 
  g243/A                                             +0     162   
  g243/YC           HAX1              1  3.4   20   +54     217 F 
  g239/B                                             +0     217   
  g239/YC           HAX1              1  3.4   20   +50     267 F 
  g235/B                                             +0     267   
  g235/YC           HAX1              1  3.4   20   +50     317 F 
  g231/B                                             +0     317   
  g231/YC           HAX1              1  3.4   20   +50     368 F 
  g227/B                                             +0     368   
  g227/YC           HAX1              1  3.4   20   +50     418 F 
  g223/B                                             +0     418   
  g223/YC           HAX1              1  3.4   20   +50     468 F 
  g219/B                                             +0     468   
  g219/YC           HAX1              1  3.4   20   +50     518 F 
  g215/B                                             +0     518   
  g215/YC           HAX1              1  3.4   20   +50     568 F 
  g211/B                                             +0     568   
  g211/YC           HAX1              1  3.4   20   +50     618 F 
  g207/B                                             +0     618   
  g207/YC           HAX1              1  1.8   15   +47     666 F 
  g3/B                                               +0     666   
  g3/Y              AND2X1            1  5.0   25   +50     715 F 
  g341/A                                             +0     715   
  g341/Y            XOR2X1            1  2.0   42   +34     749 R 
  out_reg[11]/D     DFFSR                            +0     749   
  out_reg[11]/CLK   setup                       0   +84     834 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4116ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[11]/D

path   2:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs319/A                                      +0     115   
  drc_bufs319/Y     BUFX2             3 16.6   22   +48     162 F 
  g243/A                                             +0     162   
  g243/YC           HAX1              1  3.4   20   +54     217 F 
  g239/B                                             +0     217   
  g239/YC           HAX1              1  3.4   20   +50     267 F 
  g235/B                                             +0     267   
  g235/YC           HAX1              1  3.4   20   +50     317 F 
  g231/B                                             +0     317   
  g231/YC           HAX1              1  3.4   20   +50     368 F 
  g227/B                                             +0     368   
  g227/YC           HAX1              1  3.4   20   +50     418 F 
  g223/B                                             +0     418   
  g223/YC           HAX1              1  3.4   20   +50     468 F 
  g219/B                                             +0     468   
  g219/YC           HAX1              1  3.4   20   +50     518 F 
  g215/B                                             +0     518   
  g215/YC           HAX1              1  3.4   20   +50     568 F 
  g211/B                                             +0     568   
  g211/YC           HAX1              1  3.4   20   +50     618 F 
  g207/B                                             +0     618   
  g207/YS           HAX1              1  2.8   18   +51     669 R 
  g204/A                                             +0     669   
  g204/Y            MUX2X1            1  1.5   24   +22     692 F 
  g203/A                                             +0     692   
  g203/Y            INVX1             1  2.0    0    +5     697 R 
  out_reg[10]/D     DFFSR                            +0     697   
  out_reg[10]/CLK   setup                       0   +70     767 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4183ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[10]/D

path   3:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g2/A                                                +0     599   
  g2/Y               XOR2X1            1  2.0   41   +64     663 R 
  out_reg[0]/D       DFFSR                            +0     663   
  out_reg[0]/CLK     setup                       0   +84     748 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4202ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[0]/D

path   4:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g241/S                                              +0     599   
  g241/Y             MUX2X1            1  1.5   24   +71     670 F 
  g240/A                                              +0     670   
  g240/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[1]/D       DFFSR                            +0     675   
  out_reg[1]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   5:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g237/S                                              +0     599   
  g237/Y             MUX2X1            1  1.5   24   +71     670 F 
  g236/A                                              +0     670   
  g236/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[2]/D       DFFSR                            +0     675   
  out_reg[2]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   6:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g233/S                                              +0     599   
  g233/Y             MUX2X1            1  1.5   24   +71     670 F 
  g232/A                                              +0     670   
  g232/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[3]/D       DFFSR                            +0     675   
  out_reg[3]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   7:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g229/S                                              +0     599   
  g229/Y             MUX2X1            1  1.5   24   +71     670 F 
  g228/A                                              +0     670   
  g228/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[4]/D       DFFSR                            +0     675   
  out_reg[4]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   8:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g225/S                                              +0     599   
  g225/Y             MUX2X1            1  1.5   24   +71     670 F 
  g224/A                                              +0     670   
  g224/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[5]/D       DFFSR                            +0     675   
  out_reg[5]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   9:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g221/S                                              +0     599   
  g221/Y             MUX2X1            1  1.5   24   +71     670 F 
  g220/A                                              +0     670   
  g220/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[6]/D       DFFSR                            +0     675   
  out_reg[6]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path  10:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int2)     launch                                    0 R 
prg_c
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           1  2.3   43   +38     374 R 
  comp4/a_gt_b 
prg_c/sn_out 
g21/B                                                 +0     374   
g21/Y                AND2X1            1  2.3   30   +40     414 R 
g20/B                                                 +0     414   
g20/Y                AND2X1           12 48.7  253  +184     599 R 
stoch2bin_out/en 
  g217/S                                              +0     599   
  g217/Y             MUX2X1            1  1.5   24   +71     670 F 
  g216/A                                              +0     670   
  g216/Y             INVX1             1  2.0    0    +5     675 R 
  out_reg[7]/D       DFFSR                            +0     675   
  out_reg[7]/CLK     setup                       0   +70     745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4205ps 
Start-point  : prg_c/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D
