

================================================================
== Vitis HLS Report for 'merge_sort_batch0_94'
================================================================
* Date:           Mon Apr 24 11:06:50 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_99_1  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      294|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      140|    -|
|Register             |        -|     -|      169|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      169|      434|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_132_p2         |         +|   0|  0|  25|          18|           1|
    |j_161_fu_241_p2            |         +|   0|  0|  39|          32|           1|
    |j_162_fu_178_p2            |         +|   0|  0|  39|          32|           1|
    |k_159_fu_231_p2            |         +|   0|  0|  39|          32|           1|
    |k_160_fu_194_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln101_fu_155_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_167_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_113           |       and|   0|  0|   2|           1|           1|
    |ap_condition_128           |       and|   0|  0|   2|           1|           1|
    |ap_condition_278           |       and|   0|  0|   2|           1|           1|
    |ap_condition_282           |       and|   0|  0|   2|           1|           1|
    |ap_condition_288           |       and|   0|  0|   2|           1|           1|
    |ap_condition_292           |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_1_fu_149_p2     |      icmp|   0|  0|  20|          32|          17|
    |icmp_ln101_fu_143_p2       |      icmp|   0|  0|  20|          32|          17|
    |icmp_ln102_fu_225_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln112_fu_161_p2       |      icmp|   0|  0|  20|          32|          17|
    |icmp_ln99_fu_126_p2        |      icmp|   0|  0|  13|          18|          18|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 294|         302|         117|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_160                    |   9|          2|   18|         36|
    |ap_sig_allocacmp_j_160                    |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_158                    |  14|          3|   32|         96|
    |i_fu_34                                   |   9|          2|   18|         36|
    |j_fu_42                                   |  20|          4|   32|        128|
    |k_fu_38                                   |  14|          3|   32|         96|
    |multi_radix_oct_kmerge_temp0_60_address0  |  14|          3|   17|         51|
    |multi_radix_oct_kmerge_temp0_61_address0  |  14|          3|   17|         51|
    |multi_radix_oct_kmerge_temp1_30_d0        |  14|          3|   32|         96|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 140|         30|  232|        690|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |and_ln101_reg_288                             |   1|   0|    1|          0|
    |and_ln112_reg_297                             |   1|   0|    1|          0|
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |i_fu_34                                       |  18|   0|   18|          0|
    |j_160_reg_280                                 |  32|   0|   32|          0|
    |j_fu_42                                       |  32|   0|   32|          0|
    |k_158_reg_275                                 |  32|   0|   32|          0|
    |k_fu_38                                       |  32|   0|   32|          0|
    |multi_radix_oct_kmerge_temp1_30_addr_reg_292  |  18|   0|   18|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 169|   0|  169|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_continue                               |   in|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|             merge_sort_batch0.94|  return value|
|multi_radix_oct_kmerge_temp0_60_address0  |  out|   17|   ap_memory|  multi_radix_oct_kmerge_temp0_60|         array|
|multi_radix_oct_kmerge_temp0_60_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp0_60|         array|
|multi_radix_oct_kmerge_temp0_60_q0        |   in|   32|   ap_memory|  multi_radix_oct_kmerge_temp0_60|         array|
|multi_radix_oct_kmerge_temp0_61_address0  |  out|   17|   ap_memory|  multi_radix_oct_kmerge_temp0_61|         array|
|multi_radix_oct_kmerge_temp0_61_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp0_61|         array|
|multi_radix_oct_kmerge_temp0_61_q0        |   in|   32|   ap_memory|  multi_radix_oct_kmerge_temp0_61|         array|
|multi_radix_oct_kmerge_temp1_30_address0  |  out|   18|   ap_memory|  multi_radix_oct_kmerge_temp1_30|         array|
|multi_radix_oct_kmerge_temp1_30_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp1_30|         array|
|multi_radix_oct_kmerge_temp1_30_we0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp1_30|         array|
|multi_radix_oct_kmerge_temp1_30_d0        |  out|   32|   ap_memory|  multi_radix_oct_kmerge_temp1_30|         array|
+------------------------------------------+-----+-----+------------+---------------------------------+--------------+

