INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Projects/VGA/VGA.srcs/sources_1/new/ClockDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockDivider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Projects/VGA/VGA.srcs/sources_1/new/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Projects/VGA/VGA.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
