===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.6120 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8449 ( 12.2%)    3.8449 ( 13.9%)  FIR Parser
    7.3009 ( 23.2%)    5.4112 ( 19.6%)  'firrtl.circuit' Pipeline
    1.2649 (  4.0%)    0.6326 (  2.3%)    'firrtl.module' Pipeline
    1.0979 (  3.5%)    0.5522 (  2.0%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1634 (  0.5%)    0.0846 (  0.3%)      LowerCHIRRTLPass
    0.1543 (  0.5%)    0.1543 (  0.6%)    InferWidths
    0.5133 (  1.6%)    0.5133 (  1.9%)    InferResets
    0.0518 (  0.2%)    0.0518 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0519 (  0.2%)    0.0519 (  0.2%)    PrefixModules
    0.3723 (  1.2%)    0.3723 (  1.3%)    LowerFIRRTLTypes
    1.7072 (  5.4%)    0.8538 (  3.1%)    'firrtl.module' Pipeline
    0.5766 (  1.8%)    0.2975 (  1.1%)      ExpandWhens
    0.0211 (  0.1%)    0.0108 (  0.0%)      RemoveResets
    1.1046 (  3.5%)    0.5614 (  2.0%)      Canonicalizer
    0.2360 (  0.8%)    0.2360 (  0.9%)    Inliner
    1.8647 (  5.9%)    1.8647 (  6.8%)    IMConstProp
    0.0486 (  0.2%)    0.0486 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.8069 (  2.6%)    0.4035 (  1.5%)    'firrtl.module' Pipeline
    0.8046 (  2.6%)    0.4025 (  1.5%)      Canonicalizer
    0.1786 (  0.6%)    0.1786 (  0.6%)    CreateSiFiveMetadata
    0.1444 (  0.5%)    0.1444 (  0.5%)    EmitOMIR
    0.0505 (  0.2%)    0.0505 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.3072 (  4.2%)    1.3072 (  4.7%)  LowerFIRRTLToHW
    0.3106 (  1.0%)    0.3106 (  1.1%)  HWMemSimImpl
    3.8436 ( 12.2%)    1.9224 (  7.0%)  'hw.module' Pipeline
    0.3813 (  1.2%)    0.2018 (  0.7%)    HWCleanup
    0.7663 (  2.4%)    0.3948 (  1.4%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.2391 (  7.1%)    1.1201 (  4.1%)    Canonicalizer
    0.0168 (  0.1%)    0.0102 (  0.0%)    HWLegalizeModules
    0.4301 (  1.4%)    0.2345 (  0.8%)    PrettifyVerilog
   14.8071 ( 47.1%)   14.8071 ( 53.6%)  ExportVerilog
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   31.4241 (100.0%)   27.6120 (100.0%)  Total

{
  totalTime: 27.647,
  maxMemory: 822906880
}
