$date
	Mon Sep 22 16:48:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_ff_asynrst_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 ! qb $end
$var wire 1 $ r $end
$var wire 1 % rst $end
$var wire 1 & s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
1$
1%
#15
1#
#20
0#
0$
1&
#25
0!
1"
1#
#30
0#
1$
#35
x!
x"
1#
#40
0#
