# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 22
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-42.10"
module \scope_task
  attribute \src "dut.sv:1.31-1.32"
  wire width 4 input 1 \k
  attribute \src "dut.sv:1.52-1.53"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.55-1.56"
  wire width 16 output 3 \y
  attribute \src "dut.sv:29.16-29.21"
  attribute \reg 1
  wire width 16 \temp1
  attribute \src "dut.sv:29.23-29.28"
  attribute \reg 1
  wire width 16 \temp2
  attribute \src "dut.sv:31.5-41.8"
  wire width 16 $0\x
  attribute \src "dut.sv:31.5-41.8"
  wire width 16 $0\y
  attribute \src "dut.sv:31.5-41.8"
  wire width 16 $0\temp1
  attribute \src "dut.sv:31.5-41.8"
  wire width 16 $0\temp2
  attribute \nosync 1
  attribute \src "dut.sv:4.21-4.22"
  wire width 4 \task_01$func$dut.sv:36$2.a
  attribute \src "dut.sv:36.9-36.26"
  wire width 4 $0\task_01$func$dut.sv:36$2.a[3:0]$3
  attribute \nosync 1
  attribute \src "dut.sv:5.23-5.29"
  wire width 16 \task_01$func$dut.sv:36$2.result
  attribute \src "dut.sv:36.9-36.26"
  wire width 16 $0\task_01$func$dut.sv:36$2.result[15:0]$4
  attribute \nosync 1
  attribute \src "dut.sv:6.9-6.19"
  wire width 16 \task_01$func$dut.sv:36$2.temp
  attribute \src "dut.sv:36.9-36.26"
  wire width 16 $0\task_01$func$dut.sv:36$2.temp[15:0]$5
  wire width 68 $auto$expression.cpp:2127:import_operation$6
  wire width 16 $auto$expression.cpp:2055:import_operation$8
  attribute \nosync 1
  attribute \src "dut.sv:15.21-15.22"
  wire width 4 \task_02$func$dut.sv:39$10.a
  attribute \src "dut.sv:39.9-39.26"
  wire width 4 $0\task_02$func$dut.sv:39$10.a[3:0]$11
  attribute \nosync 1
  attribute \src "dut.sv:16.23-16.29"
  wire width 16 \task_02$func$dut.sv:39$10.result
  attribute \src "dut.sv:39.9-39.26"
  wire width 16 $0\task_02$func$dut.sv:39$10.result[15:0]$12
  attribute \src "dut.sv:18.24-18.25"
  wire width 16 \task_02$func$dut.sv:39$10.foo.x
  attribute \src "dut.sv:39.9-39.26"
  wire width 16 $0\task_02$func$dut.sv:39$10.foo.x[15:0]$13
  attribute \src "dut.sv:18.27-18.28"
  wire width 16 \task_02$func$dut.sv:39$10.foo.z
  attribute \src "dut.sv:39.9-39.26"
  wire width 16 $0\task_02$func$dut.sv:39$10.foo.z[15:0]$14
  attribute \src "dut.sv:21.28-21.29"
  wire width 16 \task_02$func$dut.sv:39$10.foo.bar.x
  attribute \src "dut.sv:39.9-39.26"
  wire width 16 $0\task_02$func$dut.sv:39$10.foo.bar.x[15:0]$15
  wire width 64 $auto$expression.cpp:2055:import_operation$16
  wire width 16 $auto$expression.cpp:1871:import_operation$18
  wire width 16 $auto$rtlil.cc:3388:Xor$21
  cell $mul $mul$dut.sv:8$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 68
    connect \A \k
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010111
    connect \Y $auto$expression.cpp:2127:import_operation$6
  end
  cell $add $add$dut.sv:9$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 16'0000000000111100
    connect \B $auto$expression.cpp:2127:import_operation$6 [15:0]
    connect \Y $auto$expression.cpp:2055:import_operation$8
  end
  cell $add $add$dut.sv:22$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000001001101
    connect \B \k
    connect \Y $auto$expression.cpp:2055:import_operation$16
  end
  cell $neg $neg$dut.sv:23$19
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$expression.cpp:2055:import_operation$16 [15:0]
    connect \Y $auto$expression.cpp:1871:import_operation$18
  end
  cell $xor $xor$dut.sv:25$20
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 16'0000000000000000
    connect \B $auto$expression.cpp:1871:import_operation$18
    connect \Y $auto$rtlil.cc:3388:Xor$21
  end
  attribute \src "dut.sv:31.5-41.8"
  process $proc$dut.sv:31$1
    assign $0\temp1 \temp1
    assign $0\temp2 \temp2
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000111100
    assign $0\y 16'0000000000000000
    assign $0\task_01$func$dut.sv:36$2.a[3:0]$3 \k
    assign $0\task_01$func$dut.sv:36$2.temp[15:0]$5 $auto$expression.cpp:2127:import_operation$6 [15:0]
    assign $0\task_01$func$dut.sv:36$2.result[15:0]$4 $auto$expression.cpp:2055:import_operation$8
    assign $0\temp1 $auto$expression.cpp:2055:import_operation$8
    assign $0\x $auto$expression.cpp:2055:import_operation$8
    assign $0\task_02$func$dut.sv:39$10.a[3:0]$11 \k
    assign $0\task_02$func$dut.sv:39$10.foo.x[15:0]$13 16'0000000000000000
    assign $0\task_02$func$dut.sv:39$10.foo.bar.x[15:0]$15 $auto$expression.cpp:2055:import_operation$16 [15:0]
    assign $0\task_02$func$dut.sv:39$10.foo.z[15:0]$14 $auto$expression.cpp:1871:import_operation$18
    assign $0\task_02$func$dut.sv:39$10.result[15:0]$12 $auto$rtlil.cc:3388:Xor$21
    assign $0\temp2 $auto$rtlil.cc:3388:Xor$21
    assign $0\y $auto$rtlil.cc:3388:Xor$21
    sync always
      update \temp1 $0\temp1
      update \temp2 $0\temp2
      update \x $0\x
      update \y $0\y
      update \task_01$func$dut.sv:36$2.a 4'x
      update \task_01$func$dut.sv:36$2.result 16'x
      update \task_01$func$dut.sv:36$2.temp 16'x
      update \task_02$func$dut.sv:39$10.a 4'x
      update \task_02$func$dut.sv:39$10.result 16'x
      update \task_02$func$dut.sv:39$10.foo.x $0\task_02$func$dut.sv:39$10.foo.x[15:0]$13
      update \task_02$func$dut.sv:39$10.foo.z $0\task_02$func$dut.sv:39$10.foo.z[15:0]$14
      update \task_02$func$dut.sv:39$10.foo.bar.x $0\task_02$func$dut.sv:39$10.foo.bar.x[15:0]$15
  end
end
