Running: D:\SoftWare\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/mips_txt_isim_beh.exe -prj D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/MulDivUnit.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/UART.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/PC.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/NPC.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/MEM.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/MD_Unit.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/IF.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/ID.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/HazardUnit.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/GRF.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/EXT.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/EX.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/DM_output.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/DM_change.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/digital_tube.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/CP0.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/Controller.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/ALU_change.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/ALU.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/Tube.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/P7_TC.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/Head_UART.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/GPIO.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/cpu.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/Bridge.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/ipcore_dir/p8_test.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/ipcore_dir/DM_RAM.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/src/fpga_top.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/mips_tb.v" into library work
Analyzing Verilog file "D:/SoftWare/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module p8_test
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module DM_RAM
Compiling module HazardUnit
Compiling module PC
Compiling module IF
Compiling module GRF
Compiling module EXT
Compiling module NPC
Compiling module B_transfer
Compiling module Controller
Compiling module ID
Compiling module ALU
Compiling module MulUnit
Compiling module DivUnit
Compiling module MulDivUnit
Compiling module MD_Unit
Compiling module EX
Compiling module DM_In
Compiling module CP0
Compiling module MEM
Compiling module DM_Out
Compiling module cpu
Compiling module Bridge
Compiling module TC
Compiling module digital_tube
Compiling module Tube
Compiling module uart_count
Compiling module uart_rx
Compiling module uart_tx
Compiling module Head_UART
Compiling module GPIO
Compiling module fpga_top
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 25 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_txt_isim_beh.exe.sim\libPortability.dll".
Compiled 40 Verilog Units
Built simulation executable D:/coding_file/study/Lesson/co_lesson/lesson/p8/mips/mips_txt_isim_beh.exe
Fuse Memory Usage: 43448 KB
Fuse CPU Usage: 1671 ms
