`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/05/04 14:11:57
// Design Name: 
// Module Name: ALU
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ALU(
	input 	[11:0] 		alu_control,
	input	[31:0] 		alu_src1,
	input 	[31:0] 		alu_src2,
	output 	[31:0] 		alu_result
    );
	
	//ç°åœ¨æœ?12ä¸ªæ“ä½?
	wire 				op_add; 	//åŠ æ³•æ“ä½œ
	wire 				op_sub;	//å‡æ³•æ“ä½œ
	wire				op_slt;		//æœ‰ç¬¦å·æ¯”è¾ƒï¼Œå°äºç½®ä½
	wire 				op_sltu;	//æ— ç¬¦å·æ¯”è¾ƒï¼Œå°äºç½®ä½
	wire 				op_and; 	//æŒ‰ä½ä¸??
	wire				op_nor;		//æŒ‰ä½ä¸é
	wire 				op_or;		//æŒ‰ä½æˆ??
	wire 				op_xor;		//æŒ‰ä½å¼‚æˆ–
	wire				op_sll; 	//é€»è¾‘å·¦ç§»ï¼Œshift left logical
	wire 				op_srl;		//é€»è¾‘å³ç§»ï¼Œshift right logical
	wire 				op_sra;		//ç®—æœ¯å³ç§»ï¼Œshift right arithmetic
	wire 				op_lui; 	//é«˜ä½åŠ è½½ï¼Œload upper immediate	æ³¨æ„è¾“å…¥ä¸ºsrc2
	
	//11ä¸ªå­˜å‚¨ç»“æœçš„å¯„å­˜å™¨ï¼Œç©ºé—´æ¢æ—¶é—??
	wire 	[31:0]	 	add_sub_result;
	wire 	[31:0]		slt_result;
	wire 	[31:0]	 	sltu_result;
	wire 	[31:0]	 	and_result;
	wire 	[31:0]		nor_result;
	wire 	[31:0]	 	or_result;	
	wire 	[31:0]	 	xor_result;
	wire 	[31:0]		sll_result;
	wire 	[31:0]	 	srl_result;
	wire 	[31:0]	 	sra_result;
	wire 	[31:0]	 	lui_result;
	
	//{and, nor, or, xor, lui}
	assign and_result = alu_src1 & alu_src2;
	assign or_result = alu_src1 | alu_src2;
	assign nor_result = ~or_result;
	assign xor_result = alu_src1 ^ alu_src2;
	assign lui_result = {alu_src2[15:0], 16'b0};
	
	//{add, sub}
	wire	[31:0]		adder_a;
	wire	[31:0] 		adder_b;
	wire				adder_carryin;
	wire	[31:0]		adder_result;
	wire				adder_carryout;
	wire				adder_mid_carryout;
	
	assign adder_a = alu_src1;
	assign adder_b = (op_sub | op_slt | op_sltu) ? ~alu_src2 : alu_src2;
	assign adder_carryin = (op_sub | op_slt | op_sltu) ? 1'b1 : 1'b0;
	adder_16b lo(.src1(alu_src1[15:0]), .src2(alu_src2[15:0]), .carryin(adder_carryin), .res(adder_result[15:0]), .carryout(adder_mid_carryout));
	adder_16b hi(.src1(alu_src1[31:16]), .src2(alu_src2[31:16]), .carryin(adder_mid_carryout), .res(adder_result[31:16]), .carryout(adder_carryout));
	
	assign add_sub_result = adder_result;
	
	//{slt, sltu}
	//å¦‚æœsrc1ä¸ºè´Ÿæ•°ï¼Œsrc2ä¸ºæ­£æ•°ï¼›æˆ–src1,src2å¼‚å·ï¼Œç›¸åŠ ç»“æœä¸ºè´Ÿæ•°
	assign slt_result[31:1] = 31'b0; //å ä½
	assign slt_result[0] = (alu_src1[31] & ~alu_src2[31])
						 | ((~alu_src1[31] ^ alu_src2[31]) & adder_result[31]);
						 
	assign sltu_result[31:1] = 31'b0; //å ä½
	assign sltu_result[0] = ~adder_carryout;
	
	//{sll. srl, sra}
	assign sll_result = alu_src2 << alu_src1[4:0];
	assign srl_result = alu_src2 >> alu_src1[4:0];
	assign sra_result = ($signed(alu_src2)) >>> alu_src1[4:0];
	
	assign alu_result = 	({32{op_add|op_sub}} & add_sub_result)
						|	({32{op_slt}}		 & slt_result)
						|	({32{op_sltu}}		 & sltu_result)
						|	({32{op_and}}		 & and_result)
						|	({32{op_nor}}		 & nor_result)
						|	({32{op_or}}		 & or_result)
						|	({32{op_xor}}		 & xor_result)
						|	({32{op_sll}}		 & sll_result)
						|	({32{op_srl}}		 & srl_result)
						|	({32{op_sra}}		 & sra_result)
						|	({32{op_lui}}		 & lui_result);
	
endmodule
