irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 10, 2023 at 01:12:29 CST
irun
	TESTBED.v
	-define RTL
	-define FUNC
	-debug
	-incdir /usr/synthesis/dw/sim_ver/
	-notimingchecks
	-loadpli1 debpli:novas_pli_boot
	-y /RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/
	+libext+.v
ncvlog: *W,NOTIND: unable to access -INCDIR /usr/synthesis/dw/sim_ver/ (No such file or directory).
file: TESTBED.v
	module worklib.VIP:v
		errors: 0, warnings: 0
	module worklib.DW_fp_add:v
		errors: 0, warnings: 0
	module worklib.DW_fp_addsub:v
		errors: 0, warnings: 0
	module worklib.DW_fp_mult:v
		errors: 0, warnings: 0
	module worklib.PATTERN:v
		errors: 0, warnings: 0
module VIP(
         |
ncvlog: *W,RECOME (./VIP.v,6|9): recompiling design unit worklib.VIP:v.
	First compiled from line 6 of VIP.v.
(`include file: ./VIP.v line 6, file: TESTBED.v line 4)
	module worklib.TESTBENCH:v
		errors: 0, warnings: 0
ncvlog: *W,LIBNOU: Library "/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
DW_fp_mult #(inst_sig_width, inst_exp_width, inst_ieee_compliance) M0 (.a(mult_a), .b(mult_b), .rnd(3'b000), .z(mult_out));
                                                                    |
ncelab: *W,CUVWSP (./VIP.v,57|68): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/DW_fp_mult.v,88): status

DW_fp_add #(inst_sig_width, inst_exp_width, inst_ieee_compliance) A0 (.a(add_a), .b(add_b), .rnd(3'b000), .z(add_out));
                                                                   |
ncelab: *W,CUVWSP (./VIP.v,58|67): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/DW_fp_add.v,64): status

DW_fp_mult #(inst_sig_width, inst_exp_width, inst_ieee_compliance) M0 (.a(mult_a), .b(mult_b), .rnd(3'b000), .z(mult_out));
                                                                    |
ncelab: *W,CUVWSP (./PATTERN.v,74|68): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/DW_fp_mult.v,88): status

DW_fp_add #(inst_sig_width, inst_exp_width, inst_ieee_compliance) A0 (.a(add_a), .b(add_b), .rnd(3'b000), .z(add_out));
                                                                   |
ncelab: *W,CUVWSP (./PATTERN.v,75|67): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/DW_fp_add.v,64): status

	Top level design units:
		TESTBENCH
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DW_fp_add:v <0x5c236f50>
			streams:   4, words:  1323
		worklib.DW_fp_addsub:v <0x05a1c840>
			streams:   6, words: 16801
		worklib.DW_fp_mult:v <0x285bd692>
			streams:   6, words: 19705
		worklib.PATTERN:v <0x364f7f6c>
			streams:  17, words: 24569
		worklib.TESTBENCH:v <0x5c42c0a3>
			streams:   1, words:   613
		worklib.VIP:v <0x4e8b435f>
			streams:  29, words: 10645
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  9       6
		Registers:              212     124
		Scalar wires:             6       -
		Vectored wires:          27       -
		Always blocks:           15      15
		Initial blocks:          15      10
		Cont. assignments:       12       6
		Pseudo assignments:      12      11
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.TESTBENCH:v
Loading snapshot worklib.TESTBENCH:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'VIP.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
[0;34mPASS PATTERN NO.   1,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   2,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   3,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   4,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   5,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   6,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   7,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   8,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.   9,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  10,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  11,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  12,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  13,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  14,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  15,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  16,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  17,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  18,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  19,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  20,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  21,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  22,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  23,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  24,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  25,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  26,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  27,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  28,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  29,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  30,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  31,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  32,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  33,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  34,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  35,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  36,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  37,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  38,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  39,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  40,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  41,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  42,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  43,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  44,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  45,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  46,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  47,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  48,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  49,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  50,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  51,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  52,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  53,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  54,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  55,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  56,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  57,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  58,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  59,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  60,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  61,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  62,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  63,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  64,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  65,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  66,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  67,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  68,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  69,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  70,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  71,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  72,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  73,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  74,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  75,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  76,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  77,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  78,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  79,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  80,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  81,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  82,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  83,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  84,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  85,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  86,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  87,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  88,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  89,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  90,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  91,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  92,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  93,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  94,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  95,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  96,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  97,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  98,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO.  99,[m [0;32mexecution cycle :   6[m
[0;34mPASS PATTERN NO. 100,[m [0;32mexecution cycle :   6[m
--------------------------------------------------------------------
          ~(￣▽￣)~(＿△＿)~(￣▽￣)~(＿△＿)~(￣▽￣)~            
                         Congratulations!                           
                  You have passed all patterns!                     
--------------------------------------------------------------------
Simulation complete via $finish(1) at time 11515 NS + 0
./PATTERN.v:201 $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Apr 10, 2023 at 01:12:31 CST  (total: 00:00:02)
