{
  "module_name": "mt7622-reset.h",
  "hash_id": "0522e9ca361f9617f7d829802743a6841e82b3cb89f3ce450fa0dd32bb38cc01",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mt7622-reset.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT7622\n#define _DT_BINDINGS_RESET_CONTROLLER_MT7622\n\n \n#define MT7622_INFRA_EMI_REG_RST\t\t0\n#define MT7622_INFRA_DRAMC0_A0_RST\t\t1\n#define MT7622_INFRA_APCIRQ_EINT_RST\t\t3\n#define MT7622_INFRA_APXGPT_RST\t\t\t4\n#define MT7622_INFRA_SCPSYS_RST\t\t\t5\n#define MT7622_INFRA_PMIC_WRAP_RST\t\t7\n#define MT7622_INFRA_IRRX_RST\t\t\t9\n#define MT7622_INFRA_EMI_RST\t\t\t16\n#define MT7622_INFRA_WED0_RST\t\t\t17\n#define MT7622_INFRA_DRAMC_RST\t\t\t18\n#define MT7622_INFRA_CCI_INTF_RST\t\t19\n#define MT7622_INFRA_TRNG_RST\t\t\t21\n#define MT7622_INFRA_SYSIRQ_RST\t\t\t22\n#define MT7622_INFRA_WED1_RST\t\t\t25\n\n \n#define MT7622_PERI_UART0_SW_RST\t\t0\n#define MT7622_PERI_UART1_SW_RST\t\t1\n#define MT7622_PERI_UART2_SW_RST\t\t2\n#define MT7622_PERI_UART3_SW_RST\t\t3\n#define MT7622_PERI_UART4_SW_RST\t\t4\n#define MT7622_PERI_BTIF_SW_RST\t\t\t6\n#define MT7622_PERI_PWM_SW_RST\t\t\t8\n#define MT7622_PERI_AUXADC_SW_RST\t\t10\n#define MT7622_PERI_DMA_SW_RST\t\t\t11\n#define MT7622_PERI_IRTX_SW_RST\t\t\t13\n#define MT7622_PERI_NFI_SW_RST\t\t\t14\n#define MT7622_PERI_THERM_SW_RST\t\t16\n#define MT7622_PERI_MSDC0_SW_RST\t\t19\n#define MT7622_PERI_MSDC1_SW_RST\t\t20\n#define MT7622_PERI_I2C0_SW_RST\t\t\t22\n#define MT7622_PERI_I2C1_SW_RST\t\t\t23\n#define MT7622_PERI_I2C2_SW_RST\t\t\t24\n#define MT7622_PERI_SPI0_SW_RST\t\t\t33\n#define MT7622_PERI_SPI1_SW_RST\t\t\t34\n#define MT7622_PERI_FLASHIF_SW_RST\t\t36\n\n \n#define MT7622_TOPRGU_INFRA_RST\t\t\t0\n#define MT7622_TOPRGU_ETHDMA_RST\t\t1\n#define MT7622_TOPRGU_DDRPHY_RST\t\t6\n#define MT7622_TOPRGU_INFRA_AO_RST\t\t8\n#define MT7622_TOPRGU_CONN_RST\t\t\t9\n#define MT7622_TOPRGU_APMIXED_RST\t\t10\n#define MT7622_TOPRGU_CONN_MCU_RST\t\t12\n\n \n#define MT7622_SATA_PHY_REG_RST\t\t\t12\n#define MT7622_SATA_PHY_SW_RST\t\t\t13\n#define MT7622_SATA_AXI_BUS_RST\t\t\t15\n#define MT7622_PCIE1_CORE_RST\t\t\t19\n#define MT7622_PCIE1_MMIO_RST\t\t\t20\n#define MT7622_PCIE1_HRST\t\t\t21\n#define MT7622_PCIE1_USER_RST\t\t\t22\n#define MT7622_PCIE1_PIPE_RST\t\t\t23\n#define MT7622_PCIE0_CORE_RST\t\t\t27\n#define MT7622_PCIE0_MMIO_RST\t\t\t28\n#define MT7622_PCIE0_HRST\t\t\t29\n#define MT7622_PCIE0_USER_RST\t\t\t30\n#define MT7622_PCIE0_PIPE_RST\t\t\t31\n\n \n#define MT7622_SSUSB_PHY_PWR_RST\t\t3\n#define MT7622_SSUSB_MAC_PWR_RST\t\t4\n\n \n#define MT7622_ETHSYS_SYS_RST\t\t\t0\n#define MT7622_ETHSYS_MCM_RST\t\t\t2\n#define MT7622_ETHSYS_HSDMA_RST\t\t\t5\n#define MT7622_ETHSYS_FE_RST\t\t\t6\n#define MT7622_ETHSYS_GMAC_RST\t\t\t23\n#define MT7622_ETHSYS_EPHY_RST\t\t\t24\n#define MT7622_ETHSYS_CRYPTO_RST\t\t29\n#define MT7622_ETHSYS_PPE_RST\t\t\t31\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}