C51 COMPILER V9.01   STC8X_SYSCLK                                                          08/04/2021 11:57:17 PAGE 1   


C51 COMPILER V9.01, COMPILATION OF MODULE STC8X_SYSCLK
OBJECT MODULE PLACED IN .\build\STC8x_SYSCLK.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\BIN\C51.EXE ..\..\libraries\peripherals\STC8x\src\STC8x_SYSCLK.c LARGE OMF2 OPTIMIZE
                    -(9,SPEED) BROWSE INCDIR(..\..\libraries;..\..\libraries\core;..\..\libraries\core\register\STC8x;..\..\libraries\core\st
                    -artup\STC8x;..\..\libraries\drives;..\..\libraries\drives\KeyScan;..\..\libraries\peripherals;..\..\libraries\peripheral
                    -s\STC8x\inc;..\..\libraries\peripherals\STC8x\src;..\..\libraries\components;..\..\libraries\components\TMT;..\..\librar
                    -ies\components\PrintfRed;..\..\libraries\components\PreDelay;.\main;.\application) DEBUG PRINT(.\build\STC8x_SYSCLK.lst)
                    - OBJECT(.\build\STC8x_SYSCLK.obj)

line level    source

   1          /*-----------------------------------------------------------------------
   2          |                            FILE DESCRIPTION                           |
   3          -----------------------------------------------------------------------*/
   4          /*----------------------------------------------------------------------
   5            - File name     : STC8x_SYSCLK.c
   6            - Author        : zeweni
   7            - Update date   : 2020.05.03
   8            -     Copyright(C)  : 2020-2021 zeweni. All rights reserved.
   9          -----------------------------------------------------------------------*/
  10          /*------------------------------------------------------------------------
  11          |                            COPYRIGHT NOTICE                            |
  12          ------------------------------------------------------------------------*/
  13          /*
  14           * Copyright (C) 2021, zeweni (17870070675@163.com)
  15          
  16           * This file is part of 8051 ELL low-layer libraries.
  17          
  18           * 8051 ELL low-layer libraries is free software: you can redistribute 
  19           * it and/or modify it under the terms of the Apache-2.0 License.
  20          
  21           * 8051 ELL low-layer libraries is distributed in the hope that it will 
  22           * be useful,but WITHOUT ANY WARRANTY; without even the implied warranty 
  23           * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
  24           * Apache-2.0 License for more details.
  25          
  26           * You should have received a copy of the Apache-2.0 License.8051 ELL 
  27           * low-layer libraries. If not, see <http://www.apache.org/licenses/>.
  28          **/
  29          /*-----------------------------------------------------------------------
  30          |                               INCLUDES                                |
  31          -----------------------------------------------------------------------*/
  32          #include "STC8x_SYSCLK.h"
  33          /*-----------------------------------------------------------------------
  34          |                                 DATA                                  |
  35          -----------------------------------------------------------------------*/
  36          /*None.*/
  37          /*-----------------------------------------------------------------------
  38          |                               FUNCTION                                |
  39          -----------------------------------------------------------------------*/
  40          
  41          #if (PER_LIB_SYSCLK_CTRL == 1)
  42          
  43                  #if (PER_LIB_SYSCLK_INIT_CTRL == 1)
  44                  
  45                          /**
  46                           * @brief     ç³»ç»Ÿæ—¶é’Ÿåˆå§‹åŒ–å‡½æ•°ã€‚ 
  47                           * @details   System clock init function.
  48                           * @param[in] sysClkn ç³»ç»Ÿæ—¶é’Ÿåˆå§‹åŒ–ç»“æž„ä½“å¥æŸ„ï¼Œéœ€è¦åœ¨åˆå§‹åŒ–æ—¶å®šä¹‰å®ƒï¼Œå¹¶ç”¨å…¶å
             -œ°å€ä¼ å‚ã€‚
  49                                                                    The system clock initializes the structure handle, 
C51 COMPILER V9.01   STC8X_SYSCLK                                                          08/04/2021 11:57:17 PAGE 2   

  50                                                                    which needs to be defined during initialization and its 
  51                                                                    address is used to pass parameters.
  52                           * @return      FSC_SUCCESS è¿”å›žæˆåŠŸã€‚Return to success.
  53                           * @return      FSC_FAIL    è¿”å›žå¤±è´¥ã€‚Return to fail.
  54                          **/
  55                          FSCSTATE SYSCLK_Init(const SYSCLK_InitType* sysClkn)
  56                          {
  57   1                              EAXFR_ENABLE(); /* Enable access to the internal extended RAM area */
  58   1                              
  59   1                              #if  (PER_LIB_MCU_MUODEL == STC8Ax || PER_LIB_MCU_MUODEL == STC8Fx)
                                      {
                                              if(sysClkn -> MCLKSrc != AUTO)
                                              {
                                                      SYSCLK.IRC24MCR_REG &= 0xFE; /* Since power on defaults to internal HIRC,
                                                                                                                the control bit (the highest bit) cannot be cleared*/
                                                      SYSCLK.IRC32KCR_REG &= 0x7E;
                                                      SYSCLK.XOSCCR_REG &= 0x1E;
              
                                                      switch(sysClkn -> MCLKSrc) /* Select master clock source */
                                                      {
                                                              case HIRC: SYSCLK.CKSEL_REG = 0x00; SYSCLK.IRC24MCR_REG |= 0x80; break;
                                                              case XOSC: SYSCLK.CKSEL_REG = 0x01; SYSCLK.XOSCCR_REG |= 0xC0;   break;
                                                              case LIRC: SYSCLK.CKSEL_REG = 0x03; SYSCLK.IRC32KCR_REG |= 0x80; break;
                                                      }
                                              
                                                      /* Wait for the clock source switch to complete */
                                                              while(!( (SYSCLK.IRC24MCR_REG & 0x01)   || 
                                                                               (SYSCLK.IRC32KCR_REG & 0x01)   || 
                                                                               (SYSCLK.XOSCCR_REG   & 0x01)  ));
                                              
                                                      IRTRIM = sysClkn -> IRCTRIM;
                                                      LIRTRIM = sysClkn -> LIRCTRIM;
                                                      
                                                      if(sysClkn -> MCLKDiv == 0) sysClkn -> MCLKDiv += 1;
                                                      SYSCLK.CLKDIV_REG = sysClkn -> MCLKDiv;  /* Master clock frequency division */
                                              
                                              }
                                      
                                              SYSCLK.CKSEL_REG |= sysClkn -> SCLKDiv;   /* System clock frequency division */
                                              SYSCLK.CKSEL_REG |= sysClkn -> SCLKOutPin << 3;
                                      }                       
                                      #elif ( PER_LIB_MCU_MUODEL == STC8Cx || PER_LIB_MCU_MUODEL == STC8Gx )          
  92   1                              {               
  93   2                                      if(sysClkn -> MCLKSrc != AUTO)
  94   2                                      {
  95   3                                              SYSCLK.HIRCCR_REG &= 0xFE; /* Since power on defaults to internal HIRC,
  96   3                                                                                                        the control bit (the highest bit) cannot be cleared */
  97   3                                              SYSCLK.IRC32KCR_REG &= 0x7E;
  98   3                                              SYSCLK.XOSCCR_REG &= 0x1E;
  99   3      
 100   3                                              switch(sysClkn -> MCLKSrc) /* Select master clock source */
 101   3                                              {
 102   4                                                      case HIRC:   SYSCLK.CKSEL_REG = 0x00; SYSCLK.HIRCCR_REG |= 0x80;   break;
 103   4                                                      case XOSC:   SYSCLK.CKSEL_REG = 0x01; SYSCLK.XOSCCR_REG |= 0xC0;   break;
 104   4                                                      case LIRC:   SYSCLK.CKSEL_REG = 0x03; SYSCLK.IRC32KCR_REG |= 0x80; break;
 105   4                                              }
 106   3                                      
 107   3                                              /* Wait for the clock source switch to complete */
 108   3                                                      while(!( (SYSCLK.HIRCCR_REG & 0x01)   || 
 109   3                                                                       (SYSCLK.IRC32KCR_REG & 0x01) || 
 110   3                                                                       (SYSCLK.XOSCCR_REG   & 0x01)));
 111   3      
C51 COMPILER V9.01   STC8X_SYSCLK                                                          08/04/2021 11:57:17 PAGE 3   

 112   3                                              IRCBAND =  sysClkn -> IRCBand; /* Internal IRC adjust frequency band */
 113   3                                              IRTRIM = sysClkn -> IRCTRIM;  /* Internal IRC adjust frequency IRTRIM  */
 114   3                                              LIRTRIM = sysClkn -> LIRCTRIM; /* Internal IRC adjust frequency LIRTRIM */
 115   3                                              
 116   3                                              if(sysClkn -> MCLKDiv == 0) SYSCLK.CLKDIV_REG = 1;  /* Master clock frequency division */
 117   3                                              else SYSCLK.CLKDIV_REG = sysClkn -> MCLKDiv;
 118   3                                      }
 119   2                              
 120   2                                      SYSCLK.MCLKOCR_REG |= sysClkn -> SCLKDiv;   /* System clock frequency division */
 121   2                                      SYSCLK.MCLKOCR_REG |= sysClkn -> SCLKOutPin << 7;
 122   2                              }
 123   1                              #elif ( PER_LIB_MCU_MUODEL == STC8Hx )          
                                      {               
                                              if(sysClkn -> MCLKSrc != AUTO)
                                              {
                                                      SYSCLK.HIRCCR_REG &= 0xFE; /* Since power on defaults to internal HIRC,
                                                                                                                the control bit (the highest bit) cannot be cleared*/
                                                      SYSCLK.IRC32KCR_REG &= 0x7E;
                                                      SYSCLK.XOSCCR_REG &= 0x1E;
                                                      SYSCLK.X32KCR_REG &= 0x3E;
                                                      switch(sysClkn -> MCLKSrc) /* Select master clock source */
                                                      {
                                                              case HIRC:   SYSCLK.CKSEL_REG = 0x00; SYSCLK.HIRCCR_REG |= 0x80;   break;
                                                              case XOSC:   SYSCLK.CKSEL_REG = 0x01; SYSCLK.XOSCCR_REG |= 0xC0;   break;
                                                              case X32KSC: SYSCLK.CKSEL_REG = 0x02; SYSCLK.X32KCR_REG |= 0xC0;   break;
                                                              case LIRC:   SYSCLK.CKSEL_REG = 0x03; SYSCLK.IRC32KCR_REG |= 0x80; break;
                                                      }
                                              
                                                      /* Wait for the clock source switch to complete */
                                                              while(!( (SYSCLK.HIRCCR_REG & 0x01)   || 
                                                                               (SYSCLK.IRC32KCR_REG & 0x01) || 
                                                                               (SYSCLK.XOSCCR_REG   & 0x01) ||
                                                                               (SYSCLK.X32KCR_REG   * 0X01)));
                                                      
                                                      SYSCLK.XOSCCR_REG |=  sysClkn -> XOSCFilter << 4;  /* External crystal filter */
              
                                                      IRCBAND =  sysClkn -> IRCBand; /* Internal IRC adjust frequency band */
                                                      IRTRIM = sysClkn -> IRCTRIM;  /* Internal IRC adjust frequency IRTRIM  */
                                                      LIRTRIM = sysClkn -> LIRCTRIM; /* Internal IRC adjust frequency LIRTRIM */
                                                      
                                                      if(sysClkn -> MCLKDiv == 0) SYSCLK.CLKDIV_REG = 1;  /* Master clock frequency division */
                                                      else SYSCLK.CLKDIV_REG = sysClkn -> MCLKDiv;
                                              }
                                      
                                              SYSCLK.MCLKOCR_REG |= sysClkn -> SCLKDiv;   /* System clock frequency division */
                                              SYSCLK.MCLKOCR_REG |= sysClkn -> SCLKOutPin << 7;
              
                                      }
                                      #endif
 161   1                              
 162   1                              EAXFR_DISABLE(); /* Disable access to the internal extended RAM area */
 163   1      
 164   1                              return FSC_SUCCESS; /* Function self checking succeeded */
 165   1                      }
 166                          
 167                  #endif
 168                          
 169                          
 170                  #if (PER_LIB_SYSCLK_WORK_CTRL == 1)
 171                          
 172                          /**
 173                           * @brief   èŽ·å–ç³»ç»Ÿæ—¶é’Ÿé¢‘çŽ‡å‡½æ•°ï¼Œç”¨äºŽå®šæ—¶å™¨ã€ä¸²å£ã€EEPROMç­‰è¿›è¡Œæ—¶é’Ÿè®¡ç®—ã€‚
C51 COMPILER V9.01   STC8X_SYSCLK                                                          08/04/2021 11:57:17 PAGE 4   

 174                           *          è¿™ä¸ªå‡½æ•°åªèƒ½èŽ·å–å†…éƒ¨IRCåšæ—¶é’Ÿæºæ—¶çš„ç³»ç»Ÿé¢‘çŽ‡ï¼Œå¦‚æžœä½ ä½¿ç”¨çš„æ˜¯å¤–éƒ
             -¨æ™¶æŒ¯ï¼Œ
 175                           *          è¯·åœ¨Lib_CFG.hä¸­é…ç½®PER_LIB_SYSCLK_VALUEå®ï¼Œå¡«å†™ä½ çš„ç³»ç»Ÿæ—¶é’Ÿé¢‘çŽ‡ã€‚
 176                           * @details Get System clock frequendy function.
 177                           * @param   None
 178                           * @return  [uint32_t] æ—¶é’Ÿé¢‘çŽ‡ã€‚value of system clock frequenction. 
 179                          **/
 180                          uint32_t Get_SysClk_FRE(void)
 181                          {
 182   1                              #if (PER_LIB_SYSCLK_VALUE == 0)
 183   1                              {
 184   2                                      uint32_t count;
 185   2                                      #if  (PER_LIB_MCU_MUODEL == STC8Ax || PER_LIB_MCU_MUODEL == STC8Fx)
                                              {
                                                      /* Frequency deviation, calculate the approximate data */
                                                      count = 24000000UL + ((int32_t)((int32_t)IRTRIM - (int32_t)IRC_24M) * 0xD2F0UL);
                                              }
                                              #elif (PER_LIB_MCU_MUODEL == STC8Cx || PER_LIB_MCU_MUODEL == STC8Gx || PER_LIB_MCU_MUODEL == STC8Hx)
 191   2                                      {
 192   3                                              /* Frequency deviation, calculate the approximate data */
 193   3                                              if(IRCBAND) count = 36000000UL + ((int32_t)((int32_t)IRTRIM - (int32_t)IRC_22_1184M) * 0x128E0UL); 
 194   3                                              else        count = 24000000UL + ((int32_t)((int32_t)IRTRIM - (int32_t)IRC_24M) * 0xBB80UL); 
 195   3                                      }
 196   2                                      #endif
 197   2                                      
 198   2                                      count /= SYSCLK.CLKDIV_REG;  /*Divide by division value */
 199   2                                      return count;
 200   2                              }
 201   1                              #else
                                      {
                                              return PER_LIB_SYSCLK_VALUE;
                                      }
                                      #endif
 206   1                      }
 207                          
 208                  #endif
 209                          
 210          #endif
 211          /*-----------------------------------------------------------------------
 212          |                   END OF FLIE.  (C) COPYRIGHT zeweni                  |
 213          -----------------------------------------------------------------------*/
 214          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    342    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----       4
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
