$date
	Thu Oct 26 00:02:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Many_to_one_LFSR_t $end
$scope module Many_to_one_LFSR $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # out $end
$var wire 8 $ next_DFF [7:0] $end
$var reg 8 % DFF [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
0"
0!
$end
#5000
b1111011 $
1#
b10111101 %
1!
#10000
0!
1"
#15000
b11110110 $
0#
b1111011 %
1!
#20000
0!
#25000
b11101101 $
1#
b11110110 %
1!
#30000
0!
#35000
b11011011 $
b11101101 %
1!
#40000
0!
#45000
b10110111 $
b11011011 %
1!
#50000
0!
#55000
b1101111 $
b10110111 %
1!
#60000
0!
#65000
b11011111 $
0#
b1101111 %
1!
#70000
0!
#75000
b10111110 $
1#
b11011111 %
1!
#80000
0!
#85000
b1111100 $
b10111110 %
1!
#90000
0!
#95000
b11111000 $
0#
b1111100 %
1!
#100000
0!
#105000
b11110000 $
1#
b11111000 %
1!
#110000
0!
#115000
b11100001 $
b11110000 %
1!
#120000
0!
#125000
b11000011 $
b11100001 %
1!
#130000
0!
#135000
b10000110 $
b11000011 %
1!
#140000
0!
#145000
b1101 $
b10000110 %
1!
#150000
0!
#155000
b11010 $
0#
b1101 %
1!
#160000
0!
#165000
b110100 $
b11010 %
1!
#170000
0!
#175000
b1101001 $
b110100 %
1!
#180000
0!
#185000
b11010011 $
b1101001 %
1!
#190000
0!
#195000
b10100110 $
1#
b11010011 %
1!
#200000
0!
#205000
b1001101 $
b10100110 %
1!
#210000
0!
