{"vcs1":{"timestamp_begin":1726912116.857267387, "rt":1.20, "ut":0.26, "st":0.22}}
{"vcselab":{"timestamp_begin":1726912118.136823503, "rt":0.98, "ut":0.29, "st":0.15}}
{"link":{"timestamp_begin":1726912119.188045146, "rt":0.36, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726912116.316498604}
{"VCS_COMP_START_TIME": 1726912116.316498604}
{"VCS_COMP_END_TIME": 1726912120.828709671}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329712}}
{"stitch_vcselab": {"peak_mem": 215156}}
