#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 10 01:52:41 2021
# Process ID: 15544
# Current directory: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11816 C:\Users\emili\Documents\SCUOLA\POLITECNICO\3ANNO\Progetto_reti_logiche\Progetto-Reti-Logiche-20-21\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche/vivado.log
# Journal file: C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/o_address}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/o_data}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/rN_out}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/rMax_out}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/rMin_out}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/rSL_out}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/cur_state}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/N_end}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/MaxMin_end}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/computation_end}} 
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/r1_out}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/r1_load}} 
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/rN_in}} 
restart
run all
close_sim
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/o_address}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/cur_state}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/r1_out}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/r1_load}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/rN_sel}} 
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT/rN_load}} 
restart
run all
restart
run all
restart
run all
restart
save_wave_config {C:/Users/emili/Documents/SCUOLA/POLITECNICO/3ANNO/Progetto_reti_logiche/Progetto-Reti-Logiche-20-21/project_reti_logiche/project_tb_behav.wcfg}
close_sim
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/o_address}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/o_en}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/r1_out}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/rN_in}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/rN_out}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/r1_load}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/rN_load}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/rN_sel}} 
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT/cur_state}} 
restart
run all
relaunch_sim
close_sim
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/cur_state}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rN_out}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rMax_out}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rMin_out}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rSL_out}} 
restart
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_done}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_data}} 
restart
run all
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_address}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/MaxMin_end}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rC2_load}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rC2_sel}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rC2_in}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/rC2_out}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/r2_out}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
close_sim
