# This Month in PLCT: Issue 46 (June 1, 2023)

## Preface

May has been a monumental month for the PLCT Lab. Last month, three of our members presented at the EuroLLVM 2023 conference in Glasgow, Scottland. This has been PLCT's first trip abroad. Another item of note is that we have officially announced "RUYISDK," our official WeChat outlet. In the future, you will find coverage on our products, developer profiles, and more.

In June, we will hold our first RuyiSDK Open Day 如意开放日, where we will share development progression on our SDK components. Event schedules and registration information will be available on the "RUYISDK" page.

## Featured Items

- [Chinese: The ISCAS Upstreamed LIBCXX-SIMD](https://mp.weixin.qq.com/s/MBq-AjAn2OJ6aEO1IubZiw)
- [Chinese: openEuler RISC-V Receives First Prize at the Chinese Open Source Innovation Competition](https://mp.weixin.qq.com/s/o7Yybwnx2Sxy5Obj_rHIHg)
- [Chinese: ISCAS 2023 Open Day](https://mp.weixin.qq.com/s/6ytF5d-UC6WdhWst7Fzfgg)

## V8 for RISC-V

Backported upstream patches:

1. 4553932: [riscv][masm] Improve Instance Type Checks in Builtins::Call/Construct | https://chromium-review.googlesource.com/c/v8/v8/+/4553932
2. 4541408: [riscv] Unify pointer size | https://chromium-review.googlesource.com/c/v8/v8/+/4541408
3. 4543857: [riscv][static-roots]Port static-root | https://chromium-review.googlesource.com/c/v8/v8/+/4543857
4. 4525059: [riscv] Implement probe mmu mode | https://chromium-review.googlesource.com/c/v8/v8/+/4525059
5. 4541402: [riscv] Support acq/rel accesses and atomic accesses on tagged | https://chromium-review.googlesource.com/c/v8/v8/+/4541402
6. 4521076: [riscv]Enable caged heap | https://chromium-review.googlesource.com/c/v8/v8/+/4521076
7. 4505078: [riscv][builtins] Remake Api callback thunk wrappers calling convention | https://chromium-review.googlesource.com/c/v8/v8/+/4505078

## OpenJDK Upstreaming (RV64)

- Reviewed jdk-mainline pull requests.
  - https://github.com/openjdk/jdk/pull/11996 (JDK-8299229: [JVMCI] add support for UseZGC)
  - https://github.com/openjdk/jdk/pull/13794 (8303153: Native interpreter frame missing mirror)
  - https://github.com/openjdk/jdk/pull/13771 (8307058: Implementation of Generational ZGC)
  - https://github.com/openjdk/jdk/pull/13983 (8308091: Remove unused iRegIHeapbase() matching operand)
  - https://github.com/openjdk/jdk/pull/13577 (8306667: RISC-V: Fix storeImmN0 matching rule by using zr register)
  - https://github.com/openjdk/jdk/pull/13645 (8291550: RISC-V: jdk uses misaligned memory access when AvoidUnalignedAccess enabled)
  - https://github.com/openjdk/jdk/pull/13684 (8306966: RISC-V: Support vector cast node for Vector API)
  - https://github.com/openjdk/jdk/pull/13739 (8307150: RISC-V: Remove remaining StoreLoad barrier with UseCondCardMark for Serial/Parallel GC)
  - https://github.com/openjdk/jdk/pull/13800 (8307446: RISC-V: Improve performance of floating point to integer conversion)
  - https://github.com/openjdk/jdk/pull/13862 (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)
  - https://github.com/openjdk/jdk/pull/13881 (8307651: RISC-V: stringL_indexof_char instruction has wrong format string)
  - https://github.com/openjdk/jdk/pull/13882 (8307758: RISC-V: Improve bit test code introduced by JDK-8291555)
  - https://github.com/openjdk/jdk/pull/14029 (8308277: RISC-V: Improve vectorization of Match.sqrt() on float)
  - https://github.com/openjdk/jdk/pull/14102 (8308656: RISC-V: vstring_compare doesnt manifest usage of all vector registers)
- Reviewed/Merged backported patches for the `riscv-port-jdk17u` repo.
  - https://github.com/openjdk/riscv-port-jdk17u/pull/45 (8293566: RISC-V: Clean up push and pop registers)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/46 (8294012: RISC-V: get/put_native_u8 missing the case when address&7 is 6)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/47 (8294679: RISC-V: Misc crash dump improvements)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/48 (8296435: RISC-V: Small refactoring for increment/decrement)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/49 (8297359: RISC-V: improve performance of floating Max Min intrinsics)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/50 (8296916: RISC-V: Move some small macro-assembler functions to header file)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/51 (8306667: RISC-V: Fix storeImmN0 matching rule by using zr register)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/52 (8308089: [riscv-port-jdk17u] Intrinsify Unsafe.storeStoreFence)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/53 (8297697: RISC-V: Add support for SATP mode detection)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/54 (8301036: RISC-V: Factor out functions baseOffset & baseOffset32 from MacroAssembler)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/55 (8307150: RISC-V: Remove remaining StoreLoad barrier with UseCondCardMark for Serial/Parallel GC)

## OpenJDK Upstreaming (Zhang Dingli \[张定立\])

- Submitted and merged JDK-mainline patches.
  - https://github.com/openjdk/jdk/pull/13862 | (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)(as co-authur)
  - https://github.com/openjdk/jdk/pull/14138 | (8308817: RISC-V: Support VectorTest node for Vector API )(as co-authur)
  - https://github.com/openjdk/jdk/pull/14166 | (8308915: RISC-V: Improve temporary vector register usage avoiding the use of v0)
  - https://github.com/openjdk/jdk/pull/14197 | (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)(as co-authur)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/50 | (8296916: RISC-V: Move some small macro-assembler functions to header file)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/54 | (8301036: RISC-V: Factor out functions baseOffset & baseOffset32 from MacroAssembler)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/59 | (8301628: RISC-V: c2 fix pipeline class for several instructions)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/60 | (8301852: RISC-V: Optimize class atomic when order is memory_order_relaxed)

## OpenJDK Upstreaming (Cao Gui \[曹贵\])

- Upstreamed patches.
  - https://github.com/openjdk/jdk/pull/13862  | (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)(as co-author)
  - https://github.com/openjdk/jdk/pull/14138 |  (8308817: RISC-V: Support VectorTest node for Vector API )(as co-author)
  - https://github.com/openjdk/jdk/pull/14197 | (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)(as co-author)
- Backported patches for the `riscv-port-jdk17u` repo.
  - https://github.com/openjdk/riscv-port-jdk17u/pull/53 | (8297697: RISC-V: Add support for SATP mode detection)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/61 | (8301153: RISC-V: pipeline class for several instructions is not set correctly)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/64 | (8302289: RISC-V: Use bgez instruction in arraycopy_simple_check when possible)

## OpenJDK8 Porting (Zhang Xiang \[章翔\])

No update this month.

## Clang/LLVM RISC-V Porting

- Upstreamed patches.
  - [ValutTracking] Use isGuaranteedNotToBePoison in impliesPoison https://reviews.llvm.org/D149934
  - [InstSimplify] Simplify select i1 ConstExpr, i1 true, i1 false to ConstExpr https://reviews.llvm.org/D151631
  - [RISCV] Support '.option arch' directive https://reviews.llvm.org/D123515
  - [LVI] Don't compute range on not guaranteed not to be undef condition in SelectInst https://reviews.llvm.org/D151295
  - [ValueTracking][InstCombine] Add a new API to allow to ignore poison generating flags or metadatas when implying poison https://reviews.llvm.org/D149404
  - [LoopIdiom] Freeze BitPos if !isGuaranteedNotToBeUndefOrPoison https://reviews.llvm.org/D151690
  - zfinx codegen https://reviews.llvm.org/D148874
  - zdinx rv64 codegen https://reviews.llvm.org/D149665
  - zdinx rv32 codegen https://reviews.llvm.org/D149743
  - [RISCV][CodeGen] Support Zhinx and Zhinxmin https://reviews.llvm.org/D149811
  - Zcmt MC https://reviews.llvm.org/D133863
  - Zcmp MC https://reviews.llvm.org/D132819
  - [RISCV] Enable signed truncation check transforms for i8 https://reviews.llvm.org/D150177
  - [RISCV] Fold (select setcc, setcc, setcc) into and/or instructions https://reviews.llvm.org/D150286
  - [RISCV] Custom lower vector llvm.is.fpclass to vfclass.v https://reviews.llvm.org/D151176
  - [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT https://reviews.llvm.org/D151719

You may find more of our code review by searching under the names of the authors above.

## gollvm

All patches were updated or revised, awaiting next round of review.

## GNU Toolchain

- Submitted support enhancements for RV64-ILP32, upstream review underway.
  - https://sourceware.org/pipermail/binutils/2023-May/127501.html
  - Slide deck://docs.google.com/presentation/d/1JbA5Zkq1F__wuaF5RYWK9XDlC-Lf9ZJLP-0jRF74a6A/edit#slide=id.p
- Discussed `lw`/`sw` usage in RV64-ILP psABI's e_flags.
  - https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/381
  - https://github.com/riscv-non-isa/riscv-elf-psabi-doc/issues/382
- Optmizing RVV test generator, referencing SPIKE.
  https://github.com/XYenChi/intrinsic-testcase-generator/tree/optimize-version
- Discussed optimizations for Zcmp implementation with ESWIN. Performance benchmark and rebase pending.
  - https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617448.html
  - https://docs.google.com/document/d/1bW2jgRmhYdHz7oVw5EUcXVAv4_cfuBaZ5bhVG1pUnIo/edit#heading=h.jwtrtuy3qetu
- Submitted Profiles specifications to riscv-toolchain-covensions.
  - https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/36
  - https://github.com/riscv-admin/dev-partners/issues/16
- Jeff joined work to impelemnt BF16 support in the GNU toolchain.
  https://github.com/riscv-admin/dev-partners/issues/30
- RISC-V GNU Toolchain Bi-Weekly Meeting slide decks：
  - https://docs.google.com/presentation/d/12G6zRr9BEUcswGrjc6wGNebf4WM3IrQATC3CxGxVyN0/edit#slide=id.g224dd9d1f1c_0_0
  - https://docs.google.com/presentation/d/1X0VPKsX00vj1QxdAx6Mm6l2FdpM6RimfUVTyqJ4Ev3M/edit#slide=id.g224e3a256b1_0_0

## Arch Linux for RISC-V

### Porting Progress

[core] 257 / 264 (97.34%)
[extra] 12185 / 13244 (92.00%)

### Get in Touch

- Arch Linux RISC-V 中文社区 on Telegram: <https://t.me/+zTnGwO5zNKAyNmU1>
- IRC: #archlinuxriscv at libera.chat
- Matrix: #archlinux-riscv:matrix.org

### Important Changes

- Finished merging `community` into `extra`
- Enabled several kernel configs to support All Winner D1
- Lichee Pi 4a image and rootfs [link 1](https://drive.google.com/drive/folders/1AekOQLH7qUJXgzjrXElKedsWP36SUocw?usp=sharing)
  - Note that this file's designed usage is to replace the inner rootfs provided by this image: [link 2](https://mirror.iscas.ac.cn/revyos/extra/images/lpi4a/20230511/)

```bash
fastboot flash ram uboot.bin
fastboot reboot
fastboot flash uboot uboot.bin
fastboot flash boot boot.ext4
fastboot flash root rootfs.ext4  # <-- only this file is from the first link
```

### Upstreamed Work

- glibc: [PATCH v3] riscv: Add macros for FPUCW/fcsr in fpu_control.h [link](https://sourceware.org/pipermail/libc-alpha/2023-April/147000.html)
- gcc: [RFC PATCH] driver: unfilter default library path [PR 104707] [link](https://sourceware.org/pipermail/gcc/2023-April/241103.html)
- qemu: linux-user: Add some ioctls for mesa amdgpu support [link](https://lists.gnu.org/archive/html/qemu-devel/2023-04/msg01259.html)
  - tutorial for running graphic softwares inside qemu-user with AMD Radeom Graphic Card: [link](https://hackmd.io/Gtqp8ZGbQV2moLS_hG_PPg)
- gnu-efi: CHAR8 needs to be defined; BOOLEAN does not need to be defined here [link](https://sourceforge.net/p/gnu-efi/code/merge-requests/52/)
- box64: riscv64 support (4 PRs by xctan @ Arch Linux RISC-V) (Please refer to #Box64 section)
- rust: Bump `cc` for `bootstrap` [link](https://github.com/rust-lang/rust/pull/111701)
- libopenshot:
  - Fix Frame::GetSamplesPerFrame when channels = 0 [link](https://github.com/OpenShot/libopenshot/pull/930)
  - Fix Stabilize_Video test for platforms that doesn't use fast color space conversion [link](https://github.com/OpenShot/libopenshot/pull/929)
- napi-rs:
  - feat(target): add support for riscv64gc-unknown-linux-gnu [link](https://github.com/napi-rs/napi-rs/pull/1599)
  - docs(README): update platform support status [link](https://github.com/napi-rs/napi-rs/pull/1607)
- lychee: test(client): make exponential_backoff better [link](https://github.com/lycheeverse/lychee/pull/1079)
- alt-pytest-asyncio: test: fix flaky test on slow machines [link](https://github.com/delfick/alt-pytest-asyncio/pull/13)
- jumpy: build: upgrade mimalloc to 0.1.36. [link](https://github.com/fishfolk/jumpy/pull/776)
- JuPyMake: Split compiler flags by whitespace. [link](https://github.com/sebasguts/JuPyMake/pull/5)
- pyalpm: test: fix test_db_{grpcache_pkg_segfault,read_grp} [link](https://gitlab.archlinux.org/archlinux/pyalpm/-/merge_requests/19)
- syscalls:
  - Add RISC-V support [link](https://github.com/jasonwhite/syscalls/pull/37)
  - Add fetch for arch-specific syscalls [link](https://github.com/jasonwhite/syscalls/pull/39)
- nix: Add implementation of `PTRACE_{GET,SET}REGSET` [link](https://github.com/nix-rust/nix/pull/2044)
- plz: Add riscv64 support [link](https://github.com/v2pro/plz/pull/14)

## Gentoo for RISC-V

**Stats: 7810/18757, 41.64%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 22 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_05.txt
  - dev-ruby/asciidoctor: re-keyword 2.0.20 riscv
  - media-libs/mesa: re-keyword 23.1.0 riscv
  - media-sound/rhythmbox: Keyword 3.4.7-r1 riscv
  - net-libs/libiscsi: re-keyword 1.19.0_p20230208 riscv
- A new wiki page for how to install Gentoo Linux on the board with T-Head TH1520 RISC-V SoC
  - https://wiki.gentoo.org/wiki/User:Dlan/RISC-V/TH1520
- 4 u-boot commits which enable the basic support of TH1520
  - t-head: licheepi4a: initial support, [dlan17/u-boot@bca3adc](https://github.com/dlan17/u-boot/commit/bca3adccd8c75456ccc1398e63d780750575283b)
  - dts: t-head: basic device tree for Sipeed Lichee PI 4A board, [dlan17/u-boot@db820a7](https://github.com/dlan17/u-boot/commit/db820a7eed64e13576e42ef8f1019449ee40c3b3)
  - configs: th1520_lpi4a_defconfig: basic config for Sipeed Lichee PI 4A, [dlan17/u-boot@478eef5](https://github.com/dlan17/u-boot/commit/478eef56aff3c8af3b334be6d1b363652b827d66)
  - doc: thead: lpi4a: document Lichee PI 4A board, [dlan17/u-boot@bd9e71a](https://github.com/dlan17/u-boot/commit/bd9e71ae22b55512626635512a06faf4c23b1865)
- Start thinking about big-endian support
  - tracker bug: https://bugs.gentoo.org/907135
  - original request: https://bugs.gentoo.org/907029

## Nixpkgs for RISC-V

- gnu-efi: patch to fix build for riscv64 https://github.com/NixOS/nixpkgs/pull/234128
- udp2raw: build with cmake https://github.com/NixOS/nixpkgs/pull/231599
- tests.pkg-config.defaultPkgConfigPackages https://github.com/NixOS/nixpkgs/pull/231600
- stubby: fix sourceRoot for cross compilation https://github.com/NixOS/nixpkgs/pull/231601
- mesa-demos: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/231603
- mawk: fix cross compilation https://github.com/NixOS/nixpkgs/pull/231604
- ftxui: set strictDeps, fix cross compilation https://github.com/NixOS/nixpkgs/pull/233409
- xfsprogs: fix cross compilation https://github.com/NixOS/nixpkgs/pull/233765
- x265: fix cross compilation to non-aarch64 https://github.com/NixOS/nixpkgs/pull/233470
- treewide: move pkg-config to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/234899
- xplorer: move cmake to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/234898
- starfive visionfive2: update kernel to 6.4.0-rc3 https://github.com/NixOS/nixos-hardware/pull/630
- apfs-snap: do not hardcode CC https://github.com/linux-apfs/apfsprogs/pull/10

## Firefox (SpiderMonkey) for RV64GCV

1. https://phabricator.services.mozilla.com/D177449
2. https://phabricator.services.mozilla.com/D178616
3. https://bugzilla.mozilla.org/show_bug.cgi?id=1831496

## DynamoRIO for RV64GC

This month, we worked predominantly on RV64-related infrastructures, but programs still do not run. We aim to see Hello World running on DynamoRIO in the coming month.

Merged pull requests:

- ksco
    - [i#3544 RV64: Implemented a naive version of memfuncs](https://github.com/DynamoRIO/dynamorio/pull/6070)
    - [i#3544 RV64: Implemented more global assembly functions](https://github.com/DynamoRIO/dynamorio/pull/6064)
    - [i#3544 RV64: Implemented dr_call_on_clean_stack](https://github.com/DynamoRIO/dynamorio/pull/6062)
    - [i#3544 RV64: Some fixes and improvements to call_switch_stack](https://github.com/DynamoRIO/dynamorio/pull/6061)
    - [Fix function signature mismatch issue in RISC-V build](https://github.com/DynamoRIO/dynamorio/pull/6059)
- shiptux
    - [i#3544 riscv64: Fixed CALLC for RISC-V and Implemented some instructions](https://github.com/DynamoRIO/dynamorio/pull/6050)
    - [i#3544 riscv64: Implemented dr_setjmp and dr_longjmp](https://github.com/DynamoRIO/dynamorio/pull/6071)
    - [i#3544 riscv64: Implemented dynamorio_condvar_wake_and_jmp](https://github.com/DynamoRIO/dynamorio/pull/6053)
    - [i#3544 riscv64: Implement some base instructions](https://github.com/DynamoRIO/dynamorio/pull/6014)
    - [i#3544 RV64: Implemented dynamorio-clone](https://github.com/DynamoRIO/dynamorio/pull/6063)
    - [i#3544 riscv64: Implemented atomic_swap and Improved atomic_add ](https://github.com/DynamoRIO/dynamorio/pull/6065)
    - [i#6027: define w8 only for AArch64](https://github.com/DynamoRIO/dynamorio/pull/6028)

Pending pull requests:

- ksco
    - [i#3544 RV64: Added an encoder and some fixes and improvments to the decoder](https://github.com/DynamoRIO/dynamorio/pull/6095)
    - [i#3544 RV64: Small improvments to some assembly functions](https://github.com/DynamoRIO/dynamorio/pull/6093)
    - [i#3544 RV64: Implement TLS functions](https://github.com/DynamoRIO/dynamorio/pull/6091)
    - [i#3544 RV64: Fixed dynamorio_syscall](https://github.com/DynamoRIO/dynamorio/pull/6090)
    - [i#3544 RV64: Fixed atomic functions and macros](https://github.com/DynamoRIO/dynamorio/pull/6089)
    - [i#3544 RV64: Added machine type support for ELF hdr verification](https://github.com/DynamoRIO/dynamorio/pull/6088)

## OpenCV for RISC-V

\[WIP\] Automated OpenCV Universal Intrinsic code migrator for the RVV backend.
  - Detects Universal Intrinsic types.
  - Supports rewriting vector lengths and overloaded operators in vector types.
  - Git repository: https://github.com/hanliutong/rewriter

## LIBCXX Experimental/simd

- Upstream work.
	- Merged patches.
		- [[libcxx] Add status paper for Parallelism-TS](https://reviews.llvm.org/D145652)
	- Accepted patches.
		- [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)
	- Patches under review.
	  - [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
	  - [D144363：[libcxx] <experimental/simd> Added aliagned flag types, some simd traits and related tests](https://reviews.llvm.org/D144363)
	  - [D144364：[libcxx] <experimental/simd> Added internal storage type, constructors, subscript operators of class simd/simd_mask and related tests](https://reviews.llvm.org/D144364)
- Other work-in-progress items.
  - Refactored tests for the `where` operator and improved test coverage.
  - Added AArch64 tests in GitHub Action CI - https://github.com/fepicture/llvm-project/actions/workflows/simd_aarch64_nightlytest.yml.
  - Test RISC-V compilation, the SIMD library successfully generated RVV instructions.
- We announced an OSPP 2023 project, [Chinese: 基于C++标准库experimental/simd的OpenCV后端移植与优化](https://summer-ospp.ac.cn/org/prodetail/238d90443?list=org&navpage=org).

## LuaJIT for RV64G

This month, we focused our work on JIT tracing. We tuned the trace number handling scheme and revamped the exit number handler. Additionally, the interpreter has received some adjustments and the IR assembler has picked up many fixes.

- Interpreter
    - [Immediate optimizations](https://github.com/infiWang/LuaJIT/commit/d91b1d67eb893b1a85c778ae24cbbed3a30e0fad)
    - [Conditional select optimizations](https://github.com/infiWang/LuaJIT/commit/c4fea6f6413eff322d8a3b50aaae03662c875b79)

- JIT
    - [Correct scratch register list](https://github.com/infiWang/LuaJIT/commit/0daefb5c54f4adf03b6b9e3a1b5e9de8f44b62b7)
    - [Correct FUNCT3/FUNCT7 helper](https://github.com/infiWang/LuaJIT/commit/8c73efd7c83871b397a2173dff5d4fff35015826)
    - [Fix asm_href generic type hashing](https://github.com/infiWang/LuaJIT/commit/3ecd83582a63532c100b36c847c7e8b56a82ecf0)
    - [Fix asm_loop_fixup with none-inverted loop](https://github.com/infiWang/LuaJIT/commit/806f6fb30d47325b32778821dbdcb7d7426b40a7)
    - [Fix asm_tobit](https://github.com/infiWang/LuaJIT/commit/d6af8a0383ca63ecd0b46c2c9307e216159c9b09)
    - [Fix emit_roti](https://github.com/infiWang/LuaJIT/commit/227f5159da02dca1403eb24944a932ffd147c739)
    - [Fix emit_rot](https://github.com/infiWang/LuaJIT/commit/bfa2522f3d002b12b33106b3e124510e0a0d272f)
    - [Fix asm_bswap](https://github.com/infiWang/LuaJIT/commit/f84d08164ff1fdfeb776d920066544d65108ebc4)
    - [Initial exitno handling overhaul](https://github.com/infiWang/LuaJIT/commit/a1afe15899fe516ec5f9aaad5cff65b0297f2030)

## gem5

- Added the `vcompress` instruction.
- Added the `vle8ff.v`, `vle16ff.v`, `vle32ff.v`, and `vle64ff.v` instructions.
- Fixed a bug in the `makeWriter` function.

At the time of writing, we have implemented all RISC-V vector instructions, with the exception of segment load/restore. You may find our work-in-progress code at the [plct-gem5 repository's rvv-cpu branch](https://github.com/plctlab/plct-gem5) for testing and feedback.

## Spike

Updated BF16 support to v0.6.0, https://github.com/riscv-software-src/riscv-isa-sim/pull/1321

## QEMU

- Submitted patches.
  - Update Zc* extensions, https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00266.html
  - Fixes for PMP issues (v6), https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00336.html
  - Add support for disassembling extensions with encoding conflicts (v2), https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00441.html
  - Add support for PC-relative translation (v3), https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00540.html
  - Fixes for pointer mask (v7), https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00476.html
  - Fixes for mstatus, https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00573.html
  - Add support for Zacas, https://github.com/plctlab/plct-qemu/tree/plct-zacas-dev
  - Update support for BF16 extensions, https://github.com/plctlab/plct-qemu/tree/plct-bf16-upstream-v2
  - Add support for PM v0.5.4, https://github.com/plctlab/plct-qemu/tree/plct-pm-0.5.4

## box64

This month, we continued to improve the dynamic recompiler for the RV64 JIT backend and continued work on abstraction libraries. We care pleased to report that the RV64 backend is now usable! As we get closer to a new release, the box64 author also wrote [a report](https://box86.org/2023/05/box64-and-risc-v/) on the forthcoming RISC-V support.

Upstreamed pull requests.

- xctan
    - [Added F3 0F B8 POPCNT opcode and fixed LOCK CMPXCHG16B for ML2](https://github.com/ptitSeb/box64/pull/808)
    - [Fixed 66 0F 3A 0B ROUNDSD opcode](https://github.com/ptitSeb/box64/pull/765)
    - [Fixed 66 0F C6 SHUFPD opcode](https://github.com/ptitSeb/box64/pull/756)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/751)
- ksco
    - [Added some wayland function wrappers](https://github.com/ptitSeb/box64/pull/807)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/806)
    - [Fixed 66 0F CMOV opcodes](https://github.com/ptitSeb/box64/pull/804)
    - [Fixed 66 0F 38 2B PACKUSDW opcode](https://github.com/ptitSeb/box64/pull/802)
    - [Added 4 more libc dprintf wrappers](https://github.com/ptitSeb/box64/pull/798)
    - [Added vwprintf (for #793)](https://github.com/ptitSeb/box64/pull/794)
    - [Fixed stack align on varargs (for #789)](https://github.com/ptitSeb/box64/pull/790)
    - [Added 1 more symbol for libc (for #787)](https://github.com/ptitSeb/box64/pull/788)
    - [Added some missing fixes on GETEX](https://github.com/ptitSeb/box64/pull/785)
    - [Use the new x9 scratch register](https://github.com/ptitSeb/box64/pull/784)
    - [Forget mmx float reg only needed](https://github.com/ptitSeb/box64/pull/782)
    - [Added more 0F MMX opcodes and some fixes](https://github.com/ptitSeb/box64/pull/780)
    - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/778)
    - [Remove redundant code](https://github.com/ptitSeb/box64/pull/777)
    - [Added 1 libx11 symbol for #758](https://github.com/ptitSeb/box64/pull/776)
    - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/775)
    - [Added more opcodes and a small fix](https://github.com/ptitSeb/box64/pull/774)
    - [Used RunFunctionFmt for better sign-extend handling](https://github.com/ptitSeb/box64/pull/768)
    - [Fixed typos in (67) 88 MOV opcode](https://github.com/ptitSeb/box64/pull/767)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/764)
    - [Added some mpg123 wrapped functions](https://github.com/ptitSeb/box64/pull/762)
    - [Added some AES opcodes](https://github.com/ptitSeb/box64/pull/761)
    - [Added more opcode for Unciv and some fixes](https://github.com/ptitSeb/box64/pull/759)
    - [Added more opcodes for Unciv](https://github.com/ptitSeb/box64/pull/757)
    - [Added more opcodes for Bastion and some fixes](https://github.com/ptitSeb/box64/pull/753)

## Other Support for RISC-V International

### SAIL/ACT

- Updated CMO extension support in SAIL, https://github.com/riscv/sail-riscv/pull/137

## OpenArkCompiler Community

Shi Ninging (史宁宁) continues to work on compiling the _OpenArkCompiler Weekly_, which just published its 163th issue.

You may find new weekly issues of the _OpenArkCompiler Weekly_ on Sundays on...

  - GitHub: https://github.com/isrc-cas/arkcompiler-materials
  - Zhihu: https://zhuanlan.zhihu.com/openarkcompiler
  - Bilibili: https://www.bilibili.com/read/readlist/rl199373
  - Mailing list and other channels: https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### PLCT MLIR @ EuroLLVM 2023

EuroLLVM 2023 (https://llvm.swoogo.com/2023eurollvm)
- Buddy Compiler: An MLIR-based Compilation Framework for Deep Learning Co-design (Speaker: Hongbin Zhang)
- RISC-V Vector Extension Support in MLIR: Motivation, Abstraction, and Application (Speaker: Hongbin Zhang)
- Buddy-CAAS: Compiler As A Service for MLIR (Speaker: Hongbin Zhang)
- Image Processing Ops as first class citizens in MLIR: write once, vectorise everywhere! (Speaker: Prathamesh Tagore)

### Upstream Work

Proposed a unified RRV and ARM SVE vectorization design with the following observations:

- ARM SVE does not need variable vector length support as per RVV.
- ARM SVE does not need to support vsetvl-based strip-mining vectorization as per RVV.
- ARM SVE does not support VP Intrinsic.
- Based on our evaluation of AXPY and a convolutional vectorization, we found that strip-mining vectorization has a slight performance advantage over mask-based methods. We plan to run more benchmarks for further analysis.
- References:
  - https://discourse.llvm.org/t/eurollvm-2023-roundtable-targeting-cpus-from-ml-frameworks/69542/2
  - https://discourse.llvm.org/t/rfc-scalable-vectorisation-in-linalg/70419 

### MLIR Sparsity

- Sparsity: https://blog.sh1mar.in/post/sparsity/intro/
- Sparse Tensor Implmentation in Sparse Compiler and MLIR: https://blog.sh1mar.in/post/sparsity/compiler/

### Buddy Compiler

- Buddy Compiler Homepage - https://buddy-compiler.github.io/
- Buddy Compiler's OSPP 2023 Project Home - https://summer-ospp.ac.cn/org/orgdetail/8d995d4c-b188-4690-9a53-c022dc7c19e3?lang=zh

**buddy-caas**

Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

- Supports x86 and RISC-V backends, as well as quick code verification and testing across multiple backends.
- Added support for more use cases, each with default Pass Pipeline and configuration support.

**buddy-mlir**

Code repository: https://github.com/buddy-compiler/buddy-mlir

- Added buddy-lsp-server.
- Added support for Fast Fourier Transform.
- Added an one-step building method.

**buddy-benchmark**

Code repository: https://github.com/buddy-compiler/buddy-benchmark

- Added the linpackc vectorization benchmark.

## Chisel/FIRRTL (CAAT)

- Completed preliminary design for RISC-V Vector long vector RTL and commenced review in reference to Buddy Compiler use cases.
- Submitted revision suggestions for Land and LSU bottlenecks, began work on refactoring Lane.
- Commenced work on Chisel-CIRCT bind using MLIR C-API and jextract.

## coreboot for riscv

No update this month.

## openocd

No update this month.

## opensbi

- [lib: sbi: Optimize probe of srst/susp](https://lists.infradead.org/pipermail/opensbi/2023-May/004945.html)
- [lib: sbi: Fix return of sbi_console_init](https://lists.infradead.org/pipermail/opensbi/2023-May/004975.html)
- [lib: utils: Improve fdt_serial_init](https://lists.infradead.org/pipermail/opensbi/2023-May/004979.html)
- Improve `fdt_ipi` and `fdt_timer`, remove dummy driver, and prepone initialization loop. [1](https://lists.infradead.org/pipermail/opensbi/2023-May/004980.html) [2](https://lists.infradead.org/pipermail/opensbi/2023-May/004978.html)
- [lib: sbi: Ensure SBI extension is available](https://lists.infradead.org/pipermail/opensbi/2023-May/004941.html)
- [Makefile: Dereference symlinks on install](https://lists.infradead.org/pipermail/opensbi/2023-May/004958.html)
- [platform: generic: add T-HEAD th1520 soc support](https://lists.infradead.org/pipermail/opensbi/2023-May/004981.html)
- [lib: reset: thead: Remove unnecessary fence operations](https://lists.infradead.org/pipermail/opensbi/2023-May/004989.html)
- [lib: reset: thead: Correct the naming convention of dts](https://lists.infradead.org/pipermail/opensbi/2023-May/004990.html)
- [lib: utils/ipi: buffer overrun aclint_mswi_cold_init](https://lists.infradead.org/pipermail/opensbi/2023-May/005017.html)

## u-boot

No update this month.

## Aya Theorem Prover

[Watch Aya Prover](https://github.com/aya-prover/aya-dev)

+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) Correctly count usage in recursive definitions [PR-983](https://github.com/aya-prover/aya-dev/pull/983) opened by [AliasQli](https://api.github.com/users/AliasQli)
+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) Fix baka let and add some improvement [PR-982](https://github.com/aya-prover/aya-dev/pull/982) opened by [HoshinoTented](https://api.github.com/users/HoshinoTented)
+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) Fix native-image build [PR-980](https://github.com/aya-prover/aya-dev/pull/980) opened by [imkiva](https://api.github.com/users/imkiva)
+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) Parse only selected languages in markdown [PR-981](https://github.com/aya-prover/aya-dev/pull/981) opened by [imkiva](https://api.github.com/users/imkiva)
+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) KALA: upgrade to 0.67.0 [PR-977](https://github.com/aya-prover/aya-dev/pull/977) opened by [Glavo](https://api.github.com/users/Glavo)
+ [v0.30](https://github.com/aya-prover/aya-dev/milestone/22) Fix some bad code [PR-976](https://github.com/aya-prover/aya-dev/pull/976) opened by [HoshinoTented](https://api.github.com/users/HoshinoTented)
+ [v0.29](https://github.com/aya-prover/aya-dev/milestone/21) Release 0.29 [PR-975](https://github.com/aya-prover/aya-dev/pull/975) opened by [ice1000](https://api.github.com/users/ice1000)
+ [v0.29](https://github.com/aya-prover/aya-dev/milestone/21) Fix #972.5 [PR-974](https://github.com/aya-prover/aya-dev/pull/974) opened by [HoshinoTented](https://api.github.com/users/HoshinoTented)
+ [v0.29](https://github.com/aya-prover/aya-dev/milestone/21) Fix #972 [PR-973](https://github.com/aya-prover/aya-dev/pull/973) opened by [HoshinoTented](https://api.github.com/users/HoshinoTented)
+ [v0.29](https://github.com/aya-prover/aya-dev/milestone/21) KALA: upgrade to 0.66.0 [PR-971](https://github.com/aya-prover/aya-dev/pull/971) opened by [Glavo](https://api.github.com/users/Glavo)

[Watch Aya VSCode](https://github.com/aya-prover/aya-vscode)

+ Load file on startup [PR-25](https://github.com/aya-prover/aya-vscode/pull/25) opened by [imkiva](https://api.github.com/users/imkiva)

[Watch Aya Intellij Plugin](https://github.com/aya-prover/intellij-aya)

+ [0.19](https://github.com/aya-prover/intellij-aya/milestone/1) Upgrade & Fix Compile [PR-30](https://github.com/aya-prover/intellij-aya/pull/30) opened by [HoshinoTented](https://api.github.com/users/HoshinoTented)

## eBPF

- eunomia-bpf
  - [#222: Support multiple export types](https://github.com/eunomia-bpf/eunomia-bpf/pull/222)
  - Added support and examples for xdp: [#223: add xdp support](https://github.com/eunomia-bpf/eunomia-bpf/pull/223), [#243: add xdp example](https://github.com/eunomia-bpf/eunomia-bpf/pull/243)
  - Published `ecli` and `ecc` on crates.io: [#231](https://github.com/eunomia-bpf/eunomia-bpf/pull/231), [#238](https://github.com/eunomia-bpf/eunomia-bpf/pull/238)
  - [#232: fix ecli ctrlc](https://github.com/eunomia-bpf/eunomia-bpf/pull/232)
  - [#236: [ecc] Support producing standalone executables](https://github.com/eunomia-bpf/eunomia-bpf/pull/236)
  - CI-related fixes: [#234](https://github.com/eunomia-bpf/eunomia-bpf/pull/235), [#235](https://github.com/eunomia-bpf/eunomia-bpf/pull/235), [#249](https://github.com/eunomia-bpf/eunomia-bpf/pull/249)
  - [#247: Adapt ecli and bpf-loader with bpf-compatible-rs](https://github.com/eunomia-bpf/eunomia-bpf/pull/247)
  - [#252: Add profile support](https://github.com/eunomia-bpf/eunomia-bpf/pull/252)
- Developed a new project, [bpf-compatible](https://github.com/eunomia-bpf/bpf-compatible), to fix dependency libraries with eBPF version incompatibilities, per request from openEuler.
- wasm-bpf
  - Merged an updated Rust SDK and added examples: [#119](https://github.com/eunomia-bpf/wasm-bpf/pull/119), [#120](https://github.com/eunomia-bpf/wasm-bpf/pull/120)
  - Fixed some exit exceptions and compilation errors: [#113](https://github.com/eunomia-bpf/wasm-bpf/pull/113), [#119](https://github.com/eunomia-bpf/wasm-bpf/pull/119)
- [bpf-developer-tutorial](https://github.com/eunomia-bpf/bpf-developer-tutorial) 
  - Continued working on various chapters, such as tc, xdp, and usdt; also implemented some minor fixes: [#33](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/33), [#34](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/34), [#35](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/33), [#36](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/36) 
  - Added chapters 22-29, advanced topics on security and networking: [#37](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/37), [#38](https://github.com/eunomia-bpf/bpf-developer-tutorial/pull/38)

## RISC-V Platform Evaluation

This month, we improved our SPEC CPU automation scripts, which is now able to download and build specific GCC/LLVM versions, run SPEC CPU2017 tests, and output benchmark results. Moreover, for SPEC CPU tuning, we began to survey impact of all compiler flags used by SPEC2017 to help improve results. Do achieve this, we used a script to collect all compiler flags used and rank them by the frequency on which they were used. 

1. SPEC CPU automation script.

https://github.com/mollybuild/RISCV-Measurement/tree/master/scripts/Run-SPEC-CPU

2. SPEC CPU2017 compiler flags survey.

Collection and sorting results, https://github.com/mollybuild/RISCV-Measurement/tree/master/scripts/getflags

The following image shows compiler flags used by SPEC CPU2017, sorted by frequency:

![image](https://github.com/mollybuild/PLCT-Weekly/assets/26591790/988d1110-8601-4c97-9211-864fa6ea416c)

## Testing and Development

- Kernel CI deployment.
  - Implemented Unmatch and VisionFive jobs under LAVA.
  - Adapted kernelci-docker code and deployed Kernel CI frontend and backend databases.
  - Implemented interoperation between LAVA jobs and kernelci.
  - Implemented an automation script in Python to create lab and lab tokens using Kernel CI's backend API, https://github.com/jiewu-plct/kernel-ci/blob/main/creat-lab.py
  - Fixed an issue where logs could not be reviewed on the kernelci interface.
  - Fixed implicit token access via kernelci backend with LAVA jobs.
  - LTP syscalls use case now runs via LAVA on Unmatched.
  - Assembled documentation on deploying and using LAVA and Kernel CI, https://github.com/jiewu-plct/kernel-ci
- Automation scripts.
  - Script to fetch package revisions changes in specific projects and build results from specific repository/architecture combos, https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkgstatus

## Useful Links

- PLCT's 2022 Roadmap, https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- Job openings at the PLCT Lab, https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- Intern openings at the PLCT Lab, https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly Reports, https://github.com/isrc-cas/PLCT-Weekly
- PLCT Open Reports (Selected), https://github.com/isrc-cas/PLCT-Open-Reports
