{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553878633458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553878633474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 10:57:13 2019 " "Processing started: Fri Mar 29 10:57:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553878633474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878633474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878633474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553878633849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553878633849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg " "Found entity 1: decoder_7_seg" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553878645374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878645374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553878645374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878645374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/binary_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553878645374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878645374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6.v 1 1 " "Using design file lab6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553878645483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(40) " "Verilog HDL Instantiation warning at lab6.v(40): instance has no name" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(42) " "Verilog HDL Instantiation warning at lab6.v(42): instance has no name" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(43) " "Verilog HDL Instantiation warning at lab6.v(43): instance has no name" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(44) " "Verilog HDL Instantiation warning at lab6.v(44): instance has no name" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553878645483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:comb_3 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:comb_3\"" {  } { { "lab6.v" "comb_3" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary_to_bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary_to_bcd:comb_3\|add3:m1\"" {  } { { "binary_to_bcd.v" "m1" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/binary_to_bcd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7_seg decoder_7_seg:comb_6 " "Elaborating entity \"decoder_7_seg\" for hierarchy \"decoder_7_seg:comb_6\"" {  } { { "lab6.v" "comb_6" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(10) " "Verilog HDL assignment warning at decoder_7_seg.v(10): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(11) " "Verilog HDL assignment warning at decoder_7_seg.v(11): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(12) " "Verilog HDL assignment warning at decoder_7_seg.v(12): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(13) " "Verilog HDL assignment warning at decoder_7_seg.v(13): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645530 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(14) " "Verilog HDL assignment warning at decoder_7_seg.v(14): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645545 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(15) " "Verilog HDL assignment warning at decoder_7_seg.v(15): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645545 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(16) " "Verilog HDL assignment warning at decoder_7_seg.v(16): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645545 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(17) " "Verilog HDL assignment warning at decoder_7_seg.v(17): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645546 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(18) " "Verilog HDL assignment warning at decoder_7_seg.v(18): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645546 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(19) " "Verilog HDL assignment warning at decoder_7_seg.v(19): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645546 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7_seg.v(20) " "Verilog HDL assignment warning at decoder_7_seg.v(20): truncated value with size 8 to match size of target (7)" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/decoder_7_seg.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553878645546 "|Lab6|decoder_7_seg:comb_6"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553878645999 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553878645999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553878646015 "|Lab6|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553878646015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553878646109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553878646453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553878646453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553878646551 "|Lab6|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553878646551 "|Lab6|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553878646551 "|Lab6|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab6.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab6/lab6.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553878646551 "|Lab6|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553878646551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553878646555 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553878646555 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553878646555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553878646555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553878646555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553878646595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 10:57:26 2019 " "Processing ended: Fri Mar 29 10:57:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553878646595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553878646595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553878646595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553878646595 ""}
