Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 22:25:22 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_methodology -file tangerineSOCMA7Top_methodology_drc_routed.rpt -pb tangerineSOCMA7Top_methodology_drc_routed.pb -rpx tangerineSOCMA7Top_methodology_drc_routed.rpx
| Design       : tangerineSOCMA7Top
| Device       : xc7a50tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier               | 4          |
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at picorv32Inst/pcpi_mul/rd0 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at picorv32Inst/pcpi_mul/rd0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at picorv32Inst/pcpi_mul/rd_reg of size 16x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at picorv32Inst/pcpi_mul/rd_reg__0 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to the rising and/or falling clock edge(s) of clk_in_100.
Related violations: <none>


