

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1567 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 838 clock pin(s) of sequential element(s)
0 instances converted, 838 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     ddr_clks_inst1         1567       ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]
===============================================================================================================================================================================================
========================================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             821        ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.capture_dr_d4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       oscg_inst                                                   OSCG                   17         rst_n                                                                                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

