`include "B_HBM_TWO_STACK_INTF_TEST_defines.vh"

reg [`HBM_TWO_STACK_INTF_TEST_DATA_SZ-1:0] ATTR [0:`HBM_TWO_STACK_INTF_TEST_ADDR_N-1];
reg [40:1] APB_BYPASS_EN_0_REG = APB_BYPASS_EN_0;
reg [40:1] APB_BYPASS_EN_1_REG = APB_BYPASS_EN_1;
reg [40:1] AXI_BYPASS_EN_0_REG = AXI_BYPASS_EN_0;
reg [40:1] AXI_BYPASS_EN_1_REG = AXI_BYPASS_EN_1;
reg [40:1] CLK_SEL_00_REG = CLK_SEL_00;
reg [40:1] CLK_SEL_01_REG = CLK_SEL_01;
reg [40:1] CLK_SEL_02_REG = CLK_SEL_02;
reg [40:1] CLK_SEL_03_REG = CLK_SEL_03;
reg [40:1] CLK_SEL_04_REG = CLK_SEL_04;
reg [40:1] CLK_SEL_05_REG = CLK_SEL_05;
reg [40:1] CLK_SEL_06_REG = CLK_SEL_06;
reg [40:1] CLK_SEL_07_REG = CLK_SEL_07;
reg [40:1] CLK_SEL_08_REG = CLK_SEL_08;
reg [40:1] CLK_SEL_09_REG = CLK_SEL_09;
reg [40:1] CLK_SEL_10_REG = CLK_SEL_10;
reg [40:1] CLK_SEL_11_REG = CLK_SEL_11;
reg [40:1] CLK_SEL_12_REG = CLK_SEL_12;
reg [40:1] CLK_SEL_13_REG = CLK_SEL_13;
reg [40:1] CLK_SEL_14_REG = CLK_SEL_14;
reg [40:1] CLK_SEL_15_REG = CLK_SEL_15;
reg [40:1] CLK_SEL_16_REG = CLK_SEL_16;
reg [40:1] CLK_SEL_17_REG = CLK_SEL_17;
reg [40:1] CLK_SEL_18_REG = CLK_SEL_18;
reg [40:1] CLK_SEL_19_REG = CLK_SEL_19;
reg [40:1] CLK_SEL_20_REG = CLK_SEL_20;
reg [40:1] CLK_SEL_21_REG = CLK_SEL_21;
reg [40:1] CLK_SEL_22_REG = CLK_SEL_22;
reg [40:1] CLK_SEL_23_REG = CLK_SEL_23;
reg [40:1] CLK_SEL_24_REG = CLK_SEL_24;
reg [40:1] CLK_SEL_25_REG = CLK_SEL_25;
reg [40:1] CLK_SEL_26_REG = CLK_SEL_26;
reg [40:1] CLK_SEL_27_REG = CLK_SEL_27;
reg [40:1] CLK_SEL_28_REG = CLK_SEL_28;
reg [40:1] CLK_SEL_29_REG = CLK_SEL_29;
reg [40:1] CLK_SEL_30_REG = CLK_SEL_30;
reg [40:1] CLK_SEL_31_REG = CLK_SEL_31;
reg [51:0] DBG_BYPASS_VAL_0_REG = DBG_BYPASS_VAL_0;
reg [51:0] DBG_BYPASS_VAL_1_REG = DBG_BYPASS_VAL_1;
reg [40:1] DEBUG_MODE_0_REG = DEBUG_MODE_0;
reg [40:1] DEBUG_MODE_1_REG = DEBUG_MODE_1;
reg [31:0] DFI_BYPASS_VAL_0_REG = DFI_BYPASS_VAL_0;
reg [31:0] DFI_BYPASS_VAL_1_REG = DFI_BYPASS_VAL_1;
reg [40:1] MC_ENABLE_00_REG = MC_ENABLE_00;
reg [40:1] MC_ENABLE_01_REG = MC_ENABLE_01;
reg [40:1] MC_ENABLE_02_REG = MC_ENABLE_02;
reg [40:1] MC_ENABLE_03_REG = MC_ENABLE_03;
reg [40:1] MC_ENABLE_04_REG = MC_ENABLE_04;
reg [40:1] MC_ENABLE_05_REG = MC_ENABLE_05;
reg [40:1] MC_ENABLE_06_REG = MC_ENABLE_06;
reg [40:1] MC_ENABLE_07_REG = MC_ENABLE_07;
reg [40:1] MC_ENABLE_08_REG = MC_ENABLE_08;
reg [40:1] MC_ENABLE_09_REG = MC_ENABLE_09;
reg [40:1] MC_ENABLE_10_REG = MC_ENABLE_10;
reg [40:1] MC_ENABLE_11_REG = MC_ENABLE_11;
reg [40:1] MC_ENABLE_12_REG = MC_ENABLE_12;
reg [40:1] MC_ENABLE_13_REG = MC_ENABLE_13;
reg [40:1] MC_ENABLE_14_REG = MC_ENABLE_14;
reg [40:1] MC_ENABLE_15_REG = MC_ENABLE_15;
reg [40:1] PHY_ENABLE_00_REG = PHY_ENABLE_00;
reg [40:1] PHY_ENABLE_01_REG = PHY_ENABLE_01;
reg [40:1] PHY_ENABLE_02_REG = PHY_ENABLE_02;
reg [40:1] PHY_ENABLE_03_REG = PHY_ENABLE_03;
reg [40:1] PHY_ENABLE_04_REG = PHY_ENABLE_04;
reg [40:1] PHY_ENABLE_05_REG = PHY_ENABLE_05;
reg [40:1] PHY_ENABLE_06_REG = PHY_ENABLE_06;
reg [40:1] PHY_ENABLE_07_REG = PHY_ENABLE_07;
reg [40:1] PHY_ENABLE_08_REG = PHY_ENABLE_08;
reg [40:1] PHY_ENABLE_09_REG = PHY_ENABLE_09;
reg [40:1] PHY_ENABLE_10_REG = PHY_ENABLE_10;
reg [40:1] PHY_ENABLE_11_REG = PHY_ENABLE_11;
reg [40:1] PHY_ENABLE_12_REG = PHY_ENABLE_12;
reg [40:1] PHY_ENABLE_13_REG = PHY_ENABLE_13;
reg [40:1] PHY_ENABLE_14_REG = PHY_ENABLE_14;
reg [40:1] PHY_ENABLE_15_REG = PHY_ENABLE_15;
reg [40:1] SWITCH_ENABLE_0_REG = SWITCH_ENABLE_0;
reg [40:1] SWITCH_ENABLE_1_REG = SWITCH_ENABLE_1;

initial begin
  ATTR[`HBM_TWO_STACK_INTF_TEST__APB_BYPASS_EN_0] = APB_BYPASS_EN_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__APB_BYPASS_EN_1] = APB_BYPASS_EN_1;
  ATTR[`HBM_TWO_STACK_INTF_TEST__AXI_BYPASS_EN_0] = AXI_BYPASS_EN_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__AXI_BYPASS_EN_1] = AXI_BYPASS_EN_1;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_00] = CLK_SEL_00;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_01] = CLK_SEL_01;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_02] = CLK_SEL_02;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_03] = CLK_SEL_03;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_04] = CLK_SEL_04;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_05] = CLK_SEL_05;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_06] = CLK_SEL_06;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_07] = CLK_SEL_07;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_08] = CLK_SEL_08;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_09] = CLK_SEL_09;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_10] = CLK_SEL_10;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_11] = CLK_SEL_11;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_12] = CLK_SEL_12;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_13] = CLK_SEL_13;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_14] = CLK_SEL_14;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_15] = CLK_SEL_15;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_16] = CLK_SEL_16;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_17] = CLK_SEL_17;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_18] = CLK_SEL_18;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_19] = CLK_SEL_19;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_20] = CLK_SEL_20;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_21] = CLK_SEL_21;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_22] = CLK_SEL_22;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_23] = CLK_SEL_23;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_24] = CLK_SEL_24;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_25] = CLK_SEL_25;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_26] = CLK_SEL_26;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_27] = CLK_SEL_27;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_28] = CLK_SEL_28;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_29] = CLK_SEL_29;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_30] = CLK_SEL_30;
  ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_31] = CLK_SEL_31;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DBG_BYPASS_VAL_0] = DBG_BYPASS_VAL_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DBG_BYPASS_VAL_1] = DBG_BYPASS_VAL_1;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DEBUG_MODE_0] = DEBUG_MODE_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DEBUG_MODE_1] = DEBUG_MODE_1;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DFI_BYPASS_VAL_0] = DFI_BYPASS_VAL_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__DFI_BYPASS_VAL_1] = DFI_BYPASS_VAL_1;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_00] = MC_ENABLE_00;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_01] = MC_ENABLE_01;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_02] = MC_ENABLE_02;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_03] = MC_ENABLE_03;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_04] = MC_ENABLE_04;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_05] = MC_ENABLE_05;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_06] = MC_ENABLE_06;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_07] = MC_ENABLE_07;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_08] = MC_ENABLE_08;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_09] = MC_ENABLE_09;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_10] = MC_ENABLE_10;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_11] = MC_ENABLE_11;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_12] = MC_ENABLE_12;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_13] = MC_ENABLE_13;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_14] = MC_ENABLE_14;
  ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_15] = MC_ENABLE_15;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_00] = PHY_ENABLE_00;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_01] = PHY_ENABLE_01;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_02] = PHY_ENABLE_02;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_03] = PHY_ENABLE_03;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_04] = PHY_ENABLE_04;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_05] = PHY_ENABLE_05;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_06] = PHY_ENABLE_06;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_07] = PHY_ENABLE_07;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_08] = PHY_ENABLE_08;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_09] = PHY_ENABLE_09;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_10] = PHY_ENABLE_10;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_11] = PHY_ENABLE_11;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_12] = PHY_ENABLE_12;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_13] = PHY_ENABLE_13;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_14] = PHY_ENABLE_14;
  ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_15] = PHY_ENABLE_15;
  ATTR[`HBM_TWO_STACK_INTF_TEST__SWITCH_ENABLE_0] = SWITCH_ENABLE_0;
  ATTR[`HBM_TWO_STACK_INTF_TEST__SWITCH_ENABLE_1] = SWITCH_ENABLE_1;
end

always @(trig_attr) begin
  APB_BYPASS_EN_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__APB_BYPASS_EN_0];
  APB_BYPASS_EN_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__APB_BYPASS_EN_1];
  AXI_BYPASS_EN_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__AXI_BYPASS_EN_0];
  AXI_BYPASS_EN_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__AXI_BYPASS_EN_1];
  CLK_SEL_00_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_00];
  CLK_SEL_01_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_01];
  CLK_SEL_02_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_02];
  CLK_SEL_03_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_03];
  CLK_SEL_04_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_04];
  CLK_SEL_05_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_05];
  CLK_SEL_06_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_06];
  CLK_SEL_07_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_07];
  CLK_SEL_08_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_08];
  CLK_SEL_09_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_09];
  CLK_SEL_10_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_10];
  CLK_SEL_11_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_11];
  CLK_SEL_12_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_12];
  CLK_SEL_13_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_13];
  CLK_SEL_14_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_14];
  CLK_SEL_15_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_15];
  CLK_SEL_16_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_16];
  CLK_SEL_17_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_17];
  CLK_SEL_18_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_18];
  CLK_SEL_19_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_19];
  CLK_SEL_20_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_20];
  CLK_SEL_21_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_21];
  CLK_SEL_22_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_22];
  CLK_SEL_23_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_23];
  CLK_SEL_24_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_24];
  CLK_SEL_25_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_25];
  CLK_SEL_26_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_26];
  CLK_SEL_27_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_27];
  CLK_SEL_28_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_28];
  CLK_SEL_29_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_29];
  CLK_SEL_30_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_30];
  CLK_SEL_31_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__CLK_SEL_31];
  DBG_BYPASS_VAL_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DBG_BYPASS_VAL_0];
  DBG_BYPASS_VAL_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DBG_BYPASS_VAL_1];
  DEBUG_MODE_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DEBUG_MODE_0];
  DEBUG_MODE_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DEBUG_MODE_1];
  DFI_BYPASS_VAL_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DFI_BYPASS_VAL_0];
  DFI_BYPASS_VAL_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__DFI_BYPASS_VAL_1];
  MC_ENABLE_00_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_00];
  MC_ENABLE_01_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_01];
  MC_ENABLE_02_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_02];
  MC_ENABLE_03_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_03];
  MC_ENABLE_04_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_04];
  MC_ENABLE_05_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_05];
  MC_ENABLE_06_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_06];
  MC_ENABLE_07_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_07];
  MC_ENABLE_08_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_08];
  MC_ENABLE_09_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_09];
  MC_ENABLE_10_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_10];
  MC_ENABLE_11_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_11];
  MC_ENABLE_12_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_12];
  MC_ENABLE_13_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_13];
  MC_ENABLE_14_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_14];
  MC_ENABLE_15_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__MC_ENABLE_15];
  PHY_ENABLE_00_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_00];
  PHY_ENABLE_01_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_01];
  PHY_ENABLE_02_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_02];
  PHY_ENABLE_03_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_03];
  PHY_ENABLE_04_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_04];
  PHY_ENABLE_05_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_05];
  PHY_ENABLE_06_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_06];
  PHY_ENABLE_07_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_07];
  PHY_ENABLE_08_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_08];
  PHY_ENABLE_09_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_09];
  PHY_ENABLE_10_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_10];
  PHY_ENABLE_11_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_11];
  PHY_ENABLE_12_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_12];
  PHY_ENABLE_13_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_13];
  PHY_ENABLE_14_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_14];
  PHY_ENABLE_15_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__PHY_ENABLE_15];
  SWITCH_ENABLE_0_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__SWITCH_ENABLE_0];
  SWITCH_ENABLE_1_REG = ATTR[`HBM_TWO_STACK_INTF_TEST__SWITCH_ENABLE_1];
end

// procedures to override, read attribute values

task write_attr;
  input  [`HBM_TWO_STACK_INTF_TEST_ADDR_SZ-1:0] addr;
  input  [`HBM_TWO_STACK_INTF_TEST_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`HBM_TWO_STACK_INTF_TEST_DATA_SZ-1:0] read_attr;
  input  [`HBM_TWO_STACK_INTF_TEST_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
