
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495976    0.003300    2.478454 ^ _0759_/B (sg13g2_xnor2_1)
     3    0.013029    0.207136    0.255447    2.733902 ^ _0759_/Y (sg13g2_xnor2_1)
                                                         _0297_ (net)
                      0.207136    0.000120    2.734022 ^ _0761_/B (sg13g2_xnor2_1)
     2    0.009146    0.149370    0.158263    2.892285 ^ _0761_/Y (sg13g2_xnor2_1)
                                                         _0299_ (net)
                      0.149370    0.000089    2.892374 ^ _0763_/B (sg13g2_xor2_1)
     2    0.009343    0.109554    0.169351    3.061725 ^ _0763_/X (sg13g2_xor2_1)
                                                         _0301_ (net)
                      0.109554    0.000064    3.061789 ^ _0764_/B (sg13g2_xor2_1)
     3    0.013018    0.135660    0.179753    3.241543 ^ _0764_/X (sg13g2_xor2_1)
                                                         _0302_ (net)
                      0.135660    0.000166    3.241709 ^ _0766_/B (sg13g2_xnor2_1)
     3    0.010557    0.126323    0.147988    3.389697 ^ _0766_/Y (sg13g2_xnor2_1)
                                                         _0304_ (net)
                      0.126323    0.000057    3.389754 ^ _0780_/B (sg13g2_nor2_1)
     2    0.007263    0.047948    0.071414    3.461168 v _0780_/Y (sg13g2_nor2_1)
                                                         _0317_ (net)
                      0.047948    0.000027    3.461195 v _0781_/B1 (sg13g2_a22oi_1)
     1    0.003338    0.071354    0.082534    3.543728 ^ _0781_/Y (sg13g2_a22oi_1)
                                                         _0318_ (net)
                      0.071354    0.000014    3.543743 ^ _0782_/B1 (sg13g2_o21ai_1)
     2    0.007815    0.065193    0.077246    3.620989 v _0782_/Y (sg13g2_o21ai_1)
                                                         _0319_ (net)
                      0.065193    0.000121    3.621110 v _0838_/A1 (sg13g2_a221oi_1)
     4    0.019354    0.298291    0.288820    3.909930 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.298292    0.000487    3.910417 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.011085    0.112584    0.169070    4.079487 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.112584    0.000162    4.079649 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.006401    0.081732    0.109584    4.189233 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.081732    0.000066    4.189299 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003432    0.045285    0.082734    4.272033 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.045285    0.000022    4.272054 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.001562    0.075136    0.072560    4.344615 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.075136    0.000008    4.344623 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              4.344623   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134333   10.134334 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000   10.134334 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884334   clock uncertainty
                                  0.000000    9.884334   clock reconvergence pessimism
                                 -0.106233    9.778100   library setup time
                                              9.778100   data required time
---------------------------------------------------------------------------------------------
                                              9.778100   data required time
                                             -4.344623   data arrival time
---------------------------------------------------------------------------------------------
                                              5.433478   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1006_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495976    0.003300    2.478454 ^ _0759_/B (sg13g2_xnor2_1)
     3    0.013029    0.207136    0.255447    2.733902 ^ _0759_/Y (sg13g2_xnor2_1)
                                                         _0297_ (net)
                      0.207136    0.000120    2.734022 ^ _0761_/B (sg13g2_xnor2_1)
     2    0.009146    0.149370    0.158263    2.892285 ^ _0761_/Y (sg13g2_xnor2_1)
                                                         _0299_ (net)
                      0.149370    0.000089    2.892374 ^ _0763_/B (sg13g2_xor2_1)
     2    0.009343    0.109554    0.169351    3.061725 ^ _0763_/X (sg13g2_xor2_1)
                                                         _0301_ (net)
                      0.109554    0.000064    3.061789 ^ _0764_/B (sg13g2_xor2_1)
     3    0.013018    0.135660    0.179753    3.241543 ^ _0764_/X (sg13g2_xor2_1)
                                                         _0302_ (net)
                      0.135660    0.000166    3.241709 ^ _0766_/B (sg13g2_xnor2_1)
     3    0.010557    0.126323    0.147988    3.389697 ^ _0766_/Y (sg13g2_xnor2_1)
                                                         _0304_ (net)
                      0.126323    0.000057    3.389754 ^ _0780_/B (sg13g2_nor2_1)
     2    0.007263    0.047948    0.071414    3.461168 v _0780_/Y (sg13g2_nor2_1)
                                                         _0317_ (net)
                      0.047948    0.000027    3.461195 v _0781_/B1 (sg13g2_a22oi_1)
     1    0.003338    0.071354    0.082534    3.543728 ^ _0781_/Y (sg13g2_a22oi_1)
                                                         _0318_ (net)
                      0.071354    0.000014    3.543743 ^ _0782_/B1 (sg13g2_o21ai_1)
     2    0.007815    0.065193    0.077246    3.620989 v _0782_/Y (sg13g2_o21ai_1)
                                                         _0319_ (net)
                      0.065193    0.000121    3.621110 v _0838_/A1 (sg13g2_a221oi_1)
     4    0.019354    0.298291    0.288820    3.909930 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.298292    0.000487    3.910417 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.011085    0.112584    0.169070    4.079487 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.112584    0.000160    4.079647 v _0879_/A1 (sg13g2_o21ai_1)
     1    0.003016    0.076559    0.113812    4.193459 ^ _0879_/Y (sg13g2_o21ai_1)
                                                         _0410_ (net)
                      0.076559    0.000014    4.193473 ^ _0880_/B1 (sg13g2_a21oi_1)
     1    0.002886    0.059618    0.044358    4.237831 v _0880_/Y (sg13g2_a21oi_1)
                                                         _0411_ (net)
                      0.059618    0.000018    4.237849 v _0881_/B1 (sg13g2_a21o_1)
     1    0.001655    0.028057    0.109078    4.346927 v _0881_/X (sg13g2_a21o_1)
                                                         _0018_ (net)
                      0.028057    0.000009    4.346936 v _1006_/D (sg13g2_dfrbpq_1)
                                              4.346936   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134535   10.134535 ^ clk (in)
                                                         clk (net)
                      0.183979    0.000000   10.134535 ^ _1006_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884535   clock uncertainty
                                  0.000000    9.884535   clock reconvergence pessimism
                                 -0.073643    9.810892   library setup time
                                              9.810892   data required time
---------------------------------------------------------------------------------------------
                                              9.810892   data required time
                                             -4.346936   data arrival time
---------------------------------------------------------------------------------------------
                                              5.463956   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1005_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495976    0.003300    2.478454 ^ _0759_/B (sg13g2_xnor2_1)
     3    0.013029    0.207136    0.255447    2.733902 ^ _0759_/Y (sg13g2_xnor2_1)
                                                         _0297_ (net)
                      0.207136    0.000120    2.734022 ^ _0761_/B (sg13g2_xnor2_1)
     2    0.009146    0.149370    0.158263    2.892285 ^ _0761_/Y (sg13g2_xnor2_1)
                                                         _0299_ (net)
                      0.149370    0.000089    2.892374 ^ _0763_/B (sg13g2_xor2_1)
     2    0.009343    0.109554    0.169351    3.061725 ^ _0763_/X (sg13g2_xor2_1)
                                                         _0301_ (net)
                      0.109554    0.000064    3.061789 ^ _0764_/B (sg13g2_xor2_1)
     3    0.013018    0.135660    0.179753    3.241543 ^ _0764_/X (sg13g2_xor2_1)
                                                         _0302_ (net)
                      0.135660    0.000166    3.241709 ^ _0766_/B (sg13g2_xnor2_1)
     3    0.010557    0.126323    0.147988    3.389697 ^ _0766_/Y (sg13g2_xnor2_1)
                                                         _0304_ (net)
                      0.126323    0.000057    3.389754 ^ _0780_/B (sg13g2_nor2_1)
     2    0.007263    0.047948    0.071414    3.461168 v _0780_/Y (sg13g2_nor2_1)
                                                         _0317_ (net)
                      0.047948    0.000027    3.461195 v _0781_/B1 (sg13g2_a22oi_1)
     1    0.003338    0.071354    0.082534    3.543728 ^ _0781_/Y (sg13g2_a22oi_1)
                                                         _0318_ (net)
                      0.071354    0.000014    3.543743 ^ _0782_/B1 (sg13g2_o21ai_1)
     2    0.007815    0.065193    0.077246    3.620989 v _0782_/Y (sg13g2_o21ai_1)
                                                         _0319_ (net)
                      0.065193    0.000121    3.621110 v _0838_/A1 (sg13g2_a221oi_1)
     4    0.019354    0.298291    0.288820    3.909930 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.298292    0.000460    3.910390 ^ _0848_/A (sg13g2_nor2_1)
     1    0.003162    0.065959    0.094108    4.004498 v _0848_/Y (sg13g2_nor2_1)
                                                         _0381_ (net)
                      0.065959    0.000016    4.004514 v _0860_/B (sg13g2_nor3_1)
     1    0.003418    0.090503    0.108292    4.112806 ^ _0860_/Y (sg13g2_nor3_1)
                                                         _0392_ (net)
                      0.090503    0.000024    4.112831 ^ _0865_/B (sg13g2_nor3_1)
     1    0.003211    0.053545    0.059881    4.172711 v _0865_/Y (sg13g2_nor3_1)
                                                         _0397_ (net)
                      0.053545    0.000028    4.172739 v _0866_/B1 (sg13g2_a21o_1)
     1    0.001777    0.028377    0.106905    4.279644 v _0866_/X (sg13g2_a21o_1)
                                                         _0017_ (net)
                      0.028377    0.000011    4.279655 v _1005_/D (sg13g2_dfrbpq_1)
                                              4.279655   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134729   10.134728 ^ clk (in)
                                                         clk (net)
                      0.184004    0.000000   10.134728 ^ _1005_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884728   clock uncertainty
                                  0.000000    9.884728   clock reconvergence pessimism
                                 -0.073753    9.810976   library setup time
                                              9.810976   data required time
---------------------------------------------------------------------------------------------
                                              9.810976   data required time
                                             -4.279655   data arrival time
---------------------------------------------------------------------------------------------
                                              5.531322   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1003_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000208    3.616517 ^ _0784_/A1 (sg13g2_a21oi_1)
     4    0.014557    0.105928    0.124461    3.740978 v _0784_/Y (sg13g2_a21oi_1)
                                                         _0321_ (net)
                      0.105928    0.000205    3.741183 v _0815_/A1 (sg13g2_o21ai_1)
     3    0.010696    0.139883    0.167571    3.908754 ^ _0815_/Y (sg13g2_o21ai_1)
                                                         _0350_ (net)
                      0.139883    0.000092    3.908846 ^ _0830_/A2 (sg13g2_a21oi_1)
     1    0.005250    0.062158    0.104076    4.012922 v _0830_/Y (sg13g2_a21oi_1)
                                                         _0364_ (net)
                      0.062158    0.000028    4.012950 v _0831_/B (sg13g2_xnor2_1)
     1    0.005280    0.054453    0.107486    4.120437 v _0831_/Y (sg13g2_xnor2_1)
                                                         _0365_ (net)
                      0.054453    0.000091    4.120528 v _0832_/A2 (sg13g2_o21ai_1)
     1    0.001698    0.076145    0.077014    4.197542 ^ _0832_/Y (sg13g2_o21ai_1)
                                                         _0015_ (net)
                      0.076145    0.000010    4.197552 ^ _1003_/D (sg13g2_dfrbpq_1)
                                              4.197552   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135033   10.135034 ^ clk (in)
                                                         clk (net)
                      0.184044    0.000000   10.135034 ^ _1003_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885034   clock uncertainty
                                  0.000000    9.885034   clock reconvergence pessimism
                                 -0.106537    9.778497   library setup time
                                              9.778497   data required time
---------------------------------------------------------------------------------------------
                                              9.778497   data required time
                                             -4.197552   data arrival time
---------------------------------------------------------------------------------------------
                                              5.580945   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1004_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495976    0.003300    2.478454 ^ _0759_/B (sg13g2_xnor2_1)
     3    0.013029    0.207136    0.255447    2.733902 ^ _0759_/Y (sg13g2_xnor2_1)
                                                         _0297_ (net)
                      0.207136    0.000120    2.734022 ^ _0761_/B (sg13g2_xnor2_1)
     2    0.009146    0.149370    0.158263    2.892285 ^ _0761_/Y (sg13g2_xnor2_1)
                                                         _0299_ (net)
                      0.149370    0.000089    2.892374 ^ _0763_/B (sg13g2_xor2_1)
     2    0.009343    0.109554    0.169351    3.061725 ^ _0763_/X (sg13g2_xor2_1)
                                                         _0301_ (net)
                      0.109554    0.000064    3.061789 ^ _0764_/B (sg13g2_xor2_1)
     3    0.013018    0.135660    0.179753    3.241543 ^ _0764_/X (sg13g2_xor2_1)
                                                         _0302_ (net)
                      0.135660    0.000166    3.241709 ^ _0766_/B (sg13g2_xnor2_1)
     3    0.010557    0.126323    0.147988    3.389697 ^ _0766_/Y (sg13g2_xnor2_1)
                                                         _0304_ (net)
                      0.126323    0.000057    3.389754 ^ _0780_/B (sg13g2_nor2_1)
     2    0.007263    0.047948    0.071414    3.461168 v _0780_/Y (sg13g2_nor2_1)
                                                         _0317_ (net)
                      0.047948    0.000027    3.461195 v _0781_/B1 (sg13g2_a22oi_1)
     1    0.003338    0.071354    0.082534    3.543728 ^ _0781_/Y (sg13g2_a22oi_1)
                                                         _0318_ (net)
                      0.071354    0.000014    3.543743 ^ _0782_/B1 (sg13g2_o21ai_1)
     2    0.007815    0.065193    0.077246    3.620989 v _0782_/Y (sg13g2_o21ai_1)
                                                         _0319_ (net)
                      0.065193    0.000121    3.621110 v _0838_/A1 (sg13g2_a221oi_1)
     4    0.019354    0.298291    0.288820    3.909930 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.298292    0.000472    3.910401 ^ _0849_/A (sg13g2_xor2_1)
     1    0.003201    0.082220    0.175943    4.086344 ^ _0849_/X (sg13g2_xor2_1)
                                                         _0382_ (net)
                      0.082220    0.000016    4.086360 ^ _0850_/B2 (sg13g2_a22oi_1)
     1    0.003081    0.127458    0.065179    4.151539 v _0850_/Y (sg13g2_a22oi_1)
                                                         _0383_ (net)
                      0.127458    0.000018    4.151557 v _0851_/A (sg13g2_inv_1)
     1    0.001599    0.035880    0.046267    4.197824 ^ _0851_/Y (sg13g2_inv_1)
                                                         _0016_ (net)
                      0.035880    0.000008    4.197833 ^ _1004_/D (sg13g2_dfrbpq_1)
                                              4.197833   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134894   10.134894 ^ clk (in)
                                                         clk (net)
                      0.184025    0.000000   10.134894 ^ _1004_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884894   clock uncertainty
                                  0.000000    9.884894   clock reconvergence pessimism
                                 -0.093883    9.791011   library setup time
                                              9.791011   data required time
---------------------------------------------------------------------------------------------
                                              9.791011   data required time
                                             -4.197833   data arrival time
---------------------------------------------------------------------------------------------
                                              5.593179   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1002_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000208    3.616517 ^ _0784_/A1 (sg13g2_a21oi_1)
     4    0.014557    0.105928    0.124461    3.740978 v _0784_/Y (sg13g2_a21oi_1)
                                                         _0321_ (net)
                      0.105928    0.000205    3.741183 v _0815_/A1 (sg13g2_o21ai_1)
     3    0.010696    0.139883    0.167571    3.908754 ^ _0815_/Y (sg13g2_o21ai_1)
                                                         _0350_ (net)
                      0.139883    0.000091    3.908845 ^ _0816_/A2 (sg13g2_o21ai_1)
     1    0.002909    0.094682    0.079488    3.988333 v _0816_/Y (sg13g2_o21ai_1)
                                                         _0351_ (net)
                      0.094682    0.000014    3.988347 v _0817_/B1 (sg13g2_a21oi_1)
     1    0.005097    0.078183    0.096652    4.084999 ^ _0817_/Y (sg13g2_a21oi_1)
                                                         _0352_ (net)
                      0.078183    0.000095    4.085093 ^ _0818_/B1 (sg13g2_a21o_1)
     1    0.001776    0.039135    0.081245    4.166338 ^ _0818_/X (sg13g2_a21o_1)
                                                         _0014_ (net)
                      0.039135    0.000012    4.166350 ^ _1002_/D (sg13g2_dfrbpq_1)
                                              4.166350   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135092   10.135092 ^ clk (in)
                                                         clk (net)
                      0.184052    0.000000   10.135092 ^ _1002_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885092   clock uncertainty
                                  0.000000    9.885092   clock reconvergence pessimism
                                 -0.094902    9.790191   library setup time
                                              9.790191   data required time
---------------------------------------------------------------------------------------------
                                              9.790191   data required time
                                             -4.166350   data arrival time
---------------------------------------------------------------------------------------------
                                              5.623840   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1001_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000208    3.616517 ^ _0784_/A1 (sg13g2_a21oi_1)
     4    0.014557    0.105928    0.124461    3.740978 v _0784_/Y (sg13g2_a21oi_1)
                                                         _0321_ (net)
                      0.105928    0.000252    3.741230 v _0785_/B (sg13g2_nor2_1)
     2    0.007653    0.091369    0.103555    3.844785 ^ _0785_/Y (sg13g2_nor2_1)
                                                         _0322_ (net)
                      0.091369    0.000041    3.844826 ^ _0797_/B (sg13g2_nor3_1)
     1    0.003299    0.037353    0.060478    3.905305 v _0797_/Y (sg13g2_nor3_1)
                                                         _0333_ (net)
                      0.037353    0.000019    3.905324 v _0802_/A (sg13g2_nor3_1)
     1    0.005464    0.113978    0.122590    4.027914 ^ _0802_/Y (sg13g2_nor3_1)
                                                         _0338_ (net)
                      0.113978    0.000117    4.028031 ^ _0803_/B1 (sg13g2_a21o_1)
     1    0.001820    0.039279    0.094222    4.122254 ^ _0803_/X (sg13g2_a21o_1)
                                                         _0013_ (net)
                      0.039279    0.000013    4.122267 ^ _1001_/D (sg13g2_dfrbpq_1)
                                              4.122267   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137510   10.137509 ^ clk (in)
                                                         clk (net)
                      0.184431    0.000000   10.137509 ^ _1001_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887509   clock uncertainty
                                  0.000000    9.887509   clock reconvergence pessimism
                                 -0.094892    9.792618   library setup time
                                              9.792618   data required time
---------------------------------------------------------------------------------------------
                                              9.792618   data required time
                                             -4.122267   data arrival time
---------------------------------------------------------------------------------------------
                                              5.670351   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _0999_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009531    0.081396    0.127426    3.311922 v _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.081396    0.000070    3.311992 v _0679_/B_N (sg13g2_nor2b_1)
     1    0.003334    0.032931    0.091535    3.403527 v _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.032931    0.000019    3.403545 v _0680_/B1 (sg13g2_o21ai_1)
     2    0.008449    0.121026    0.057517    3.461062 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.121026    0.000177    3.461240 ^ _0729_/A1 (sg13g2_a21oi_1)
     2    0.008485    0.081095    0.112260    3.573500 v _0729_/Y (sg13g2_a21oi_1)
                                                         _0269_ (net)
                      0.081095    0.000169    3.573669 v _0752_/A1 (sg13g2_o21ai_1)
     2    0.006779    0.106806    0.130917    3.704585 ^ _0752_/Y (sg13g2_o21ai_1)
                                                         _0291_ (net)
                      0.106806    0.000046    3.704631 ^ _0767_/B (sg13g2_and2_1)
     2    0.006908    0.041706    0.122955    3.827586 ^ _0767_/X (sg13g2_and2_1)
                                                         _0305_ (net)
                      0.041706    0.000030    3.827616 ^ _0768_/A2 (sg13g2_o21ai_1)
     1    0.003035    0.095556    0.055093    3.882709 v _0768_/Y (sg13g2_o21ai_1)
                                                         _0306_ (net)
                      0.095556    0.000017    3.882727 v _0769_/B1 (sg13g2_a21oi_1)
     1    0.005823    0.083384    0.101541    3.984267 ^ _0769_/Y (sg13g2_a21oi_1)
                                                         _0307_ (net)
                      0.083384    0.000142    3.984409 ^ _0770_/B1 (sg13g2_a21o_1)
     1    0.001848    0.039371    0.083737    4.068146 ^ _0770_/X (sg13g2_a21o_1)
                                                         _0011_ (net)
                      0.039371    0.000013    4.068159 ^ _0999_/D (sg13g2_dfrbpq_1)
                                              4.068159   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137605   10.137606 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000   10.137606 ^ _0999_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887606   clock uncertainty
                                  0.000000    9.887606   clock reconvergence pessimism
                                 -0.094918    9.792687   library setup time
                                              9.792687   data required time
---------------------------------------------------------------------------------------------
                                              9.792687   data required time
                                             -4.068159   data arrival time
---------------------------------------------------------------------------------------------
                                              5.724529   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1000_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000208    3.616517 ^ _0784_/A1 (sg13g2_a21oi_1)
     4    0.014557    0.105928    0.124461    3.740978 v _0784_/Y (sg13g2_a21oi_1)
                                                         _0321_ (net)
                      0.105928    0.000242    3.741220 v _0786_/A2 (sg13g2_a21o_1)
     1    0.004255    0.035513    0.143900    3.885121 v _0786_/X (sg13g2_a21o_1)
                                                         _0323_ (net)
                      0.035513    0.000053    3.885174 v _0787_/A2 (sg13g2_o21ai_1)
     1    0.002577    0.064284    0.076063    3.961237 ^ _0787_/Y (sg13g2_o21ai_1)
                                                         _0012_ (net)
                      0.064284    0.000030    3.961267 ^ _1000_/D (sg13g2_dfrbpq_1)
                                              3.961267   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137602   10.137602 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000   10.137602 ^ _1000_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887602   clock uncertainty
                                  0.000000    9.887602   clock reconvergence pessimism
                                 -0.102748    9.784853   library setup time
                                              9.784853   data required time
---------------------------------------------------------------------------------------------
                                              9.784853   data required time
                                             -3.961267   data arrival time
---------------------------------------------------------------------------------------------
                                              5.823586   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _0997_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000100    3.616408 ^ _0703_/A (sg13g2_nand2_1)
     2    0.005740    0.056307    0.070115    3.686524 v _0703_/Y (sg13g2_nand2_1)
                                                         _0244_ (net)
                      0.056307    0.000031    3.686554 v _0727_/B (sg13g2_nand2_1)
     1    0.005528    0.041683    0.053511    3.740065 ^ _0727_/Y (sg13g2_nand2_1)
                                                         _0267_ (net)
                      0.041683    0.000042    3.740107 ^ _0730_/B (sg13g2_xnor2_1)
     1    0.003672    0.071186    0.085636    3.825743 ^ _0730_/Y (sg13g2_xnor2_1)
                                                         _0270_ (net)
                      0.071186    0.000032    3.825774 ^ _0731_/B2 (sg13g2_a22oi_1)
     1    0.003103    0.127583    0.061491    3.887266 v _0731_/Y (sg13g2_a22oi_1)
                                                         _0271_ (net)
                      0.127583    0.000019    3.887285 v _0732_/A (sg13g2_inv_1)
     1    0.001603    0.035913    0.046302    3.933587 ^ _0732_/Y (sg13g2_inv_1)
                                                         _0009_ (net)
                      0.035913    0.000008    3.933595 ^ _0997_/D (sg13g2_dfrbpq_1)
                                              3.933595   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133131   10.133131 ^ clk (in)
                                                         clk (net)
                      0.183822    0.000000   10.133131 ^ _0997_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883131   clock uncertainty
                                  0.000000    9.883131   clock reconvergence pessimism
                                 -0.093923    9.789208   library setup time
                                              9.789208   data required time
---------------------------------------------------------------------------------------------
                                              9.789208   data required time
                                             -3.933595   data arrival time
---------------------------------------------------------------------------------------------
                                              5.855613   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _0998_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000177    3.530152 v _0729_/A1 (sg13g2_a21oi_1)
     2    0.008589    0.097813    0.110555    3.640706 ^ _0729_/Y (sg13g2_a21oi_1)
                                                         _0269_ (net)
                      0.097813    0.000168    3.640874 ^ _0751_/A (sg13g2_nor3_1)
     1    0.003389    0.043666    0.066430    3.707304 v _0751_/Y (sg13g2_nor3_1)
                                                         _0290_ (net)
                      0.043666    0.000028    3.707332 v _0753_/B (sg13g2_nor2_1)
     1    0.003476    0.070014    0.057865    3.765197 ^ _0753_/Y (sg13g2_nor2_1)
                                                         _0292_ (net)
                      0.070014    0.000025    3.765222 ^ _0754_/B2 (sg13g2_a22oi_1)
     1    0.003408    0.129292    0.062513    3.827735 v _0754_/Y (sg13g2_a22oi_1)
                                                         _0293_ (net)
                      0.129292    0.000029    3.827764 v _0755_/A (sg13g2_inv_1)
     1    0.003107    0.041215    0.053078    3.880842 ^ _0755_/Y (sg13g2_inv_1)
                                                         _0010_ (net)
                      0.041215    0.000045    3.880887 ^ _0998_/D (sg13g2_dfrbpq_1)
                                              3.880887   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137626   10.137626 ^ clk (in)
                                                         clk (net)
                      0.184452    0.000000   10.137626 ^ _0998_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887626   clock uncertainty
                                  0.000000    9.887626   clock reconvergence pessimism
                                 -0.095497    9.792130   library setup time
                                              9.792130   data required time
---------------------------------------------------------------------------------------------
                                              9.792130   data required time
                                             -3.880887   data arrival time
---------------------------------------------------------------------------------------------
                                              5.911242   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _0996_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495947    0.000891    2.476045 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.009664    0.183238    0.221693    2.697738 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.183238    0.000054    2.697792 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008536    0.106638    0.180330    2.878123 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.106638    0.000046    2.878168 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009106    0.111218    0.129446    3.007614 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.111218    0.000044    3.007658 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012416    0.132195    0.176745    3.184403 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.132195    0.000093    3.184496 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009721    0.117473    0.144885    3.329381 ^ _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.117473    0.000071    3.329453 ^ _0679_/B_N (sg13g2_nor2b_1)
     1    0.003514    0.055069    0.126006    3.455459 ^ _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.055069    0.000020    3.455479 ^ _0680_/B1 (sg13g2_o21ai_1)
     2    0.008422    0.071727    0.074496    3.529974 v _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.071727    0.000165    3.530139 v _0682_/A (sg13g2_nand2_1)
     4    0.014988    0.077215    0.086170    3.616309 ^ _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.077215    0.000100    3.616408 ^ _0703_/A (sg13g2_nand2_1)
     2    0.005740    0.056307    0.070115    3.686524 v _0703_/Y (sg13g2_nand2_1)
                                                         _0244_ (net)
                      0.056307    0.000019    3.686542 v _0705_/B_N (sg13g2_nor2b_1)
     1    0.002850    0.028190    0.079574    3.766116 v _0705_/Y (sg13g2_nor2b_1)
                                                         _0246_ (net)
                      0.028190    0.000017    3.766134 v _0706_/B1 (sg13g2_a21o_1)
     1    0.001574    0.027843    0.095782    3.861916 v _0706_/X (sg13g2_a21o_1)
                                                         _0008_ (net)
                      0.027843    0.000008    3.861924 v _0996_/D (sg13g2_dfrbpq_1)
                                              3.861924   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133101   10.133101 ^ clk (in)
                                                         clk (net)
                      0.183819    0.000000   10.133101 ^ _0996_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883101   clock uncertainty
                                  0.000000    9.883101   clock reconvergence pessimism
                                 -0.073606    9.809495   library setup time
                                              9.809495   data required time
---------------------------------------------------------------------------------------------
                                              9.809495   data required time
                                             -3.861924   data arrival time
---------------------------------------------------------------------------------------------
                                              5.947571   slack (MET)


Startpoint: x_int4[3] (input port clocked by clk)
Endpoint: _0995_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    10    0.034390    0.048589    0.028701    2.028701 ^ x_int4[3] (in)
                                                         x_int4[3] (net)
                      0.048665    0.000000    2.028701 ^ _0602_/B_N (sg13g2_nor2b_1)
     3    0.012677    0.119847    0.153236    2.181938 ^ _0602_/Y (sg13g2_nor2b_1)
                                                         _0146_ (net)
                      0.119848    0.000137    2.182075 ^ _0606_/A (sg13g2_xnor2_1)
     1    0.005580    0.082139    0.124428    2.306503 ^ _0606_/Y (sg13g2_xnor2_1)
                                                         _0150_ (net)
                      0.082139    0.000044    2.306547 ^ _0607_/B (sg13g2_xnor2_1)
     2    0.008961    0.106915    0.119684    2.426231 ^ _0607_/Y (sg13g2_xnor2_1)
                                                         _0151_ (net)
                      0.106915    0.000082    2.426313 ^ _0609_/B (sg13g2_xnor2_1)
     2    0.009632    0.115095    0.132867    2.559180 ^ _0609_/Y (sg13g2_xnor2_1)
                                                         _0153_ (net)
                      0.115095    0.000093    2.559272 ^ _0610_/B (sg13g2_xor2_1)
     2    0.008916    0.099168    0.157409    2.716681 ^ _0610_/X (sg13g2_xor2_1)
                                                         _0154_ (net)
                      0.099168    0.000076    2.716757 ^ _0612_/B (sg13g2_xnor2_1)
     2    0.009300    0.111465    0.128372    2.845129 ^ _0612_/Y (sg13g2_xnor2_1)
                                                         _0156_ (net)
                      0.111465    0.000064    2.845193 ^ _0613_/B (sg13g2_xor2_1)
     3    0.011868    0.128116    0.173609    3.018802 ^ _0613_/X (sg13g2_xor2_1)
                                                         _0157_ (net)
                      0.128116    0.000107    3.018909 ^ _0617_/A (sg13g2_xnor2_1)
     3    0.010770    0.130371    0.150371    3.169280 ^ _0617_/Y (sg13g2_xnor2_1)
                                                         _0161_ (net)
                      0.130371    0.000047    3.169327 ^ _0624_/A2 (sg13g2_o21ai_1)
     3    0.010995    0.083506    0.118541    3.287868 v _0624_/Y (sg13g2_o21ai_1)
                                                         _0167_ (net)
                      0.083506    0.000147    3.288015 v _0648_/A2 (sg13g2_o21ai_1)
     2    0.007311    0.111143    0.128878    3.416893 ^ _0648_/Y (sg13g2_o21ai_1)
                                                         _0191_ (net)
                      0.111143    0.000052    3.416946 ^ _0675_/B (sg13g2_nand2_1)
     2    0.006623    0.057011    0.089611    3.506557 v _0675_/Y (sg13g2_nand2_1)
                                                         _0217_ (net)
                      0.057011    0.000037    3.506594 v _0676_/A2 (sg13g2_o21ai_1)
     1    0.003053    0.075956    0.087720    3.594314 ^ _0676_/Y (sg13g2_o21ai_1)
                                                         _0218_ (net)
                      0.075956    0.000015    3.594329 ^ _0677_/B1 (sg13g2_a21oi_1)
     1    0.003077    0.055101    0.044771    3.639100 v _0677_/Y (sg13g2_a21oi_1)
                                                         _0219_ (net)
                      0.055101    0.000024    3.639124 v _0678_/B1 (sg13g2_a21o_1)
     1    0.001846    0.028559    0.107752    3.746876 v _0678_/X (sg13g2_a21o_1)
                                                         _0007_ (net)
                      0.028559    0.000012    3.746889 v _0995_/D (sg13g2_dfrbpq_1)
                                              3.746889   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133035   10.133035 ^ clk (in)
                                                         clk (net)
                      0.183812    0.000000   10.133035 ^ _0995_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883035   clock uncertainty
                                  0.000000    9.883035   clock reconvergence pessimism
                                 -0.073868    9.809167   library setup time
                                              9.809167   data required time
---------------------------------------------------------------------------------------------
                                              9.809167   data required time
                                             -3.746889   data arrival time
---------------------------------------------------------------------------------------------
                                              6.062278   slack (MET)


Startpoint: x_int4[3] (input port clocked by clk)
Endpoint: _0994_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    10    0.034390    0.048589    0.028767    2.028767 ^ x_int4[3] (in)
                                                         x_int4[3] (net)
                      0.048671    0.000000    2.028767 ^ _0577_/B_N (sg13g2_nor2b_1)
     3    0.012213    0.116429    0.150557    2.179324 ^ _0577_/Y (sg13g2_nor2b_1)
                                                         _0122_ (net)
                      0.116429    0.000075    2.179399 ^ _0581_/A (sg13g2_xnor2_1)
     1    0.005625    0.082076    0.123620    2.303019 ^ _0581_/Y (sg13g2_xnor2_1)
                                                         _0126_ (net)
                      0.082076    0.000047    2.303066 ^ _0582_/B (sg13g2_xnor2_1)
     2    0.009493    0.110837    0.122944    2.426011 ^ _0582_/Y (sg13g2_xnor2_1)
                                                         _0127_ (net)
                      0.110837    0.000126    2.426137 ^ _0584_/B (sg13g2_xnor2_1)
     2    0.009587    0.115374    0.133799    2.559936 ^ _0584_/Y (sg13g2_xnor2_1)
                                                         _0129_ (net)
                      0.115374    0.000090    2.560026 ^ _0585_/B (sg13g2_xor2_1)
     2    0.008787    0.099228    0.156738    2.716764 ^ _0585_/X (sg13g2_xor2_1)
                                                         _0130_ (net)
                      0.099228    0.000064    2.716827 ^ _0587_/B (sg13g2_xnor2_1)
     2    0.009005    0.109326    0.126531    2.843358 ^ _0587_/Y (sg13g2_xnor2_1)
                                                         _0132_ (net)
                      0.109326    0.000052    2.843410 ^ _0588_/B (sg13g2_xnor2_1)
     2    0.008218    0.105252    0.125878    2.969288 ^ _0588_/Y (sg13g2_xnor2_1)
                                                         _0133_ (net)
                      0.105252    0.000068    2.969356 ^ _0590_/B (sg13g2_xor2_1)
     3    0.009692    0.106223    0.159221    3.128577 ^ _0590_/X (sg13g2_xor2_1)
                                                         _0135_ (net)
                      0.106223    0.000077    3.128654 ^ _0620_/A (sg13g2_and4_1)
     4    0.015333    0.085331    0.200307    3.328962 ^ _0620_/X (sg13g2_and4_1)
                                                         _0164_ (net)
                      0.085331    0.000229    3.329191 ^ _0649_/A (sg13g2_nor3_1)
     1    0.003108    0.046661    0.060555    3.389746 v _0649_/Y (sg13g2_nor3_1)
                                                         _0192_ (net)
                      0.046661    0.000019    3.389765 v _0650_/B (sg13g2_nor2_1)
     1    0.003190    0.069354    0.057056    3.446821 ^ _0650_/Y (sg13g2_nor2_1)
                                                         _0193_ (net)
                      0.069354    0.000016    3.446836 ^ _0651_/B2 (sg13g2_a22oi_1)
     1    0.003063    0.127996    0.060673    3.507509 v _0651_/Y (sg13g2_a22oi_1)
                                                         _0194_ (net)
                      0.127996    0.000018    3.507527 v _0652_/A (sg13g2_inv_1)
     1    0.001606    0.035983    0.046371    3.553897 ^ _0652_/Y (sg13g2_inv_1)
                                                         _0006_ (net)
                      0.035983    0.000008    3.553906 ^ _0994_/D (sg13g2_dfrbpq_1)
                                              3.553906   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132824   10.132825 ^ clk (in)
                                                         clk (net)
                      0.183792    0.000000   10.132825 ^ _0994_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882825   clock uncertainty
                                  0.000000    9.882825   clock reconvergence pessimism
                                 -0.093949    9.788875   library setup time
                                              9.788875   data required time
---------------------------------------------------------------------------------------------
                                              9.788875   data required time
                                             -3.553906   data arrival time
---------------------------------------------------------------------------------------------
                                              6.234969   slack (MET)


Startpoint: x_int4[3] (input port clocked by clk)
Endpoint: _0993_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    10    0.034390    0.048589    0.028767    2.028767 ^ x_int4[3] (in)
                                                         x_int4[3] (net)
                      0.048671    0.000000    2.028767 ^ _0577_/B_N (sg13g2_nor2b_1)
     3    0.012213    0.116429    0.150557    2.179324 ^ _0577_/Y (sg13g2_nor2b_1)
                                                         _0122_ (net)
                      0.116429    0.000075    2.179399 ^ _0581_/A (sg13g2_xnor2_1)
     1    0.005625    0.082076    0.123620    2.303019 ^ _0581_/Y (sg13g2_xnor2_1)
                                                         _0126_ (net)
                      0.082076    0.000047    2.303066 ^ _0582_/B (sg13g2_xnor2_1)
     2    0.009493    0.110837    0.122944    2.426011 ^ _0582_/Y (sg13g2_xnor2_1)
                                                         _0127_ (net)
                      0.110837    0.000126    2.426137 ^ _0584_/B (sg13g2_xnor2_1)
     2    0.009587    0.115374    0.133799    2.559936 ^ _0584_/Y (sg13g2_xnor2_1)
                                                         _0129_ (net)
                      0.115374    0.000090    2.560026 ^ _0585_/B (sg13g2_xor2_1)
     2    0.008787    0.099228    0.156738    2.716764 ^ _0585_/X (sg13g2_xor2_1)
                                                         _0130_ (net)
                      0.099228    0.000064    2.716827 ^ _0587_/B (sg13g2_xnor2_1)
     2    0.009005    0.109326    0.126531    2.843358 ^ _0587_/Y (sg13g2_xnor2_1)
                                                         _0132_ (net)
                      0.109326    0.000052    2.843410 ^ _0588_/B (sg13g2_xnor2_1)
     2    0.008218    0.105252    0.125878    2.969288 ^ _0588_/Y (sg13g2_xnor2_1)
                                                         _0133_ (net)
                      0.105252    0.000068    2.969356 ^ _0590_/B (sg13g2_xor2_1)
     3    0.009692    0.106223    0.159221    3.128577 ^ _0590_/X (sg13g2_xor2_1)
                                                         _0135_ (net)
                      0.106223    0.000083    3.128661 ^ _0592_/A (sg13g2_and2_1)
     2    0.007268    0.043729    0.120646    3.249306 ^ _0592_/X (sg13g2_and2_1)
                                                         _0137_ (net)
                      0.043729    0.000039    3.249345 ^ _0619_/A (sg13g2_nor2_1)
     1    0.003319    0.025792    0.039622    3.288967 v _0619_/Y (sg13g2_nor2_1)
                                                         _0163_ (net)
                      0.025792    0.000020    3.288987 v _0622_/A (sg13g2_nor3_1)
     1    0.003385    0.091468    0.100308    3.389296 ^ _0622_/Y (sg13g2_nor3_1)
                                                         _0166_ (net)
                      0.091468    0.000030    3.389326 ^ _0623_/B1 (sg13g2_a21o_1)
     1    0.001760    0.039080    0.087004    3.476330 ^ _0623_/X (sg13g2_a21o_1)
                                                         _0005_ (net)
                      0.039080    0.000011    3.476341 ^ _0993_/D (sg13g2_dfrbpq_1)
                                              3.476341   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132641   10.132642 ^ clk (in)
                                                         clk (net)
                      0.183775    0.000000   10.132642 ^ _0993_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882642   clock uncertainty
                                  0.000000    9.882642   clock reconvergence pessimism
                                 -0.094925    9.787716   library setup time
                                              9.787716   data required time
---------------------------------------------------------------------------------------------
                                              9.787716   data required time
                                             -3.476341   data arrival time
---------------------------------------------------------------------------------------------
                                              6.311375   slack (MET)


Startpoint: x_int4[3] (input port clocked by clk)
Endpoint: _0992_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    10    0.034390    0.048589    0.028767    2.028767 ^ x_int4[3] (in)
                                                         x_int4[3] (net)
                      0.048671    0.000000    2.028767 ^ _0577_/B_N (sg13g2_nor2b_1)
     3    0.012213    0.116429    0.150557    2.179324 ^ _0577_/Y (sg13g2_nor2b_1)
                                                         _0122_ (net)
                      0.116429    0.000075    2.179399 ^ _0581_/A (sg13g2_xnor2_1)
     1    0.005625    0.082076    0.123620    2.303019 ^ _0581_/Y (sg13g2_xnor2_1)
                                                         _0126_ (net)
                      0.082076    0.000047    2.303066 ^ _0582_/B (sg13g2_xnor2_1)
     2    0.009493    0.110837    0.122944    2.426011 ^ _0582_/Y (sg13g2_xnor2_1)
                                                         _0127_ (net)
                      0.110837    0.000126    2.426137 ^ _0584_/B (sg13g2_xnor2_1)
     2    0.009587    0.115374    0.133799    2.559936 ^ _0584_/Y (sg13g2_xnor2_1)
                                                         _0129_ (net)
                      0.115374    0.000090    2.560026 ^ _0585_/B (sg13g2_xor2_1)
     2    0.008787    0.099228    0.156738    2.716764 ^ _0585_/X (sg13g2_xor2_1)
                                                         _0130_ (net)
                      0.099228    0.000064    2.716827 ^ _0587_/B (sg13g2_xnor2_1)
     2    0.009005    0.109326    0.126531    2.843358 ^ _0587_/Y (sg13g2_xnor2_1)
                                                         _0132_ (net)
                      0.109326    0.000052    2.843410 ^ _0588_/B (sg13g2_xnor2_1)
     2    0.008218    0.105252    0.125878    2.969288 ^ _0588_/Y (sg13g2_xnor2_1)
                                                         _0133_ (net)
                      0.105252    0.000068    2.969356 ^ _0590_/B (sg13g2_xor2_1)
     3    0.009692    0.106223    0.159221    3.128577 ^ _0590_/X (sg13g2_xor2_1)
                                                         _0135_ (net)
                      0.106223    0.000090    3.128667 ^ _0593_/A1 (sg13g2_o21ai_1)
     1    0.003547    0.097320    0.087213    3.215880 v _0593_/Y (sg13g2_o21ai_1)
                                                         _0138_ (net)
                      0.097320    0.000025    3.215905 v _0594_/A2 (sg13g2_o21ai_1)
     1    0.001813    0.066457    0.094049    3.309953 ^ _0594_/Y (sg13g2_o21ai_1)
                                                         _0004_ (net)
                      0.066457    0.000012    3.309965 ^ _0992_/D (sg13g2_dfrbpq_1)
                                              3.309965   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132474   10.132475 ^ clk (in)
                                                         clk (net)
                      0.183761    0.000000   10.132475 ^ _0992_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882475   clock uncertainty
                                  0.000000    9.882475   clock reconvergence pessimism
                                 -0.103534    9.778941   library setup time
                                              9.778941   data required time
---------------------------------------------------------------------------------------------
                                              9.778941   data required time
                                             -3.309965   data arrival time
---------------------------------------------------------------------------------------------
                                              6.468976   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _0990_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     5    0.024708    0.032029    0.017928    2.017928 v new_class (in)
                                                         new_class (net)
                      0.032152    0.000000    2.017928 v _0513_/A (sg13g2_nor2_1)
    21    0.087097    0.716903    0.541617    2.559546 ^ _0513_/Y (sg13g2_nor2_1)
                                                         _0062_ (net)
                      0.716930    0.003750    2.563296 ^ _0525_/B (sg13g2_nor2_1)
    12    0.056271    0.327617    0.445360    3.008655 v _0525_/Y (sg13g2_nor2_1)
                                                         _0073_ (net)
                      0.327617    0.000720    3.009375 v _0543_/B1 (sg13g2_a22oi_1)
     1    0.003146    0.116251    0.154632    3.164007 ^ _0543_/Y (sg13g2_a22oi_1)
                                                         _0090_ (net)
                      0.116251    0.000018    3.164025 ^ _0544_/A (sg13g2_inv_1)
     1    0.001554    0.029349    0.044484    3.208509 v _0544_/Y (sg13g2_inv_1)
                                                         _0002_ (net)
                      0.029349    0.000008    3.208517 v _0990_/D (sg13g2_dfrbpq_1)
                                              3.208517   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132022   10.132022 ^ clk (in)
                                                         clk (net)
                      0.183723    0.000000   10.132022 ^ _0990_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882022   clock uncertainty
                                  0.000000    9.882022   clock reconvergence pessimism
                                 -0.074177    9.807844   library setup time
                                              9.807844   data required time
---------------------------------------------------------------------------------------------
                                              9.807844   data required time
                                             -3.208517   data arrival time
---------------------------------------------------------------------------------------------
                                              6.599328   slack (MET)


Startpoint: x_int4[3] (input port clocked by clk)
Endpoint: _0991_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    10    0.034390    0.048589    0.028782    2.028782 ^ x_int4[3] (in)
                                                         x_int4[3] (net)
                      0.048672    0.000000    2.028782 ^ _0551_/B_N (sg13g2_nor2b_1)
     3    0.011468    0.113096    0.146227    2.175009 ^ _0551_/Y (sg13g2_nor2b_1)
                                                         _0097_ (net)
                      0.113096    0.000046    2.175055 ^ _0554_/B (sg13g2_xnor2_1)
     1    0.005321    0.085725    0.118087    2.293142 ^ _0554_/Y (sg13g2_xnor2_1)
                                                         _0100_ (net)
                      0.085725    0.000031    2.293172 ^ _0555_/B (sg13g2_xnor2_1)
     3    0.012338    0.132598    0.142138    2.435310 ^ _0555_/Y (sg13g2_xnor2_1)
                                                         _0101_ (net)
                      0.132598    0.000130    2.435440 ^ _0558_/B (sg13g2_xor2_1)
     1    0.005633    0.084421    0.143095    2.578536 ^ _0558_/X (sg13g2_xor2_1)
                                                         _0104_ (net)
                      0.084421    0.000047    2.578583 ^ _0559_/B (sg13g2_xnor2_1)
     2    0.009567    0.111650    0.124366    2.702949 ^ _0559_/Y (sg13g2_xnor2_1)
                                                         _0105_ (net)
                      0.111650    0.000083    2.703032 ^ _0562_/A (sg13g2_xnor2_1)
     3    0.011957    0.092312    0.132549    2.835581 v _0562_/Y (sg13g2_xnor2_1)
                                                         _0108_ (net)
                      0.092312    0.000123    2.835704 v _0564_/B (sg13g2_xor2_1)
     1    0.003280    0.060014    0.116798    2.952502 v _0564_/X (sg13g2_xor2_1)
                                                         _0110_ (net)
                      0.060014    0.000017    2.952518 v _0566_/B1 (sg13g2_o21ai_1)
     1    0.003415    0.076140    0.048324    3.000842 ^ _0566_/Y (sg13g2_o21ai_1)
                                                         _0112_ (net)
                      0.076140    0.000023    3.000865 ^ _0567_/C (sg13g2_nand3_1)
     1    0.003262    0.122118    0.090212    3.091077 v _0567_/Y (sg13g2_nand3_1)
                                                         _0113_ (net)
                      0.122118    0.000023    3.091100 v _0568_/B (sg13g2_nand2_1)
     1    0.001721    0.041106    0.059589    3.150688 ^ _0568_/Y (sg13g2_nand2_1)
                                                         _0003_ (net)
                      0.041106    0.000011    3.150699 ^ _0991_/D (sg13g2_dfrbpq_1)
                                              3.150699   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132084   10.132084 ^ clk (in)
                                                         clk (net)
                      0.183728    0.000000   10.132084 ^ _0991_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882084   clock uncertainty
                                  0.000000    9.882084   clock reconvergence pessimism
                                 -0.095569    9.786515   library setup time
                                              9.786515   data required time
---------------------------------------------------------------------------------------------
                                              9.786515   data required time
                                             -3.150699   data arrival time
---------------------------------------------------------------------------------------------
                                              6.635816   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1008_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859231    0.002415    2.822499 v _0951_/S (sg13g2_mux2_1)
     1    0.002411    0.054885    0.262179    3.084678 ^ _0951_/X (sg13g2_mux2_1)
                                                         _0020_ (net)
                      0.054885    0.000024    3.084702 ^ _1008_/D (sg13g2_dfrbpq_1)
                                              3.084702   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.128793   10.128793 ^ clk (in)
                                                         clk (net)
                      0.183554    0.000000   10.128793 ^ _1008_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.878793   clock uncertainty
                                  0.000000    9.878793   clock reconvergence pessimism
                                 -0.099926    9.778867   library setup time
                                              9.778867   data required time
---------------------------------------------------------------------------------------------
                                              9.778867   data required time
                                             -3.084702   data arrival time
---------------------------------------------------------------------------------------------
                                              6.694165   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1010_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859231    0.002383    2.822467 v _0953_/S (sg13g2_mux2_1)
     1    0.002319    0.054605    0.261893    3.084360 ^ _0953_/X (sg13g2_mux2_1)
                                                         _0022_ (net)
                      0.054605    0.000022    3.084382 ^ _1010_/D (sg13g2_dfrbpq_1)
                                              3.084382   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.129905   10.129905 ^ clk (in)
                                                         clk (net)
                      0.183593    0.000000   10.129905 ^ _1010_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.879905   clock uncertainty
                                  0.000000    9.879905   clock reconvergence pessimism
                                 -0.099833    9.780073   library setup time
                                              9.780073   data required time
---------------------------------------------------------------------------------------------
                                              9.780073   data required time
                                             -3.084382   data arrival time
---------------------------------------------------------------------------------------------
                                              6.695691   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1014_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859232    0.002529    2.822613 v _0960_/S (sg13g2_mux2_1)
     1    0.001806    0.053013    0.260295    3.082908 ^ _0960_/X (sg13g2_mux2_1)
                                                         _0026_ (net)
                      0.053013    0.000012    3.082920 ^ _1014_/D (sg13g2_dfrbpq_1)
                                              3.082920   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130924   10.130924 ^ clk (in)
                                                         clk (net)
                      0.183646    0.000000   10.130924 ^ _1014_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880924   clock uncertainty
                                  0.000000    9.880924   clock reconvergence pessimism
                                 -0.099324    9.781600   library setup time
                                              9.781600   data required time
---------------------------------------------------------------------------------------------
                                              9.781600   data required time
                                             -3.082920   data arrival time
---------------------------------------------------------------------------------------------
                                              6.698680   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1009_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859224    0.000951    2.821035 v _0952_/S (sg13g2_mux2_1)
     1    0.002214    0.054281    0.261564    3.082599 ^ _0952_/X (sg13g2_mux2_1)
                                                         _0021_ (net)
                      0.054281    0.000019    3.082619 ^ _1009_/D (sg13g2_dfrbpq_1)
                                              3.082619   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133392   10.133392 ^ clk (in)
                                                         clk (net)
                      0.183848    0.000000   10.133392 ^ _1009_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883392   clock uncertainty
                                  0.000000    9.883392   clock reconvergence pessimism
                                 -0.099693    9.783699   library setup time
                                              9.783699   data required time
---------------------------------------------------------------------------------------------
                                              9.783699   data required time
                                             -3.082619   data arrival time
---------------------------------------------------------------------------------------------
                                              6.701081   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1017_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859222    0.000806    2.820890 v _0965_/S (sg13g2_mux2_1)
     1    0.001896    0.053298    0.260577    3.081466 ^ _0965_/X (sg13g2_mux2_1)
                                                         _0029_ (net)
                      0.053298    0.000014    3.081480 ^ _1017_/D (sg13g2_dfrbpq_1)
                                              3.081480   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132394   10.132394 ^ clk (in)
                                                         clk (net)
                      0.183754    0.000000   10.132394 ^ _1017_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882394   clock uncertainty
                                  0.000000    9.882394   clock reconvergence pessimism
                                 -0.099398    9.782996   library setup time
                                              9.782996   data required time
---------------------------------------------------------------------------------------------
                                              9.782996   data required time
                                             -3.081480   data arrival time
---------------------------------------------------------------------------------------------
                                              6.701516   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1024_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859253    0.004430    2.824514 v _0977_/S (sg13g2_mux2_1)
     1    0.001645    0.052507    0.259798    3.084311 ^ _0977_/X (sg13g2_mux2_1)
                                                         _0036_ (net)
                      0.052507    0.000009    3.084321 ^ _1024_/D (sg13g2_dfrbpq_1)
                                              3.084321   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137048   10.137048 ^ clk (in)
                                                         clk (net)
                      0.184351    0.000000   10.137048 ^ _1024_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887048   clock uncertainty
                                  0.000000    9.887048   clock reconvergence pessimism
                                 -0.099061    9.787987   library setup time
                                              9.787987   data required time
---------------------------------------------------------------------------------------------
                                              9.787987   data required time
                                             -3.084321   data arrival time
---------------------------------------------------------------------------------------------
                                              6.703666   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1027_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859233    0.002575    2.822659 v _0982_/S (sg13g2_mux2_1)
     1    0.001490    0.052012    0.259312    3.081971 ^ _0982_/X (sg13g2_mux2_1)
                                                         _0039_ (net)
                      0.052012    0.000007    3.081978 ^ _1027_/D (sg13g2_dfrbpq_1)
                                              3.081978   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135368   10.135368 ^ clk (in)
                                                         clk (net)
                      0.184090    0.000000   10.135368 ^ _1027_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885368   clock uncertainty
                                  0.000000    9.885368   clock reconvergence pessimism
                                 -0.098944    9.786425   library setup time
                                              9.786425   data required time
---------------------------------------------------------------------------------------------
                                              9.786425   data required time
                                             -3.081978   data arrival time
---------------------------------------------------------------------------------------------
                                              6.704446   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1018_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859222    0.000697    2.820781 v _0966_/S (sg13g2_mux2_1)
     1    0.001498    0.052039    0.259337    3.080118 ^ _0966_/X (sg13g2_mux2_1)
                                                         _0030_ (net)
                      0.052039    0.000007    3.080125 ^ _1018_/D (sg13g2_dfrbpq_1)
                                              3.080125   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134099   10.134099 ^ clk (in)
                                                         clk (net)
                      0.183927    0.000000   10.134099 ^ _1018_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884099   clock uncertainty
                                  0.000000    9.884099   clock reconvergence pessimism
                                 -0.098977    9.785122   library setup time
                                              9.785122   data required time
---------------------------------------------------------------------------------------------
                                              9.785122   data required time
                                             -3.080125   data arrival time
---------------------------------------------------------------------------------------------
                                              6.704997   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1011_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859230    0.002164    2.822248 v _0955_/A2 (sg13g2_o21ai_1)
     1    0.001829    0.162093    0.215842    3.038089 ^ _0955_/Y (sg13g2_o21ai_1)
                                                         _0023_ (net)
                      0.162093    0.000012    3.038102 ^ _1011_/D (sg13g2_dfrbpq_1)
                                              3.038102   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131215   10.131215 ^ clk (in)
                                                         clk (net)
                      0.183664    0.000000   10.131215 ^ _1011_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881215   clock uncertainty
                                  0.000000    9.881215   clock reconvergence pessimism
                                 -0.133612    9.747603   library setup time
                                              9.747603   data required time
---------------------------------------------------------------------------------------------
                                              9.747603   data required time
                                             -3.038102   data arrival time
---------------------------------------------------------------------------------------------
                                              6.709502   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1012_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859230    0.002240    2.822324 v _0957_/A2 (sg13g2_o21ai_1)
     1    0.001810    0.161874    0.215582    3.037906 ^ _0957_/Y (sg13g2_o21ai_1)
                                                         _0024_ (net)
                      0.161874    0.000012    3.037918 ^ _1012_/D (sg13g2_dfrbpq_1)
                                              3.037918   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130976   10.130977 ^ clk (in)
                                                         clk (net)
                      0.183649    0.000000   10.130977 ^ _1012_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880977   clock uncertainty
                                  0.000000    9.880977   clock reconvergence pessimism
                                 -0.133545    9.747432   library setup time
                                              9.747432   data required time
---------------------------------------------------------------------------------------------
                                              9.747432   data required time
                                             -3.037918   data arrival time
---------------------------------------------------------------------------------------------
                                              6.709514   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1020_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859256    0.004642    2.824726 v _0970_/A2 (sg13g2_o21ai_1)
     1    0.001560    0.159029    0.212219    3.036945 ^ _0970_/Y (sg13g2_o21ai_1)
                                                         _0032_ (net)
                      0.159029    0.000008    3.036952 ^ _1020_/D (sg13g2_dfrbpq_1)
                                              3.036952   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135132   10.135132 ^ clk (in)
                                                         clk (net)
                      0.184057    0.000000   10.135132 ^ _1020_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885132   clock uncertainty
                                  0.000000    9.885132   clock reconvergence pessimism
                                 -0.132588    9.752544   library setup time
                                              9.752544   data required time
---------------------------------------------------------------------------------------------
                                              9.752544   data required time
                                             -3.036952   data arrival time
---------------------------------------------------------------------------------------------
                                              6.715591   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1028_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859227    0.001763    2.821847 v _0984_/A2 (sg13g2_o21ai_1)
     1    0.001592    0.159396    0.212653    3.034499 ^ _0984_/Y (sg13g2_o21ai_1)
                                                         _0040_ (net)
                      0.159396    0.000008    3.034508 ^ _1028_/D (sg13g2_dfrbpq_1)
                                              3.034508   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134860   10.134860 ^ clk (in)
                                                         clk (net)
                      0.184021    0.000000   10.134860 ^ _1028_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884860   clock uncertainty
                                  0.000000    9.884860   clock reconvergence pessimism
                                 -0.132709    9.752151   library setup time
                                              9.752151   data required time
---------------------------------------------------------------------------------------------
                                              9.752151   data required time
                                             -3.034508   data arrival time
---------------------------------------------------------------------------------------------
                                              6.717644   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1021_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859256    0.004627    2.824711 v _0971_/B (sg13g2_nor2_1)
     1    0.003220    0.150243    0.150830    2.975540 ^ _0971_/Y (sg13g2_nor2_1)
                                                         _0487_ (net)
                      0.150243    0.000020    2.975560 ^ _0972_/B1 (sg13g2_a21oi_1)
     1    0.002330    0.180695    0.057566    3.033126 v _0972_/Y (sg13g2_a21oi_1)
                                                         _0033_ (net)
                      0.180695    0.000022    3.033148 v _1021_/D (sg13g2_dfrbpq_1)
                                              3.033148   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137411   10.137411 ^ clk (in)
                                                         clk (net)
                      0.184414    0.000000   10.137411 ^ _1021_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887411   clock uncertainty
                                  0.000000    9.887411   clock reconvergence pessimism
                                 -0.128868    9.758543   library setup time
                                              9.758543   data required time
---------------------------------------------------------------------------------------------
                                              9.758543   data required time
                                             -3.033148   data arrival time
---------------------------------------------------------------------------------------------
                                              6.725395   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1013_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859232    0.002472    2.822556 v _0958_/B (sg13g2_nor2_1)
     1    0.003071    0.148652    0.148803    2.971359 ^ _0958_/Y (sg13g2_nor2_1)
                                                         _0482_ (net)
                      0.148652    0.000015    2.971374 ^ _0959_/B1 (sg13g2_a21oi_1)
     1    0.001663    0.175407    0.054564    3.025939 v _0959_/Y (sg13g2_a21oi_1)
                                                         _0025_ (net)
                      0.175407    0.000009    3.025948 v _1013_/D (sg13g2_dfrbpq_1)
                                              3.025948   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130325   10.130325 ^ clk (in)
                                                         clk (net)
                      0.183612    0.000000   10.130325 ^ _1013_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880325   clock uncertainty
                                  0.000000    9.880325   clock reconvergence pessimism
                                 -0.127154    9.753171   library setup time
                                              9.753171   data required time
---------------------------------------------------------------------------------------------
                                              9.753171   data required time
                                             -3.025948   data arrival time
---------------------------------------------------------------------------------------------
                                              6.727223   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1015_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859227    0.001681    2.821764 v _0961_/B (sg13g2_nor2_1)
     1    0.003198    0.150013    0.150539    2.972303 ^ _0961_/Y (sg13g2_nor2_1)
                                                         _0483_ (net)
                      0.150013    0.000019    2.972322 ^ _0962_/B1 (sg13g2_a21oi_1)
     1    0.001683    0.175575    0.054861    3.027183 v _0962_/Y (sg13g2_a21oi_1)
                                                         _0027_ (net)
                      0.175575    0.000010    3.027193 v _1015_/D (sg13g2_dfrbpq_1)
                                              3.027193   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132459   10.132460 ^ clk (in)
                                                         clk (net)
                      0.183759    0.000000   10.132460 ^ _1015_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882460   clock uncertainty
                                  0.000000    9.882460   clock reconvergence pessimism
                                 -0.127178    9.755281   library setup time
                                              9.755281   data required time
---------------------------------------------------------------------------------------------
                                              9.755281   data required time
                                             -3.027193   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728088   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1019_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859234    0.002719    2.822803 v _0967_/B (sg13g2_nor2_1)
     1    0.003270    0.150773    0.151507    2.974310 ^ _0967_/Y (sg13g2_nor2_1)
                                                         _0485_ (net)
                      0.150773    0.000021    2.974331 ^ _0968_/B1 (sg13g2_a21oi_1)
     1    0.001757    0.176209    0.055287    3.029618 v _0968_/Y (sg13g2_a21oi_1)
                                                         _0031_ (net)
                      0.176209    0.000011    3.029629 v _1019_/D (sg13g2_dfrbpq_1)
                                              3.029629   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135482   10.135482 ^ clk (in)
                                                         clk (net)
                      0.184106    0.000000   10.135482 ^ _1019_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885482   clock uncertainty
                                  0.000000    9.885482   clock reconvergence pessimism
                                 -0.127320    9.758162   library setup time
                                              9.758162   data required time
---------------------------------------------------------------------------------------------
                                              9.758162   data required time
                                             -3.029629   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728533   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1025_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859241    0.003414    2.823498 v _0978_/B (sg13g2_nor2_1)
     1    0.003022    0.148138    0.148147    2.971645 ^ _0978_/Y (sg13g2_nor2_1)
                                                         _0490_ (net)
                      0.148138    0.000014    2.971659 ^ _0979_/B1 (sg13g2_a21oi_1)
     1    0.001722    0.175908    0.054722    3.026381 v _0979_/Y (sg13g2_a21oi_1)
                                                         _0037_ (net)
                      0.175908    0.000010    3.026391 v _1025_/D (sg13g2_dfrbpq_1)
                                              3.026391   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.136070   10.136070 ^ clk (in)
                                                         clk (net)
                      0.184192    0.000000   10.136070 ^ _1025_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.886070   clock uncertainty
                                  0.000000    9.886070   clock reconvergence pessimism
                                 -0.127189    9.758881   library setup time
                                              9.758881   data required time
---------------------------------------------------------------------------------------------
                                              9.758881   data required time
                                             -3.026391   data arrival time
---------------------------------------------------------------------------------------------
                                              6.732490   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1026_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859239    0.003241    2.823325 v _0980_/B (sg13g2_nor2_1)
     1    0.003043    0.148355    0.148424    2.971749 ^ _0980_/Y (sg13g2_nor2_1)
                                                         _0491_ (net)
                      0.148355    0.000014    2.971763 ^ _0981_/B1 (sg13g2_a21oi_1)
     1    0.001678    0.175535    0.054578    3.026341 v _0981_/Y (sg13g2_a21oi_1)
                                                         _0038_ (net)
                      0.175535    0.000010    3.026351 v _1026_/D (sg13g2_dfrbpq_1)
                                              3.026351   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135916   10.135917 ^ clk (in)
                                                         clk (net)
                      0.184169    0.000000   10.135917 ^ _1026_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885917   clock uncertainty
                                  0.000000    9.885917   clock reconvergence pessimism
                                 -0.127060    9.758857   library setup time
                                              9.758857   data required time
---------------------------------------------------------------------------------------------
                                              9.758857   data required time
                                             -3.026351   data arrival time
---------------------------------------------------------------------------------------------
                                              6.732506   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1022_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859256    0.004594    2.824678 v _0973_/B (sg13g2_nor2_1)
     1    0.002981    0.147701    0.147589    2.972267 ^ _0973_/Y (sg13g2_nor2_1)
                                                         _0488_ (net)
                      0.147701    0.000013    2.972280 ^ _0974_/B1 (sg13g2_a21oi_1)
     1    0.001756    0.176207    0.054795    3.027074 v _0974_/Y (sg13g2_a21oi_1)
                                                         _0034_ (net)
                      0.176207    0.000011    3.027086 v _1022_/D (sg13g2_dfrbpq_1)
                                              3.027086   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137246   10.137246 ^ clk (in)
                                                         clk (net)
                      0.184385    0.000000   10.137246 ^ _1022_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887246   clock uncertainty
                                  0.000000    9.887246   clock reconvergence pessimism
                                 -0.127249    9.759997   library setup time
                                              9.759997   data required time
---------------------------------------------------------------------------------------------
                                              9.759997   data required time
                                             -3.027086   data arrival time
---------------------------------------------------------------------------------------------
                                              6.732912   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1023_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859249    0.004104    2.824188 v _0975_/B (sg13g2_nor2_1)
     1    0.003031    0.148229    0.148262    2.972450 ^ _0975_/Y (sg13g2_nor2_1)
                                                         _0489_ (net)
                      0.148229    0.000014    2.972464 ^ _0976_/B1 (sg13g2_a21oi_1)
     1    0.001630    0.175121    0.054360    3.026824 v _0976_/Y (sg13g2_a21oi_1)
                                                         _0035_ (net)
                      0.175121    0.000009    3.026833 v _1023_/D (sg13g2_dfrbpq_1)
                                              3.026833   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.136736   10.136736 ^ clk (in)
                                                         clk (net)
                      0.184298    0.000000   10.136736 ^ _1023_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.886736   clock uncertainty
                                  0.000000    9.886736   clock reconvergence pessimism
                                 -0.126877    9.759859   library setup time
                                              9.759859   data required time
---------------------------------------------------------------------------------------------
                                              9.759859   data required time
                                             -3.026833   data arrival time
---------------------------------------------------------------------------------------------
                                              6.733026   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1016_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859226    0.001502    2.821586 v _0963_/B (sg13g2_nor2_1)
     1    0.002968    0.147559    0.147409    2.968994 ^ _0963_/Y (sg13g2_nor2_1)
                                                         _0484_ (net)
                      0.147559    0.000012    2.969007 ^ _0964_/B1 (sg13g2_a21oi_1)
     1    0.001487    0.173896    0.053670    3.022677 v _0964_/Y (sg13g2_a21oi_1)
                                                         _0028_ (net)
                      0.173896    0.000007    3.022684 v _1016_/D (sg13g2_dfrbpq_1)
                                              3.022684   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132515   10.132516 ^ clk (in)
                                                         clk (net)
                      0.183764    0.000000   10.132516 ^ _1016_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882516   clock uncertainty
                                  0.000000    9.882516   clock reconvergence pessimism
                                 -0.126568    9.755947   library setup time
                                              9.755947   data required time
---------------------------------------------------------------------------------------------
                                              9.755947   data required time
                                             -3.022684   data arrival time
---------------------------------------------------------------------------------------------
                                              6.733264   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1029_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000036    2.146525 ^ _0950_/B1 (sg13g2_o21ai_1)
    36    0.149843    0.859222    0.673559    2.820084 v _0950_/Y (sg13g2_o21ai_1)
                                                         _0479_ (net)
                      0.859224    0.000945    2.821029 v _0985_/B (sg13g2_nor2_1)
     1    0.003043    0.148363    0.148434    2.969463 ^ _0985_/Y (sg13g2_nor2_1)
                                                         _0493_ (net)
                      0.148363    0.000015    2.969478 ^ _0986_/B1 (sg13g2_a21oi_1)
     1    0.001584    0.174732    0.054196    3.023673 v _0986_/Y (sg13g2_a21oi_1)
                                                         _0041_ (net)
                      0.174732    0.000008    3.023681 v _1029_/D (sg13g2_dfrbpq_1)
                                              3.023681   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134333   10.134333 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000   10.134333 ^ _1029_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884333   clock uncertainty
                                  0.000000    9.884333   clock reconvergence pessimism
                                 -0.126823    9.757510   library setup time
                                              9.757510   data required time
---------------------------------------------------------------------------------------------
                                              9.757510   data required time
                                             -3.023681   data arrival time
---------------------------------------------------------------------------------------------
                                              6.733829   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _0988_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     5    0.024708    0.032029    0.017928    2.017928 v new_class (in)
                                                         new_class (net)
                      0.032152    0.000000    2.017928 v _0513_/A (sg13g2_nor2_1)
    21    0.087097    0.716903    0.541617    2.559546 ^ _0513_/Y (sg13g2_nor2_1)
                                                         _0062_ (net)
                      0.716903    0.000562    2.560108 ^ _0514_/A_N (sg13g2_nand3b_1)
     1    0.003711    0.052939    0.196488    2.756596 ^ _0514_/Y (sg13g2_nand3b_1)
                                                         _0063_ (net)
                      0.052939    0.000032    2.756628 ^ _0517_/A2 (sg13g2_a221oi_1)
     1    0.001566    0.067155    0.072391    2.829019 v _0517_/Y (sg13g2_a221oi_1)
                                                         _0000_ (net)
                      0.067155    0.000008    2.829026 v _0988_/D (sg13g2_dfrbpq_1)
                                              2.829026   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131310   10.131310 ^ clk (in)
                                                         clk (net)
                      0.183670    0.000000   10.131310 ^ _0988_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881310   clock uncertainty
                                  0.000000    9.881310   clock reconvergence pessimism
                                 -0.087896    9.793414   library setup time
                                              9.793414   data required time
---------------------------------------------------------------------------------------------
                                              9.793414   data required time
                                             -2.829026   data arrival time
---------------------------------------------------------------------------------------------
                                              6.964388   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _0989_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     5    0.024708    0.032029    0.017928    2.017928 v new_class (in)
                                                         new_class (net)
                      0.032152    0.000000    2.017928 v _0513_/A (sg13g2_nor2_1)
    21    0.087097    0.716903    0.541617    2.559546 ^ _0513_/Y (sg13g2_nor2_1)
                                                         _0062_ (net)
                      0.716903    0.000558    2.560103 ^ _0528_/A2 (sg13g2_a22oi_1)
     1    0.003203    0.128141    0.194969    2.755072 v _0528_/Y (sg13g2_a22oi_1)
                                                         _0076_ (net)
                      0.128141    0.000022    2.755094 v _0529_/A (sg13g2_inv_1)
     1    0.001757    0.036524    0.047046    2.802140 ^ _0529_/Y (sg13g2_inv_1)
                                                         _0001_ (net)
                      0.036524    0.000011    2.802150 ^ _0989_/D (sg13g2_dfrbpq_1)
                                              2.802150   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131470   10.131470 ^ clk (in)
                                                         clk (net)
                      0.183681    0.000000   10.131470 ^ _0989_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881470   clock uncertainty
                                  0.000000    9.881470   clock reconvergence pessimism
                                 -0.094136    9.787334   library setup time
                                              9.787334   data required time
---------------------------------------------------------------------------------------------
                                              9.787334   data required time
                                             -2.802150   data arrival time
---------------------------------------------------------------------------------------------
                                              6.985184   slack (MET)


Startpoint: _1000_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137602    0.137602 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000    0.137602 ^ _1000_/CLK (sg13g2_dfrbpq_1)
     8    0.033562    0.141456    0.315827    0.453429 ^ _1000_/Q (sg13g2_dfrbpq_1)
                                                         acc20[12] (net)
                      0.141456    0.000000    0.453429 ^ acc20[12] (out)
                                              0.453429   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.453429   data arrival time
---------------------------------------------------------------------------------------------
                                              7.296571   slack (MET)


Startpoint: _1006_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134535    0.134535 ^ clk (in)
                                                         clk (net)
                      0.183979    0.000000    0.134535 ^ _1006_/CLK (sg13g2_dfrbpq_1)
     8    0.033163    0.139847    0.314674    0.449209 ^ _1006_/Q (sg13g2_dfrbpq_1)
                                                         acc20[18] (net)
                      0.139847    0.000000    0.449209 ^ acc20[18] (out)
                                              0.449209   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.449209   data arrival time
---------------------------------------------------------------------------------------------
                                              7.300791   slack (MET)


Startpoint: _0996_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.133101    0.133101 ^ clk (in)
                                                         clk (net)
                      0.183819    0.000000    0.133101 ^ _0996_/CLK (sg13g2_dfrbpq_1)
     7    0.033711    0.142064    0.316035    0.449136 ^ _0996_/Q (sg13g2_dfrbpq_1)
                                                         acc20[8] (net)
                      0.142064    0.000000    0.449136 ^ acc20[8] (out)
                                              0.449136   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.449136   data arrival time
---------------------------------------------------------------------------------------------
                                              7.300864   slack (MET)


Startpoint: _0990_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132022    0.132022 ^ clk (in)
                                                         clk (net)
                      0.183723    0.000000    0.132022 ^ _0990_/CLK (sg13g2_dfrbpq_1)
     7    0.032373    0.136725    0.312322    0.444344 ^ _0990_/Q (sg13g2_dfrbpq_1)
                                                         acc20[2] (net)
                      0.136725    0.000000    0.444344 ^ acc20[2] (out)
                                              0.444344   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.444344   data arrival time
---------------------------------------------------------------------------------------------
                                              7.305656   slack (MET)


Startpoint: _0999_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137605    0.137605 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000    0.137605 ^ _0999_/CLK (sg13g2_dfrbpq_1)
     7    0.029812    0.126512    0.305474    0.443079 ^ _0999_/Q (sg13g2_dfrbpq_1)
                                                         acc20[11] (net)
                      0.126512    0.000000    0.443079 ^ acc20[11] (out)
                                              0.443079   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.443079   data arrival time
---------------------------------------------------------------------------------------------
                                              7.306921   slack (MET)


Startpoint: _1003_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135033    0.135033 ^ clk (in)
                                                         clk (net)
                      0.184044    0.000000    0.135033 ^ _1003_/CLK (sg13g2_dfrbpq_1)
     7    0.030392    0.128809    0.307016    0.442048 ^ _1003_/Q (sg13g2_dfrbpq_1)
                                                         acc20[15] (net)
                      0.128809    0.000000    0.442048 ^ acc20[15] (out)
                                              0.442048   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.442048   data arrival time
---------------------------------------------------------------------------------------------
                                              7.307952   slack (MET)


Startpoint: _0997_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.133131    0.133131 ^ clk (in)
                                                         clk (net)
                      0.183822    0.000000    0.133131 ^ _0997_/CLK (sg13g2_dfrbpq_1)
     6    0.029966    0.127145    0.305643    0.438775 ^ _0997_/Q (sg13g2_dfrbpq_1)
                                                         acc20[9] (net)
                      0.127145    0.000000    0.438775 ^ acc20[9] (out)
                                              0.438775   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.438775   data arrival time
---------------------------------------------------------------------------------------------
                                              7.311225   slack (MET)


Startpoint: _0991_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132084    0.132084 ^ clk (in)
                                                         clk (net)
                      0.183728    0.000000    0.132084 ^ _0991_/CLK (sg13g2_dfrbpq_1)
     7    0.030328    0.128584    0.306641    0.438724 ^ _0991_/Q (sg13g2_dfrbpq_1)
                                                         acc20[3] (net)
                      0.128584    0.000000    0.438724 ^ acc20[3] (out)
                                              0.438724   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.438724   data arrival time
---------------------------------------------------------------------------------------------
                                              7.311275   slack (MET)


Startpoint: _1002_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135092    0.135092 ^ clk (in)
                                                         clk (net)
                      0.184052    0.000000    0.135092 ^ _1002_/CLK (sg13g2_dfrbpq_1)
     7    0.029109    0.123704    0.303455    0.438547 ^ _1002_/Q (sg13g2_dfrbpq_1)
                                                         acc20[14] (net)
                      0.123704    0.000000    0.438547 ^ acc20[14] (out)
                                              0.438547   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.438547   data arrival time
---------------------------------------------------------------------------------------------
                                              7.311453   slack (MET)


Startpoint: _0995_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.133035    0.133035 ^ clk (in)
                                                         clk (net)
                      0.183812    0.000000    0.133035 ^ _0995_/CLK (sg13g2_dfrbpq_1)
     7    0.029001    0.123300    0.302982    0.436017 ^ _0995_/Q (sg13g2_dfrbpq_1)
                                                         acc20[7] (net)
                      0.123300    0.000000    0.436017 ^ acc20[7] (out)
                                              0.436017   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.436017   data arrival time
---------------------------------------------------------------------------------------------
                                              7.313983   slack (MET)


Startpoint: _0992_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132475    0.132475 ^ clk (in)
                                                         clk (net)
                      0.183761    0.000000    0.132475 ^ _0992_/CLK (sg13g2_dfrbpq_1)
     7    0.029091    0.123646    0.303260    0.435735 ^ _0992_/Q (sg13g2_dfrbpq_1)
                                                         acc20[4] (net)
                      0.123646    0.000000    0.435735 ^ acc20[4] (out)
                                              0.435735   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.435735   data arrival time
---------------------------------------------------------------------------------------------
                                              7.314265   slack (MET)


Startpoint: _1004_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134894    0.134894 ^ clk (in)
                                                         clk (net)
                      0.184025    0.000000    0.134894 ^ _1004_/CLK (sg13g2_dfrbpq_1)
     7    0.028174    0.119984    0.300829    0.435723 ^ _1004_/Q (sg13g2_dfrbpq_1)
                                                         acc20[16] (net)
                      0.119984    0.000000    0.435723 ^ acc20[16] (out)
                                              0.435723   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.435723   data arrival time
---------------------------------------------------------------------------------------------
                                              7.314277   slack (MET)


Startpoint: _1001_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137509    0.137509 ^ clk (in)
                                                         clk (net)
                      0.184431    0.000000    0.137509 ^ _1001_/CLK (sg13g2_dfrbpq_1)
     7    0.026368    0.112790    0.295954    0.433463 ^ _1001_/Q (sg13g2_dfrbpq_1)
                                                         acc20[13] (net)
                      0.112790    0.000000    0.433463 ^ acc20[13] (out)
                                              0.433463   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.433463   data arrival time
---------------------------------------------------------------------------------------------
                                              7.316537   slack (MET)


Startpoint: _0993_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132641    0.132641 ^ clk (in)
                                                         clk (net)
                      0.183775    0.000000    0.132641 ^ _0993_/CLK (sg13g2_dfrbpq_1)
     7    0.027881    0.118823    0.299938    0.432579 ^ _0993_/Q (sg13g2_dfrbpq_1)
                                                         acc20[5] (net)
                      0.118823    0.000000    0.432579 ^ acc20[5] (out)
                                              0.432579   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.432579   data arrival time
---------------------------------------------------------------------------------------------
                                              7.317420   slack (MET)


Startpoint: _0998_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137626    0.137626 ^ clk (in)
                                                         clk (net)
                      0.184452    0.000000    0.137626 ^ _0998_/CLK (sg13g2_dfrbpq_1)
     6    0.025156    0.107998    0.292454    0.430080 ^ _0998_/Q (sg13g2_dfrbpq_1)
                                                         acc20[10] (net)
                      0.107998    0.000000    0.430080 ^ acc20[10] (out)
                                              0.430080   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.430080   data arrival time
---------------------------------------------------------------------------------------------
                                              7.319921   slack (MET)


Startpoint: _0994_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132825    0.132825 ^ clk (in)
                                                         clk (net)
                      0.183792    0.000000    0.132825 ^ _0994_/CLK (sg13g2_dfrbpq_1)
     7    0.025806    0.110571    0.294151    0.426976 ^ _0994_/Q (sg13g2_dfrbpq_1)
                                                         acc20[6] (net)
                      0.110571    0.000000    0.426976 ^ acc20[6] (out)
                                              0.426976   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.426976   data arrival time
---------------------------------------------------------------------------------------------
                                              7.323024   slack (MET)


Startpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134333    0.134333 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000    0.134333 ^ _1007_/CLK (sg13g2_dfrbpq_1)
     5    0.022719    0.100517    0.285713    0.420047 ^ _1007_/Q (sg13g2_dfrbpq_1)
                                                         acc20[19] (net)
                      0.100517    0.000000    0.420047 ^ acc20[19] (out)
                                              0.420047   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.420047   data arrival time
---------------------------------------------------------------------------------------------
                                              7.329953   slack (MET)


Startpoint: _1005_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134728    0.134728 ^ clk (in)
                                                         clk (net)
                      0.184004    0.000000    0.134728 ^ _1005_/CLK (sg13g2_dfrbpq_1)
     5    0.021301    0.093706    0.281392    0.416121 ^ _1005_/Q (sg13g2_dfrbpq_1)
                                                         acc20[17] (net)
                      0.093706    0.000000    0.416121 ^ acc20[17] (out)
                                              0.416121   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.416121   data arrival time
---------------------------------------------------------------------------------------------
                                              7.333879   slack (MET)


Startpoint: _1030_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.133903    0.133903 ^ clk (in)
                                                         clk (net)
                      0.183904    0.000000    0.133903 ^ _1030_/CLK (sg13g2_dfrbpq_1)
     4    0.018197    0.083174    0.272439    0.406343 ^ _1030_/Q (sg13g2_dfrbpq_1)
                                                         max_score[19] (net)
                      0.083174    0.000000    0.406343 ^ max_score[19] (out)
                                              0.406343   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.406343   data arrival time
---------------------------------------------------------------------------------------------
                                              7.343657   slack (MET)


Startpoint: _0989_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.131470    0.131470 ^ clk (in)
                                                         clk (net)
                      0.183681    0.000000    0.131470 ^ _0989_/CLK (sg13g2_dfrbpq_1)
     5    0.017954    0.080724    0.271506    0.402976 ^ _0989_/Q (sg13g2_dfrbpq_1)
                                                         acc20[1] (net)
                      0.080724    0.000000    0.402976 ^ acc20[1] (out)
                                              0.402976   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.402976   data arrival time
---------------------------------------------------------------------------------------------
                                              7.347023   slack (MET)


Startpoint: _1024_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137048    0.137048 ^ clk (in)
                                                         clk (net)
                      0.184351    0.000000    0.137048 ^ _1024_/CLK (sg13g2_dfrbpq_1)
     4    0.015068    0.071171    0.263373    0.400420 ^ _1024_/Q (sg13g2_dfrbpq_1)
                                                         max_score[13] (net)
                      0.071171    0.000000    0.400420 ^ max_score[13] (out)
                                              0.400420   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.400420   data arrival time
---------------------------------------------------------------------------------------------
                                              7.349580   slack (MET)


Startpoint: _1028_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134860    0.134860 ^ clk (in)
                                                         clk (net)
                      0.184021    0.000000    0.134860 ^ _1028_/CLK (sg13g2_dfrbpq_1)
     4    0.015378    0.072359    0.264200    0.399060 ^ _1028_/Q (sg13g2_dfrbpq_1)
                                                         max_score[17] (net)
                      0.072359    0.000000    0.399060 ^ max_score[17] (out)
                                              0.399060   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.399060   data arrival time
---------------------------------------------------------------------------------------------
                                              7.350941   slack (MET)


Startpoint: _1020_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135132    0.135132 ^ clk (in)
                                                         clk (net)
                      0.184057    0.000000    0.135132 ^ _1020_/CLK (sg13g2_dfrbpq_1)
     4    0.015172    0.069952    0.263486    0.398617 ^ _1020_/Q (sg13g2_dfrbpq_1)
                                                         max_score[9] (net)
                      0.069952    0.000000    0.398617 ^ max_score[9] (out)
                                              0.398617   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.398617   data arrival time
---------------------------------------------------------------------------------------------
                                              7.351382   slack (MET)


Startpoint: _1018_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134099    0.134099 ^ clk (in)
                                                         clk (net)
                      0.183927    0.000000    0.134099 ^ _1018_/CLK (sg13g2_dfrbpq_1)
     4    0.015068    0.071171    0.263268    0.397367 ^ _1018_/Q (sg13g2_dfrbpq_1)
                                                         max_score[7] (net)
                      0.071171    0.000000    0.397367 ^ max_score[7] (out)
                                              0.397367   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.397367   data arrival time
---------------------------------------------------------------------------------------------
                                              7.352633   slack (MET)


Startpoint: _1029_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.134333    0.134333 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000    0.134333 ^ _1029_/CLK (sg13g2_dfrbpq_1)
     3    0.014733    0.069886    0.262292    0.396625 ^ _1029_/Q (sg13g2_dfrbpq_1)
                                                         max_score[18] (net)
                      0.069886    0.000000    0.396625 ^ max_score[18] (out)
                                              0.396625   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.396625   data arrival time
---------------------------------------------------------------------------------------------
                                              7.353375   slack (MET)


Startpoint: _1011_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.131215    0.131215 ^ clk (in)
                                                         clk (net)
                      0.183664    0.000000    0.131215 ^ _1011_/CLK (sg13g2_dfrbpq_1)
     4    0.014999    0.070907    0.263001    0.394216 ^ _1011_/Q (sg13g2_dfrbpq_1)
                                                         max_score[0] (net)
                      0.070907    0.000000    0.394216 ^ max_score[0] (out)
                                              0.394216   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.394216   data arrival time
---------------------------------------------------------------------------------------------
                                              7.355784   slack (MET)


Startpoint: _1027_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135368    0.135368 ^ clk (in)
                                                         clk (net)
                      0.184090    0.000000    0.135368 ^ _1027_/CLK (sg13g2_dfrbpq_1)
     4    0.013495    0.065138    0.258695    0.394063 ^ _1027_/Q (sg13g2_dfrbpq_1)
                                                         max_score[16] (net)
                      0.065138    0.000000    0.394063 ^ max_score[16] (out)
                                              0.394063   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.394063   data arrival time
---------------------------------------------------------------------------------------------
                                              7.355937   slack (MET)


Startpoint: _1012_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.130977    0.130977 ^ clk (in)
                                                         clk (net)
                      0.183649    0.000000    0.130977 ^ _1012_/CLK (sg13g2_dfrbpq_1)
     4    0.015020    0.070989    0.263060    0.394036 ^ _1012_/Q (sg13g2_dfrbpq_1)
                                                         max_score[1] (net)
                      0.070989    0.000000    0.394036 ^ max_score[1] (out)
                                              0.394036   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.394036   data arrival time
---------------------------------------------------------------------------------------------
                                              7.355964   slack (MET)


Startpoint: _1026_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135916    0.135916 ^ clk (in)
                                                         clk (net)
                      0.184169    0.000000    0.135916 ^ _1026_/CLK (sg13g2_dfrbpq_1)
     3    0.013171    0.062231    0.257683    0.393599 ^ _1026_/Q (sg13g2_dfrbpq_1)
                                                         max_score[15] (net)
                      0.062231    0.000000    0.393599 ^ max_score[15] (out)
                                              0.393599   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.393599   data arrival time
---------------------------------------------------------------------------------------------
                                              7.356401   slack (MET)


Startpoint: _1017_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132394    0.132394 ^ clk (in)
                                                         clk (net)
                      0.183754    0.000000    0.132394 ^ _1017_/CLK (sg13g2_dfrbpq_1)
     4    0.014220    0.067920    0.260739    0.393133 ^ _1017_/Q (sg13g2_dfrbpq_1)
                                                         max_score[6] (net)
                      0.067920    0.000000    0.393133 ^ max_score[6] (out)
                                              0.393133   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.393133   data arrival time
---------------------------------------------------------------------------------------------
                                              7.356867   slack (MET)


Startpoint: _1013_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.130325    0.130325 ^ clk (in)
                                                         clk (net)
                      0.183612    0.000000    0.130325 ^ _1013_/CLK (sg13g2_dfrbpq_1)
     3    0.014733    0.069886    0.262207    0.392532 ^ _1013_/Q (sg13g2_dfrbpq_1)
                                                         max_score[2] (net)
                      0.069886    0.000000    0.392532 ^ max_score[2] (out)
                                              0.392532   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.392532   data arrival time
---------------------------------------------------------------------------------------------
                                              7.357468   slack (MET)


Startpoint: _1022_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137246    0.137246 ^ clk (in)
                                                         clk (net)
                      0.184385    0.000000    0.137246 ^ _1022_/CLK (sg13g2_dfrbpq_1)
     3    0.012094    0.059765    0.254660    0.391905 ^ _1022_/Q (sg13g2_dfrbpq_1)
                                                         max_score[11] (net)
                      0.059765    0.000000    0.391905 ^ max_score[11] (out)
                                              0.391905   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.391905   data arrival time
---------------------------------------------------------------------------------------------
                                              7.358095   slack (MET)


Startpoint: _1021_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.137411    0.137411 ^ clk (in)
                                                         clk (net)
                      0.184414    0.000000    0.137411 ^ _1021_/CLK (sg13g2_dfrbpq_1)
     3    0.012000    0.059402    0.254390    0.391800 ^ _1021_/Q (sg13g2_dfrbpq_1)
                                                         max_score[10] (net)
                      0.059402    0.000000    0.391800 ^ max_score[10] (out)
                                              0.391800   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.391800   data arrival time
---------------------------------------------------------------------------------------------
                                              7.358200   slack (MET)


Startpoint: _1014_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.130923    0.130923 ^ clk (in)
                                                         clk (net)
                      0.183646    0.000000    0.130923 ^ _1014_/CLK (sg13g2_dfrbpq_1)
     4    0.014220    0.067920    0.260713    0.391636 ^ _1014_/Q (sg13g2_dfrbpq_1)
                                                         max_score[3] (net)
                      0.067920    0.000000    0.391636 ^ max_score[3] (out)
                                              0.391636   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.391636   data arrival time
---------------------------------------------------------------------------------------------
                                              7.358364   slack (MET)


Startpoint: _1023_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.136736    0.136736 ^ clk (in)
                                                         clk (net)
                      0.184298    0.000000    0.136736 ^ _1023_/CLK (sg13g2_dfrbpq_1)
     3    0.012066    0.059657    0.254556    0.391293 ^ _1023_/Q (sg13g2_dfrbpq_1)
                                                         max_score[12] (net)
                      0.059657    0.000000    0.391293 ^ max_score[12] (out)
                                              0.391293   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.391293   data arrival time
---------------------------------------------------------------------------------------------
                                              7.358707   slack (MET)


Startpoint: _1025_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.136069    0.136069 ^ clk (in)
                                                         clk (net)
                      0.184192    0.000000    0.136069 ^ _1025_/CLK (sg13g2_dfrbpq_1)
     3    0.012063    0.059644    0.254520    0.390590 ^ _1025_/Q (sg13g2_dfrbpq_1)
                                                         max_score[14] (net)
                      0.059644    0.000000    0.390590 ^ max_score[14] (out)
                                              0.390590   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.390590   data arrival time
---------------------------------------------------------------------------------------------
                                              7.359411   slack (MET)


Startpoint: _0988_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: acc20[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.131310    0.131310 ^ clk (in)
                                                         clk (net)
                      0.183670    0.000000    0.131310 ^ _0988_/CLK (sg13g2_dfrbpq_1)
     3    0.011835    0.058770    0.253722    0.385032 ^ _0988_/Q (sg13g2_dfrbpq_1)
                                                         acc20[0] (net)
                      0.058770    0.000000    0.385032 ^ acc20[0] (out)
                                              0.385032   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.385032   data arrival time
---------------------------------------------------------------------------------------------
                                              7.364968   slack (MET)


Startpoint: _1019_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.135482    0.135482 ^ clk (in)
                                                         clk (net)
                      0.184106    0.000000    0.135482 ^ _1019_/CLK (sg13g2_dfrbpq_1)
     2    0.008919    0.047586    0.245279    0.380760 ^ _1019_/Q (sg13g2_dfrbpq_1)
                                                         max_score[8] (net)
                      0.047586    0.000000    0.380760 ^ max_score[8] (out)
                                              0.380760   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.380760   data arrival time
---------------------------------------------------------------------------------------------
                                              7.369240   slack (MET)


Startpoint: _1009_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_class[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.133392    0.133392 ^ clk (in)
                                                         clk (net)
                      0.183848    0.000000    0.133392 ^ _1009_/CLK (sg13g2_dfrbpq_1)
     2    0.008927    0.047615    0.245237    0.378629 ^ _1009_/Q (sg13g2_dfrbpq_1)
                                                         max_class[1] (net)
                      0.047615    0.000000    0.378629 ^ max_class[1] (out)
                                              0.378629   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.378629   data arrival time
---------------------------------------------------------------------------------------------
                                              7.371371   slack (MET)


Startpoint: _1016_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132516    0.132516 ^ clk (in)
                                                         clk (net)
                      0.183764    0.000000    0.132516 ^ _1016_/CLK (sg13g2_dfrbpq_1)
     2    0.008919    0.047586    0.245194    0.377710 ^ _1016_/Q (sg13g2_dfrbpq_1)
                                                         max_score[5] (net)
                      0.047586    0.000000    0.377710 ^ max_score[5] (out)
                                              0.377710   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.377710   data arrival time
---------------------------------------------------------------------------------------------
                                              7.372290   slack (MET)


Startpoint: _1015_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_score[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.132459    0.132459 ^ clk (in)
                                                         clk (net)
                      0.183759    0.000000    0.132459 ^ _1015_/CLK (sg13g2_dfrbpq_1)
     2    0.008919    0.047586    0.245193    0.377652 ^ _1015_/Q (sg13g2_dfrbpq_1)
                                                         max_score[4] (net)
                      0.047586    0.000000    0.377652 ^ max_score[4] (out)
                                              0.377652   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.377652   data arrival time
---------------------------------------------------------------------------------------------
                                              7.372348   slack (MET)


Startpoint: _1010_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_class[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.129905    0.129905 ^ clk (in)
                                                         clk (net)
                      0.183593    0.000000    0.129905 ^ _1010_/CLK (sg13g2_dfrbpq_1)
     2    0.008927    0.047615    0.245174    0.375080 ^ _1010_/Q (sg13g2_dfrbpq_1)
                                                         max_class[2] (net)
                      0.047615    0.000000    0.375080 ^ max_class[2] (out)
                                              0.375080   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.375080   data arrival time
---------------------------------------------------------------------------------------------
                                              7.374920   slack (MET)


Startpoint: _1008_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: max_class[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    43    0.172763    0.183533    0.128793    0.128793 ^ clk (in)
                                                         clk (net)
                      0.183554    0.000000    0.128793 ^ _1008_/CLK (sg13g2_dfrbpq_1)
     2    0.008927    0.047615    0.245165    0.373958 ^ _1008_/Q (sg13g2_dfrbpq_1)
                                                         max_class[0] (net)
                      0.047615    0.000000    0.373958 ^ max_class[0] (out)
                                              0.373958   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.373958   data arrival time
---------------------------------------------------------------------------------------------
                                              7.376042   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0998_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204464    2.204464 ^ rst_n (in)
                                                         rst_n (net)
                      0.277510    0.000000    2.204464 ^ _0998_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204464   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137626   10.137626 ^ clk (in)
                                                         clk (net)
                      0.184452    0.000000   10.137626 ^ _0998_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887626   clock uncertainty
                                  0.000000    9.887626   clock reconvergence pessimism
                                 -0.173726    9.713900   library recovery time
                                              9.713900   data required time
---------------------------------------------------------------------------------------------
                                              9.713900   data required time
                                             -2.204464   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509435   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0999_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204432    2.204432 ^ rst_n (in)
                                                         rst_n (net)
                      0.277504    0.000000    2.204432 ^ _0999_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204432   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137605   10.137606 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000   10.137606 ^ _0999_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887606   clock uncertainty
                                  0.000000    9.887606   clock reconvergence pessimism
                                 -0.173725    9.713881   library recovery time
                                              9.713881   data required time
---------------------------------------------------------------------------------------------
                                              9.713881   data required time
                                             -2.204432   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1000_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204427    2.204427 ^ rst_n (in)
                                                         rst_n (net)
                      0.277503    0.000000    2.204427 ^ _1000_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204427   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137602   10.137602 ^ clk (in)
                                                         clk (net)
                      0.184448    0.000000   10.137602 ^ _1000_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887602   clock uncertainty
                                  0.000000    9.887602   clock reconvergence pessimism
                                 -0.173725    9.713877   library recovery time
                                              9.713877   data required time
---------------------------------------------------------------------------------------------
                                              9.713877   data required time
                                             -2.204427   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509450   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1001_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204278    2.204278 ^ rst_n (in)
                                                         rst_n (net)
                      0.277474    0.000000    2.204278 ^ _1001_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204278   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137510   10.137509 ^ clk (in)
                                                         clk (net)
                      0.184431    0.000000   10.137509 ^ _1001_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887509   clock uncertainty
                                  0.000000    9.887509   clock reconvergence pessimism
                                 -0.173719    9.713791   library recovery time
                                              9.713791   data required time
---------------------------------------------------------------------------------------------
                                              9.713791   data required time
                                             -2.204278   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509513   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1021_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204123    2.204123 ^ rst_n (in)
                                                         rst_n (net)
                      0.277445    0.000000    2.204123 ^ _1021_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204123   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137411   10.137411 ^ clk (in)
                                                         clk (net)
                      0.184414    0.000000   10.137411 ^ _1021_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887411   clock uncertainty
                                  0.000000    9.887411   clock reconvergence pessimism
                                 -0.173713    9.713698   library recovery time
                                              9.713698   data required time
---------------------------------------------------------------------------------------------
                                              9.713698   data required time
                                             -2.204123   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509575   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1022_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.203864    2.203864 ^ rst_n (in)
                                                         rst_n (net)
                      0.277397    0.000000    2.203864 ^ _1022_/RESET_B (sg13g2_dfrbpq_1)
                                              2.203864   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137246   10.137246 ^ clk (in)
                                                         clk (net)
                      0.184385    0.000000   10.137246 ^ _1022_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887246   clock uncertainty
                                  0.000000    9.887246   clock reconvergence pessimism
                                 -0.173703    9.713543   library recovery time
                                              9.713543   data required time
---------------------------------------------------------------------------------------------
                                              9.713543   data required time
                                             -2.203864   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509679   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1024_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.203555    2.203555 ^ rst_n (in)
                                                         rst_n (net)
                      0.277341    0.000000    2.203555 ^ _1024_/RESET_B (sg13g2_dfrbpq_1)
                                              2.203555   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137048   10.137048 ^ clk (in)
                                                         clk (net)
                      0.184351    0.000000   10.137048 ^ _1024_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887048   clock uncertainty
                                  0.000000    9.887048   clock reconvergence pessimism
                                 -0.173691    9.713357   library recovery time
                                              9.713357   data required time
---------------------------------------------------------------------------------------------
                                              9.713357   data required time
                                             -2.203555   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509802   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1023_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.203072    2.203072 ^ rst_n (in)
                                                         rst_n (net)
                      0.277255    0.000000    2.203072 ^ _1023_/RESET_B (sg13g2_dfrbpq_1)
                                              2.203072   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.136736   10.136736 ^ clk (in)
                                                         clk (net)
                      0.184298    0.000000   10.136736 ^ _1023_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.886736   clock uncertainty
                                  0.000000    9.886736   clock reconvergence pessimism
                                 -0.173674    9.713062   library recovery time
                                              9.713062   data required time
---------------------------------------------------------------------------------------------
                                              9.713062   data required time
                                             -2.203072   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509991   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1025_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.202049    2.202049 ^ rst_n (in)
                                                         rst_n (net)
                      0.277083    0.000000    2.202049 ^ _1025_/RESET_B (sg13g2_dfrbpq_1)
                                              2.202049   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.136070   10.136070 ^ clk (in)
                                                         clk (net)
                      0.184192    0.000000   10.136070 ^ _1025_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.886070   clock uncertainty
                                  0.000000    9.886070   clock reconvergence pessimism
                                 -0.173639    9.712431   library recovery time
                                              9.712431   data required time
---------------------------------------------------------------------------------------------
                                              9.712431   data required time
                                             -2.202049   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510382   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1026_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.201815    2.201815 ^ rst_n (in)
                                                         rst_n (net)
                      0.277045    0.000000    2.201815 ^ _1026_/RESET_B (sg13g2_dfrbpq_1)
                                              2.201815   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135916   10.135917 ^ clk (in)
                                                         clk (net)
                      0.184169    0.000000   10.135917 ^ _1026_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885917   clock uncertainty
                                  0.000000    9.885917   clock reconvergence pessimism
                                 -0.173631    9.712285   library recovery time
                                              9.712285   data required time
---------------------------------------------------------------------------------------------
                                              9.712285   data required time
                                             -2.201815   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510470   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1019_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.201150    2.201150 ^ rst_n (in)
                                                         rst_n (net)
                      0.276942    0.000000    2.201150 ^ _1019_/RESET_B (sg13g2_dfrbpq_1)
                                              2.201150   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135482   10.135482 ^ clk (in)
                                                         clk (net)
                      0.184106    0.000000   10.135482 ^ _1019_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885482   clock uncertainty
                                  0.000000    9.885482   clock reconvergence pessimism
                                 -0.173610    9.711872   library recovery time
                                              9.711872   data required time
---------------------------------------------------------------------------------------------
                                              9.711872   data required time
                                             -2.201150   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510722   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1027_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200976    2.200976 ^ rst_n (in)
                                                         rst_n (net)
                      0.276916    0.000000    2.200976 ^ _1027_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200976   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135368   10.135368 ^ clk (in)
                                                         clk (net)
                      0.184090    0.000000   10.135368 ^ _1027_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885368   clock uncertainty
                                  0.000000    9.885368   clock reconvergence pessimism
                                 -0.173604    9.711764   library recovery time
                                              9.711764   data required time
---------------------------------------------------------------------------------------------
                                              9.711764   data required time
                                             -2.200976   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510788   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1020_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200602    2.200602 ^ rst_n (in)
                                                         rst_n (net)
                      0.276861    0.000000    2.200602 ^ _1020_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200602   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135132   10.135132 ^ clk (in)
                                                         clk (net)
                      0.184057    0.000000   10.135132 ^ _1020_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885132   clock uncertainty
                                  0.000000    9.885132   clock reconvergence pessimism
                                 -0.173593    9.711539   library recovery time
                                              9.711539   data required time
---------------------------------------------------------------------------------------------
                                              9.711539   data required time
                                             -2.200602   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510938   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1002_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200538    2.200538 ^ rst_n (in)
                                                         rst_n (net)
                      0.276852    0.000000    2.200538 ^ _1002_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200538   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135092   10.135092 ^ clk (in)
                                                         clk (net)
                      0.184052    0.000000   10.135092 ^ _1002_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885092   clock uncertainty
                                  0.000000    9.885092   clock reconvergence pessimism
                                 -0.173591    9.711501   library recovery time
                                              9.711501   data required time
---------------------------------------------------------------------------------------------
                                              9.711501   data required time
                                             -2.200538   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510963   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1003_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200447    2.200447 ^ rst_n (in)
                                                         rst_n (net)
                      0.276839    0.000000    2.200447 ^ _1003_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200447   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.135033   10.135034 ^ clk (in)
                                                         clk (net)
                      0.184044    0.000000   10.135034 ^ _1003_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.885034   clock uncertainty
                                  0.000000    9.885034   clock reconvergence pessimism
                                 -0.173588    9.711445   library recovery time
                                              9.711445   data required time
---------------------------------------------------------------------------------------------
                                              9.711445   data required time
                                             -2.200447   data arrival time
---------------------------------------------------------------------------------------------
                                              7.510998   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1004_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200233    2.200233 ^ rst_n (in)
                                                         rst_n (net)
                      0.276808    0.000000    2.200233 ^ _1004_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200233   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134894   10.134894 ^ clk (in)
                                                         clk (net)
                      0.184025    0.000000   10.134894 ^ _1004_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884894   clock uncertainty
                                  0.000000    9.884894   clock reconvergence pessimism
                                 -0.173582    9.711312   library recovery time
                                              9.711312   data required time
---------------------------------------------------------------------------------------------
                                              9.711312   data required time
                                             -2.200233   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511080   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1028_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.200194    2.200194 ^ rst_n (in)
                                                         rst_n (net)
                      0.276803    0.000000    2.200194 ^ _1028_/RESET_B (sg13g2_dfrbpq_1)
                                              2.200194   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134860   10.134860 ^ clk (in)
                                                         clk (net)
                      0.184021    0.000000   10.134860 ^ _1028_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884860   clock uncertainty
                                  0.000000    9.884860   clock reconvergence pessimism
                                 -0.173581    9.711279   library recovery time
                                              9.711279   data required time
---------------------------------------------------------------------------------------------
                                              9.711279   data required time
                                             -2.200194   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511086   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1005_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.199979    2.199979 ^ rst_n (in)
                                                         rst_n (net)
                      0.276773    0.000000    2.199979 ^ _1005_/RESET_B (sg13g2_dfrbpq_1)
                                              2.199979   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134729   10.134728 ^ clk (in)
                                                         clk (net)
                      0.184004    0.000000   10.134728 ^ _1005_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884728   clock uncertainty
                                  0.000000    9.884728   clock reconvergence pessimism
                                 -0.173575    9.711154   library recovery time
                                              9.711154   data required time
---------------------------------------------------------------------------------------------
                                              9.711154   data required time
                                             -2.199979   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511174   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1006_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.199683    2.199683 ^ rst_n (in)
                                                         rst_n (net)
                      0.276733    0.000000    2.199683 ^ _1006_/RESET_B (sg13g2_dfrbpq_1)
                                              2.199683   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134535   10.134535 ^ clk (in)
                                                         clk (net)
                      0.183979    0.000000   10.134535 ^ _1006_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884535   clock uncertainty
                                  0.000000    9.884535   clock reconvergence pessimism
                                 -0.173567    9.710968   library recovery time
                                              9.710968   data required time
---------------------------------------------------------------------------------------------
                                              9.710968   data required time
                                             -2.199683   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511285   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1029_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.199384    2.199384 ^ rst_n (in)
                                                         rst_n (net)
                      0.276694    0.000000    2.199384 ^ _1029_/RESET_B (sg13g2_dfrbpq_1)
                                              2.199384   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134333   10.134333 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000   10.134333 ^ _1029_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884333   clock uncertainty
                                  0.000000    9.884333   clock reconvergence pessimism
                                 -0.173559    9.710773   library recovery time
                                              9.710773   data required time
---------------------------------------------------------------------------------------------
                                              9.710773   data required time
                                             -2.199384   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511389   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1007_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.199377    2.199377 ^ rst_n (in)
                                                         rst_n (net)
                      0.276693    0.000000    2.199377 ^ _1007_/RESET_B (sg13g2_dfrbpq_1)
                                              2.199377   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134333   10.134334 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000   10.134334 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884334   clock uncertainty
                                  0.000000    9.884334   clock reconvergence pessimism
                                 -0.173559    9.710774   library recovery time
                                              9.710774   data required time
---------------------------------------------------------------------------------------------
                                              9.710774   data required time
                                             -2.199377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511398   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1018_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.199019    2.199019 ^ rst_n (in)
                                                         rst_n (net)
                      0.276647    0.000000    2.199019 ^ _1018_/RESET_B (sg13g2_dfrbpq_1)
                                              2.199019   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134099   10.134099 ^ clk (in)
                                                         clk (net)
                      0.183927    0.000000   10.134099 ^ _1018_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884099   clock uncertainty
                                  0.000000    9.884099   clock reconvergence pessimism
                                 -0.173549    9.710550   library recovery time
                                              9.710550   data required time
---------------------------------------------------------------------------------------------
                                              9.710550   data required time
                                             -2.199019   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511531   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1030_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.198725    2.198725 ^ rst_n (in)
                                                         rst_n (net)
                      0.276611    0.000000    2.198725 ^ _1030_/RESET_B (sg13g2_dfrbpq_1)
                                              2.198725   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133904   10.133904 ^ clk (in)
                                                         clk (net)
                      0.183904    0.000000   10.133904 ^ _1030_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883904   clock uncertainty
                                  0.000000    9.883904   clock reconvergence pessimism
                                 -0.173542    9.710361   library recovery time
                                              9.710361   data required time
---------------------------------------------------------------------------------------------
                                              9.710361   data required time
                                             -2.198725   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511637   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1009_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.197941    2.197941 ^ rst_n (in)
                                                         rst_n (net)
                      0.276520    0.000000    2.197941 ^ _1009_/RESET_B (sg13g2_dfrbpq_1)
                                              2.197941   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133392   10.133392 ^ clk (in)
                                                         clk (net)
                      0.183848    0.000000   10.133392 ^ _1009_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883392   clock uncertainty
                                  0.000000    9.883392   clock reconvergence pessimism
                                 -0.173523    9.709868   library recovery time
                                              9.709868   data required time
---------------------------------------------------------------------------------------------
                                              9.709868   data required time
                                             -2.197941   data arrival time
---------------------------------------------------------------------------------------------
                                              7.511928   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0997_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.197525    2.197525 ^ rst_n (in)
                                                         rst_n (net)
                      0.276474    0.000000    2.197525 ^ _0997_/RESET_B (sg13g2_dfrbpq_1)
                                              2.197525   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133131   10.133131 ^ clk (in)
                                                         clk (net)
                      0.183822    0.000000   10.133131 ^ _0997_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883131   clock uncertainty
                                  0.000000    9.883131   clock reconvergence pessimism
                                 -0.173513    9.709618   library recovery time
                                              9.709618   data required time
---------------------------------------------------------------------------------------------
                                              9.709618   data required time
                                             -2.197525   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512093   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0996_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.197476    2.197476 ^ rst_n (in)
                                                         rst_n (net)
                      0.276469    0.000000    2.197476 ^ _0996_/RESET_B (sg13g2_dfrbpq_1)
                                              2.197476   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133101   10.133101 ^ clk (in)
                                                         clk (net)
                      0.183819    0.000000   10.133101 ^ _0996_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883101   clock uncertainty
                                  0.000000    9.883101   clock reconvergence pessimism
                                 -0.173512    9.709589   library recovery time
                                              9.709589   data required time
---------------------------------------------------------------------------------------------
                                              9.709589   data required time
                                             -2.197476   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512113   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0995_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.197372    2.197372 ^ rst_n (in)
                                                         rst_n (net)
                      0.276458    0.000000    2.197372 ^ _0995_/RESET_B (sg13g2_dfrbpq_1)
                                              2.197372   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133035   10.133035 ^ clk (in)
                                                         clk (net)
                      0.183812    0.000000   10.133035 ^ _0995_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883035   clock uncertainty
                                  0.000000    9.883035   clock reconvergence pessimism
                                 -0.173510    9.709525   library recovery time
                                              9.709525   data required time
---------------------------------------------------------------------------------------------
                                              9.709525   data required time
                                             -2.197372   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512153   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0994_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.197048    2.197048 ^ rst_n (in)
                                                         rst_n (net)
                      0.276424    0.000000    2.197048 ^ _0994_/RESET_B (sg13g2_dfrbpq_1)
                                              2.197048   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132824   10.132825 ^ clk (in)
                                                         clk (net)
                      0.183792    0.000000   10.132825 ^ _0994_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882825   clock uncertainty
                                  0.000000    9.882825   clock reconvergence pessimism
                                 -0.173503    9.709322   library recovery time
                                              9.709322   data required time
---------------------------------------------------------------------------------------------
                                              9.709322   data required time
                                             -2.197048   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512274   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0993_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.196771    2.196771 ^ rst_n (in)
                                                         rst_n (net)
                      0.276397    0.000000    2.196771 ^ _0993_/RESET_B (sg13g2_dfrbpq_1)
                                              2.196771   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132641   10.132642 ^ clk (in)
                                                         clk (net)
                      0.183775    0.000000   10.132642 ^ _0993_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882642   clock uncertainty
                                  0.000000    9.882642   clock reconvergence pessimism
                                 -0.173497    9.709144   library recovery time
                                              9.709144   data required time
---------------------------------------------------------------------------------------------
                                              9.709144   data required time
                                             -2.196771   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1016_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.196601    2.196601 ^ rst_n (in)
                                                         rst_n (net)
                      0.276380    0.000000    2.196601 ^ _1016_/RESET_B (sg13g2_dfrbpq_1)
                                              2.196601   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132515   10.132516 ^ clk (in)
                                                         clk (net)
                      0.183764    0.000000   10.132516 ^ _1016_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882516   clock uncertainty
                                  0.000000    9.882516   clock reconvergence pessimism
                                 -0.173494    9.709022   library recovery time
                                              9.709022   data required time
---------------------------------------------------------------------------------------------
                                              9.709022   data required time
                                             -2.196601   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512420   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1015_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.196517    2.196517 ^ rst_n (in)
                                                         rst_n (net)
                      0.276372    0.000000    2.196517 ^ _1015_/RESET_B (sg13g2_dfrbpq_1)
                                              2.196517   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132459   10.132460 ^ clk (in)
                                                         clk (net)
                      0.183759    0.000000   10.132460 ^ _1015_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882460   clock uncertainty
                                  0.000000    9.882460   clock reconvergence pessimism
                                 -0.173493    9.708967   library recovery time
                                              9.708967   data required time
---------------------------------------------------------------------------------------------
                                              9.708967   data required time
                                             -2.196517   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512450   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0992_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.196518    2.196518 ^ rst_n (in)
                                                         rst_n (net)
                      0.276372    0.000000    2.196518 ^ _0992_/RESET_B (sg13g2_dfrbpq_1)
                                              2.196518   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132474   10.132475 ^ clk (in)
                                                         clk (net)
                      0.183761    0.000000   10.132475 ^ _0992_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882475   clock uncertainty
                                  0.000000    9.882475   clock reconvergence pessimism
                                 -0.173492    9.708982   library recovery time
                                              9.708982   data required time
---------------------------------------------------------------------------------------------
                                              9.708982   data required time
                                             -2.196518   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512465   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1017_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.196397    2.196397 ^ rst_n (in)
                                                         rst_n (net)
                      0.276361    0.000000    2.196397 ^ _1017_/RESET_B (sg13g2_dfrbpq_1)
                                              2.196397   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132394   10.132394 ^ clk (in)
                                                         clk (net)
                      0.183754    0.000000   10.132394 ^ _1017_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882394   clock uncertainty
                                  0.000000    9.882394   clock reconvergence pessimism
                                 -0.173490    9.708904   library recovery time
                                              9.708904   data required time
---------------------------------------------------------------------------------------------
                                              9.708904   data required time
                                             -2.196397   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512507   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0991_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.195924    2.195924 ^ rst_n (in)
                                                         rst_n (net)
                      0.276318    0.000000    2.195924 ^ _0991_/RESET_B (sg13g2_dfrbpq_1)
                                              2.195924   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132084   10.132084 ^ clk (in)
                                                         clk (net)
                      0.183728    0.000000   10.132084 ^ _0991_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882084   clock uncertainty
                                  0.000000    9.882084   clock reconvergence pessimism
                                 -0.173481    9.708603   library recovery time
                                              9.708603   data required time
---------------------------------------------------------------------------------------------
                                              9.708603   data required time
                                             -2.195924   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512679   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0990_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.195830    2.195830 ^ rst_n (in)
                                                         rst_n (net)
                      0.276309    0.000000    2.195830 ^ _0990_/RESET_B (sg13g2_dfrbpq_1)
                                              2.195830   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.132022   10.132022 ^ clk (in)
                                                         clk (net)
                      0.183723    0.000000   10.132022 ^ _0990_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.882022   clock uncertainty
                                  0.000000    9.882022   clock reconvergence pessimism
                                 -0.173479    9.708543   library recovery time
                                              9.708543   data required time
---------------------------------------------------------------------------------------------
                                              9.708543   data required time
                                             -2.195830   data arrival time
---------------------------------------------------------------------------------------------
                                              7.512713   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0989_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.194989    2.194989 ^ rst_n (in)
                                                         rst_n (net)
                      0.276240    0.000000    2.194989 ^ _0989_/RESET_B (sg13g2_dfrbpq_1)
                                              2.194989   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131470   10.131470 ^ clk (in)
                                                         clk (net)
                      0.183681    0.000000   10.131470 ^ _0989_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881470   clock uncertainty
                                  0.000000    9.881470   clock reconvergence pessimism
                                 -0.173465    9.708005   library recovery time
                                              9.708005   data required time
---------------------------------------------------------------------------------------------
                                              9.708005   data required time
                                             -2.194989   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513016   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _0988_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.194744    2.194744 ^ rst_n (in)
                                                         rst_n (net)
                      0.276222    0.000000    2.194744 ^ _0988_/RESET_B (sg13g2_dfrbpq_1)
                                              2.194744   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131310   10.131310 ^ clk (in)
                                                         clk (net)
                      0.183670    0.000000   10.131310 ^ _0988_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881310   clock uncertainty
                                  0.000000    9.881310   clock reconvergence pessimism
                                 -0.173461    9.707849   library recovery time
                                              9.707849   data required time
---------------------------------------------------------------------------------------------
                                              9.707849   data required time
                                             -2.194744   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513105   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1011_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.194609    2.194609 ^ rst_n (in)
                                                         rst_n (net)
                      0.276212    0.000000    2.194609 ^ _1011_/RESET_B (sg13g2_dfrbpq_1)
                                              2.194609   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.131215   10.131215 ^ clk (in)
                                                         clk (net)
                      0.183664    0.000000   10.131215 ^ _1011_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.881215   clock uncertainty
                                  0.000000    9.881215   clock reconvergence pessimism
                                 -0.173459    9.707756   library recovery time
                                              9.707756   data required time
---------------------------------------------------------------------------------------------
                                              9.707756   data required time
                                             -2.194609   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513147   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1012_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.194245    2.194245 ^ rst_n (in)
                                                         rst_n (net)
                      0.276186    0.000000    2.194245 ^ _1012_/RESET_B (sg13g2_dfrbpq_1)
                                              2.194245   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130976   10.130977 ^ clk (in)
                                                         clk (net)
                      0.183649    0.000000   10.130977 ^ _1012_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880977   clock uncertainty
                                  0.000000    9.880977   clock reconvergence pessimism
                                 -0.173454    9.707522   library recovery time
                                              9.707522   data required time
---------------------------------------------------------------------------------------------
                                              9.707522   data required time
                                             -2.194245   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513278   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1014_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.194153    2.194153 ^ rst_n (in)
                                                         rst_n (net)
                      0.276179    0.000000    2.194153 ^ _1014_/RESET_B (sg13g2_dfrbpq_1)
                                              2.194153   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130924   10.130924 ^ clk (in)
                                                         clk (net)
                      0.183646    0.000000   10.130924 ^ _1014_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880924   clock uncertainty
                                  0.000000    9.880924   clock reconvergence pessimism
                                 -0.173452    9.707472   library recovery time
                                              9.707472   data required time
---------------------------------------------------------------------------------------------
                                              9.707472   data required time
                                             -2.194153   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513318   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1013_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.193239    2.193239 ^ rst_n (in)
                                                         rst_n (net)
                      0.276122    0.000000    2.193239 ^ _1013_/RESET_B (sg13g2_dfrbpq_1)
                                              2.193239   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.130325   10.130325 ^ clk (in)
                                                         clk (net)
                      0.183612    0.000000   10.130325 ^ _1013_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.880325   clock uncertainty
                                  0.000000    9.880325   clock reconvergence pessimism
                                 -0.173440    9.706885   library recovery time
                                              9.706885   data required time
---------------------------------------------------------------------------------------------
                                              9.706885   data required time
                                             -2.193239   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513646   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1010_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.192601    2.192601 ^ rst_n (in)
                                                         rst_n (net)
                      0.276087    0.000000    2.192601 ^ _1010_/RESET_B (sg13g2_dfrbpq_1)
                                              2.192601   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.129905   10.129905 ^ clk (in)
                                                         clk (net)
                      0.183593    0.000000   10.129905 ^ _1010_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.879905   clock uncertainty
                                  0.000000    9.879905   clock reconvergence pessimism
                                 -0.173433    9.706472   library recovery time
                                              9.706472   data required time
---------------------------------------------------------------------------------------------
                                              9.706472   data required time
                                             -2.192601   data arrival time
---------------------------------------------------------------------------------------------
                                              7.513872   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1008_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.190899    2.190899 ^ rst_n (in)
                                                         rst_n (net)
                      0.276017    0.000000    2.190899 ^ _1008_/RESET_B (sg13g2_dfrbpq_1)
                                              2.190899   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.128793   10.128793 ^ clk (in)
                                                         clk (net)
                      0.183554    0.000000   10.128793 ^ _1008_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.878793   clock uncertainty
                                  0.000000    9.878793   clock reconvergence pessimism
                                 -0.173418    9.705376   library recovery time
                                              9.705376   data required time
---------------------------------------------------------------------------------------------
                                              9.705376   data required time
                                             -2.190899   data arrival time
---------------------------------------------------------------------------------------------
                                              7.514476   slack (MET)


Startpoint: new_class (input port clocked by clk)
Endpoint: _1030_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     5    0.024989    0.039735    0.020613    2.020613 ^ new_class (in)
                                                         new_class (net)
                      0.039788    0.000000    2.020613 ^ _0935_/B1 (sg13g2_o21ai_1)
     1    0.003542    0.043707    0.047513    2.068126 v _0935_/Y (sg13g2_o21ai_1)
                                                         _0464_ (net)
                      0.043707    0.000033    2.068159 v _0949_/A (sg13g2_nor2b_1)
     2    0.006839    0.075975    0.078329    2.146488 ^ _0949_/Y (sg13g2_nor2b_1)
                                                         _0478_ (net)
                      0.075975    0.000040    2.146529 ^ _0987_/A2 (sg13g2_a21oi_1)
     1    0.001789    0.037659    0.068460    2.214989 v _0987_/Y (sg13g2_a21oi_1)
                                                         _0042_ (net)
                      0.037659    0.000011    2.215000 v _1030_/D (sg13g2_dfrbpq_1)
                                              2.215000   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.133904   10.133904 ^ clk (in)
                                                         clk (net)
                      0.183904    0.000000   10.133904 ^ _1030_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.883904   clock uncertainty
                                  0.000000    9.883904   clock reconvergence pessimism
                                 -0.077143    9.806760   library setup time
                                              9.806760   data required time
---------------------------------------------------------------------------------------------
                                              9.806760   data required time
                                             -2.215000   data arrival time
---------------------------------------------------------------------------------------------
                                              7.591760   slack (MET)



