// Seed: 318280712
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  wand id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_0;
  assign id_1 = id_2;
  assign id_4 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd13
) (
    output tri id_0,
    input wor _id_1,
    output tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6
    , id_16,
    input tri1 id_7,
    output wor id_8,
    input wand id_9,
    input wand id_10,
    input wand id_11,
    output tri0 id_12,
    input tri1 id_13#(
        .id_17(-1 <-> -1),
        .id_18(1)
    ),
    output uwire id_14
);
  logic id_19;
  ;
  assign id_0 = id_1 <-> id_16;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_19
  );
  assign id_8 = 1'b0;
  supply1 id_21 = -1 | 1;
  logic [1 : id_1] id_22;
endmodule
