Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Ins | SETUP   |         N/A|     0.940ns|     N/A|           2
  t_CRU/mclk_s                              | HOLD    |     0.358ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mcl | SETUP   |         N/A|     3.118ns|     N/A|           0
  k                                         | HOLD    |     0.254ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Ins | SETUP   |         N/A|     4.083ns|     N/A|           0
  t_CRU/fpga_100m_clk_s                     | HOLD    |     0.386ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_CRU/fpga_100m_clk_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_CRU/fpga_100m_clk_s       |      4.095ns|      4.083ns|          N/A|            0|            0|         1422|            0|
| Inst_CRU/Inst_PLL_ALL/CLKOUT0_|      4.095ns|          N/A|          N/A|            0|            0|            0|            0|
| BUF                           |             |             |             |             |             |             |             |
| Inst_CRU/Inst_PLL_ALL/CLKOUT1_|      4.095ns|          N/A|          N/A|            0|            0|            0|            0|
| BUF                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


