

================================================================
== Vivado HLS Report for 'dummy_proc_fe'
================================================================
* Date:           Sun Apr 26 15:38:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fft
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 us | 10.260 us |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     41|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     90|    -|
|Register         |        -|      -|     19|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     19|    131|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                       |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_135_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  41|          28|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |config_data_V_i_blk_n    |   9|          2|    1|          2|
    |config_data_V_o_blk_n    |   9|          2|    1|          2|
    |i_0_reg_111              |   9|          2|   11|         22|
    |out_r_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   18|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_111              |  11|   0|   11|          0|
    |icmp_ln12_reg_147        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_done                | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_out              | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|start_write            | out |    1| ap_ctrl_hs | dummy_proc_fe | return value |
|config_data_V_dout     |  in |   16|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_empty_n  |  in |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_read     | out |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_din      | out |   16|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_full_n   |  in |    1|   ap_fifo  | config_data_V |    pointer   |
|config_data_V_write    | out |    1|   ap_fifo  | config_data_V |    pointer   |
|out_r_din              | out |   32|   ap_fifo  |     out_r     |    pointer   |
|out_r_full_n           |  in |    1|   ap_fifo  |     out_r     |    pointer   |
|out_r_write            | out |    1|   ap_fifo  |     out_r     |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

