{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 11:18:00 2017 " "Info: Processing started: Wed Aug 30 11:18:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ask -c ask " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ask -c ask" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ask.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ask-div " "Info: Found design unit 1: ask-div" {  } { { "ask.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/ask.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ask " "Info: Found entity 1: ask" {  } { { "ask.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/ask.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ask1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ask1-div " "Info: Found design unit 1: ask1-div" {  } { { "ask1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/ask1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ask1 " "Info: Found entity 1: ask1" {  } { { "ask1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/ask1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_latch0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_latch0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoask.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file twoask.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twoask " "Info: Found entity 1: twoask" {  } { { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpinqi_oushu.vhd " "Warning: Can't analyze file -- file C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpinqi_oushu.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erxuanyi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file erxuanyi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 erxuanyi-erxuanyi_1 " "Info: Found design unit 1: erxuanyi-erxuanyi_1" {  } { { "erxuanyi.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/erxuanyi.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 erxuanyi " "Info: Found entity 1: erxuanyi" {  } { { "erxuanyi.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/erxuanyi.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpinqi_jishu.vhd " "Warning: Can't analyze file -- file C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpinqi_jishu.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "twoask " "Info: Elaborating entity \"twoask\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mxulie.bdf 1 1 " "Warning: Using design file mxulie.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mxulie " "Info: Found entity 1: mxulie" {  } { { "mxulie.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mxulie mxulie:inst2 " "Info: Elaborating entity \"mxulie\" for hierarchy \"mxulie:inst2\"" {  } { { "twoask.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 376 584 736 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 mxulie:inst2\|74175:inst9 " "Info: Elaborating entity \"74175\" for hierarchy \"mxulie:inst2\|74175:inst9\"" {  } { { "mxulie.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { { 72 320 440 248 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mxulie:inst2\|74175:inst9 " "Info: Elaborated megafunction instantiation \"mxulie:inst2\|74175:inst9\"" {  } { { "mxulie.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { { 72 320 440 248 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fenpin.bdf 1 1 " "Warning: Using design file fenpin.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Info: Found entity 1: fenpin" {  } { { "fenpin.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:inst1 " "Info: Elaborating entity \"fenpin\" for hierarchy \"fenpin:inst1\"" {  } { { "twoask.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 360 368 464 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 fenpin:inst1\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"fenpin:inst1\|74161:inst\"" {  } { { "fenpin.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { { 96 392 512 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fenpin:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"fenpin:inst1\|74161:inst\"" {  } { { "fenpin.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { { 96 392 512 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 fenpin:inst1\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"fenpin:inst1\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpin:inst1\|74161:inst\|f74161:sub fenpin:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"fenpin:inst1\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"fenpin:inst1\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "fenpin.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { { 96 392 512 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 fenpin:inst1\|74161:inst5 " "Info: Elaborating entity \"74161\" for hierarchy \"fenpin:inst1\|74161:inst5\"" {  } { { "fenpin.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { { 56 624 744 240 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fenpin:inst1\|74161:inst5 " "Info: Elaborated megafunction instantiation \"fenpin:inst1\|74161:inst5\"" {  } { { "fenpin.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/fenpin.bdf" { { 56 624 744 240 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst16 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst16\"" {  } { { "twoask.bdf" "inst16" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 256 1008 1168 336 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst16\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:inst7 " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:inst7\"" {  } { { "twoask.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 96 728 888 176 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom1:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom1:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "altsyncram_component" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom1.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom1:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom1:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom1.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom1:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom1:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ask.hex " "Info: Parameter \"init_file\" = \"ask.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_rom1.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl21 " "Info: Found entity 1: altsyncram_hl21" {  } { { "db/altsyncram_hl21.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/altsyncram_hl21.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hl21 lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated " "Info: Elaborating entity \"altsyncram_hl21\" for hierarchy \"lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst14 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst14\"" {  } { { "twoask.bdf" "inst14" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 88 480 624 152 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst14\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst14\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5dh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5dh " "Info: Found entity 1: cntr_5dh" {  } { { "db/cntr_5dh.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/cntr_5dh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5dh lpm_counter0:inst14\|lpm_counter:lpm_counter_component\|cntr_5dh:auto_generated " "Info: Elaborating entity \"cntr_5dh\" for hierarchy \"lpm_counter0:inst14\|lpm_counter:lpm_counter_component\|cntr_5dh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "2 " "Info: Converted 2 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "7 " "Warning: Ignored 7 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANIN_HDR" "1 " "Warning: Ignored 1 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANIN" "fenpin:inst1\|74161:inst5\|f74161:sub\|82~0 " "Warning: Can't place logic feeding CARRY_SUM primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|82~0\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM fenpin:inst1\|74161:inst\|f74161:sub\|105~0 " "Warning: Node \"fenpin:inst1\|74161:inst\|f74161:sub\|105~0\" of type CARRY_SUM" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 880 432 480 912 "105" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM fenpin:inst1\|74161:inst\|f74161:sub\|81~0 " "Warning: Node \"fenpin:inst1\|74161:inst\|f74161:sub\|81~0\" of type CARRY_SUM" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 40 432 480 72 "82" "" } } } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "5 " "Warning: Ignored 5 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "fenpin:inst1\|74161:inst\|f74161:sub\|81~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"fenpin:inst1\|74161:inst\|f74161:sub\|81~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "DFFE fenpin:inst1\|74161:inst\|f74161:sub\|87 " "Warning: Node \"fenpin:inst1\|74161:inst\|f74161:sub\|87\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM fenpin:inst1\|74161:inst\|f74161:sub\|85~0 " "Warning: Node \"fenpin:inst1\|74161:inst\|f74161:sub\|85~0\" of type CARRY_SUM" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "fenpin:inst1\|74161:inst5\|f74161:sub\|95~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|95~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT fenpin:inst1\|74161:inst5\|f74161:sub\|104 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|104\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "DFFE fenpin:inst1\|74161:inst5\|f74161:sub\|110 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|110\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "fenpin:inst1\|74161:inst5\|f74161:sub\|85~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|85~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT fenpin:inst1\|74161:inst5\|f74161:sub\|94 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|94\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "DFFE fenpin:inst1\|74161:inst5\|f74161:sub\|99 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|99\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "fenpin:inst1\|74161:inst5\|f74161:sub\|81~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|81~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT fenpin:inst1\|74161:inst5\|f74161:sub\|84 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|84\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "DFFE fenpin:inst1\|74161:inst5\|f74161:sub\|87 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|87\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "fenpin:inst1\|74161:inst5\|f74161:sub\|82~3 " "Warning: Can't place logic fed by CARRY_SUM primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|82~3\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT fenpin:inst1\|74161:inst5\|f74161:sub\|80 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|80\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "DFFE fenpin:inst1\|74161:inst5\|f74161:sub\|9 " "Warning: Node \"fenpin:inst1\|74161:inst5\|f74161:sub\|9\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 40 432 480 72 "82" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS_HDR" "1 " "Warning: Ignored 1 CARRY_SUM primitives -- logic cell requires more inputs than it can contain" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "fenpin:inst1\|74161:inst5\|f74161:sub\|105~0 " "Warning: Can't place CARRY primitive \"fenpin:inst1\|74161:inst5\|f74161:sub\|105~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 880 432 480 912 "105" "" } } } }  } 0 0 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- logic cell requires more inputs than it can contain" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 11:18:04 2017 " "Info: Processing ended: Wed Aug 30 11:18:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
