<div id="pf22d" class="pf w0 h0" data-page-no="22d"><div class="pc pc22d w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg22d.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">31.3.5<span class="_ _b"> </span>Channel (n) Value (TPM<span class="ff7 ws24e">x<span class="ff1">_C</span>n</span>V)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">These registers contain the captured LPTPM counter value for the input modes or the</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">match value for the output modes.</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">In input capture mode, any write to a CnV register is ignored.</div><div class="t m0 x9 hf y68f ff3 fs5 fc0 sc0 ls0 ws0">In compare modes, writing to a CnV register latches the value into a buffer. A CnV</div><div class="t m0 x9 hf y690 ff3 fs5 fc0 sc0 ls0 ws0">register is updated with the value of its write buffer according to <span class="fc1">CnV Register Update</span> .</div><div class="t m0 x9 h7 y313f ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 10h offset + (8d × i), where i=0d to 5d</div><div class="t m0 x2c h1d y3140 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y3141 ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls234 v11">0<span class="ls0 ve">VAL</span></span></div><div class="t m0 x89 h1d y3142 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y3143 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x1d h9 y3144 ff1 fs2 fc0 sc0 ls0 ws20b">TPM<span class="ff7">x</span>_C<span class="ff7">n</span><span class="ws0">V field descriptions</span></div><div class="t m0 x12c h10 y3145 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y3146 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y3147 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y3146 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3147 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y3148 ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x12c h7 y3149 ff2 fs4 fc0 sc0 ls0">VAL</div><div class="t m0 x83 h7 y3148 ff2 fs4 fc0 sc0 ls0 ws0">Channel Value</div><div class="t m0 x83 h7 y314a ff2 fs4 fc0 sc0 ls0 ws0">Captured LPTPM counter value of the input modes or the match value for the output modes. When writing</div><div class="t m0 x83 h7 y314b ff2 fs4 fc0 sc0 ls0 ws0">this field, all bytes must be written at the same time.</div><div class="t m0 x9 h1b y314c ff1 fsc fc0 sc0 ls0 ws0">31.3.6<span class="_ _b"> </span>Capture and Compare Status (TPM<span class="ff7 ws24e">x</span>_STATUS)</div><div class="t m0 x9 hf y314d ff3 fs5 fc0 sc0 ls0 ws0">The STATUS register contains a copy of the status flag CHnF bit (in CnSC) for each</div><div class="t m0 x9 hf y314e ff3 fs5 fc0 sc0 ls0 ws0">LPTPM channel, as well as the TOF bit (in SC), for software convenience.</div><div class="t m0 x9 hf y314f ff3 fs5 fc0 sc0 ls0 ws0">Each CHnF bit in STATUS is a mirror of CHnF bit in CnSC. All CHnF bits can be</div><div class="t m0 x9 hf y3150 ff3 fs5 fc0 sc0 ls0 ws0">checked using only one read of STATUS. All CHnF bits can be cleared by writing all</div><div class="t m0 x9 hf y3151 ff3 fs5 fc0 sc0 ls0 ws0">ones to STATUS.</div><div class="t m0 x9 hf y3152 ff3 fs5 fc0 sc0 ls0 ws0">Hardware sets the individual channel flags when an event occurs on the channel. CHF is</div><div class="t m0 x9 hf y3153 ff3 fs5 fc0 sc0 ls0 ws0">cleared by writing a 1 to the CHF bit. Writing a 0 to CHF has no effect.</div><div class="t m0 x9 hf y3154 ff3 fs5 fc0 sc0 ls0 ws0">If another event occurs between the flag setting and the write operation, the write</div><div class="t m0 x9 hf y3155 ff3 fs5 fc0 sc0 ls0 ws0">operation has no effect; therefore, CHF remains set indicating another event has occurred.</div><div class="t m0 x9 hf y3156 ff3 fs5 fc0 sc0 ls0 ws0">In this case a CHF interrupt request is not lost due to the clearing sequence for a previous</div><div class="t m0 x9 hf y3157 ff3 fs5 fc0 sc0 ls0">CHF.</div><div class="t m0 x7d h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 31 Timer/PWM Module (TPM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>557</div><a class="l" href="#pf23a" data-dest-detail='[570,"XYZ",null,355.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:417.930000px;bottom:575.400000px;width:120.540000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22d" data-dest-detail='[557,"XYZ",null,446.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:519.900000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf22d" data-dest-detail='[557,"XYZ",null,419.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:427.313000px;bottom:515.400000px;width:17.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
