// Seed: 11334374
module module_0 ();
  assign id_1 = 1 ** id_1;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(-1), .id_3(id_3), .id_4(~1 ? "" : 1), .id_5(id_3), .id_6(id_1)
  );
  wire id_4 = id_3;
  wire id_5;
  wire id_6;
  assign module_1.type_2 = 0;
  wire id_7;
  assign id_3 = ~1;
endmodule
module module_1 (
    input wor   id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri1  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
