

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Thu Jul 10 17:06:44 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    17769|   141601| 0.178 ms | 1.416 ms |  17769|  141601|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1         |    17768|   141600| 2221 ~ 8850 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1      |     2219|     8848|  317 ~ 632  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |      315|      630|           45|          -|          -| 7 ~ 14 |    no    |
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    829|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    335|    -|
|Register         |        -|      -|     630|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     630|   1164|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln15_fu_359_p2       |     *    |      0|  0|  17|           4|           5|
    |mul_ln17_fu_401_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln27_fu_430_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln32_fu_415_p2       |     *    |      0|  0|  41|           8|           4|
    |Hout_fu_279_p2           |     +    |      0|  0|  13|           1|           4|
    |Wout_fu_309_p2           |     +    |      0|  0|  13|           1|           4|
    |add_ln11_fu_263_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln12_fu_293_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln1494_1_fu_553_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_2_fu_571_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_3_fu_600_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_4_fu_624_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_5_fu_653_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_fu_524_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln15_fu_335_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln17_1_fu_462_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_2_fu_471_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln203_fu_500_p2      |     +    |      0|  0|  40|          33|          33|
    |add_ln27_1_fu_420_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln27_2_fu_486_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln27_3_fu_615_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln27_fu_515_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln32_fu_406_p2       |     +    |      0|  0|  15|           8|           8|
    |co_fu_353_p2             |     +    |      0|  0|  15|           5|           1|
    |h_fu_373_p2              |     +    |      0|  0|  13|           4|           1|
    |in_h_fu_391_p2           |     +    |      0|  0|  15|           9|           9|
    |outIdx_fu_491_p2         |     +    |      0|  0|  12|          12|          12|
    |w_fu_444_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln1494_1_fu_586_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_639_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_539_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_348_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln15_fu_368_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_439_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln28_1_fu_590_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_2_fu_643_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_fu_543_p3    |  select  |      0|  0|  14|           1|          14|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 829|         459|         455|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  213|         49|    1|         49|
    |co_0_reg_214          |    9|          2|    5|         10|
    |h_0_reg_237           |    9|          2|    4|          8|
    |input_V_blk_n_AR      |    9|          2|    1|          2|
    |input_V_blk_n_AW      |    9|          2|    1|          2|
    |input_V_blk_n_B       |    9|          2|    1|          2|
    |input_V_blk_n_R       |    9|          2|    1|          2|
    |input_V_blk_n_W       |    9|          2|    1|          2|
    |m_axi_input_V_ARADDR  |   41|          8|   32|        256|
    |phi_mul_reg_225       |    9|          2|    9|         18|
    |w_0_reg_248           |    9|          2|    4|          8|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  335|         75|   60|        359|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Hout_reg_673                   |   4|   0|    4|          0|
    |Wout_reg_683                   |   4|   0|    4|          0|
    |add_ln15_reg_720               |   9|   0|    9|          0|
    |add_ln17_1_reg_769             |  14|   0|   14|          0|
    |add_ln27_2_reg_781             |  14|   0|   14|          0|
    |add_ln27_3_reg_853             |  14|   0|   14|          0|
    |add_ln27_reg_794               |  14|   0|   14|          0|
    |ap_CS_fsm                      |  48|   0|   48|          0|
    |co_0_reg_214                   |   5|   0|    5|          0|
    |co_reg_728                     |   5|   0|    5|          0|
    |h_0_reg_237                    |   4|   0|    4|          0|
    |h_reg_741                      |   4|   0|    4|          0|
    |max_V_1_reg_832                |   8|   0|    8|          0|
    |max_V_2_reg_864                |   8|   0|    8|          0|
    |max_V_3_reg_880                |   8|   0|    8|          0|
    |max_V_reg_805                  |   8|   0|    8|          0|
    |mul_ln15_reg_733               |   8|   0|    8|          0|
    |mul_ln17_reg_746               |  14|   0|   14|          0|
    |mul_ln27_reg_756               |  14|   0|   14|          0|
    |mul_ln32_reg_751               |  12|   0|   12|          0|
    |outputPool_V_addr26_reg_788    |  32|   0|   32|          0|
    |outputPool_V_addr_1_reg_799    |  32|   0|   32|          0|
    |outputPool_V_addr_1_s_reg_810  |   8|   0|    8|          0|
    |outputPool_V_addr_2_reg_820    |  32|   0|   32|          0|
    |outputPool_V_addr_3_reg_826    |  32|   0|   32|          0|
    |outputPool_V_addr_3_s_reg_837  |   8|   0|    8|          0|
    |outputPool_V_addr_4_reg_847    |  32|   0|   32|          0|
    |outputPool_V_addr_5_reg_858    |  32|   0|   32|          0|
    |outputPool_V_addr_5_s_reg_869  |   8|   0|    8|          0|
    |outputPool_V_addr_6_reg_874    |  32|   0|   32|          0|
    |outputPool_V_addr_reg_775      |  32|   0|   32|          0|
    |phi_mul_reg_225                |   9|   0|    9|          0|
    |select_ln28_1_reg_842          |  14|   0|   14|          0|
    |select_ln28_reg_815            |  14|   0|   14|          0|
    |sext_ln14_reg_709              |  33|   0|   33|          0|
    |sext_ln17_reg_704              |  33|   0|   33|          0|
    |w_0_reg_248                    |   4|   0|    4|          0|
    |w_reg_764                      |   4|   0|    4|          0|
    |zext_ln12_reg_688              |   4|   0|   12|          8|
    |zext_ln15_reg_678              |   4|   0|    8|          4|
    |zext_ln17_1_reg_698            |   6|   0|   14|          8|
    |zext_ln17_reg_693              |   6|   0|    9|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 630|   0|  653|         23|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_start                |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_done                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_ready                | out |    1| ap_ctrl_hs |         pool        | return value |
|m_axi_input_V_AWVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WVALID    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WREADY    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WDATA     | out |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WSTRB     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WLAST     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WID       | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WUSER     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RDATA     |  in |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RLAST     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|input_V_offset          |  in |   32|   ap_none  |    input_V_offset   |    scalar    |
|outputPool_V_offset     |  in |   32|   ap_none  | outputPool_V_offset |    scalar    |
|Cin                     |  in |    6|   ap_none  |         Cin         |    scalar    |
|H                       |  in |    6|   ap_none  |          H          |    scalar    |
|W                       |  in |    6|   ap_none  |          W          |    scalar    |
+------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.51>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 1568, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 6272, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%W_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %W)" [cnn/src/pool.cpp:5]   --->   Operation 51 'read' 'W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%H_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %H)" [cnn/src/pool.cpp:5]   --->   Operation 52 'read' 'H_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Cin_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %Cin)" [cnn/src/pool.cpp:5]   --->   Operation 53 'read' 'Cin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%outputPool_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputPool_V_offset)" [cnn/src/pool.cpp:5]   --->   Operation 54 'read' 'outputPool_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/pool.cpp:5]   --->   Operation 55 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %H_read to i5" [cnn/src/pool.cpp:11]   --->   Operation 56 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 -2, %trunc_ln11" [cnn/src/pool.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln11, i32 1, i32 4)" [cnn/src/pool.cpp:11]   --->   Operation 58 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.73ns)   --->   "%Hout = add i4 1, %trunc_ln11_1" [cnn/src/pool.cpp:11]   --->   Operation 59 'add' 'Hout' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %Hout to i8" [cnn/src/pool.cpp:15]   --->   Operation 60 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i6 %W_read to i5" [cnn/src/pool.cpp:12]   --->   Operation 61 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 -2, %trunc_ln12" [cnn/src/pool.cpp:12]   --->   Operation 62 'add' 'add_ln12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln12, i32 1, i32 4)" [cnn/src/pool.cpp:12]   --->   Operation 63 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.73ns)   --->   "%Wout = add i4 1, %trunc_ln12_1" [cnn/src/pool.cpp:12]   --->   Operation 64 'add' 'Wout' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %Wout to i12" [cnn/src/pool.cpp:12]   --->   Operation 65 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %H_read to i9" [cnn/src/pool.cpp:17]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %W_read to i14" [cnn/src/pool.cpp:17]   --->   Operation 67 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i32 %outputPool_V_offset_s to i33" [cnn/src/pool.cpp:17]   --->   Operation 68 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %input_V_offset_read to i33" [cnn/src/pool.cpp:14]   --->   Operation 69 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/src/pool.cpp:14]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%co_0 = phi i5 [ 0, %0 ], [ %co, %.loopexit.loopexit ]"   --->   Operation 71 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln15, %.loopexit.loopexit ]" [cnn/src/pool.cpp:15]   --->   Operation 72 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %phi_mul, %zext_ln17" [cnn/src/pool.cpp:15]   --->   Operation 73 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i5 %co_0 to i8" [cnn/src/pool.cpp:15]   --->   Operation 74 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %co_0 to i6" [cnn/src/pool.cpp:14]   --->   Operation 75 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp slt i6 %zext_ln14, %Cin_read" [cnn/src/pool.cpp:14]   --->   Operation 76 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%co = add i5 %co_0, 1" [cnn/src/pool.cpp:14]   --->   Operation 78 'add' 'co' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader9.preheader, label %1" [cnn/src/pool.cpp:14]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.49ns)   --->   "%mul_ln15 = mul i8 %zext_ln15, %zext_ln15_1" [cnn/src/pool.cpp:15]   --->   Operation 80 'mul' 'mul_ln15' <Predicate = (icmp_ln14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader9" [cnn/src/pool.cpp:15]   --->   Operation 81 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [cnn/src/pool.cpp:37]   --->   Operation 82 'ret' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %.preheader9.preheader ], [ %h, %.preheader9.loopexit ]"   --->   Operation 83 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i4 %h_0 to i8" [cnn/src/pool.cpp:15]   --->   Operation 84 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 85 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln15 = icmp eq i4 %h_0, %Hout" [cnn/src/pool.cpp:15]   --->   Operation 86 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [cnn/src/pool.cpp:15]   --->   Operation 87 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.loopexit.loopexit, label %.preheader.preheader" [cnn/src/pool.cpp:15]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [cnn/src/pool.cpp:17]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %shl_ln to i9" [cnn/src/pool.cpp:17]   --->   Operation 90 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.82ns)   --->   "%in_h = add i9 %zext_ln17_2, %phi_mul" [cnn/src/pool.cpp:17]   --->   Operation 91 'add' 'in_h' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i9 %in_h to i14" [cnn/src/pool.cpp:17]   --->   Operation 92 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (4.35ns)   --->   "%mul_ln17 = mul i14 %zext_ln17_3, %zext_ln17_1" [cnn/src/pool.cpp:17]   --->   Operation 93 'mul' 'mul_ln17' <Predicate = (!icmp_ln15)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %zext_ln15_2, %mul_ln15" [cnn/src/pool.cpp:32]   --->   Operation 94 'add' 'add_ln32' <Predicate = (!icmp_ln15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %add_ln32 to i12" [cnn/src/pool.cpp:32]   --->   Operation 95 'zext' 'zext_ln32' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (4.17ns)   --->   "%mul_ln32 = mul i12 %zext_ln32, %zext_ln12" [cnn/src/pool.cpp:32]   --->   Operation 96 'mul' 'mul_ln32' <Predicate = (!icmp_ln15)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i9 %in_h, 1" [cnn/src/pool.cpp:27]   --->   Operation 97 'add' 'add_ln27_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %add_ln27_1 to i14" [cnn/src/pool.cpp:27]   --->   Operation 98 'zext' 'zext_ln27' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (4.35ns)   --->   "%mul_ln27 = mul i14 %zext_ln27, %zext_ln17_1" [cnn/src/pool.cpp:27]   --->   Operation 99 'mul' 'mul_ln27' <Predicate = (!icmp_ln15)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/src/pool.cpp:16]   --->   Operation 100 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 101 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ %w, %._crit_edge.0.0 ], [ 0, %.preheader.preheader ]"   --->   Operation 102 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %w_0 to i12" [cnn/src/pool.cpp:16]   --->   Operation 103 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 104 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %w_0, %Wout" [cnn/src/pool.cpp:16]   --->   Operation 105 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.73ns)   --->   "%w = add i4 %w_0, 1" [cnn/src/pool.cpp:16]   --->   Operation 106 'add' 'w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader9.loopexit, label %._crit_edge.0.0" [cnn/src/pool.cpp:16]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln17_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w_0, i1 false)" [cnn/src/pool.cpp:17]   --->   Operation 108 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i5 %shl_ln17_1 to i14" [cnn/src/pool.cpp:17]   --->   Operation 109 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln17_1 = add i14 %zext_ln17_4, %mul_ln17" [cnn/src/pool.cpp:17]   --->   Operation 110 'add' 'add_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i14 %add_ln17_1 to i33" [cnn/src/pool.cpp:17]   --->   Operation 111 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln17_2 = add i33 %zext_ln17_5, %sext_ln14" [cnn/src/pool.cpp:17]   --->   Operation 112 'add' 'add_ln17_2' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i33 %add_ln17_2 to i64" [cnn/src/pool.cpp:17]   --->   Operation 113 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%outputPool_V_addr = getelementptr i8* %input_V, i64 %sext_ln17_1" [cnn/src/pool.cpp:17]   --->   Operation 114 'getelementptr' 'outputPool_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.81ns)   --->   "%add_ln27_2 = add i14 %mul_ln27, %zext_ln17_4" [cnn/src/pool.cpp:27]   --->   Operation 115 'add' 'add_ln27_2' <Predicate = (!icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.54ns)   --->   "%outIdx = add i12 %zext_ln16, %mul_ln32" [cnn/src/pool.cpp:32]   --->   Operation 116 'add' 'outIdx' <Predicate = (!icmp_ln16)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i12 %outIdx to i33" [cnn/src/pool.cpp:33]   --->   Operation 117 'zext' 'zext_ln203' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln203 = add i33 %zext_ln203, %sext_ln17" [cnn/src/pool.cpp:33]   --->   Operation 118 'add' 'add_ln203' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i33 %add_ln203 to i64" [cnn/src/pool.cpp:33]   --->   Operation 119 'sext' 'sext_ln203' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%outputPool_V_addr26 = getelementptr i8* %input_V, i64 %sext_ln203" [cnn/src/pool.cpp:33]   --->   Operation 120 'getelementptr' 'outputPool_V_addr26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 121 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 122 [7/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 122 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %add_ln17_1, 1" [cnn/src/pool.cpp:27]   --->   Operation 123 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i14 %add_ln27 to i33" [cnn/src/pool.cpp:28]   --->   Operation 124 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln1494 = add i33 %zext_ln1494, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 125 'add' 'add_ln1494' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i33 %add_ln1494 to i64" [cnn/src/pool.cpp:28]   --->   Operation 126 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%outputPool_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1494" [cnn/src/pool.cpp:28]   --->   Operation 127 'getelementptr' 'outputPool_V_addr_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 128 [6/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 128 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 129 [7/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 129 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 130 [5/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 130 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 131 [6/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 131 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 132 [4/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 132 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [5/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 133 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 134 [3/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 134 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [4/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 135 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 136 [2/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 136 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 137 [3/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 137 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 138 [1/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 138 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [2/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 139 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 140 [1/1] (8.75ns)   --->   "%max_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr)" [cnn/src/pool.cpp:17]   --->   Operation 140 'read' 'max_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [1/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 141 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [1/1] (8.75ns)   --->   "%outputPool_V_addr26_s = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %outputPool_V_addr26, i32 1)" [cnn/src/pool.cpp:33]   --->   Operation 142 'writereq' 'outputPool_V_addr26_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 143 [1/1] (8.75ns)   --->   "%outputPool_V_addr_1_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_1)" [cnn/src/pool.cpp:28]   --->   Operation 143 'read' 'outputPool_V_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.80>
ST_14 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %outputPool_V_addr_1_s, %max_V" [cnn/src/pool.cpp:28]   --->   Operation 144 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.70ns)   --->   "%select_ln28 = select i1 %icmp_ln1494, i14 %add_ln27, i14 %add_ln17_1" [cnn/src/pool.cpp:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i14 %select_ln28 to i33" [cnn/src/pool.cpp:28]   --->   Operation 146 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln1494_1 = add i33 %zext_ln1494_1, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 147 'add' 'add_ln1494_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i33 %add_ln1494_1 to i64" [cnn/src/pool.cpp:28]   --->   Operation 148 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%outputPool_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1494_1" [cnn/src/pool.cpp:28]   --->   Operation 149 'getelementptr' 'outputPool_V_addr_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 150 [7/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 150 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i14 %add_ln27_2 to i33" [cnn/src/pool.cpp:28]   --->   Operation 151 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln1494_2 = add i33 %zext_ln1494_2, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 152 'add' 'add_ln1494_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i33 %add_ln1494_2 to i64" [cnn/src/pool.cpp:28]   --->   Operation 153 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%outputPool_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1494_2" [cnn/src/pool.cpp:28]   --->   Operation 154 'getelementptr' 'outputPool_V_addr_3' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 155 [6/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 155 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [7/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 156 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 157 [5/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 157 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [6/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 158 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 159 [4/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 159 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [5/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 160 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 161 [3/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 161 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 162 [4/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 162 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 163 [2/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 163 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 164 [3/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 164 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 165 [1/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 165 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 166 [2/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 166 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 167 [1/1] (8.75ns)   --->   "%max_V_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_2)" [cnn/src/pool.cpp:28]   --->   Operation 167 'read' 'max_V_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 168 [1/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 168 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 169 [1/1] (8.75ns)   --->   "%outputPool_V_addr_3_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_3)" [cnn/src/pool.cpp:28]   --->   Operation 169 'read' 'outputPool_V_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.80>
ST_24 : Operation 170 [1/1] (1.55ns)   --->   "%icmp_ln1494_1 = icmp sgt i8 %outputPool_V_addr_3_s, %max_V_1" [cnn/src/pool.cpp:28]   --->   Operation 170 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.70ns)   --->   "%select_ln28_1 = select i1 %icmp_ln1494_1, i14 %add_ln27_2, i14 %select_ln28" [cnn/src/pool.cpp:28]   --->   Operation 171 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i14 %select_ln28_1 to i33" [cnn/src/pool.cpp:28]   --->   Operation 172 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.55ns)   --->   "%add_ln1494_3 = add i33 %zext_ln1494_3, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 173 'add' 'add_ln1494_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i33 %add_ln1494_3 to i64" [cnn/src/pool.cpp:28]   --->   Operation 174 'sext' 'sext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%outputPool_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1494_3" [cnn/src/pool.cpp:28]   --->   Operation 175 'getelementptr' 'outputPool_V_addr_4' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 176 [7/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 176 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln27_3 = add i14 %add_ln27_2, 1" [cnn/src/pool.cpp:27]   --->   Operation 177 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i14 %add_ln27_3 to i33" [cnn/src/pool.cpp:28]   --->   Operation 178 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln1494_4 = add i33 %zext_ln1494_4, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 179 'add' 'add_ln1494_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i33 %add_ln1494_4 to i64" [cnn/src/pool.cpp:28]   --->   Operation 180 'sext' 'sext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%outputPool_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1494_4" [cnn/src/pool.cpp:28]   --->   Operation 181 'getelementptr' 'outputPool_V_addr_5' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 182 [6/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 182 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 183 [7/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 183 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 184 [5/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 184 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 185 [6/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 185 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 186 [4/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 186 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 187 [5/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 187 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 188 [3/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 188 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 189 [4/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 189 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 190 [2/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 190 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 191 [3/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 191 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 192 [1/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 192 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 193 [2/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 193 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 194 [1/1] (8.75ns)   --->   "%max_V_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_4)" [cnn/src/pool.cpp:28]   --->   Operation 194 'read' 'max_V_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 195 [1/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 195 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 196 [1/1] (8.75ns)   --->   "%outputPool_V_addr_5_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_5)" [cnn/src/pool.cpp:28]   --->   Operation 196 'read' 'outputPool_V_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.10>
ST_34 : Operation 197 [1/1] (1.55ns)   --->   "%icmp_ln1494_2 = icmp sgt i8 %outputPool_V_addr_5_s, %max_V_2" [cnn/src/pool.cpp:28]   --->   Operation 197 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%select_ln28_2 = select i1 %icmp_ln1494_2, i14 %add_ln27_3, i14 %select_ln28_1" [cnn/src/pool.cpp:28]   --->   Operation 198 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%zext_ln1494_5 = zext i14 %select_ln28_2 to i33" [cnn/src/pool.cpp:28]   --->   Operation 199 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln1494_5 = add i33 %zext_ln1494_5, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 200 'add' 'add_ln1494_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i33 %add_ln1494_5 to i64" [cnn/src/pool.cpp:28]   --->   Operation 201 'sext' 'sext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%outputPool_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1494_5" [cnn/src/pool.cpp:28]   --->   Operation 202 'getelementptr' 'outputPool_V_addr_6' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 203 [7/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 203 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 204 [6/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 204 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 205 [5/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 205 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 206 [4/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 206 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 207 [3/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 207 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 208 [2/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 208 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 209 [1/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 209 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 210 [1/1] (8.75ns)   --->   "%max_V_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_6)" [cnn/src/pool.cpp:28]   --->   Operation 210 'read' 'max_V_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 211 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %outputPool_V_addr26, i8 %max_V_3, i1 true)" [cnn/src/pool.cpp:33]   --->   Operation 211 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 212 [5/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 212 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 213 [4/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 213 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 214 [3/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 214 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 215 [2/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 215 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 216 [1/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 216 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/src/pool.cpp:16]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputPool_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Cin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
W_read                (read             ) [ 0000000000000000000000000000000000000000000000000]
H_read                (read             ) [ 0000000000000000000000000000000000000000000000000]
Cin_read              (read             ) [ 0011111111111111111111111111111111111111111111111]
outputPool_V_offset_s (read             ) [ 0000000000000000000000000000000000000000000000000]
input_V_offset_read   (read             ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln11            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
add_ln11              (add              ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln11_1          (partselect       ) [ 0000000000000000000000000000000000000000000000000]
Hout                  (add              ) [ 0011111111111111111111111111111111111111111111111]
zext_ln15             (zext             ) [ 0011111111111111111111111111111111111111111111111]
trunc_ln12            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
add_ln12              (add              ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln12_1          (partselect       ) [ 0000000000000000000000000000000000000000000000000]
Wout                  (add              ) [ 0011111111111111111111111111111111111111111111111]
zext_ln12             (zext             ) [ 0011111111111111111111111111111111111111111111111]
zext_ln17             (zext             ) [ 0011111111111111111111111111111111111111111111111]
zext_ln17_1           (zext             ) [ 0011111111111111111111111111111111111111111111111]
sext_ln17             (sext             ) [ 0011111111111111111111111111111111111111111111111]
sext_ln14             (sext             ) [ 0011111111111111111111111111111111111111111111111]
br_ln14               (br               ) [ 0111111111111111111111111111111111111111111111111]
co_0                  (phi              ) [ 0010000000000000000000000000000000000000000000000]
phi_mul               (phi              ) [ 0011111111111111111111111111111111111111111111111]
add_ln15              (add              ) [ 0111111111111111111111111111111111111111111111111]
zext_ln15_1           (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln14             (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln14             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
co                    (add              ) [ 0111111111111111111111111111111111111111111111111]
br_ln14               (br               ) [ 0000000000000000000000000000000000000000000000000]
mul_ln15              (mul              ) [ 0001111111111111111111111111111111111111111111111]
br_ln15               (br               ) [ 0011111111111111111111111111111111111111111111111]
ret_ln37              (ret              ) [ 0000000000000000000000000000000000000000000000000]
h_0                   (phi              ) [ 0001000000000000000000000000000000000000000000000]
zext_ln15_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_11              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
icmp_ln15             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
h                     (add              ) [ 0011111111111111111111111111111111111111111111111]
br_ln15               (br               ) [ 0000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
in_h                  (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_3           (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln17              (mul              ) [ 0000111111111111111111111111111111111111111111111]
add_ln32              (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln32             (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln32              (mul              ) [ 0000111111111111111111111111111111111111111111111]
add_ln27_1            (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln27              (mul              ) [ 0000111111111111111111111111111111111111111111111]
br_ln16               (br               ) [ 0011111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 0111111111111111111111111111111111111111111111111]
w_0                   (phi              ) [ 0000100000000000000000000000000000000000000000000]
zext_ln16             (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_12              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
icmp_ln16             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
w                     (add              ) [ 0011111111111111111111111111111111111111111111111]
br_ln16               (br               ) [ 0000000000000000000000000000000000000000000000000]
shl_ln17_1            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_4           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln17_1            (add              ) [ 0000011111111110000000000000000000000000000000000]
zext_ln17_5           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln17_2            (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln17_1           (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr     (getelementptr    ) [ 0000011111111000000000000000000000000000000000000]
add_ln27_2            (add              ) [ 0000011111111111111111111100000000000000000000000]
outIdx                (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln203            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln203             (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln203            (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26   (getelementptr    ) [ 0000011111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 0011111111111111111111111111111111111111111111111]
add_ln27              (add              ) [ 0000001111111110000000000000000000000000000000000]
zext_ln1494           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494            (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494           (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_1   (getelementptr    ) [ 0000001111111100000000000000000000000000000000000]
max_V_req             (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V                 (read             ) [ 0000000000000110000000000000000000000000000000000]
outputPool_V_load_re  (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26_s (writereq         ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_1_s (read             ) [ 0000000000000010000000000000000000000000000000000]
icmp_ln1494           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28           (select           ) [ 0000000000000001111111111000000000000000000000000]
zext_ln1494_1         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_1          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_1         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_2   (getelementptr    ) [ 0000000000000001111111100000000000000000000000000]
zext_ln1494_2         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_2          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_2         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_3   (getelementptr    ) [ 0000000000000000111111110000000000000000000000000]
max_V_1_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_1               (read             ) [ 0000000000000000000000011000000000000000000000000]
outputPool_V_load_2_s (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_3_s (read             ) [ 0000000000000000000000001000000000000000000000000]
icmp_ln1494_1         (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_1         (select           ) [ 0000000000000000000000000111111111100000000000000]
zext_ln1494_3         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_3          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_3         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_4   (getelementptr    ) [ 0000000000000000000000000111111110000000000000000]
add_ln27_3            (add              ) [ 0000000000000000000000000011111111100000000000000]
zext_ln1494_4         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_4          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_4         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_5   (getelementptr    ) [ 0000000000000000000000000011111111000000000000000]
max_V_2_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_2               (read             ) [ 0000000000000000000000000000000001100000000000000]
outputPool_V_load_4_s (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_5_s (read             ) [ 0000000000000000000000000000000000100000000000000]
icmp_ln1494_2         (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_2         (select           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1494_5         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_5          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_5         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_6   (getelementptr    ) [ 0000000000000000000000000000000000011111111000000]
max_V_3_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_3               (read             ) [ 0000000000000000000000000000000000000000000100000]
write_ln33            (write            ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26_1 (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
br_ln16               (br               ) [ 0011111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputPool_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputPool_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Cin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="H">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="W_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="H_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Cin_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cin_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="outputPool_V_offset_s_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_offset_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_V_offset_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_offset_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_req/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_readreq_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="1"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_re/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="max_V_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="8"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_writeresp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="8"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputPool_V_addr26_s/12 outputPool_V_addr26_1/44 "/>
</bind>
</comp>

<comp id="140" class="1004" name="outputPool_V_addr_1_s_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="8"/>
<pin id="143" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_1_s/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_1_req/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_2_s/16 "/>
</bind>
</comp>

<comp id="159" class="1004" name="max_V_1_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="8"/>
<pin id="162" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_1/22 "/>
</bind>
</comp>

<comp id="164" class="1004" name="outputPool_V_addr_3_s_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="8"/>
<pin id="167" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_3_s/23 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_readreq_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_2_req/25 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_4_s/26 "/>
</bind>
</comp>

<comp id="183" class="1004" name="max_V_2_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="8"/>
<pin id="186" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_2/32 "/>
</bind>
</comp>

<comp id="188" class="1004" name="outputPool_V_addr_5_s_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="8"/>
<pin id="191" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_5_s/33 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="1"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_3_req/35 "/>
</bind>
</comp>

<comp id="200" class="1004" name="max_V_3_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="8"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_3/42 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln33_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="39"/>
<pin id="208" dir="0" index="2" bw="8" slack="1"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/43 "/>
</bind>
</comp>

<comp id="214" class="1005" name="co_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="co_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_mul_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="1"/>
<pin id="227" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_mul_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="h_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="h_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="w_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="w_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln11_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln11_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln11_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="4" slack="0"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="Hout_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hout/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln15_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln12_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln12_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln12_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="4" slack="0"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Wout_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Wout/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln12_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln17_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln17_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln17_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln14_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln15_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="6" slack="1"/>
<pin id="338" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln15_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln14_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="co_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mul_ln15_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln15_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="2"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="h_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="shl_ln_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln17_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="in_h_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="1"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln17_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln17_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="2"/>
<pin id="404" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln32_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="1"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln32_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mul_ln32_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="2"/>
<pin id="418" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln27_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln27_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln27_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="2"/>
<pin id="433" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln16_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln16_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="3"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="w_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln17_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln17_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln17_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="14" slack="1"/>
<pin id="465" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln17_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="0"/>
<pin id="469" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln17_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="3"/>
<pin id="474" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln17_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="33" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="outputPool_V_addr_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln27_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="1"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="1" index="2" bw="14" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="outIdx_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="12" slack="1"/>
<pin id="494" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outIdx/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln203_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln203_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="3"/>
<pin id="503" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln203_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="33" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="outputPool_V_addr26_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr26/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln27_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln1494_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="0"/>
<pin id="522" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln1494_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="4"/>
<pin id="527" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln1494_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="outputPool_V_addr_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_1/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln1494_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="0" index="1" bw="8" slack="2"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln28_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="14" slack="9"/>
<pin id="546" dir="0" index="2" bw="14" slack="10"/>
<pin id="547" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln1494_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln1494_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="13"/>
<pin id="556" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1494_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="33" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_1/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="outputPool_V_addr_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_2/14 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln1494_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="11"/>
<pin id="570" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/15 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln1494_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="14"/>
<pin id="574" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1494_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="33" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_2/15 "/>
</bind>
</comp>

<comp id="580" class="1004" name="outputPool_V_addr_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_3/15 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln1494_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="0" index="1" bw="8" slack="2"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/24 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln28_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="14" slack="20"/>
<pin id="593" dir="0" index="2" bw="14" slack="10"/>
<pin id="594" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/24 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln1494_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/24 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln1494_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="23"/>
<pin id="603" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/24 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln1494_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="33" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_3/24 "/>
</bind>
</comp>

<comp id="609" class="1004" name="outputPool_V_addr_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_4/24 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln27_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="21"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/25 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln1494_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/25 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln1494_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="24"/>
<pin id="627" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/25 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln1494_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="33" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_4/25 "/>
</bind>
</comp>

<comp id="633" class="1004" name="outputPool_V_addr_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_5/25 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln1494_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="0" index="1" bw="8" slack="2"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/34 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln28_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="14" slack="9"/>
<pin id="646" dir="0" index="2" bw="14" slack="10"/>
<pin id="647" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/34 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln1494_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="0"/>
<pin id="651" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/34 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln1494_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="33"/>
<pin id="656" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_5/34 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1494_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="33" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_5/34 "/>
</bind>
</comp>

<comp id="662" class="1004" name="outputPool_V_addr_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_6/34 "/>
</bind>
</comp>

<comp id="668" class="1005" name="Cin_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="1"/>
<pin id="670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Cin_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="Hout_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="2"/>
<pin id="675" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="Hout "/>
</bind>
</comp>

<comp id="678" class="1005" name="zext_ln15_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="683" class="1005" name="Wout_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="3"/>
<pin id="685" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="Wout "/>
</bind>
</comp>

<comp id="688" class="1005" name="zext_ln12_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="2"/>
<pin id="690" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln17_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="1"/>
<pin id="695" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln17_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="2"/>
<pin id="700" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="sext_ln17_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="33" slack="3"/>
<pin id="706" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="709" class="1005" name="sext_ln14_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="33" slack="3"/>
<pin id="711" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="720" class="1005" name="add_ln15_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="728" class="1005" name="co_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="0"/>
<pin id="730" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="733" class="1005" name="mul_ln15_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="741" class="1005" name="h_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="746" class="1005" name="mul_ln17_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="14" slack="1"/>
<pin id="748" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="751" class="1005" name="mul_ln32_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="756" class="1005" name="mul_ln27_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="14" slack="1"/>
<pin id="758" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="764" class="1005" name="w_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="769" class="1005" name="add_ln17_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="1"/>
<pin id="771" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="outputPool_V_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="1"/>
<pin id="777" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln27_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="14" slack="11"/>
<pin id="783" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="outputPool_V_addr26_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="8"/>
<pin id="790" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="outputPool_V_addr26 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln27_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="9"/>
<pin id="796" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="799" class="1005" name="outputPool_V_addr_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="max_V_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="2"/>
<pin id="807" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="810" class="1005" name="outputPool_V_addr_1_s_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_1_s "/>
</bind>
</comp>

<comp id="815" class="1005" name="select_ln28_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="10"/>
<pin id="817" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="820" class="1005" name="outputPool_V_addr_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="outputPool_V_addr_3_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_3 "/>
</bind>
</comp>

<comp id="832" class="1005" name="max_V_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="2"/>
<pin id="834" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="outputPool_V_addr_3_s_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_3_s "/>
</bind>
</comp>

<comp id="842" class="1005" name="select_ln28_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="10"/>
<pin id="844" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="outputPool_V_addr_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_4 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln27_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="9"/>
<pin id="855" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="outputPool_V_addr_5_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_5 "/>
</bind>
</comp>

<comp id="864" class="1005" name="max_V_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="2"/>
<pin id="866" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="outputPool_V_addr_5_s_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_5_s "/>
</bind>
</comp>

<comp id="874" class="1005" name="outputPool_V_addr_6_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_6 "/>
</bind>
</comp>

<comp id="880" class="1005" name="max_V_3_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="90" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="269" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="84" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="299" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="90" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="84" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="102" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="108" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="229" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="218" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="218" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="218" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="340" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="241" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="241" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="241" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="241" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="225" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="364" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="391" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="252" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="252" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="252" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="252" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="0" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="458" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="435" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="0" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="543" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="0" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="590" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="0" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="0" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="643" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="0" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="96" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="676"><net_src comp="279" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="681"><net_src comp="285" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="686"><net_src comp="309" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="691"><net_src comp="315" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="696"><net_src comp="319" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="701"><net_src comp="323" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="707"><net_src comp="327" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="712"><net_src comp="331" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="723"><net_src comp="335" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="731"><net_src comp="353" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="736"><net_src comp="359" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="744"><net_src comp="373" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="749"><net_src comp="401" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="754"><net_src comp="415" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="759"><net_src comp="430" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="767"><net_src comp="444" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="772"><net_src comp="462" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="778"><net_src comp="480" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="784"><net_src comp="486" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="791"><net_src comp="509" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="797"><net_src comp="515" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="802"><net_src comp="533" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="808"><net_src comp="128" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="813"><net_src comp="140" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="818"><net_src comp="543" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="823"><net_src comp="562" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="829"><net_src comp="580" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="835"><net_src comp="159" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="840"><net_src comp="164" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="845"><net_src comp="590" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="850"><net_src comp="609" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="856"><net_src comp="615" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="861"><net_src comp="633" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="867"><net_src comp="183" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="872"><net_src comp="188" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="877"><net_src comp="662" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="883"><net_src comp="200" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="205" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {12 43 44 45 46 47 48 }
 - Input state : 
	Port: pool : input_V | {5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 25 26 27 28 29 30 31 32 33 35 36 37 38 39 40 41 42 }
	Port: pool : input_V_offset | {1 }
	Port: pool : outputPool_V_offset | {1 }
	Port: pool : Cin | {1 }
	Port: pool : H | {1 }
	Port: pool : W | {1 }
  - Chain level:
	State 1
		add_ln11 : 1
		trunc_ln11_1 : 2
		Hout : 3
		zext_ln15 : 4
		add_ln12 : 1
		trunc_ln12_1 : 2
		Wout : 3
		zext_ln12 : 4
	State 2
		add_ln15 : 1
		zext_ln15_1 : 1
		zext_ln14 : 1
		icmp_ln14 : 2
		co : 1
		br_ln14 : 3
		mul_ln15 : 2
	State 3
		zext_ln15_2 : 1
		icmp_ln15 : 1
		h : 1
		br_ln15 : 2
		shl_ln : 1
		zext_ln17_2 : 2
		in_h : 3
		zext_ln17_3 : 4
		mul_ln17 : 5
		add_ln32 : 2
		zext_ln32 : 3
		mul_ln32 : 4
		add_ln27_1 : 4
		zext_ln27 : 5
		mul_ln27 : 6
	State 4
		zext_ln16 : 1
		icmp_ln16 : 1
		w : 1
		br_ln16 : 2
		shl_ln17_1 : 1
		zext_ln17_4 : 2
		add_ln17_1 : 3
		zext_ln17_5 : 4
		add_ln17_2 : 5
		sext_ln17_1 : 6
		outputPool_V_addr : 7
		add_ln27_2 : 3
		outIdx : 2
		zext_ln203 : 3
		add_ln203 : 4
		sext_ln203 : 5
		outputPool_V_addr26 : 6
	State 5
		zext_ln1494 : 1
		add_ln1494 : 2
		sext_ln1494 : 3
		outputPool_V_addr_1 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		select_ln28 : 1
		zext_ln1494_1 : 2
		add_ln1494_1 : 3
		sext_ln1494_1 : 4
		outputPool_V_addr_2 : 5
	State 15
		add_ln1494_2 : 1
		sext_ln1494_2 : 2
		outputPool_V_addr_3 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		select_ln28_1 : 1
		zext_ln1494_3 : 2
		add_ln1494_3 : 3
		sext_ln1494_3 : 4
		outputPool_V_addr_4 : 5
	State 25
		zext_ln1494_4 : 1
		add_ln1494_4 : 2
		sext_ln1494_4 : 3
		outputPool_V_addr_5 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		select_ln28_2 : 1
		zext_ln1494_5 : 2
		add_ln1494_5 : 3
		sext_ln1494_5 : 4
		outputPool_V_addr_6 : 5
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln11_fu_263          |    0    |    0    |    15   |
|          |            Hout_fu_279            |    0    |    0    |    13   |
|          |          add_ln12_fu_293          |    0    |    0    |    15   |
|          |            Wout_fu_309            |    0    |    0    |    13   |
|          |          add_ln15_fu_335          |    0    |    0    |    15   |
|          |             co_fu_353             |    0    |    0    |    15   |
|          |              h_fu_373             |    0    |    0    |    13   |
|          |            in_h_fu_391            |    0    |    0    |    15   |
|          |          add_ln32_fu_406          |    0    |    0    |    15   |
|          |         add_ln27_1_fu_420         |    0    |    0    |    15   |
|          |              w_fu_444             |    0    |    0    |    13   |
|    add   |         add_ln17_1_fu_462         |    0    |    0    |    19   |
|          |         add_ln17_2_fu_471         |    0    |    0    |    39   |
|          |         add_ln27_2_fu_486         |    0    |    0    |    19   |
|          |           outIdx_fu_491           |    0    |    0    |    12   |
|          |          add_ln203_fu_500         |    0    |    0    |    39   |
|          |          add_ln27_fu_515          |    0    |    0    |    19   |
|          |         add_ln1494_fu_524         |    0    |    0    |    39   |
|          |        add_ln1494_1_fu_553        |    0    |    0    |    39   |
|          |        add_ln1494_2_fu_571        |    0    |    0    |    39   |
|          |        add_ln1494_3_fu_600        |    0    |    0    |    39   |
|          |         add_ln27_3_fu_615         |    0    |    0    |    19   |
|          |        add_ln1494_4_fu_624        |    0    |    0    |    39   |
|          |        add_ln1494_5_fu_653        |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln15_fu_359          |    0    |    0    |    17   |
|    mul   |          mul_ln17_fu_401          |    0    |    0    |    51   |
|          |          mul_ln32_fu_415          |    0    |    0    |    41   |
|          |          mul_ln27_fu_430          |    0    |    0    |    51   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln14_fu_348         |    0    |    0    |    11   |
|          |          icmp_ln15_fu_368         |    0    |    0    |    9    |
|   icmp   |          icmp_ln16_fu_439         |    0    |    0    |    9    |
|          |         icmp_ln1494_fu_539        |    0    |    0    |    11   |
|          |        icmp_ln1494_1_fu_586       |    0    |    0    |    11   |
|          |        icmp_ln1494_2_fu_639       |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln28_fu_543        |    0    |    0    |    14   |
|  select  |        select_ln28_1_fu_590       |    0    |    0    |    14   |
|          |        select_ln28_2_fu_643       |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|          |         W_read_read_fu_84         |    0    |    0    |    0    |
|          |         H_read_read_fu_90         |    0    |    0    |    0    |
|          |        Cin_read_read_fu_96        |    0    |    0    |    0    |
|          | outputPool_V_offset_s_read_fu_102 |    0    |    0    |    0    |
|          |  input_V_offset_read_read_fu_108  |    0    |    0    |    0    |
|   read   |         max_V_read_fu_128         |    0    |    0    |    0    |
|          | outputPool_V_addr_1_s_read_fu_140 |    0    |    0    |    0    |
|          |        max_V_1_read_fu_159        |    0    |    0    |    0    |
|          | outputPool_V_addr_3_s_read_fu_164 |    0    |    0    |    0    |
|          |        max_V_2_read_fu_183        |    0    |    0    |    0    |
|          | outputPool_V_addr_5_s_read_fu_188 |    0    |    0    |    0    |
|          |        max_V_3_read_fu_200        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         grp_readreq_fu_114        |    0    |    0    |    0    |
|          |         grp_readreq_fu_121        |    0    |    0    |    0    |
|          |         grp_readreq_fu_145        |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_152        |    0    |    0    |    0    |
|          |         grp_readreq_fu_169        |    0    |    0    |    0    |
|          |         grp_readreq_fu_176        |    0    |    0    |    0    |
|          |         grp_readreq_fu_193        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_133       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln33_write_fu_205      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln11_fu_259         |    0    |    0    |    0    |
|          |         trunc_ln12_fu_289         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|        trunc_ln11_1_fu_269        |    0    |    0    |    0    |
|          |        trunc_ln12_1_fu_299        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          zext_ln15_fu_285         |    0    |    0    |    0    |
|          |          zext_ln12_fu_315         |    0    |    0    |    0    |
|          |          zext_ln17_fu_319         |    0    |    0    |    0    |
|          |         zext_ln17_1_fu_323        |    0    |    0    |    0    |
|          |         zext_ln15_1_fu_340        |    0    |    0    |    0    |
|          |          zext_ln14_fu_344         |    0    |    0    |    0    |
|          |         zext_ln15_2_fu_364        |    0    |    0    |    0    |
|          |         zext_ln17_2_fu_387        |    0    |    0    |    0    |
|          |         zext_ln17_3_fu_397        |    0    |    0    |    0    |
|          |          zext_ln32_fu_411         |    0    |    0    |    0    |
|   zext   |          zext_ln27_fu_426         |    0    |    0    |    0    |
|          |          zext_ln16_fu_435         |    0    |    0    |    0    |
|          |         zext_ln17_4_fu_458        |    0    |    0    |    0    |
|          |         zext_ln17_5_fu_467        |    0    |    0    |    0    |
|          |         zext_ln203_fu_496         |    0    |    0    |    0    |
|          |         zext_ln1494_fu_520        |    0    |    0    |    0    |
|          |        zext_ln1494_1_fu_549       |    0    |    0    |    0    |
|          |        zext_ln1494_2_fu_568       |    0    |    0    |    0    |
|          |        zext_ln1494_3_fu_596       |    0    |    0    |    0    |
|          |        zext_ln1494_4_fu_620       |    0    |    0    |    0    |
|          |        zext_ln1494_5_fu_649       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sext_ln17_fu_327         |    0    |    0    |    0    |
|          |          sext_ln14_fu_331         |    0    |    0    |    0    |
|          |         sext_ln17_1_fu_476        |    0    |    0    |    0    |
|          |         sext_ln203_fu_505         |    0    |    0    |    0    |
|   sext   |         sext_ln1494_fu_529        |    0    |    0    |    0    |
|          |        sext_ln1494_1_fu_558       |    0    |    0    |    0    |
|          |        sext_ln1494_2_fu_576       |    0    |    0    |    0    |
|          |        sext_ln1494_3_fu_605       |    0    |    0    |    0    |
|          |        sext_ln1494_4_fu_629       |    0    |    0    |    0    |
|          |        sext_ln1494_5_fu_658       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_379           |    0    |    0    |    0    |
|          |         shl_ln17_1_fu_450         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    0    |    0    |   821   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       Cin_read_reg_668      |    6   |
|         Hout_reg_673        |    4   |
|         Wout_reg_683        |    4   |
|       add_ln15_reg_720      |    9   |
|      add_ln17_1_reg_769     |   14   |
|      add_ln27_2_reg_781     |   14   |
|      add_ln27_3_reg_853     |   14   |
|       add_ln27_reg_794      |   14   |
|         co_0_reg_214        |    5   |
|          co_reg_728         |    5   |
|         h_0_reg_237         |    4   |
|          h_reg_741          |    4   |
|       max_V_1_reg_832       |    8   |
|       max_V_2_reg_864       |    8   |
|       max_V_3_reg_880       |    8   |
|        max_V_reg_805        |    8   |
|       mul_ln15_reg_733      |    8   |
|       mul_ln17_reg_746      |   14   |
|       mul_ln27_reg_756      |   14   |
|       mul_ln32_reg_751      |   12   |
| outputPool_V_addr26_reg_788 |    8   |
| outputPool_V_addr_1_reg_799 |    8   |
|outputPool_V_addr_1_s_reg_810|    8   |
| outputPool_V_addr_2_reg_820 |    8   |
| outputPool_V_addr_3_reg_826 |    8   |
|outputPool_V_addr_3_s_reg_837|    8   |
| outputPool_V_addr_4_reg_847 |    8   |
| outputPool_V_addr_5_reg_858 |    8   |
|outputPool_V_addr_5_s_reg_869|    8   |
| outputPool_V_addr_6_reg_874 |    8   |
|  outputPool_V_addr_reg_775  |    8   |
|       phi_mul_reg_225       |    9   |
|    select_ln28_1_reg_842    |   14   |
|     select_ln28_reg_815     |   14   |
|      sext_ln14_reg_709      |   33   |
|      sext_ln17_reg_704      |   33   |
|         w_0_reg_248         |    4   |
|          w_reg_764          |    4   |
|      zext_ln12_reg_688      |   12   |
|      zext_ln15_reg_678      |    8   |
|     zext_ln17_1_reg_698     |   14   |
|      zext_ln17_reg_693      |    9   |
+-----------------------------+--------+
|            Total            |   419  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_133 |  p0  |   2  |   1  |    2   |
|    phi_mul_reg_225   |  p0  |   2  |   9  |   18   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   20   ||  3.538  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   821  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   419  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   419  |   830  |
+-----------+--------+--------+--------+--------+
