
BatterController.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000e86  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e12  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  00800100  00800100  00000e86  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e86  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000eb8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00000ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000169f  00000000  00000000  000010a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e23  00000000  00000000  0000273f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001025  00000000  00000000  00003562  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000398  00000000  00000000  00004588  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000be1  00000000  00000000  00004920  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000063c  00000000  00000000  00005501  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00005b3d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 36 02 	jmp	0x46c	; 0x46c <__vector_1>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__vector_4>
  14:	0c 94 b4 03 	jmp	0x768	; 0x768 <__vector_5>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 20 01 	jmp	0x240	; 0x240 <__vector_13>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 88 00 	jmp	0x110	; 0x110 <__vector_21>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 b3 04 	jmp	0x966	; 0x966 <__vector_24>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	aa 32       	cpi	r26, 0x2A	; 42
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 01 04 	call	0x802	; 0x802 <main>
  88:	0c 94 07 07 	jmp	0xe0e	; 0xe0e <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <_Z22beginCoolingRegulationv>:
	while (!isReady) {
		_delay_ms(10);
	}
	isReady = false;
	return temp;
}
  90:	21 9a       	sbi	0x04, 1	; 4
  92:	3b 98       	cbi	0x07, 3	; 7
  94:	e0 e8       	ldi	r30, 0x80	; 128
  96:	f0 e0       	ldi	r31, 0x00	; 0
  98:	80 81       	ld	r24, Z
  9a:	82 68       	ori	r24, 0x82	; 130
  9c:	80 83       	st	Z, r24
  9e:	e1 e8       	ldi	r30, 0x81	; 129
  a0:	f0 e0       	ldi	r31, 0x00	; 0
  a2:	80 81       	ld	r24, Z
  a4:	8a 61       	ori	r24, 0x1A	; 26
  a6:	80 83       	st	Z, r24
  a8:	8f e3       	ldi	r24, 0x3F	; 63
  aa:	9c e9       	ldi	r25, 0x9C	; 156
  ac:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
  b0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
  b4:	80 e2       	ldi	r24, 0x20	; 32
  b6:	9e e4       	ldi	r25, 0x4E	; 78
  b8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
  bc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
  c0:	16 bc       	out	0x26, r1	; 38
  c2:	84 b5       	in	r24, 0x24	; 36
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	84 bd       	out	0x24, r24	; 36
  c8:	85 b5       	in	r24, 0x25	; 37
  ca:	85 60       	ori	r24, 0x05	; 5
  cc:	85 bd       	out	0x25, r24	; 37
  ce:	83 e4       	ldi	r24, 0x43	; 67
  d0:	87 bd       	out	0x27, r24	; 39
  d2:	ea e7       	ldi	r30, 0x7A	; 122
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	82 60       	ori	r24, 0x02	; 2
  da:	80 83       	st	Z, r24
  dc:	ac e7       	ldi	r26, 0x7C	; 124
  de:	b0 e0       	ldi	r27, 0x00	; 0
  e0:	8c 91       	ld	r24, X
  e2:	83 62       	ori	r24, 0x23	; 35
  e4:	8c 93       	st	X, r24
  e6:	80 81       	ld	r24, Z
  e8:	88 6a       	ori	r24, 0xA8	; 168
  ea:	80 83       	st	Z, r24
  ec:	eb e7       	ldi	r30, 0x7B	; 123
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	83 60       	ori	r24, 0x03	; 3
  f4:	80 83       	st	Z, r24
  f6:	08 95       	ret

000000f8 <_Z20endCoolingRegulationv>:
  f8:	15 bc       	out	0x25, r1	; 37
  fa:	e0 e8       	ldi	r30, 0x80	; 128
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	8f 77       	andi	r24, 0x7F	; 127
 102:	80 83       	st	Z, r24
 104:	ea e7       	ldi	r30, 0x7A	; 122
 106:	f0 e0       	ldi	r31, 0x00	; 0
 108:	80 81       	ld	r24, Z
 10a:	8f 77       	andi	r24, 0x7F	; 127
 10c:	80 83       	st	Z, r24
 10e:	08 95       	ret

00000110 <__vector_21>:

ISR(ADC_vect) {
 110:	1f 92       	push	r1
 112:	0f 92       	push	r0
 114:	0f b6       	in	r0, 0x3f	; 63
 116:	0f 92       	push	r0
 118:	11 24       	eor	r1, r1
 11a:	8f 93       	push	r24
 11c:	9f 93       	push	r25
	TIFR0 |= (1 << OCF0A);
 11e:	a9 9a       	sbi	0x15, 1	; 21
	temp = ADC >> 6; // Read ADC
 120:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 124:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 128:	00 24       	eor	r0, r0
 12a:	88 0f       	add	r24, r24
 12c:	99 1f       	adc	r25, r25
 12e:	00 1c       	adc	r0, r0
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	00 1c       	adc	r0, r0
 136:	89 2f       	mov	r24, r25
 138:	90 2d       	mov	r25, r0
 13a:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <temp+0x1>
 13e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <temp>
	isReady = true;
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
	// Set OCR1A for PWM.
	//ADCSRA |= (1 << ADIF); //Clear interrupt
}
 148:	9f 91       	pop	r25
 14a:	8f 91       	pop	r24
 14c:	0f 90       	pop	r0
 14e:	0f be       	out	0x3f, r0	; 63
 150:	0f 90       	pop	r0
 152:	1f 90       	pop	r1
 154:	18 95       	reti

00000156 <_Z19initBatterDispenserv>:
volatile unsigned int retracted;
volatile unsigned int servoTop;
volatile unsigned int servoBottom;

void initBatterDispenser() {
	cycle = 0;
 156:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cycle+0x1>
 15a:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <cycle>
	DDRB |= (1 << PORTB2) | (1 << PORTB3);
 15e:	84 b1       	in	r24, 0x04	; 4
 160:	8c 60       	ori	r24, 0x0C	; 12
 162:	84 b9       	out	0x04, r24	; 4
	// timer 1 fast PWM mode 50 Hz
	TCCR1A |= (1 << COM1B1) | (1 << WGM11); //B1 clear on compare match, top = ICR1
 164:	e0 e8       	ldi	r30, 0x80	; 128
 166:	f0 e0       	ldi	r31, 0x00	; 0
 168:	80 81       	ld	r24, Z
 16a:	82 62       	ori	r24, 0x22	; 34
 16c:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12) | (1 << WGM13) | (1 << CS11); //Prescaler 8
 16e:	e1 e8       	ldi	r30, 0x81	; 129
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	8a 61       	ori	r24, 0x1A	; 26
 176:	80 83       	st	Z, r24
	ICR1 = top; // freq 50 hz
 178:	8f e3       	ldi	r24, 0x3F	; 63
 17a:	9c e9       	ldi	r25, 0x9C	; 156
 17c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
 180:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
	extended = round(top / 10);
 184:	8f e9       	ldi	r24, 0x9F	; 159
 186:	9f e0       	ldi	r25, 0x0F	; 15
 188:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <extended+0x1>
 18c:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <extended>
	retracted = round(top / 20);
 190:	8f ec       	ldi	r24, 0xCF	; 207
 192:	97 e0       	ldi	r25, 0x07	; 7
 194:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <retracted+0x1>
 198:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <retracted>
	servoBottom = extended;
 19c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 1a0:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 1a4:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 1a8:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
	servoTop = retracted;
 1ac:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 1b0:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 1b4:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 1b8:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
	TIMSK1 |= (1 << TOIE1); // Enable overflow interrupt for timer 1
 1bc:	ef e6       	ldi	r30, 0x6F	; 111
 1be:	f0 e0       	ldi	r31, 0x00	; 0
 1c0:	80 81       	ld	r24, Z
 1c2:	81 60       	ori	r24, 0x01	; 1
 1c4:	80 83       	st	Z, r24
 1c6:	08 95       	ret

000001c8 <_Z8addDoughv>:
}


void addDough()
{
	servoTop = extended;
 1c8:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 1cc:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 1d0:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 1d4:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1d8:	2f ef       	ldi	r18, 0xFF	; 255
 1da:	83 ec       	ldi	r24, 0xC3	; 195
 1dc:	99 e0       	ldi	r25, 0x09	; 9
 1de:	21 50       	subi	r18, 0x01	; 1
 1e0:	80 40       	sbci	r24, 0x00	; 0
 1e2:	90 40       	sbci	r25, 0x00	; 0
 1e4:	e1 f7       	brne	.-8      	; 0x1de <_Z8addDoughv+0x16>
 1e6:	00 c0       	rjmp	.+0      	; 0x1e8 <_Z8addDoughv+0x20>
 1e8:	00 00       	nop
	_delay_ms(moveTime);
	servoBottom = retracted;
 1ea:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 1ee:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 1f2:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 1f6:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
 1fa:	2f ef       	ldi	r18, 0xFF	; 255
 1fc:	83 ec       	ldi	r24, 0xC3	; 195
 1fe:	99 e0       	ldi	r25, 0x09	; 9
 200:	21 50       	subi	r18, 0x01	; 1
 202:	80 40       	sbci	r24, 0x00	; 0
 204:	90 40       	sbci	r25, 0x00	; 0
 206:	e1 f7       	brne	.-8      	; 0x200 <_Z8addDoughv+0x38>
 208:	00 c0       	rjmp	.+0      	; 0x20a <_Z8addDoughv+0x42>
 20a:	00 00       	nop
	_delay_ms(moveTime);
	servoBottom = extended;
 20c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 210:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 214:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 218:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
 21c:	2f ef       	ldi	r18, 0xFF	; 255
 21e:	83 ec       	ldi	r24, 0xC3	; 195
 220:	99 e0       	ldi	r25, 0x09	; 9
 222:	21 50       	subi	r18, 0x01	; 1
 224:	80 40       	sbci	r24, 0x00	; 0
 226:	90 40       	sbci	r25, 0x00	; 0
 228:	e1 f7       	brne	.-8      	; 0x222 <_Z8addDoughv+0x5a>
 22a:	00 c0       	rjmp	.+0      	; 0x22c <_Z8addDoughv+0x64>
 22c:	00 00       	nop
	_delay_ms(moveTime);
	servoTop = retracted;
 22e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 232:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 236:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 23a:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
 23e:	08 95       	ret

00000240 <__vector_13>:
	return;
}

ISR(TIMER1_OVF_vect) {
 240:	1f 92       	push	r1
 242:	0f 92       	push	r0
 244:	0f b6       	in	r0, 0x3f	; 63
 246:	0f 92       	push	r0
 248:	11 24       	eor	r1, r1
 24a:	8f 93       	push	r24
 24c:	9f 93       	push	r25
	cycle++;
 24e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 252:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 256:	01 96       	adiw	r24, 0x01	; 1
 258:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <cycle+0x1>
 25c:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <cycle>
	if (cycle == cycleCount - 1) {
 260:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 264:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 268:	04 97       	sbiw	r24, 0x04	; 4
 26a:	49 f4       	brne	.+18     	; 0x27e <__vector_13+0x3e>
		OCR1B = servoBottom;
 26c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <servoBottom>
 270:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <servoBottom+0x1>
 274:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 278:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 27c:	22 c0       	rjmp	.+68     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount) {
 27e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 282:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 286:	05 97       	sbiw	r24, 0x05	; 5
 288:	11 f4       	brne	.+4      	; 0x28e <__vector_13+0x4e>
		PORTB |= (1 << PORTB3);		
 28a:	2b 9a       	sbi	0x05, 3	; 5
 28c:	1a c0       	rjmp	.+52     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount * 2 - 1) {
 28e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 292:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 296:	09 97       	sbiw	r24, 0x09	; 9
 298:	49 f4       	brne	.+18     	; 0x2ac <__vector_13+0x6c>
		OCR1B = servoTop;	
 29a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <servoTop>
 29e:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <servoTop+0x1>
 2a2:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 2a6:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 2aa:	0b c0       	rjmp	.+22     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount * 2) {
 2ac:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 2b0:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 2b4:	0a 97       	sbiw	r24, 0x0a	; 10
 2b6:	29 f4       	brne	.+10     	; 0x2c2 <__vector_13+0x82>
		cycle = 0;	
 2b8:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cycle+0x1>
 2bc:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <cycle>
		PORTB &= ~(1 << PORTB3);
 2c0:	2b 98       	cbi	0x05, 3	; 5
	}
 2c2:	9f 91       	pop	r25
 2c4:	8f 91       	pop	r24
 2c6:	0f 90       	pop	r0
 2c8:	0f be       	out	0x3f, r0	; 63
 2ca:	0f 90       	pop	r0
 2cc:	1f 90       	pop	r1
 2ce:	18 95       	reti

000002d0 <I2C_SLAVE_sendBit>:

static void I2C_SLAVE_sendBit(char bit)
{
	//Workaround implementer so ack-bit can be send without the toSend buffer is lost.
	//If data buffer is already updated the toSend buffer is temporarily stored.
	if(I2C_SLAVE_dataReady == 1)
 2d0:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 2d4:	91 30       	cpi	r25, 0x01	; 1
 2d6:	41 f4       	brne	.+16     	; 0x2e8 <I2C_SLAVE_sendBit+0x18>
	{
		//Saves  toSend in temporary buffer.
		I2C_SLAVE_tempSave = I2C_SLAVE_toSend;
 2d8:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 2dc:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <_ZL18I2C_SLAVE_tempSave>
		//Sets data ready to 2 to indicate that the send buffer should be reverted back to the temporary buffer after sending.
		I2C_SLAVE_dataReady = 2;
 2e0:	92 e0       	ldi	r25, 0x02	; 2
 2e2:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 2e6:	03 c0       	rjmp	.+6      	; 0x2ee <I2C_SLAVE_sendBit+0x1e>
	}
	else
	{
		//If the data buffer isn't set, then there is no need to store anything in the temporary buffer.
		I2C_SLAVE_dataReady = 1;
 2e8:	91 e0       	ldi	r25, 0x01	; 1
 2ea:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
	}
	//Only one bit should be send, therefore bit number 7 is set high and have sended
	//is set to 7, so the byte sending functionality can be utilized for sending only one bit.
	I2C_SLAVE_toSend = bit << 7;
 2ee:	87 95       	ror	r24
 2f0:	88 27       	eor	r24, r24
 2f2:	87 95       	ror	r24
 2f4:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
	I2C_SLAVE_haveSended = 7;
 2f8:	87 e0       	ldi	r24, 0x07	; 7
 2fa:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 2fe:	08 95       	ret

00000300 <I2C_SLAVE_beginSend>:
}

static void I2C_SLAVE_beginSend()
{
	//sending bits should be updated on a falling edge. SCL int trigger is changed accordingly.
	I2C_SLAVE_SCL_FALLING();
 300:	e9 e6       	ldi	r30, 0x69	; 105
 302:	f0 e0       	ldi	r31, 0x00	; 0
 304:	80 81       	ld	r24, Z
 306:	82 60       	ori	r24, 0x02	; 2
 308:	80 83       	st	Z, r24
 30a:	80 81       	ld	r24, Z
 30c:	8e 7f       	andi	r24, 0xFE	; 254
 30e:	80 83       	st	Z, r24
	//If the temporary buffer is used dataReady is set to 3, to indicate that sending has begun and
	//that the buffer should be updated.
	if(I2C_SLAVE_dataReady == 2)
 310:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 314:	82 30       	cpi	r24, 0x02	; 2
 316:	21 f4       	brne	.+8      	; 0x320 <I2C_SLAVE_beginSend+0x20>
		I2C_SLAVE_dataReady = 3;
 318:	83 e0       	ldi	r24, 0x03	; 3
 31a:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 31e:	08 95       	ret
	else
	//If the temporary buffer isn't used, then it is reverted to show that there is no new data in the toSend buffer. 
		I2C_SLAVE_dataReady = 0;
 320:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 324:	08 95       	ret

00000326 <I2C_SLAVE_checkData>:
// ## Definitions bellow ##

volatile bool I2C_SLAVE_checkData()
{
	//Checks if all data has been read.
	if(I2C_SLAVE_first != I2C_SLAVE_last || I2C_SLAVE_full)
 326:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 32a:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 32e:	98 13       	cpse	r25, r24
 330:	03 c0       	rjmp	.+6      	; 0x338 <I2C_SLAVE_checkData+0x12>
 332:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 336:	08 95       	ret
 338:	81 e0       	ldi	r24, 0x01	; 1
	{
		return true;
	}
	return false;
}
 33a:	08 95       	ret

0000033c <I2C_SLAVE_sendData>:

void I2C_SLAVE_sendData(char data)
{
	//Sets send data to send.
	I2C_SLAVE_toSend = data;
 33c:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
	//Sets number of bits sended to 0.
	I2C_SLAVE_haveSended = 0;
 340:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
	//Indicates that data is needed to be send.
	I2C_SLAVE_dataReady = 1;
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
	
	
	
	//If begin hold is sat, then sending will begin imidiatly.
	if(I2C_SLAVE_beginHold && !(I2C_SLAVE_PIN & I2C_SLAVE_SCL))
 34a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 34e:	88 23       	and	r24, r24
 350:	d9 f0       	breq	.+54     	; 0x388 <I2C_SLAVE_sendData+0x4c>
 352:	49 9b       	sbis	0x09, 1	; 9
 354:	1c c0       	rjmp	.+56     	; 0x38e <I2C_SLAVE_sendData+0x52>
 356:	18 c0       	rjmp	.+48     	; 0x388 <I2C_SLAVE_sendData+0x4c>
		I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, ~I2C_SLAVE_toSend, 7);
		I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, I2C_SLAVE_toSend, 7);
		//Sets that first bit is sended.
		I2C_SLAVE_haveSended++;
		//Waits until SDA reads the correct bit before enabling interrupt agian.
		while(((I2C_SLAVE_toSend>>7)<<I2C_SLAVE_SDA) != (I2C_SLAVE_PIN & 1 << I2C_SLAVE_SDA)){}
 358:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 35c:	29 b1       	in	r18, 0x09	; 9
 35e:	90 e0       	ldi	r25, 0x00	; 0
 360:	88 0f       	add	r24, r24
 362:	89 2f       	mov	r24, r25
 364:	88 1f       	adc	r24, r24
 366:	99 0b       	sbc	r25, r25
 368:	82 95       	swap	r24
 36a:	92 95       	swap	r25
 36c:	90 7f       	andi	r25, 0xF0	; 240
 36e:	98 27       	eor	r25, r24
 370:	80 7f       	andi	r24, 0xF0	; 240
 372:	98 27       	eor	r25, r24
 374:	20 71       	andi	r18, 0x10	; 16
 376:	30 e0       	ldi	r19, 0x00	; 0
 378:	82 17       	cp	r24, r18
 37a:	93 07       	cpc	r25, r19
 37c:	69 f7       	brne	.-38     	; 0x358 <I2C_SLAVE_sendData+0x1c>
		//enables interrupt.
		I2C_SLAVE_SDA_INT_ENAB(1);
 37e:	e8 e6       	ldi	r30, 0x68	; 104
 380:	f0 e0       	ldi	r31, 0x00	; 0
 382:	80 81       	ld	r24, Z
 384:	84 60       	ori	r24, 0x04	; 4
 386:	80 83       	st	Z, r24
	}
	I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SCL);
 388:	52 98       	cbi	0x0a, 2	; 10
	I2C_SLAVE_PORT |= 1 << I2C_SLAVE_SCL;
 38a:	5a 9a       	sbi	0x0b, 2	; 11
}
 38c:	08 95       	ret
	
	//If begin hold is sat, then sending will begin imidiatly.
	if(I2C_SLAVE_beginHold && !(I2C_SLAVE_PIN & I2C_SLAVE_SCL))
	{
		//Resets begin hold
		I2C_SLAVE_beginHold = false;
 38e:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
		//Disables SDA interrupt to avoid stop bit triggering if toSind most significant is 1.
		I2C_SLAVE_SDA_INT_ENAB(0);
 392:	e8 e6       	ldi	r30, 0x68	; 104
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	80 81       	ld	r24, Z
 398:	8b 7f       	andi	r24, 0xFB	; 251
 39a:	80 83       	st	Z, r24
		//Sets the line to most significant bit.
		I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, ~I2C_SLAVE_toSend, 7);
 39c:	2b b1       	in	r18, 0x0b	; 11
 39e:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 3a2:	90 e0       	ldi	r25, 0x00	; 0
 3a4:	80 95       	com	r24
 3a6:	90 95       	com	r25
 3a8:	88 0f       	add	r24, r24
 3aa:	89 2f       	mov	r24, r25
 3ac:	88 1f       	adc	r24, r24
 3ae:	99 0b       	sbc	r25, r25
 3b0:	82 95       	swap	r24
 3b2:	92 95       	swap	r25
 3b4:	90 7f       	andi	r25, 0xF0	; 240
 3b6:	98 27       	eor	r25, r24
 3b8:	80 7f       	andi	r24, 0xF0	; 240
 3ba:	98 27       	eor	r25, r24
 3bc:	80 71       	andi	r24, 0x10	; 16
 3be:	92 2f       	mov	r25, r18
 3c0:	9f 7e       	andi	r25, 0xEF	; 239
 3c2:	89 0f       	add	r24, r25
 3c4:	8a b9       	out	0x0a, r24	; 10
		I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, I2C_SLAVE_toSend, 7);
 3c6:	2b b1       	in	r18, 0x0b	; 11
 3c8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	88 0f       	add	r24, r24
 3d0:	89 2f       	mov	r24, r25
 3d2:	88 1f       	adc	r24, r24
 3d4:	99 0b       	sbc	r25, r25
 3d6:	82 95       	swap	r24
 3d8:	92 95       	swap	r25
 3da:	90 7f       	andi	r25, 0xF0	; 240
 3dc:	98 27       	eor	r25, r24
 3de:	80 7f       	andi	r24, 0xF0	; 240
 3e0:	98 27       	eor	r25, r24
 3e2:	80 71       	andi	r24, 0x10	; 16
 3e4:	92 2f       	mov	r25, r18
 3e6:	9f 7e       	andi	r25, 0xEF	; 239
 3e8:	89 0f       	add	r24, r25
 3ea:	8b b9       	out	0x0b, r24	; 11
		//Sets that first bit is sended.
		I2C_SLAVE_haveSended++;
 3ec:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 3f0:	8f 5f       	subi	r24, 0xFF	; 255
 3f2:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 3f6:	b0 cf       	rjmp	.-160    	; 0x358 <I2C_SLAVE_sendData+0x1c>

000003f8 <I2C_SLAVE_getData>:
}

I2C_commands_t I2C_SLAVE_getData()
{
	//Waits for data to have arrived.
	while(!I2C_SLAVE_checkData());
 3f8:	0e 94 93 01 	call	0x326	; 0x326 <I2C_SLAVE_checkData>
 3fc:	88 23       	and	r24, r24
 3fe:	e1 f3       	breq	.-8      	; 0x3f8 <I2C_SLAVE_getData>
}

static char I2C_SLAVE_readFirst()
{
	//If buffer is not empty then it will read the buffer.
	if(I2C_SLAVE_checkData())
 400:	0e 94 93 01 	call	0x326	; 0x326 <I2C_SLAVE_checkData>
 404:	88 23       	and	r24, r24
 406:	b9 f0       	breq	.+46     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
	{
		//After the first is read, then the buffer isn't full anymore.
		if(I2C_SLAVE_full)
 408:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 40c:	81 11       	cpse	r24, r1
		{
			I2C_SLAVE_full = false;
 40e:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <_ZL14I2C_SLAVE_full>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 412:	e0 91 19 01 	lds	r30, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>

	//Incrementing number 
	(*num)++;
 416:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 41a:	8f 5f       	subi	r24, 0xFF	; 255
 41c:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <_ZL15I2C_SLAVE_first>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 420:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 424:	8a 30       	cpi	r24, 0x0A	; 10
 426:	10 f0       	brcs	.+4      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
	{
		*num = 0;
 428:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <_ZL15I2C_SLAVE_first>
		if(I2C_SLAVE_full)
		{
			I2C_SLAVE_full = false;
		}
		//Returns the buffer en increments first by 1.
		return I2C_SLAVE_Buffer[I2C_SLAVE_inc(&I2C_SLAVE_first)];
 42c:	f0 e0       	ldi	r31, 0x00	; 0
 42e:	e3 5f       	subi	r30, 0xF3	; 243
 430:	fe 4f       	sbci	r31, 0xFE	; 254
 432:	80 81       	ld	r24, Z
 434:	08 95       	ret
	}
	return 0;
 436:	80 e0       	ldi	r24, 0x00	; 0
{
	//Waits for data to have arrived.
	while(!I2C_SLAVE_checkData());
	//Returns first data.
	return (I2C_commands_t)I2C_SLAVE_readFirst();
}
 438:	08 95       	ret

0000043a <I2C_SLAVE_init>:

void I2C_SLAVE_init()
{
	//Sets SCL interrupt to rising edge trigger.
	I2C_SLAVE_SCL_RISING();
 43a:	e9 e6       	ldi	r30, 0x69	; 105
 43c:	f0 e0       	ldi	r31, 0x00	; 0
 43e:	80 81       	ld	r24, Z
 440:	82 60       	ori	r24, 0x02	; 2
 442:	80 83       	st	Z, r24
 444:	80 81       	ld	r24, Z
 446:	81 60       	ori	r24, 0x01	; 1
 448:	80 83       	st	Z, r24

	//Sets SDA interrupt up.
	I2C_SLAVE_SDA_INT_INIT();
 44a:	e8 e6       	ldi	r30, 0x68	; 104
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	80 81       	ld	r24, Z
 450:	80 61       	ori	r24, 0x10	; 16
 452:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <__DATA_REGION_ORIGIN__+0xd>
	
	//Enables both interrupts.
	I2C_SLAVE_SDA_INT_ENAB(1);
 456:	80 81       	ld	r24, Z
 458:	84 60       	ori	r24, 0x04	; 4
 45a:	80 83       	st	Z, r24
	I2C_SLAVE_SCL_INT_ENAB(1);
 45c:	e8 9a       	sbi	0x1d, 0	; 29
	
	//Sets up ports to inputs with pull up.
	I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 45e:	8a b1       	in	r24, 0x0a	; 10
 460:	8b 7e       	andi	r24, 0xEB	; 235
 462:	8a b9       	out	0x0a, r24	; 10
	I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 464:	8b b1       	in	r24, 0x0b	; 11
 466:	84 61       	ori	r24, 0x14	; 20
 468:	8b b9       	out	0x0b, r24	; 11
 46a:	08 95       	ret

0000046c <__vector_1>:
	return 0;
}

//SCL interrupt for handling data transfer.
ISR(I2C_SLAVE_SCL_vect)
{
 46c:	1f 92       	push	r1
 46e:	0f 92       	push	r0
 470:	0f b6       	in	r0, 0x3f	; 63
 472:	0f 92       	push	r0
 474:	11 24       	eor	r1, r1
 476:	2f 93       	push	r18
 478:	3f 93       	push	r19
 47a:	4f 93       	push	r20
 47c:	5f 93       	push	r21
 47e:	6f 93       	push	r22
 480:	7f 93       	push	r23
 482:	8f 93       	push	r24
 484:	9f 93       	push	r25
 486:	af 93       	push	r26
 488:	bf 93       	push	r27
 48a:	ef 93       	push	r30
 48c:	ff 93       	push	r31
	//If start-bit received:
	if(I2C_SLAVE_startRecived)
 48e:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
 492:	88 23       	and	r24, r24
 494:	09 f4       	brne	.+2      	; 0x498 <__vector_1+0x2c>
 496:	57 c1       	rjmp	.+686    	; 0x746 <__vector_1+0x2da>
	{
		//If SCL is triggering on rising edge i.e. it's currently reading from SDA.
		if(I2C_SLAVE_SCL_IS_RISING())
 498:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>
 49c:	83 70       	andi	r24, 0x03	; 3
 49e:	83 30       	cpi	r24, 0x03	; 3
 4a0:	09 f0       	breq	.+2      	; 0x4a4 <__vector_1+0x38>
 4a2:	bb c0       	rjmp	.+374    	; 0x61a <__vector_1+0x1ae>
		{
			//If it just have been writing to SDA reset pull up to high.
			if(I2C_SLAVE_haveSended > 7)
 4a4:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 4a8:	88 30       	cpi	r24, 0x08	; 8
 4aa:	40 f0       	brcs	.+16     	; 0x4bc <__vector_1+0x50>
			{
				I2C_SLAVE_haveSended = 0;
 4ac:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
				I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 4b0:	8a b1       	in	r24, 0x0a	; 10
 4b2:	8b 7e       	andi	r24, 0xEB	; 235
 4b4:	8a b9       	out	0x0a, r24	; 10
				I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 4b6:	8b b1       	in	r24, 0x0b	; 11
 4b8:	84 61       	ori	r24, 0x14	; 20
 4ba:	8b b9       	out	0x0b, r24	; 11
			}
			//First 7 bits read Address.
			if(I2C_SLAVE_recevedBits < 7)
 4bc:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 4c0:	87 30       	cpi	r24, 0x07	; 7
 4c2:	50 f5       	brcc	.+84     	; 0x518 <__vector_1+0xac>
			{
				I2C_SLAVE_recevedAddr = I2C_SLAVE_SET_BIT(I2C_SLAVE_recevedAddr,6-I2C_SLAVE_recevedBits,I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 4c4:	66 e0       	ldi	r22, 0x06	; 6
 4c6:	70 e0       	ldi	r23, 0x00	; 0
 4c8:	68 1b       	sub	r22, r24
 4ca:	71 09       	sbc	r23, r1
 4cc:	21 e0       	ldi	r18, 0x01	; 1
 4ce:	30 e0       	ldi	r19, 0x00	; 0
 4d0:	a9 01       	movw	r20, r18
 4d2:	06 2e       	mov	r0, r22
 4d4:	02 c0       	rjmp	.+4      	; 0x4da <__vector_1+0x6e>
 4d6:	44 0f       	add	r20, r20
 4d8:	55 1f       	adc	r21, r21
 4da:	0a 94       	dec	r0
 4dc:	e2 f7       	brpl	.-8      	; 0x4d6 <__vector_1+0x6a>
 4de:	99 b1       	in	r25, 0x09	; 9
 4e0:	54 2f       	mov	r21, r20
 4e2:	50 95       	com	r21
 4e4:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
 4e8:	52 23       	and	r21, r18
 4ea:	29 2f       	mov	r18, r25
 4ec:	30 e0       	ldi	r19, 0x00	; 0
 4ee:	35 95       	asr	r19
 4f0:	27 95       	ror	r18
 4f2:	35 95       	asr	r19
 4f4:	27 95       	ror	r18
 4f6:	35 95       	asr	r19
 4f8:	27 95       	ror	r18
 4fa:	35 95       	asr	r19
 4fc:	27 95       	ror	r18
 4fe:	02 c0       	rjmp	.+4      	; 0x504 <__vector_1+0x98>
 500:	22 0f       	add	r18, r18
 502:	33 1f       	adc	r19, r19
 504:	6a 95       	dec	r22
 506:	e2 f7       	brpl	.-8      	; 0x500 <__vector_1+0x94>
 508:	24 23       	and	r18, r20
 50a:	25 0f       	add	r18, r21
 50c:	20 93 22 01 	sts	0x0122, r18	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
				I2C_SLAVE_recevedBits++;
 510:	8f 5f       	subi	r24, 0xFF	; 255
 512:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 516:	17 c1       	rjmp	.+558    	; 0x746 <__vector_1+0x2da>
			}
			//If address matching:
			else if(I2C_SLAVE_recevedAddr == I2C_SLAVE_ADDR && I2C_SLAVE_recevedBits < 8)
 518:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
 51c:	90 37       	cpi	r25, 0x70	; 112
 51e:	09 f0       	breq	.+2      	; 0x522 <__vector_1+0xb6>
 520:	12 c1       	rjmp	.+548    	; 0x746 <__vector_1+0x2da>
 522:	88 30       	cpi	r24, 0x08	; 8
 524:	b8 f4       	brcc	.+46     	; 0x554 <__vector_1+0xe8>
			{
				
				I2C_SLAVE_recevedBits++;
 526:	8f 5f       	subi	r24, 0xFF	; 255
 528:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
				//Read the readWrite bit.
				I2C_SLAVE_shouldWrite = I2C_SLAVE_SET_BIT(I2C_SLAVE_shouldWrite,0,I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 52c:	89 b1       	in	r24, 0x09	; 9
 52e:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <_ZL21I2C_SLAVE_shouldWrite>
 532:	9e 7f       	andi	r25, 0xFE	; 254
 534:	82 95       	swap	r24
 536:	81 70       	andi	r24, 0x01	; 1
 538:	89 0f       	add	r24, r25
 53a:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <_ZL21I2C_SLAVE_shouldWrite>
				//If it should write, begin hold is set to true.
				if(I2C_SLAVE_shouldWrite)
 53e:	88 23       	and	r24, r24
 540:	19 f0       	breq	.+6      	; 0x548 <__vector_1+0xdc>
				{
					//This indicates that the line should be hold right after ack i send.
					I2C_SLAVE_beginHold = true;
 542:	81 e0       	ldi	r24, 0x01	; 1
 544:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
				}
				//Set buffer to ack-bit and begin sending.
				I2C_SLAVE_sendBit(0);
 548:	80 e0       	ldi	r24, 0x00	; 0
 54a:	0e 94 68 01 	call	0x2d0	; 0x2d0 <I2C_SLAVE_sendBit>
				I2C_SLAVE_beginSend();
 54e:	0e 94 80 01 	call	0x300	; 0x300 <I2C_SLAVE_beginSend>
 552:	f9 c0       	rjmp	.+498    	; 0x746 <__vector_1+0x2da>
			}
			else if(I2C_SLAVE_recevedAddr == I2C_SLAVE_ADDR && I2C_SLAVE_recevedBits < (17))
 554:	81 31       	cpi	r24, 0x11	; 17
 556:	08 f0       	brcs	.+2      	; 0x55a <__vector_1+0xee>
 558:	f6 c0       	rjmp	.+492    	; 0x746 <__vector_1+0x2da>
			{
				//If read from master after ack-send if I2C_SLAVE_shouldWrite is false.
				I2C_SLAVE_recevedData = I2C_SLAVE_SET_BIT(I2C_SLAVE_recevedData,7-(I2C_SLAVE_recevedBits-8),I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 55a:	6f e0       	ldi	r22, 0x0F	; 15
 55c:	70 e0       	ldi	r23, 0x00	; 0
 55e:	68 1b       	sub	r22, r24
 560:	71 09       	sbc	r23, r1
 562:	21 e0       	ldi	r18, 0x01	; 1
 564:	30 e0       	ldi	r19, 0x00	; 0
 566:	a9 01       	movw	r20, r18
 568:	06 2e       	mov	r0, r22
 56a:	02 c0       	rjmp	.+4      	; 0x570 <__vector_1+0x104>
 56c:	44 0f       	add	r20, r20
 56e:	55 1f       	adc	r21, r21
 570:	0a 94       	dec	r0
 572:	e2 f7       	brpl	.-8      	; 0x56c <__vector_1+0x100>
 574:	99 b1       	in	r25, 0x09	; 9
 576:	54 2f       	mov	r21, r20
 578:	50 95       	com	r21
 57a:	20 91 1c 01 	lds	r18, 0x011C	; 0x80011c <_ZL21I2C_SLAVE_recevedData>
 57e:	52 23       	and	r21, r18
 580:	29 2f       	mov	r18, r25
 582:	30 e0       	ldi	r19, 0x00	; 0
 584:	35 95       	asr	r19
 586:	27 95       	ror	r18
 588:	35 95       	asr	r19
 58a:	27 95       	ror	r18
 58c:	35 95       	asr	r19
 58e:	27 95       	ror	r18
 590:	35 95       	asr	r19
 592:	27 95       	ror	r18
 594:	02 c0       	rjmp	.+4      	; 0x59a <__vector_1+0x12e>
 596:	22 0f       	add	r18, r18
 598:	33 1f       	adc	r19, r19
 59a:	6a 95       	dec	r22
 59c:	e2 f7       	brpl	.-8      	; 0x596 <__vector_1+0x12a>
 59e:	24 23       	and	r18, r20
 5a0:	25 0f       	add	r18, r21
 5a2:	20 93 1c 01 	sts	0x011C, r18	; 0x80011c <_ZL21I2C_SLAVE_recevedData>
				I2C_SLAVE_recevedBits++;
 5a6:	8f 5f       	subi	r24, 0xFF	; 255
 5a8:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
				if(I2C_SLAVE_recevedBits == 16)
 5ac:	80 31       	cpi	r24, 0x10	; 16
 5ae:	09 f0       	breq	.+2      	; 0x5b2 <__vector_1+0x146>
 5b0:	ca c0       	rjmp	.+404    	; 0x746 <__vector_1+0x2da>
}

static void I2C_SLAVE_addData(char data)
{
	//If the buffer is full, then the oldest data will be overwritten moving first data one.
	if(I2C_SLAVE_full)
 5b2:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 5b6:	88 23       	and	r24, r24
 5b8:	69 f0       	breq	.+26     	; 0x5d4 <__vector_1+0x168>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 5ba:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>

	//Incrementing number 
	(*num)++;
 5be:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5c2:	8f 5f       	subi	r24, 0xFF	; 255
 5c4:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <_ZL15I2C_SLAVE_first>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 5c8:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5cc:	8a 30       	cpi	r24, 0x0A	; 10
 5ce:	10 f0       	brcs	.+4      	; 0x5d4 <__vector_1+0x168>
	{
		*num = 0;
 5d0:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <_ZL15I2C_SLAVE_first>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 5d4:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>

	//Incrementing number 
	(*num)++;
 5d8:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5dc:	8f 5f       	subi	r24, 0xFF	; 255
 5de:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <_ZL14I2C_SLAVE_last>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 5e2:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5e6:	8a 30       	cpi	r24, 0x0A	; 10
 5e8:	10 f0       	brcs	.+4      	; 0x5ee <__vector_1+0x182>
	{
		*num = 0;
 5ea:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <_ZL14I2C_SLAVE_last>
	if(I2C_SLAVE_full)
	{
		I2C_SLAVE_inc(&I2C_SLAVE_first);
	}
	//Sets last data and increments last. (Hence last will always be the length of the data in the buffer)
	I2C_SLAVE_Buffer[I2C_SLAVE_inc(&I2C_SLAVE_last)] = data;
 5ee:	f0 e0       	ldi	r31, 0x00	; 0
 5f0:	e3 5f       	subi	r30, 0xF3	; 243
 5f2:	fe 4f       	sbci	r31, 0xFE	; 254
 5f4:	20 83       	st	Z, r18
	//If last position is the same as first the buffer is either full or empty. Therefor at boolean is sat if its full.
	if(I2C_SLAVE_last == I2C_SLAVE_first)
 5f6:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5fa:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5fe:	98 13       	cpse	r25, r24
 600:	03 c0       	rjmp	.+6      	; 0x608 <__vector_1+0x19c>
	{
		I2C_SLAVE_full = true;
 602:	81 e0       	ldi	r24, 0x01	; 1
 604:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <_ZL14I2C_SLAVE_full>
				I2C_SLAVE_recevedBits++;
				if(I2C_SLAVE_recevedBits == 16)
				{
					//When all bits send add data and ack.
					I2C_SLAVE_addData(I2C_SLAVE_recevedData);
					I2C_SLAVE_sendBit(0);
 608:	80 e0       	ldi	r24, 0x00	; 0
 60a:	0e 94 68 01 	call	0x2d0	; 0x2d0 <I2C_SLAVE_sendBit>
					I2C_SLAVE_beginSend();
 60e:	0e 94 80 01 	call	0x300	; 0x300 <I2C_SLAVE_beginSend>
					//Return to bit 8 to continue reading. (Only reading more bytes in one header is not implemented yet.)
					I2C_SLAVE_recevedBits = 8;
 612:	88 e0       	ldi	r24, 0x08	; 8
 614:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 618:	96 c0       	rjmp	.+300    	; 0x746 <__vector_1+0x2da>
				}
			}
		}
		//If SCL is triggering on falling edge i.e. it's currently writing on SDA.
		else if(I2C_SLAVE_SCL_IS_FALLING())
 61a:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>
 61e:	83 70       	andi	r24, 0x03	; 3
 620:	82 30       	cpi	r24, 0x02	; 2
 622:	09 f0       	breq	.+2      	; 0x626 <__vector_1+0x1ba>
 624:	90 c0       	rjmp	.+288    	; 0x746 <__vector_1+0x2da>
		{
			//Checks if all data is send.
			if(I2C_SLAVE_haveSended > 7)
 626:	30 91 1d 01 	lds	r19, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 62a:	38 30       	cpi	r19, 0x08	; 8
 62c:	08 f4       	brcc	.+2      	; 0x630 <__vector_1+0x1c4>
 62e:	53 c0       	rjmp	.+166    	; 0x6d6 <__vector_1+0x26a>
			{
				//Updates buffer with temporary buffer if I2C_SLAVE_dataReady is 2 or 3.
				if(I2C_SLAVE_dataReady == 2 || I2C_SLAVE_dataReady == 3)
 630:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 634:	82 50       	subi	r24, 0x02	; 2
 636:	82 30       	cpi	r24, 0x02	; 2
 638:	90 f5       	brcc	.+100    	; 0x69e <__vector_1+0x232>
				{
					I2C_SLAVE_dataReady = 1;
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
					I2C_SLAVE_haveSended = 1;
 640:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
					I2C_SLAVE_toSend = I2C_SLAVE_tempSave;
 644:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <_ZL18I2C_SLAVE_tempSave>
 648:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
					I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_DDR,I2C_SLAVE_SDA,(~I2C_SLAVE_toSend),7);
 64c:	2a b1       	in	r18, 0x0a	; 10
 64e:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 652:	90 e0       	ldi	r25, 0x00	; 0
 654:	80 95       	com	r24
 656:	90 95       	com	r25
 658:	88 0f       	add	r24, r24
 65a:	89 2f       	mov	r24, r25
 65c:	88 1f       	adc	r24, r24
 65e:	99 0b       	sbc	r25, r25
 660:	82 95       	swap	r24
 662:	92 95       	swap	r25
 664:	90 7f       	andi	r25, 0xF0	; 240
 666:	98 27       	eor	r25, r24
 668:	80 7f       	andi	r24, 0xF0	; 240
 66a:	98 27       	eor	r25, r24
 66c:	80 71       	andi	r24, 0x10	; 16
 66e:	92 2f       	mov	r25, r18
 670:	9f 7e       	andi	r25, 0xEF	; 239
 672:	89 0f       	add	r24, r25
 674:	8a b9       	out	0x0a, r24	; 10
					I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT,I2C_SLAVE_SDA,I2C_SLAVE_toSend,7);
 676:	2b b1       	in	r18, 0x0b	; 11
 678:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	88 0f       	add	r24, r24
 680:	89 2f       	mov	r24, r25
 682:	88 1f       	adc	r24, r24
 684:	99 0b       	sbc	r25, r25
 686:	82 95       	swap	r24
 688:	92 95       	swap	r25
 68a:	90 7f       	andi	r25, 0xF0	; 240
 68c:	98 27       	eor	r25, r24
 68e:	80 7f       	andi	r24, 0xF0	; 240
 690:	98 27       	eor	r25, r24
 692:	80 71       	andi	r24, 0x10	; 16
 694:	92 2f       	mov	r25, r18
 696:	9f 7e       	andi	r25, 0xEF	; 239
 698:	89 0f       	add	r24, r25
 69a:	8b b9       	out	0x0b, r24	; 11
 69c:	04 c0       	rjmp	.+8      	; 0x6a6 <__vector_1+0x23a>
				}
				else
				{
					I2C_SLAVE_dataReady = 0;
 69e:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
					//Frees SDA if done sending.
					I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA);
 6a2:	54 98       	cbi	0x0a, 4	; 10
					I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA);
 6a4:	5c 9a       	sbi	0x0b, 4	; 11
				}
				if(I2C_SLAVE_beginHold)
 6a6:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 6aa:	88 23       	and	r24, r24
 6ac:	59 f0       	breq	.+22     	; 0x6c4 <__vector_1+0x258>
}

static int I2C_SLAVE_hold()
{
	//If data is ready then it sets beginHold false and returns true.
	if(I2C_SLAVE_dataReady == 1 || I2C_SLAVE_dataReady == 2)
 6ae:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 6b2:	81 50       	subi	r24, 0x01	; 1
 6b4:	82 30       	cpi	r24, 0x02	; 2
 6b6:	18 f4       	brcc	.+6      	; 0x6be <__vector_1+0x252>
	{
		I2C_SLAVE_beginHold = false;
 6b8:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 6bc:	44 c0       	rjmp	.+136    	; 0x746 <__vector_1+0x2da>
		return 1;
	}
	else
	{
		//If no data is ready, then SCL is pulled low.
		I2C_SLAVE_DDR  |=  1 << I2C_SLAVE_SCL;
 6be:	52 9a       	sbi	0x0a, 2	; 10
		I2C_SLAVE_PORT &=  ~(1 << I2C_SLAVE_SCL);
 6c0:	5a 98       	cbi	0x0b, 2	; 11
 6c2:	41 c0       	rjmp	.+130    	; 0x746 <__vector_1+0x2da>
				}
				else
				{
					//More work here needs to be done in order to be able to write multiple bytes.
					//Returns the line to reading
					I2C_SLAVE_SCL_RISING();
 6c4:	e9 e6       	ldi	r30, 0x69	; 105
 6c6:	f0 e0       	ldi	r31, 0x00	; 0
 6c8:	80 81       	ld	r24, Z
 6ca:	82 60       	ori	r24, 0x02	; 2
 6cc:	80 83       	st	Z, r24
 6ce:	80 81       	ld	r24, Z
 6d0:	81 60       	ori	r24, 0x01	; 1
 6d2:	80 83       	st	Z, r24
 6d4:	38 c0       	rjmp	.+112    	; 0x746 <__vector_1+0x2da>
				}
			}
			else
			{
				I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_DDR,I2C_SLAVE_SDA,~I2C_SLAVE_toSend,(7-I2C_SLAVE_haveSended));
 6d6:	2a b1       	in	r18, 0x0a	; 10
 6d8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	80 95       	com	r24
 6e0:	90 95       	com	r25
 6e2:	47 e0       	ldi	r20, 0x07	; 7
 6e4:	50 e0       	ldi	r21, 0x00	; 0
 6e6:	ba 01       	movw	r22, r20
 6e8:	63 1b       	sub	r22, r19
 6ea:	71 09       	sbc	r23, r1
 6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <__vector_1+0x286>
 6ee:	95 95       	asr	r25
 6f0:	87 95       	ror	r24
 6f2:	6a 95       	dec	r22
 6f4:	e2 f7       	brpl	.-8      	; 0x6ee <__vector_1+0x282>
 6f6:	82 95       	swap	r24
 6f8:	92 95       	swap	r25
 6fa:	90 7f       	andi	r25, 0xF0	; 240
 6fc:	98 27       	eor	r25, r24
 6fe:	80 7f       	andi	r24, 0xF0	; 240
 700:	98 27       	eor	r25, r24
 702:	80 71       	andi	r24, 0x10	; 16
 704:	92 2f       	mov	r25, r18
 706:	9f 7e       	andi	r25, 0xEF	; 239
 708:	89 0f       	add	r24, r25
 70a:	8a b9       	out	0x0a, r24	; 10
				I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT,I2C_SLAVE_SDA,I2C_SLAVE_toSend,(7-I2C_SLAVE_haveSended));
 70c:	2b b1       	in	r18, 0x0b	; 11
 70e:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 712:	90 e0       	ldi	r25, 0x00	; 0
 714:	30 91 1d 01 	lds	r19, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 718:	43 1b       	sub	r20, r19
 71a:	51 09       	sbc	r21, r1
 71c:	02 c0       	rjmp	.+4      	; 0x722 <__vector_1+0x2b6>
 71e:	95 95       	asr	r25
 720:	87 95       	ror	r24
 722:	4a 95       	dec	r20
 724:	e2 f7       	brpl	.-8      	; 0x71e <__vector_1+0x2b2>
 726:	82 95       	swap	r24
 728:	92 95       	swap	r25
 72a:	90 7f       	andi	r25, 0xF0	; 240
 72c:	98 27       	eor	r25, r24
 72e:	80 7f       	andi	r24, 0xF0	; 240
 730:	98 27       	eor	r25, r24
 732:	80 71       	andi	r24, 0x10	; 16
 734:	92 2f       	mov	r25, r18
 736:	9f 7e       	andi	r25, 0xEF	; 239
 738:	89 0f       	add	r24, r25
 73a:	8b b9       	out	0x0b, r24	; 11
				
				I2C_SLAVE_haveSended++;
 73c:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 740:	8f 5f       	subi	r24, 0xFF	; 255
 742:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
			}
		}
	}
	
}
 746:	ff 91       	pop	r31
 748:	ef 91       	pop	r30
 74a:	bf 91       	pop	r27
 74c:	af 91       	pop	r26
 74e:	9f 91       	pop	r25
 750:	8f 91       	pop	r24
 752:	7f 91       	pop	r23
 754:	6f 91       	pop	r22
 756:	5f 91       	pop	r21
 758:	4f 91       	pop	r20
 75a:	3f 91       	pop	r19
 75c:	2f 91       	pop	r18
 75e:	0f 90       	pop	r0
 760:	0f be       	out	0x3f, r0	; 63
 762:	0f 90       	pop	r0
 764:	1f 90       	pop	r1
 766:	18 95       	reti

00000768 <__vector_5>:

//SDA interrupt for handling stop and start bit.
ISR(I2C_SLAVE_SDA_vect)
{
 768:	1f 92       	push	r1
 76a:	0f 92       	push	r0
 76c:	0f b6       	in	r0, 0x3f	; 63
 76e:	0f 92       	push	r0
 770:	11 24       	eor	r1, r1
 772:	8f 93       	push	r24
 774:	ef 93       	push	r30
 776:	ff 93       	push	r31
	//Both stop and start bit is triggered while SCL is high.
	if((I2C_SLAVE_PIN & (1 << I2C_SLAVE_SCL)) ==(1 << I2C_SLAVE_SCL))
 778:	4a 9b       	sbis	0x09, 2	; 9
 77a:	14 c0       	rjmp	.+40     	; 0x7a4 <__vector_5+0x3c>
	{
		//If SDA is high then the interrupt was triggered on a rising edge and therefore it's a stop-bit.
		if(I2C_SLAVE_PIN & (1 << I2C_SLAVE_SDA))
 77c:	4c 9b       	sbis	0x09, 4	; 9
 77e:	0f c0       	rjmp	.+30     	; 0x79e <__vector_5+0x36>
		{
			I2C_SLAVE_startRecived = false;
 780:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
			I2C_SLAVE_startRecived = true;
		}
		//If it was a stop-bit reset received data, and set SCL trigger to rising.
		if(I2C_SLAVE_startRecived == false)
		{
			I2C_SLAVE_recevedAddr = 0;
 784:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
			I2C_SLAVE_recevedBits = 0;
 788:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
			I2C_SLAVE_SCL_RISING();
 78c:	e9 e6       	ldi	r30, 0x69	; 105
 78e:	f0 e0       	ldi	r31, 0x00	; 0
 790:	80 81       	ld	r24, Z
 792:	82 60       	ori	r24, 0x02	; 2
 794:	80 83       	st	Z, r24
 796:	80 81       	ld	r24, Z
 798:	81 60       	ori	r24, 0x01	; 1
 79a:	80 83       	st	Z, r24
 79c:	03 c0       	rjmp	.+6      	; 0x7a4 <__vector_5+0x3c>
			I2C_SLAVE_startRecived = false;
		}
		//Else it is a start-bit.
		else
		{
			I2C_SLAVE_startRecived = true;
 79e:	81 e0       	ldi	r24, 0x01	; 1
 7a0:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
			I2C_SLAVE_recevedAddr = 0;
			I2C_SLAVE_recevedBits = 0;
			I2C_SLAVE_SCL_RISING();
		}
	}
}
 7a4:	ff 91       	pop	r31
 7a6:	ef 91       	pop	r30
 7a8:	8f 91       	pop	r24
 7aa:	0f 90       	pop	r0
 7ac:	0f be       	out	0x3f, r0	; 63
 7ae:	0f 90       	pop	r0
 7b0:	1f 90       	pop	r1
 7b2:	18 95       	reti

000007b4 <_Z15initControlUnitv>:
#include "../main.h"
#include "../I2C/I2C_SLAVE.h"

void initControlUnit()
{
	I2C_SLAVE_init();
 7b4:	0e 94 1d 02 	call	0x43a	; 0x43a <I2C_SLAVE_init>
 7b8:	08 95       	ret

000007ba <_Z9slavePollv>:
}

void slavePoll() {
	if (I2C_SLAVE_checkData()) {
 7ba:	0e 94 93 01 	call	0x326	; 0x326 <I2C_SLAVE_checkData>
 7be:	88 23       	and	r24, r24
 7c0:	f9 f0       	breq	.+62     	; 0x800 <_Z9slavePollv+0x46>
		I2C_commands_t cmd = I2C_SLAVE_getData();
 7c2:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <I2C_SLAVE_getData>

		switch (cmd) {
 7c6:	85 30       	cpi	r24, 0x05	; 5
 7c8:	71 f0       	breq	.+28     	; 0x7e6 <_Z9slavePollv+0x2c>
 7ca:	28 f4       	brcc	.+10     	; 0x7d6 <_Z9slavePollv+0x1c>
 7cc:	83 30       	cpi	r24, 0x03	; 3
 7ce:	41 f0       	breq	.+16     	; 0x7e0 <_Z9slavePollv+0x26>
 7d0:	84 30       	cpi	r24, 0x04	; 4
 7d2:	91 f0       	breq	.+36     	; 0x7f8 <_Z9slavePollv+0x3e>
 7d4:	08 95       	ret
 7d6:	86 30       	cpi	r24, 0x06	; 6
 7d8:	49 f0       	breq	.+18     	; 0x7ec <_Z9slavePollv+0x32>
 7da:	87 30       	cpi	r24, 0x07	; 7
 7dc:	51 f0       	breq	.+20     	; 0x7f2 <_Z9slavePollv+0x38>
 7de:	08 95       	ret
			default:
				break;
			
			case MAKE_PANCAKE:
				pancakeBegin();
 7e0:	0e 94 0e 04 	call	0x81c	; 0x81c <_Z12pancakeBeginv>
				break;
 7e4:	08 95       	ret
				
			case TURN_ON_COOLING:
				turnOnCooling();
 7e6:	0e 94 1c 04 	call	0x838	; 0x838 <_Z13turnOnCoolingv>
				break;
 7ea:	08 95       	ret
				
			case TURN_OFF_COOLING:
				turnOffCooling();
 7ec:	0e 94 1f 04 	call	0x83e	; 0x83e <_Z14turnOffCoolingv>
				break;
 7f0:	08 95       	ret
				
			case TURN_OFF_ALARM:
				turnOffAlarm();
 7f2:	0e 94 22 04 	call	0x844	; 0x844 <_Z12turnOffAlarmv>
				break;
 7f6:	08 95       	ret
			
			case GET_BATTER_AMOUNT:
				int level = getBatterAmount();
 7f8:	0e 94 15 04 	call	0x82a	; 0x82a <_Z15getBatterAmountv>
				I2C_SLAVE_sendData((uint8_t)level);
 7fc:	0e 94 9e 01 	call	0x33c	; 0x33c <I2C_SLAVE_sendData>
 800:	08 95       	ret

00000802 <main>:
#include "PanController/PanController.h"


int main()
{
	sei();
 802:	78 94       	sei
	initControlUnit();
 804:	0e 94 da 03 	call	0x7b4	; 0x7b4 <_Z15initControlUnitv>
	initPanController();
 808:	0e 94 d5 04 	call	0x9aa	; 0x9aa <_Z17initPanControllerv>
	initUltrasonic();
 80c:	0e 94 4c 05 	call	0xa98	; 0xa98 <_Z14initUltrasonicv>
	initBatterDispenser();
 810:	0e 94 ab 00 	call	0x156	; 0x156 <_Z19initBatterDispenserv>
	
	/* Initialize indicator */ 
	INDCTR_DDR |= (1<<INDCTR_PORT_NUM);
 814:	20 9a       	sbi	0x04, 0	; 4
    while (1) 
    {
		slavePoll();
 816:	0e 94 dd 03 	call	0x7ba	; 0x7ba <_Z9slavePollv>
 81a:	fd cf       	rjmp	.-6      	; 0x816 <main+0x14>

0000081c <_Z12pancakeBeginv>:
    }
}

void pancakeBegin() {
	waitForFreePan();
 81c:	0e 94 de 04 	call	0x9bc	; 0x9bc <_Z14waitForFreePanv>
	addDough();
 820:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <_Z8addDoughv>
	cookingBegin();
 824:	0e 94 e6 04 	call	0x9cc	; 0x9cc <_Z12cookingBeginv>
 828:	08 95       	ret

0000082a <_Z15getBatterAmountv>:
}

int getBatterAmount() {
	int level = readBatterAmount();
 82a:	0e 94 56 05 	call	0xaac	; 0xaac <_Z16readBatterAmountv>
	
	if (level > MIN_BATTER_LEVEL)
 82e:	86 30       	cpi	r24, 0x06	; 6
 830:	91 05       	cpc	r25, r1
 832:	0c f0       	brlt	.+2      	; 0x836 <_Z15getBatterAmountv+0xc>
		INDCTR_PORT |=  (1<<INDCTR_PORT_NUM); // Turn on indicator LED
 834:	28 9a       	sbi	0x05, 0	; 5
	
	return level;
}
 836:	08 95       	ret

00000838 <_Z13turnOnCoolingv>:

void turnOnCooling() {
	beginCoolingRegulation();
 838:	0e 94 48 00 	call	0x90	; 0x90 <_Z22beginCoolingRegulationv>
 83c:	08 95       	ret

0000083e <_Z14turnOffCoolingv>:
}

void turnOffCooling() {
	endCoolingRegulation();
 83e:	0e 94 7c 00 	call	0xf8	; 0xf8 <_Z20endCoolingRegulationv>
 842:	08 95       	ret

00000844 <_Z12turnOffAlarmv>:
}

void turnOffAlarm() {
	INDCTR_PORT &= ~(1<<INDCTR_PORT_NUM); // Turn off indicator LED
 844:	28 98       	cbi	0x05, 0	; 5
 846:	08 95       	ret

00000848 <_Z19I2C_MASTER_sendDatac14I2C_commands_t>:
	//Update status
	data_ready_flag = false;
	
	//Return data
	return local_read_data;
}
 848:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 84c:	91 11       	cpse	r25, r1
 84e:	4c c0       	rjmp	.+152    	; 0x8e8 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0xa0>
 850:	91 e0       	ldi	r25, 0x01	; 1
 852:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 856:	94 ea       	ldi	r25, 0xA4	; 164
 858:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 85c:	ec eb       	ldi	r30, 0xBC	; 188
 85e:	f0 e0       	ldi	r31, 0x00	; 0
 860:	90 81       	ld	r25, Z
 862:	99 23       	and	r25, r25
 864:	ec f7       	brge	.-6      	; 0x860 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x18>
 866:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 86a:	98 7f       	andi	r25, 0xF8	; 248
 86c:	98 30       	cpi	r25, 0x08	; 8
 86e:	59 f5       	brne	.+86     	; 0x8c6 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 870:	88 0f       	add	r24, r24
 872:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 876:	84 e8       	ldi	r24, 0x84	; 132
 878:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 87c:	ec eb       	ldi	r30, 0xBC	; 188
 87e:	f0 e0       	ldi	r31, 0x00	; 0
 880:	80 81       	ld	r24, Z
 882:	88 23       	and	r24, r24
 884:	ec f7       	brge	.-6      	; 0x880 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x38>
 886:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 88a:	88 7f       	andi	r24, 0xF8	; 248
 88c:	80 32       	cpi	r24, 0x20	; 32
 88e:	d9 f0       	breq	.+54     	; 0x8c6 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 890:	60 93 bb 00 	sts	0x00BB, r22	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 894:	84 e8       	ldi	r24, 0x84	; 132
 896:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 89a:	ec eb       	ldi	r30, 0xBC	; 188
 89c:	f0 e0       	ldi	r31, 0x00	; 0
 89e:	80 81       	ld	r24, Z
 8a0:	88 23       	and	r24, r24
 8a2:	ec f7       	brge	.-6      	; 0x89e <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x56>
 8a4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 8a8:	88 7f       	andi	r24, 0xF8	; 248
 8aa:	80 33       	cpi	r24, 0x30	; 48
 8ac:	61 f0       	breq	.+24     	; 0x8c6 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 8ae:	84 e9       	ldi	r24, 0x94	; 148
 8b0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 8b4:	ec eb       	ldi	r30, 0xBC	; 188
 8b6:	f0 e0       	ldi	r31, 0x00	; 0
 8b8:	80 81       	ld	r24, Z
 8ba:	84 fd       	sbrc	r24, 4
 8bc:	fd cf       	rjmp	.-6      	; 0x8b8 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x70>
 8be:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8c2:	80 e0       	ldi	r24, 0x00	; 0
 8c4:	08 95       	ret
 8c6:	84 e9       	ldi	r24, 0x94	; 148
 8c8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 8cc:	ec eb       	ldi	r30, 0xBC	; 188
 8ce:	f0 e0       	ldi	r31, 0x00	; 0
 8d0:	80 81       	ld	r24, Z
 8d2:	84 fd       	sbrc	r24, 4
 8d4:	fd cf       	rjmp	.-6      	; 0x8d0 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x88>
 8d6:	ec eb       	ldi	r30, 0xBC	; 188
 8d8:	f0 e0       	ldi	r31, 0x00	; 0
 8da:	80 81       	ld	r24, Z
 8dc:	8b 7f       	andi	r24, 0xFB	; 251
 8de:	80 83       	st	Z, r24
 8e0:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8e4:	81 e0       	ldi	r24, 0x01	; 1
 8e6:	08 95       	ret
 8e8:	83 e0       	ldi	r24, 0x03	; 3
 8ea:	08 95       	ret

000008ec <_Z19I2C_MASTER_readDatac>:
 8ec:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8f0:	91 11       	cpse	r25, r1
 8f2:	37 c0       	rjmp	.+110    	; 0x962 <__stack+0x63>
 8f4:	91 e0       	ldi	r25, 0x01	; 1
 8f6:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8fa:	94 ea       	ldi	r25, 0xA4	; 164
 8fc:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 900:	ec eb       	ldi	r30, 0xBC	; 188
 902:	f0 e0       	ldi	r31, 0x00	; 0
 904:	90 81       	ld	r25, Z
 906:	99 23       	and	r25, r25
 908:	ec f7       	brge	.-6      	; 0x904 <__stack+0x5>
 90a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 90e:	98 7f       	andi	r25, 0xF8	; 248
 910:	98 30       	cpi	r25, 0x08	; 8
 912:	b1 f4       	brne	.+44     	; 0x940 <__stack+0x41>
 914:	88 0f       	add	r24, r24
 916:	8f 5f       	subi	r24, 0xFF	; 255
 918:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 91c:	84 e8       	ldi	r24, 0x84	; 132
 91e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 922:	ec eb       	ldi	r30, 0xBC	; 188
 924:	f0 e0       	ldi	r31, 0x00	; 0
 926:	80 81       	ld	r24, Z
 928:	88 23       	and	r24, r24
 92a:	ec f7       	brge	.-6      	; 0x926 <__stack+0x27>
 92c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 930:	88 7f       	andi	r24, 0xF8	; 248
 932:	88 34       	cpi	r24, 0x48	; 72
 934:	29 f0       	breq	.+10     	; 0x940 <__stack+0x41>
 936:	85 e8       	ldi	r24, 0x85	; 133
 938:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 93c:	80 e0       	ldi	r24, 0x00	; 0
 93e:	08 95       	ret
 940:	84 e9       	ldi	r24, 0x94	; 148
 942:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 946:	ec eb       	ldi	r30, 0xBC	; 188
 948:	f0 e0       	ldi	r31, 0x00	; 0
 94a:	80 81       	ld	r24, Z
 94c:	84 fd       	sbrc	r24, 4
 94e:	fd cf       	rjmp	.-6      	; 0x94a <__stack+0x4b>
 950:	ec eb       	ldi	r30, 0xBC	; 188
 952:	f0 e0       	ldi	r31, 0x00	; 0
 954:	80 81       	ld	r24, Z
 956:	8b 7f       	andi	r24, 0xFB	; 251
 958:	80 83       	st	Z, r24
 95a:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 95e:	82 e0       	ldi	r24, 0x02	; 2
 960:	08 95       	ret
 962:	83 e0       	ldi	r24, 0x03	; 3
 964:	08 95       	ret

00000966 <__vector_24>:

//Read data from TWI
ISR(TWI_vect) {
 966:	1f 92       	push	r1
 968:	0f 92       	push	r0
 96a:	0f b6       	in	r0, 0x3f	; 63
 96c:	0f 92       	push	r0
 96e:	11 24       	eor	r1, r1
 970:	8f 93       	push	r24
 972:	ef 93       	push	r30
 974:	ff 93       	push	r31

	//Save data
	local_read_data = TWDR;
 976:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 97a:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <_ZL15local_read_data>
	
	//Set flag
	data_ready_flag = true;
 97e:	81 e0       	ldi	r24, 0x01	; 1
 980:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <_ZL15data_ready_flag>
	
	//Send stop and stop interrupts
	TWCR = (1 << TWEN) | (1 << TWSTO) | (1 << TWINT);
 984:	84 e9       	ldi	r24, 0x94	; 148
 986:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	
	//Enable interrupt nesting
	sei();
 98a:	78 94       	sei
	
	//Wait for stop-bit send
	while(TWCR & (1 << TWSTO));
 98c:	ec eb       	ldi	r30, 0xBC	; 188
 98e:	f0 e0       	ldi	r31, 0x00	; 0
 990:	80 81       	ld	r24, Z
 992:	84 fd       	sbrc	r24, 4
 994:	fd cf       	rjmp	.-6      	; 0x990 <__vector_24+0x2a>

	//Unlock mutex from read
	I2C_MASTER_hw_mutex = false;
 996:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
	
}
 99a:	ff 91       	pop	r31
 99c:	ef 91       	pop	r30
 99e:	8f 91       	pop	r24
 9a0:	0f 90       	pop	r0
 9a2:	0f be       	out	0x3f, r0	; 63
 9a4:	0f 90       	pop	r0
 9a6:	1f 90       	pop	r1
 9a8:	18 95       	reti

000009aa <_Z17initPanControllerv>:
static volatile uint8_t local_read_data = 0;
static volatile bool data_ready_flag = false;

void I2C_MASTER_init(char bitRate, I2C_MASTER_prescale_t pre)
{
	TWBR = bitRate;	//Set bitRate
 9aa:	10 92 b8 00 	sts	0x00B8, r1	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	TWSR = (char)pre;	//Set prescaler
 9ae:	83 e0       	ldi	r24, 0x03	; 3
 9b0:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	
	TWCR = (1 << TWEN);	//Setup TWI to send NACK when data is recieved and enable HW
 9b4:	84 e0       	ldi	r24, 0x04	; 4
 9b6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 9ba:	08 95       	ret

000009bc <_Z14waitForFreePanv>:
void initPanController() {
	I2C_MASTER_init(I2C_BIT_RATE, I2C_MASTER_PRESCALE_64);
}

void waitForFreePan() {
	I2C_MASTER_sendData(I2C_PAN_ADDR, GET_FIRST_PAN_STATUS);
 9bc:	61 e0       	ldi	r22, 0x01	; 1
 9be:	80 e7       	ldi	r24, 0x70	; 112
 9c0:	0e 94 24 04 	call	0x848	; 0x848 <_Z19I2C_MASTER_sendDatac14I2C_commands_t>
	I2C_MASTER_readData(I2C_PAN_ADDR);
 9c4:	80 e7       	ldi	r24, 0x70	; 112
 9c6:	0e 94 76 04 	call	0x8ec	; 0x8ec <_Z19I2C_MASTER_readDatac>
 9ca:	08 95       	ret

000009cc <_Z12cookingBeginv>:
} 

void cookingBegin() {
	I2C_MASTER_sendData(I2C_PAN_ADDR, BEGIN_COOKING);
 9cc:	62 e0       	ldi	r22, 0x02	; 2
 9ce:	80 e7       	ldi	r24, 0x70	; 112
 9d0:	0e 94 24 04 	call	0x848	; 0x848 <_Z19I2C_MASTER_sendDatac14I2C_commands_t>
 9d4:	08 95       	ret

000009d6 <__vector_4>:
#include "UltraSonic.h"

volatile uint16_t batterLevel_ = 0;
bool isEcho_ = false;

ISR(PCINT1_vect) {
 9d6:	1f 92       	push	r1
 9d8:	0f 92       	push	r0
 9da:	0f b6       	in	r0, 0x3f	; 63
 9dc:	0f 92       	push	r0
 9de:	11 24       	eor	r1, r1
 9e0:	2f 93       	push	r18
 9e2:	3f 93       	push	r19
 9e4:	4f 93       	push	r20
 9e6:	5f 93       	push	r21
 9e8:	6f 93       	push	r22
 9ea:	7f 93       	push	r23
 9ec:	8f 93       	push	r24
 9ee:	9f 93       	push	r25
 9f0:	af 93       	push	r26
 9f2:	bf 93       	push	r27
 9f4:	ef 93       	push	r30
 9f6:	ff 93       	push	r31
	/* If currently timing PW */
	if (isEcho_)
 9f8:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <isEcho_>
 9fc:	88 23       	and	r24, r24
 9fe:	99 f1       	breq	.+102    	; 0xa66 <__vector_4+0x90>
	{
		/* Turn off timer2 */
		ULTRSNC_TCCRB = 0;
 a00:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>
		
		/* Calculate and save distance */
		batterLevel_ = static_cast<uint16_t>(10*REGRESSION(ULTRSNC_TCNT)); // Distance in mm
 a04:	60 91 b2 00 	lds	r22, 0x00B2	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
 a08:	70 e0       	ldi	r23, 0x00	; 0
 a0a:	80 e0       	ldi	r24, 0x00	; 0
 a0c:	90 e0       	ldi	r25, 0x00	; 0
 a0e:	0e 94 0e 06 	call	0xc1c	; 0xc1c <__floatsisf>
 a12:	29 ee       	ldi	r18, 0xE9	; 233
 a14:	38 e4       	ldi	r19, 0x48	; 72
 a16:	4e e8       	ldi	r20, 0x8E	; 142
 a18:	5e e3       	ldi	r21, 0x3E	; 62
 a1a:	0e 94 9a 06 	call	0xd34	; 0xd34 <__mulsf3>
 a1e:	2a ee       	ldi	r18, 0xEA	; 234
 a20:	34 e0       	ldi	r19, 0x04	; 4
 a22:	44 e7       	ldi	r20, 0x74	; 116
 a24:	5e e3       	ldi	r21, 0x3E	; 62
 a26:	0e 94 70 05 	call	0xae0	; 0xae0 <__subsf3>
 a2a:	20 e0       	ldi	r18, 0x00	; 0
 a2c:	30 e0       	ldi	r19, 0x00	; 0
 a2e:	40 e2       	ldi	r20, 0x20	; 32
 a30:	51 e4       	ldi	r21, 0x41	; 65
 a32:	0e 94 9a 06 	call	0xd34	; 0xd34 <__mulsf3>
 a36:	0e 94 dd 05 	call	0xbba	; 0xbba <__fixunssfsi>
 a3a:	70 93 29 01 	sts	0x0129, r23	; 0x800129 <batterLevel_+0x1>
 a3e:	60 93 28 01 	sts	0x0128, r22	; 0x800128 <batterLevel_>
		
		/* Calculate batter level from bottom of container */
		batterLevel_ = CNTNR_H - batterLevel_;
 a42:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <batterLevel_>
 a46:	30 91 29 01 	lds	r19, 0x0129	; 0x800129 <batterLevel_+0x1>
 a4a:	84 e6       	ldi	r24, 0x64	; 100
 a4c:	90 e0       	ldi	r25, 0x00	; 0
 a4e:	82 1b       	sub	r24, r18
 a50:	93 0b       	sbc	r25, r19
 a52:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <batterLevel_+0x1>
 a56:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <batterLevel_>
		
		/* Turn off pin change 13 interrupt */
		ULTRSNC_PCMSK &= ~(1 << ULTRSNC_PCINT);
 a5a:	ec e6       	ldi	r30, 0x6C	; 108
 a5c:	f0 e0       	ldi	r31, 0x00	; 0
 a5e:	80 81       	ld	r24, Z
 a60:	8b 7f       	andi	r24, 0xFB	; 251
 a62:	80 83       	st	Z, r24
 a64:	08 c0       	rjmp	.+16     	; 0xa76 <__vector_4+0xa0>
	}
	else
	{
		/* Reset and start timer2 */
		ULTRSNC_TCNT = 0;
 a66:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
		ULTRSNC_TCCRB = 0b00000110;
 a6a:	86 e0       	ldi	r24, 0x06	; 6
 a6c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>
		
		isEcho_ = true;
 a70:	81 e0       	ldi	r24, 0x01	; 1
 a72:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <isEcho_>
	}
}
 a76:	ff 91       	pop	r31
 a78:	ef 91       	pop	r30
 a7a:	bf 91       	pop	r27
 a7c:	af 91       	pop	r26
 a7e:	9f 91       	pop	r25
 a80:	8f 91       	pop	r24
 a82:	7f 91       	pop	r23
 a84:	6f 91       	pop	r22
 a86:	5f 91       	pop	r21
 a88:	4f 91       	pop	r20
 a8a:	3f 91       	pop	r19
 a8c:	2f 91       	pop	r18
 a8e:	0f 90       	pop	r0
 a90:	0f be       	out	0x3f, r0	; 63
 a92:	0f 90       	pop	r0
 a94:	1f 90       	pop	r1
 a96:	18 95       	reti

00000a98 <_Z14initUltrasonicv>:

void initUltrasonic() {
	ULTRSNC_TRGGR_DDR |=  (1<<ULTRSNC_TRGGR_PORT_NUM); // Trigger pin
 a98:	39 9a       	sbi	0x07, 1	; 7
	ULTRSNC_ECHO_DDR &= ~(1<<ULTRSNC_ECHO_PIN_NUM); // Echo pin
 a9a:	3a 98       	cbi	0x07, 2	; 7
	ULTRSNC_TCCRA = 0; // Clear timer2 register A
 a9c:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__DATA_REGION_ORIGIN__+0x50>
	PCICR |= (1 << ULTRSNC_PCIE); // enable pin change interrupt 1
 aa0:	e8 e6       	ldi	r30, 0x68	; 104
 aa2:	f0 e0       	ldi	r31, 0x00	; 0
 aa4:	80 81       	ld	r24, Z
 aa6:	82 60       	ori	r24, 0x02	; 2
 aa8:	80 83       	st	Z, r24
 aaa:	08 95       	ret

00000aac <_Z16readBatterAmountv>:
}

int readBatterAmount() {
	isEcho_ = false;
 aac:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <isEcho_>
	
	/* Set PC1 to trigger on pin 13, PINC5 */
	ULTRSNC_PCMSK |= (1 << ULTRSNC_PCINT);
 ab0:	ec e6       	ldi	r30, 0x6C	; 108
 ab2:	f0 e0       	ldi	r31, 0x00	; 0
 ab4:	80 81       	ld	r24, Z
 ab6:	84 60       	ori	r24, 0x04	; 4
 ab8:	80 83       	st	Z, r24
	
	/* Pulse trigger pin */
	ULTRSNC_TRGGR_PORT |= (1<<ULTRSNC_TRGGR_PORT_NUM);
 aba:	41 9a       	sbi	0x08, 1	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 abc:	85 e3       	ldi	r24, 0x35	; 53
 abe:	8a 95       	dec	r24
 ac0:	f1 f7       	brne	.-4      	; 0xabe <_Z16readBatterAmountv+0x12>
 ac2:	00 00       	nop
	_delay_us(10);
	ULTRSNC_TRGGR_PORT &= ~(1<<ULTRSNC_TRGGR_PORT_NUM);
 ac4:	41 98       	cbi	0x08, 1	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 ac6:	8f e3       	ldi	r24, 0x3F	; 63
 ac8:	9c e9       	ldi	r25, 0x9C	; 156
 aca:	01 97       	sbiw	r24, 0x01	; 1
 acc:	f1 f7       	brne	.-4      	; 0xaca <_Z16readBatterAmountv+0x1e>
 ace:	00 c0       	rjmp	.+0      	; 0xad0 <_Z16readBatterAmountv+0x24>
 ad0:	00 00       	nop
	_delay_ms(10);
	
	/* Calculate amount of pancakes that can be made with current amount of batter 
	float batterVolume = batterLevel_ * CNTNR_W * CNTNR_L;
	int pancakesLeft = batterVolume / DSG_VOL;*/
	DDRB |= 1<<DDB3;
 ad2:	23 9a       	sbi	0x04, 3	; 4
	return (PINB & (1<<PINB3) ? 1 : 0);
 ad4:	83 b1       	in	r24, 0x03	; 3
	//return batterLevel_; //Skal returnere mellem 80-FF
 ad6:	83 fb       	bst	r24, 3
 ad8:	88 27       	eor	r24, r24
 ada:	80 f9       	bld	r24, 0
 adc:	90 e0       	ldi	r25, 0x00	; 0
 ade:	08 95       	ret

00000ae0 <__subsf3>:
 ae0:	50 58       	subi	r21, 0x80	; 128

00000ae2 <__addsf3>:
 ae2:	bb 27       	eor	r27, r27
 ae4:	aa 27       	eor	r26, r26
 ae6:	0e 94 88 05 	call	0xb10	; 0xb10 <__addsf3x>
 aea:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__fp_round>
 aee:	0e 94 52 06 	call	0xca4	; 0xca4 <__fp_pscA>
 af2:	38 f0       	brcs	.+14     	; 0xb02 <__addsf3+0x20>
 af4:	0e 94 59 06 	call	0xcb2	; 0xcb2 <__fp_pscB>
 af8:	20 f0       	brcs	.+8      	; 0xb02 <__addsf3+0x20>
 afa:	39 f4       	brne	.+14     	; 0xb0a <__addsf3+0x28>
 afc:	9f 3f       	cpi	r25, 0xFF	; 255
 afe:	19 f4       	brne	.+6      	; 0xb06 <__addsf3+0x24>
 b00:	26 f4       	brtc	.+8      	; 0xb0a <__addsf3+0x28>
 b02:	0c 94 4f 06 	jmp	0xc9e	; 0xc9e <__fp_nan>
 b06:	0e f4       	brtc	.+2      	; 0xb0a <__addsf3+0x28>
 b08:	e0 95       	com	r30
 b0a:	e7 fb       	bst	r30, 7
 b0c:	0c 94 49 06 	jmp	0xc92	; 0xc92 <__fp_inf>

00000b10 <__addsf3x>:
 b10:	e9 2f       	mov	r30, r25
 b12:	0e 94 71 06 	call	0xce2	; 0xce2 <__fp_split3>
 b16:	58 f3       	brcs	.-42     	; 0xaee <__addsf3+0xc>
 b18:	ba 17       	cp	r27, r26
 b1a:	62 07       	cpc	r22, r18
 b1c:	73 07       	cpc	r23, r19
 b1e:	84 07       	cpc	r24, r20
 b20:	95 07       	cpc	r25, r21
 b22:	20 f0       	brcs	.+8      	; 0xb2c <__addsf3x+0x1c>
 b24:	79 f4       	brne	.+30     	; 0xb44 <__addsf3x+0x34>
 b26:	a6 f5       	brtc	.+104    	; 0xb90 <__addsf3x+0x80>
 b28:	0c 94 93 06 	jmp	0xd26	; 0xd26 <__fp_zero>
 b2c:	0e f4       	brtc	.+2      	; 0xb30 <__addsf3x+0x20>
 b2e:	e0 95       	com	r30
 b30:	0b 2e       	mov	r0, r27
 b32:	ba 2f       	mov	r27, r26
 b34:	a0 2d       	mov	r26, r0
 b36:	0b 01       	movw	r0, r22
 b38:	b9 01       	movw	r22, r18
 b3a:	90 01       	movw	r18, r0
 b3c:	0c 01       	movw	r0, r24
 b3e:	ca 01       	movw	r24, r20
 b40:	a0 01       	movw	r20, r0
 b42:	11 24       	eor	r1, r1
 b44:	ff 27       	eor	r31, r31
 b46:	59 1b       	sub	r21, r25
 b48:	99 f0       	breq	.+38     	; 0xb70 <__addsf3x+0x60>
 b4a:	59 3f       	cpi	r21, 0xF9	; 249
 b4c:	50 f4       	brcc	.+20     	; 0xb62 <__addsf3x+0x52>
 b4e:	50 3e       	cpi	r21, 0xE0	; 224
 b50:	68 f1       	brcs	.+90     	; 0xbac <__addsf3x+0x9c>
 b52:	1a 16       	cp	r1, r26
 b54:	f0 40       	sbci	r31, 0x00	; 0
 b56:	a2 2f       	mov	r26, r18
 b58:	23 2f       	mov	r18, r19
 b5a:	34 2f       	mov	r19, r20
 b5c:	44 27       	eor	r20, r20
 b5e:	58 5f       	subi	r21, 0xF8	; 248
 b60:	f3 cf       	rjmp	.-26     	; 0xb48 <__addsf3x+0x38>
 b62:	46 95       	lsr	r20
 b64:	37 95       	ror	r19
 b66:	27 95       	ror	r18
 b68:	a7 95       	ror	r26
 b6a:	f0 40       	sbci	r31, 0x00	; 0
 b6c:	53 95       	inc	r21
 b6e:	c9 f7       	brne	.-14     	; 0xb62 <__addsf3x+0x52>
 b70:	7e f4       	brtc	.+30     	; 0xb90 <__addsf3x+0x80>
 b72:	1f 16       	cp	r1, r31
 b74:	ba 0b       	sbc	r27, r26
 b76:	62 0b       	sbc	r22, r18
 b78:	73 0b       	sbc	r23, r19
 b7a:	84 0b       	sbc	r24, r20
 b7c:	ba f0       	brmi	.+46     	; 0xbac <__addsf3x+0x9c>
 b7e:	91 50       	subi	r25, 0x01	; 1
 b80:	a1 f0       	breq	.+40     	; 0xbaa <__addsf3x+0x9a>
 b82:	ff 0f       	add	r31, r31
 b84:	bb 1f       	adc	r27, r27
 b86:	66 1f       	adc	r22, r22
 b88:	77 1f       	adc	r23, r23
 b8a:	88 1f       	adc	r24, r24
 b8c:	c2 f7       	brpl	.-16     	; 0xb7e <__addsf3x+0x6e>
 b8e:	0e c0       	rjmp	.+28     	; 0xbac <__addsf3x+0x9c>
 b90:	ba 0f       	add	r27, r26
 b92:	62 1f       	adc	r22, r18
 b94:	73 1f       	adc	r23, r19
 b96:	84 1f       	adc	r24, r20
 b98:	48 f4       	brcc	.+18     	; 0xbac <__addsf3x+0x9c>
 b9a:	87 95       	ror	r24
 b9c:	77 95       	ror	r23
 b9e:	67 95       	ror	r22
 ba0:	b7 95       	ror	r27
 ba2:	f7 95       	ror	r31
 ba4:	9e 3f       	cpi	r25, 0xFE	; 254
 ba6:	08 f0       	brcs	.+2      	; 0xbaa <__addsf3x+0x9a>
 ba8:	b0 cf       	rjmp	.-160    	; 0xb0a <__addsf3+0x28>
 baa:	93 95       	inc	r25
 bac:	88 0f       	add	r24, r24
 bae:	08 f0       	brcs	.+2      	; 0xbb2 <__addsf3x+0xa2>
 bb0:	99 27       	eor	r25, r25
 bb2:	ee 0f       	add	r30, r30
 bb4:	97 95       	ror	r25
 bb6:	87 95       	ror	r24
 bb8:	08 95       	ret

00000bba <__fixunssfsi>:
 bba:	0e 94 79 06 	call	0xcf2	; 0xcf2 <__fp_splitA>
 bbe:	88 f0       	brcs	.+34     	; 0xbe2 <__fixunssfsi+0x28>
 bc0:	9f 57       	subi	r25, 0x7F	; 127
 bc2:	98 f0       	brcs	.+38     	; 0xbea <__fixunssfsi+0x30>
 bc4:	b9 2f       	mov	r27, r25
 bc6:	99 27       	eor	r25, r25
 bc8:	b7 51       	subi	r27, 0x17	; 23
 bca:	b0 f0       	brcs	.+44     	; 0xbf8 <__fixunssfsi+0x3e>
 bcc:	e1 f0       	breq	.+56     	; 0xc06 <__fixunssfsi+0x4c>
 bce:	66 0f       	add	r22, r22
 bd0:	77 1f       	adc	r23, r23
 bd2:	88 1f       	adc	r24, r24
 bd4:	99 1f       	adc	r25, r25
 bd6:	1a f0       	brmi	.+6      	; 0xbde <__fixunssfsi+0x24>
 bd8:	ba 95       	dec	r27
 bda:	c9 f7       	brne	.-14     	; 0xbce <__fixunssfsi+0x14>
 bdc:	14 c0       	rjmp	.+40     	; 0xc06 <__fixunssfsi+0x4c>
 bde:	b1 30       	cpi	r27, 0x01	; 1
 be0:	91 f0       	breq	.+36     	; 0xc06 <__fixunssfsi+0x4c>
 be2:	0e 94 93 06 	call	0xd26	; 0xd26 <__fp_zero>
 be6:	b1 e0       	ldi	r27, 0x01	; 1
 be8:	08 95       	ret
 bea:	0c 94 93 06 	jmp	0xd26	; 0xd26 <__fp_zero>
 bee:	67 2f       	mov	r22, r23
 bf0:	78 2f       	mov	r23, r24
 bf2:	88 27       	eor	r24, r24
 bf4:	b8 5f       	subi	r27, 0xF8	; 248
 bf6:	39 f0       	breq	.+14     	; 0xc06 <__fixunssfsi+0x4c>
 bf8:	b9 3f       	cpi	r27, 0xF9	; 249
 bfa:	cc f3       	brlt	.-14     	; 0xbee <__fixunssfsi+0x34>
 bfc:	86 95       	lsr	r24
 bfe:	77 95       	ror	r23
 c00:	67 95       	ror	r22
 c02:	b3 95       	inc	r27
 c04:	d9 f7       	brne	.-10     	; 0xbfc <__fixunssfsi+0x42>
 c06:	3e f4       	brtc	.+14     	; 0xc16 <__fixunssfsi+0x5c>
 c08:	90 95       	com	r25
 c0a:	80 95       	com	r24
 c0c:	70 95       	com	r23
 c0e:	61 95       	neg	r22
 c10:	7f 4f       	sbci	r23, 0xFF	; 255
 c12:	8f 4f       	sbci	r24, 0xFF	; 255
 c14:	9f 4f       	sbci	r25, 0xFF	; 255
 c16:	08 95       	ret

00000c18 <__floatunsisf>:
 c18:	e8 94       	clt
 c1a:	09 c0       	rjmp	.+18     	; 0xc2e <__floatsisf+0x12>

00000c1c <__floatsisf>:
 c1c:	97 fb       	bst	r25, 7
 c1e:	3e f4       	brtc	.+14     	; 0xc2e <__floatsisf+0x12>
 c20:	90 95       	com	r25
 c22:	80 95       	com	r24
 c24:	70 95       	com	r23
 c26:	61 95       	neg	r22
 c28:	7f 4f       	sbci	r23, 0xFF	; 255
 c2a:	8f 4f       	sbci	r24, 0xFF	; 255
 c2c:	9f 4f       	sbci	r25, 0xFF	; 255
 c2e:	99 23       	and	r25, r25
 c30:	a9 f0       	breq	.+42     	; 0xc5c <__floatsisf+0x40>
 c32:	f9 2f       	mov	r31, r25
 c34:	96 e9       	ldi	r25, 0x96	; 150
 c36:	bb 27       	eor	r27, r27
 c38:	93 95       	inc	r25
 c3a:	f6 95       	lsr	r31
 c3c:	87 95       	ror	r24
 c3e:	77 95       	ror	r23
 c40:	67 95       	ror	r22
 c42:	b7 95       	ror	r27
 c44:	f1 11       	cpse	r31, r1
 c46:	f8 cf       	rjmp	.-16     	; 0xc38 <__floatsisf+0x1c>
 c48:	fa f4       	brpl	.+62     	; 0xc88 <__floatsisf+0x6c>
 c4a:	bb 0f       	add	r27, r27
 c4c:	11 f4       	brne	.+4      	; 0xc52 <__floatsisf+0x36>
 c4e:	60 ff       	sbrs	r22, 0
 c50:	1b c0       	rjmp	.+54     	; 0xc88 <__floatsisf+0x6c>
 c52:	6f 5f       	subi	r22, 0xFF	; 255
 c54:	7f 4f       	sbci	r23, 0xFF	; 255
 c56:	8f 4f       	sbci	r24, 0xFF	; 255
 c58:	9f 4f       	sbci	r25, 0xFF	; 255
 c5a:	16 c0       	rjmp	.+44     	; 0xc88 <__floatsisf+0x6c>
 c5c:	88 23       	and	r24, r24
 c5e:	11 f0       	breq	.+4      	; 0xc64 <__floatsisf+0x48>
 c60:	96 e9       	ldi	r25, 0x96	; 150
 c62:	11 c0       	rjmp	.+34     	; 0xc86 <__floatsisf+0x6a>
 c64:	77 23       	and	r23, r23
 c66:	21 f0       	breq	.+8      	; 0xc70 <__floatsisf+0x54>
 c68:	9e e8       	ldi	r25, 0x8E	; 142
 c6a:	87 2f       	mov	r24, r23
 c6c:	76 2f       	mov	r23, r22
 c6e:	05 c0       	rjmp	.+10     	; 0xc7a <__floatsisf+0x5e>
 c70:	66 23       	and	r22, r22
 c72:	71 f0       	breq	.+28     	; 0xc90 <__floatsisf+0x74>
 c74:	96 e8       	ldi	r25, 0x86	; 134
 c76:	86 2f       	mov	r24, r22
 c78:	70 e0       	ldi	r23, 0x00	; 0
 c7a:	60 e0       	ldi	r22, 0x00	; 0
 c7c:	2a f0       	brmi	.+10     	; 0xc88 <__floatsisf+0x6c>
 c7e:	9a 95       	dec	r25
 c80:	66 0f       	add	r22, r22
 c82:	77 1f       	adc	r23, r23
 c84:	88 1f       	adc	r24, r24
 c86:	da f7       	brpl	.-10     	; 0xc7e <__floatsisf+0x62>
 c88:	88 0f       	add	r24, r24
 c8a:	96 95       	lsr	r25
 c8c:	87 95       	ror	r24
 c8e:	97 f9       	bld	r25, 7
 c90:	08 95       	ret

00000c92 <__fp_inf>:
 c92:	97 f9       	bld	r25, 7
 c94:	9f 67       	ori	r25, 0x7F	; 127
 c96:	80 e8       	ldi	r24, 0x80	; 128
 c98:	70 e0       	ldi	r23, 0x00	; 0
 c9a:	60 e0       	ldi	r22, 0x00	; 0
 c9c:	08 95       	ret

00000c9e <__fp_nan>:
 c9e:	9f ef       	ldi	r25, 0xFF	; 255
 ca0:	80 ec       	ldi	r24, 0xC0	; 192
 ca2:	08 95       	ret

00000ca4 <__fp_pscA>:
 ca4:	00 24       	eor	r0, r0
 ca6:	0a 94       	dec	r0
 ca8:	16 16       	cp	r1, r22
 caa:	17 06       	cpc	r1, r23
 cac:	18 06       	cpc	r1, r24
 cae:	09 06       	cpc	r0, r25
 cb0:	08 95       	ret

00000cb2 <__fp_pscB>:
 cb2:	00 24       	eor	r0, r0
 cb4:	0a 94       	dec	r0
 cb6:	12 16       	cp	r1, r18
 cb8:	13 06       	cpc	r1, r19
 cba:	14 06       	cpc	r1, r20
 cbc:	05 06       	cpc	r0, r21
 cbe:	08 95       	ret

00000cc0 <__fp_round>:
 cc0:	09 2e       	mov	r0, r25
 cc2:	03 94       	inc	r0
 cc4:	00 0c       	add	r0, r0
 cc6:	11 f4       	brne	.+4      	; 0xccc <__fp_round+0xc>
 cc8:	88 23       	and	r24, r24
 cca:	52 f0       	brmi	.+20     	; 0xce0 <__fp_round+0x20>
 ccc:	bb 0f       	add	r27, r27
 cce:	40 f4       	brcc	.+16     	; 0xce0 <__fp_round+0x20>
 cd0:	bf 2b       	or	r27, r31
 cd2:	11 f4       	brne	.+4      	; 0xcd8 <__fp_round+0x18>
 cd4:	60 ff       	sbrs	r22, 0
 cd6:	04 c0       	rjmp	.+8      	; 0xce0 <__fp_round+0x20>
 cd8:	6f 5f       	subi	r22, 0xFF	; 255
 cda:	7f 4f       	sbci	r23, 0xFF	; 255
 cdc:	8f 4f       	sbci	r24, 0xFF	; 255
 cde:	9f 4f       	sbci	r25, 0xFF	; 255
 ce0:	08 95       	ret

00000ce2 <__fp_split3>:
 ce2:	57 fd       	sbrc	r21, 7
 ce4:	90 58       	subi	r25, 0x80	; 128
 ce6:	44 0f       	add	r20, r20
 ce8:	55 1f       	adc	r21, r21
 cea:	59 f0       	breq	.+22     	; 0xd02 <__fp_splitA+0x10>
 cec:	5f 3f       	cpi	r21, 0xFF	; 255
 cee:	71 f0       	breq	.+28     	; 0xd0c <__fp_splitA+0x1a>
 cf0:	47 95       	ror	r20

00000cf2 <__fp_splitA>:
 cf2:	88 0f       	add	r24, r24
 cf4:	97 fb       	bst	r25, 7
 cf6:	99 1f       	adc	r25, r25
 cf8:	61 f0       	breq	.+24     	; 0xd12 <__fp_splitA+0x20>
 cfa:	9f 3f       	cpi	r25, 0xFF	; 255
 cfc:	79 f0       	breq	.+30     	; 0xd1c <__fp_splitA+0x2a>
 cfe:	87 95       	ror	r24
 d00:	08 95       	ret
 d02:	12 16       	cp	r1, r18
 d04:	13 06       	cpc	r1, r19
 d06:	14 06       	cpc	r1, r20
 d08:	55 1f       	adc	r21, r21
 d0a:	f2 cf       	rjmp	.-28     	; 0xcf0 <__fp_split3+0xe>
 d0c:	46 95       	lsr	r20
 d0e:	f1 df       	rcall	.-30     	; 0xcf2 <__fp_splitA>
 d10:	08 c0       	rjmp	.+16     	; 0xd22 <__fp_splitA+0x30>
 d12:	16 16       	cp	r1, r22
 d14:	17 06       	cpc	r1, r23
 d16:	18 06       	cpc	r1, r24
 d18:	99 1f       	adc	r25, r25
 d1a:	f1 cf       	rjmp	.-30     	; 0xcfe <__fp_splitA+0xc>
 d1c:	86 95       	lsr	r24
 d1e:	71 05       	cpc	r23, r1
 d20:	61 05       	cpc	r22, r1
 d22:	08 94       	sec
 d24:	08 95       	ret

00000d26 <__fp_zero>:
 d26:	e8 94       	clt

00000d28 <__fp_szero>:
 d28:	bb 27       	eor	r27, r27
 d2a:	66 27       	eor	r22, r22
 d2c:	77 27       	eor	r23, r23
 d2e:	cb 01       	movw	r24, r22
 d30:	97 f9       	bld	r25, 7
 d32:	08 95       	ret

00000d34 <__mulsf3>:
 d34:	0e 94 ad 06 	call	0xd5a	; 0xd5a <__mulsf3x>
 d38:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__fp_round>
 d3c:	0e 94 52 06 	call	0xca4	; 0xca4 <__fp_pscA>
 d40:	38 f0       	brcs	.+14     	; 0xd50 <__mulsf3+0x1c>
 d42:	0e 94 59 06 	call	0xcb2	; 0xcb2 <__fp_pscB>
 d46:	20 f0       	brcs	.+8      	; 0xd50 <__mulsf3+0x1c>
 d48:	95 23       	and	r25, r21
 d4a:	11 f0       	breq	.+4      	; 0xd50 <__mulsf3+0x1c>
 d4c:	0c 94 49 06 	jmp	0xc92	; 0xc92 <__fp_inf>
 d50:	0c 94 4f 06 	jmp	0xc9e	; 0xc9e <__fp_nan>
 d54:	11 24       	eor	r1, r1
 d56:	0c 94 94 06 	jmp	0xd28	; 0xd28 <__fp_szero>

00000d5a <__mulsf3x>:
 d5a:	0e 94 71 06 	call	0xce2	; 0xce2 <__fp_split3>
 d5e:	70 f3       	brcs	.-36     	; 0xd3c <__mulsf3+0x8>

00000d60 <__mulsf3_pse>:
 d60:	95 9f       	mul	r25, r21
 d62:	c1 f3       	breq	.-16     	; 0xd54 <__mulsf3+0x20>
 d64:	95 0f       	add	r25, r21
 d66:	50 e0       	ldi	r21, 0x00	; 0
 d68:	55 1f       	adc	r21, r21
 d6a:	62 9f       	mul	r22, r18
 d6c:	f0 01       	movw	r30, r0
 d6e:	72 9f       	mul	r23, r18
 d70:	bb 27       	eor	r27, r27
 d72:	f0 0d       	add	r31, r0
 d74:	b1 1d       	adc	r27, r1
 d76:	63 9f       	mul	r22, r19
 d78:	aa 27       	eor	r26, r26
 d7a:	f0 0d       	add	r31, r0
 d7c:	b1 1d       	adc	r27, r1
 d7e:	aa 1f       	adc	r26, r26
 d80:	64 9f       	mul	r22, r20
 d82:	66 27       	eor	r22, r22
 d84:	b0 0d       	add	r27, r0
 d86:	a1 1d       	adc	r26, r1
 d88:	66 1f       	adc	r22, r22
 d8a:	82 9f       	mul	r24, r18
 d8c:	22 27       	eor	r18, r18
 d8e:	b0 0d       	add	r27, r0
 d90:	a1 1d       	adc	r26, r1
 d92:	62 1f       	adc	r22, r18
 d94:	73 9f       	mul	r23, r19
 d96:	b0 0d       	add	r27, r0
 d98:	a1 1d       	adc	r26, r1
 d9a:	62 1f       	adc	r22, r18
 d9c:	83 9f       	mul	r24, r19
 d9e:	a0 0d       	add	r26, r0
 da0:	61 1d       	adc	r22, r1
 da2:	22 1f       	adc	r18, r18
 da4:	74 9f       	mul	r23, r20
 da6:	33 27       	eor	r19, r19
 da8:	a0 0d       	add	r26, r0
 daa:	61 1d       	adc	r22, r1
 dac:	23 1f       	adc	r18, r19
 dae:	84 9f       	mul	r24, r20
 db0:	60 0d       	add	r22, r0
 db2:	21 1d       	adc	r18, r1
 db4:	82 2f       	mov	r24, r18
 db6:	76 2f       	mov	r23, r22
 db8:	6a 2f       	mov	r22, r26
 dba:	11 24       	eor	r1, r1
 dbc:	9f 57       	subi	r25, 0x7F	; 127
 dbe:	50 40       	sbci	r21, 0x00	; 0
 dc0:	9a f0       	brmi	.+38     	; 0xde8 <__mulsf3_pse+0x88>
 dc2:	f1 f0       	breq	.+60     	; 0xe00 <__mulsf3_pse+0xa0>
 dc4:	88 23       	and	r24, r24
 dc6:	4a f0       	brmi	.+18     	; 0xdda <__mulsf3_pse+0x7a>
 dc8:	ee 0f       	add	r30, r30
 dca:	ff 1f       	adc	r31, r31
 dcc:	bb 1f       	adc	r27, r27
 dce:	66 1f       	adc	r22, r22
 dd0:	77 1f       	adc	r23, r23
 dd2:	88 1f       	adc	r24, r24
 dd4:	91 50       	subi	r25, 0x01	; 1
 dd6:	50 40       	sbci	r21, 0x00	; 0
 dd8:	a9 f7       	brne	.-22     	; 0xdc4 <__mulsf3_pse+0x64>
 dda:	9e 3f       	cpi	r25, 0xFE	; 254
 ddc:	51 05       	cpc	r21, r1
 dde:	80 f0       	brcs	.+32     	; 0xe00 <__mulsf3_pse+0xa0>
 de0:	0c 94 49 06 	jmp	0xc92	; 0xc92 <__fp_inf>
 de4:	0c 94 94 06 	jmp	0xd28	; 0xd28 <__fp_szero>
 de8:	5f 3f       	cpi	r21, 0xFF	; 255
 dea:	e4 f3       	brlt	.-8      	; 0xde4 <__mulsf3_pse+0x84>
 dec:	98 3e       	cpi	r25, 0xE8	; 232
 dee:	d4 f3       	brlt	.-12     	; 0xde4 <__mulsf3_pse+0x84>
 df0:	86 95       	lsr	r24
 df2:	77 95       	ror	r23
 df4:	67 95       	ror	r22
 df6:	b7 95       	ror	r27
 df8:	f7 95       	ror	r31
 dfa:	e7 95       	ror	r30
 dfc:	9f 5f       	subi	r25, 0xFF	; 255
 dfe:	c1 f7       	brne	.-16     	; 0xdf0 <__mulsf3_pse+0x90>
 e00:	fe 2b       	or	r31, r30
 e02:	88 0f       	add	r24, r24
 e04:	91 1d       	adc	r25, r1
 e06:	96 95       	lsr	r25
 e08:	87 95       	ror	r24
 e0a:	97 f9       	bld	r25, 7
 e0c:	08 95       	ret

00000e0e <_exit>:
 e0e:	f8 94       	cli

00000e10 <__stop_program>:
 e10:	ff cf       	rjmp	.-2      	; 0xe10 <__stop_program>
