#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 15:46:30 2018
# Process ID: 3052
# Current directory: D:/2018autumn/organization/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent360 D:\2018autumn\organization\thinpad_top\thinpad_top.xpr
# Log file: D:/2018autumn/organization/thinpad_top/vivado.log
# Journal file: D:/2018autumn/organization/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2018autumn/organization/thinpad_top/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from '/home/zhang/Projects/thinpad_top' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'pll_example_synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files', nor could it be found using path 'D:/home/zhang/Projects/thinpad_top/thinpad_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'thinpad_top.xpr' upgraded for this version of Vivado.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
upgrade_ip -srcset pll_example -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  pll_example] -log ip_upgrade.log
Upgrading 'pll_example'
INFO: [Project 1-386] Moving file 'D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' from fileset 'pll_example' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_example (Clocking Wizard 6.0) from revision 0 to revision 1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/2018autumn/organization/thinpad_top/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 891.809 ; gain = 126.551
export_ip_user_files -of_objects [get_ips pll_example] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmpis_min_sopc.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/div.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/inst_real_rom.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/async.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/data_ram.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/cp0_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/uart.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmips_min_sopc_tb.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/memory.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/id.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v}
WARNING: [filemgmt 56-12] File 'D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/async.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {236.428} CONFIG.CLKOUT3_PHASE_ERROR {164.985}] [get_ips pll_example]
generate_target all [get_files  D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
launch_runs -jobs 4 pll_example_synth_1
[Sat Dec  1 15:49:26 2018] Launched pll_example_synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/pll_example_synth_1/runme.log
export_simulation -of_objects [get_files D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files -ipstatic_source_dir D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/modelsim} {questa=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/questa} {riviera=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/riviera} {activehdl=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 15:52:29 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 15:52:29 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'd:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 561 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.320 ; gain = 518.418
Finished Parsing XDC File [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1777.711 ; gain = 789.191
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run impl_1
INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2069.098 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2069.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  1 16:06:11 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 16:06:11 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v:58]
[Sat Dec  1 16:22:37 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  1 16:23:11 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
current_design synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  1 16:30:20 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  1 16:44:18 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 16:44:18 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 16:51:58 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 16:51:58 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:01:05 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:01:05 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:18:46 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:18:46 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:28:14 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:28:14 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:41:14 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:41:14 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:41:57 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:41:57 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 17:42:39 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 17:42:39 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 18:50:21 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 18:50:21 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 18:59:27 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 18:59:27 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 19:24:14 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 19:24:15 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 2409.324 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 2409.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.324 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 19:38:58 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 19:38:58 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2409.324 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2409.324 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2409.324 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 20:06:15 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 20:06:15 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 20:18:40 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 20:18:40 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 20:44:18 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 20:44:18 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  1 20:59:13 2018] Launched synth_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Dec  1 20:59:13 2018] Launched impl_1...
Run output will be captured here: D:/2018autumn/organization/thinpad_top/thinpad_top.runs/impl_1/runme.log
