#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Jul 27 12:44:27 2018
# Process ID: 11400
# Current directory: /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_dwidth_dma_tx_0_synth_1
# Command line: vivado -log control_sub_axis_dwidth_dma_tx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_sub_axis_dwidth_dma_tx_0.tcl
# Log file: /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_dwidth_dma_tx_0_synth_1/control_sub_axis_dwidth_dma_tx_0.vds
# Journal file: /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_dwidth_dma_tx_0_synth_1/vivado.jou
#-----------------------------------------------------------
source control_sub_axis_dwidth_dma_tx_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:01:51 . Memory (MB): peak = 1158.406 ; gain = 229.969 ; free physical = 1360 ; free virtual = 8877
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_dwidth_dma_tx_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_tx_0/synth/control_sub_axis_dwidth_dma_tx_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_10_axis_dwidth_converter' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7aab/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_10_axisc_upsizer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7aab/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:437]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_10_axisc_upsizer' (1#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7aab/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:437]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_11_axis_register_slice' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:770]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (2#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_11_axisc_register_slice' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_11_axisc_register_slice' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (4#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_11_axis_register_slice' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:770]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_11_axis_register_slice__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:770]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_11_axisc_register_slice__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_11_axisc_register_slice__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_11_axis_register_slice__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/09aa/hdl/axis_register_slice_v1_1_vl_rfs.v:770]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_10_axis_dwidth_converter' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7aab/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_dwidth_dma_tx_0' (7#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_axis_dwidth_dma_tx_0/synth/control_sub_axis_dwidth_dma_tx_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:53 . Memory (MB): peak = 1198.883 ; gain = 270.445 ; free physical = 1316 ; free virtual = 8835
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:53 . Memory (MB): peak = 1198.883 ; gain = 270.445 ; free physical = 1316 ; free virtual = 8836
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1636.434 ; gain = 0.004 ; free physical = 881 ; free virtual = 8496
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:03:01 . Memory (MB): peak = 1636.434 ; gain = 707.996 ; free physical = 879 ; free virtual = 8495
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:03:01 . Memory (MB): peak = 1636.434 ; gain = 707.996 ; free physical = 879 ; free virtual = 8495
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:03:01 . Memory (MB): peak = 1636.434 ; gain = 707.996 ; free physical = 879 ; free virtual = 8495
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:03:01 . Memory (MB): peak = 1636.434 ; gain = 707.996 ; free physical = 876 ; free virtual = 8492
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:03:02 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 866 ; free virtual = 8484
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:03:11 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 831 ; free virtual = 8460
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:03:12 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 821 ; free virtual = 8450
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:03:12 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 811 ; free virtual = 8440
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     6|
|4     |LUT4 |     5|
|5     |LUT5 |     8|
|6     |LUT6 |     8|
|7     |FDRE |   828|
|8     |FDSE |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1636.438 ; gain = 708.000 ; free physical = 810 ; free virtual = 8439
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:02:51 . Memory (MB): peak = 1636.438 ; gain = 594.496 ; free physical = 788 ; free virtual = 8417
