// Seed: 3739975373
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2
    , id_11,
    output tri0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9
);
  assign id_3 = (id_8 == id_4) ? id_4 : 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd71
) (
    input uwire id_0,
    output supply1 id_1,
    input wire _id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11
);
  uwire id_13;
  module_0 modCall_1 (
      id_10,
      id_1,
      id_9,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_11,
      id_8
  );
  assign id_13 = -1;
  logic [-1 'd0 : id_2] id_14;
  ;
endmodule
