# Clock signal
set_property PACKAGE_PIN W5 [get_ports clock]							
	set_property IOSTANDARD LVCMOS33 [get_ports clock]
	create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clock]
 
#VGA Connector
set_property PACKAGE_PIN G19 [get_ports {io_rgb[8]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[8]}]
set_property PACKAGE_PIN H19 [get_ports {io_rgb[9]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[9]}]
set_property PACKAGE_PIN J19 [get_ports {io_rgb[10]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[10]}]
set_property PACKAGE_PIN N19 [get_ports {io_rgb[11]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[11]}]
set_property PACKAGE_PIN N18 [get_ports {io_rgb[0]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[0]}]
set_property PACKAGE_PIN L18 [get_ports {io_rgb[1]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[1]}]
set_property PACKAGE_PIN K18 [get_ports {io_rgb[2]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[2]}]
set_property PACKAGE_PIN J18 [get_ports {io_rgb[3]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[3]}]
set_property PACKAGE_PIN J17 [get_ports {io_rgb[4]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[4]}]
set_property PACKAGE_PIN H17 [get_ports {io_rgb[5]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[5]}]
set_property PACKAGE_PIN G17 [get_ports {io_rgb[6]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[6]}]
set_property PACKAGE_PIN D17 [get_ports {io_rgb[7]}]				
	set_property IOSTANDARD LVCMOS33 [get_ports {io_rgb[7]}]
set_property PACKAGE_PIN P19 [get_ports io_hsync]						
	set_property IOSTANDARD LVCMOS33 [get_ports io_hsync]
set_property PACKAGE_PIN R19 [get_ports io_vsync]						
	set_property IOSTANDARD LVCMOS33 [get_ports io_vsync]

set_property PACKAGE_PIN U18 [get_ports reset]						
        set_property IOSTANDARD LVCMOS33 [get_ports reset]
        
set_property PACKAGE_PIN V17 [get_ports io_sw]						
        set_property IOSTANDARD LVCMOS33 [get_ports io_sw]