sbt run
Multiple main classes detected, select one to run:

 [1] CatGenerateTop
 [2] GenerateIP
 [3] GenerateTop
 [4] Test
 [5] catboard.Main
 [6] mylib.MyTopLevelSim
 [7] mylib.MyTopLevelVerilogCompile / packageBin / packageOptions 0s
 [8] mylib.MyTopLevelVerilogWithCustomConfigMainClass 0s
 [9] mylib.MyTopLevelVhdl
 [10] spinal.lib.com.axi.MasterTopLevelVerilog

1 Enter

[info] running (fork) CatGenerateTop 
[info] [Runtime] SpinalHDL v1.4.3    git head : adf552d8f500e7419fff395b7049228e4bc5de26
[info] [Runtime] JVM max memory : 944.0MiB
[info] [Runtime] Current date : 2021.03.17 17:47:28
[info] [Progress] at 0.000 : Elaborate components
[info] [Progress] at 0.475 : Checks and transforms
[info] [Progress] at 0.766 : Generate Verilog
[info] [Warning] 12 signals were pruned. You can call printPruned on the backend report to get more informations.
[info] [Done] at 1.130
[success] Total time: 40 s, completed Mar 17, 2021, 5:47:29 PM


cp TopLevel.v sim_reset/

~/SpinalKeyboardtest/sim_reset/
verilator -Wall --trace   -cc TopLevel.v --exe --build sim_main.cpp

~/SpinalKeyboardtest/sim_reset/obj_dir $ ./VTopLevel 
Enabling waves...


Simulation complete
