Active-HDL 10.5.217.6767 2019-07-01 22:03:22

Elaboration top modules:
Architecture                  behavior(tb_adder)


--------------------------------------------------------------------------------------------
Entity   | Architecture | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
tb_adder | behavior     | hierarquia |      | 10.5.217.6767 (Windows) | -O3
adder    | behavioral   | hierarquia |      | 10.5.217.6767 (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package            | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
standard                | std        |      |                         | <unavailable>
TEXTIO                  | std        |      |                         | <unavailable>
std_logic_1164          | ieee       |      |                         | <unavailable>
NUMERIC_STD             | ieee       |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------
hierarquia              | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_adder tb_adder behavior


The performance of simulation is reduced. Version Student Edition
