0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sim_1/new/notgate_2_sim.v,1760364648,verilog,,,,notgate_2,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sources_1/new/notgate_2.v,1760364732,verilog,,C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sim_1/new/notgate_2_sim.v,,dual_not_gate,,,,,,,,
