// Seed: 2162600892
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    output tri id_12,
    input supply1 id_13,
    output tri0 id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17
);
  parameter id_19 = 1;
  assign module_1.id_13 = 0;
  wire id_20;
  logic [-1 : 1] id_21;
  ;
endmodule
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire module_1,
    output uwire id_10,
    inout tri id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    output tri1 id_16,
    output wire id_17,
    output supply0 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wor id_21,
    output supply1 id_22,
    input wor id_23
);
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13,
      id_20,
      id_11,
      id_0,
      id_13,
      id_19,
      id_7,
      id_8,
      id_11,
      id_11,
      id_18,
      id_14,
      id_5,
      id_0,
      id_12,
      id_18
  );
  logic id_25;
  assign id_19 = id_25;
endmodule
