// Seed: 1479388331
module module_0 #(
    parameter id_4 = 32'd50
) (
    output tri0 id_0,
    output wire id_1,
    output supply1 id_2
);
  wire _id_4;
  wire id_5;
  wire \id_6 ;
  parameter id_7 = -1 == 1;
  assign module_1.id_2 = 0;
  assign id_5 = id_5;
  logic [-1 : id_4] id_8;
  ;
  assign id_2 = -1;
  wire id_9;
  wire [-1 : -1] id_10;
  assign id_9 = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3,
    output uwire id_4,
    output wire id_5,
    input tri id_6,
    output wand id_7,
    input uwire id_8,
    input supply0 id_9
);
  logic [1 : 1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7
  );
endmodule
