{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651947249961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651947249962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 23:44:09 2022 " "Processing started: Sat May  7 23:44:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651947249962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947249962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC2022 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC2022" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947249962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651947250066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651947250066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arci " "Found design unit 1: datapath-arci" {  } { { "datapath.vhd" "" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256545 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_16bit-arc " "Found design unit 1: sub_16bit-arc" {  } { { "sub_16bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sub_16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_16bit " "Found entity 1: sub_16bit" {  } { { "sub_16bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sub_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend6bit-arc_signextend " "Found design unit 1: sign_extend6bit-arc_signextend" {  } { { "sign_extend6bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sign_extend6bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend6bit " "Found entity 1: sign_extend6bit" {  } { { "sign_extend6bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sign_extend6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend9bit-arc_signextend " "Found design unit 1: sign_extend9bit-arc_signextend" {  } { { "sign_extend9bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sign_extend9bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend9bit " "Found entity 1: sign_extend9bit" {  } { { "sign_extend9bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/sign_extend9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-access1 " "Found design unit 1: ram-access1" {  } { { "ram.vhd" "" { Text "/home/anand/Downloads/CS230_Project/ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/anand/Downloads/CS230_Project/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_2bit-arc " "Found design unit 1: add_2bit-arc" {  } { { "add_2bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/add_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256547 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_2bit " "Found entity 1: add_2bit" {  } { { "add_2bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/add_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxe_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxe_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxe_8bit-arc " "Found design unit 1: muxe_8bit-arc" {  } { { "muxe_8bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxe_8bit " "Found entity 1: muxe_8bit" {  } { { "muxe_8bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder1bit-full_adder1bit " "Found design unit 1: full_adder1bit-full_adder1bit" {  } { { "full_adder1bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/full_adder1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder1bit " "Found entity 1: full_adder1bit" {  } { { "full_adder1bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/full_adder1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxe_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxe_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxe_4bit-arc " "Found design unit 1: muxe_4bit-arc" {  } { { "muxe_4bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxe_4bit " "Found entity 1: muxe_4bit" {  } { { "muxe_4bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_8bit-arc " "Found design unit 1: add_8bit-arc" {  } { { "add_8bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/add_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_8bit " "Found entity 1: add_8bit" {  } { { "add_8bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/add_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_register-arc_my_register " "Found design unit 1: my_register-arc_my_register" {  } { { "my_register.vhd" "" { Text "/home/anand/Downloads/CS230_Project/my_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_register " "Found entity 1: my_register" {  } { { "my_register.vhd" "" { Text "/home/anand/Downloads/CS230_Project/my_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc_register " "Found design unit 1: register_file-arc_register" {  } { { "register_file.vhd" "" { Text "/home/anand/Downloads/CS230_Project/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "/home/anand/Downloads/CS230_Project/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc_alu " "Found design unit 1: alu-arc_alu" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arc_adder " "Found design unit 1: adder-arc_adder" {  } { { "adder.vhd" "" { Text "/home/anand/Downloads/CS230_Project/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256550 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/anand/Downloads/CS230_Project/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_generate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_generate-arc_carry_generate " "Found design unit 1: carry_generate-arc_carry_generate" {  } { { "carry_generate.vhd" "" { Text "/home/anand/Downloads/CS230_Project/carry_generate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_generate " "Found entity 1: carry_generate" {  } { { "carry_generate.vhd" "" { Text "/home/anand/Downloads/CS230_Project/carry_generate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arc_full_adder " "Found design unit 1: full_adder-arc_full_adder" {  } { { "full_adder.vhd" "" { Text "/home/anand/Downloads/CS230_Project/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/anand/Downloads/CS230_Project/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shift7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift7bit-arc " "Found design unit 1: left_shift7bit-arc" {  } { { "left_shift7bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/left_shift7bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift7bit " "Found entity 1: left_shift7bit" {  } { { "left_shift7bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/left_shift7bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxe_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxe_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxe_2bit-arc " "Found design unit 1: muxe_2bit-arc" {  } { { "muxe_2bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxe_2bit " "Found entity 1: muxe_2bit" {  } { { "muxe_2bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Found design unit 1: control-control_arch" {  } { { "control.vhd" "" { Text "/home/anand/Downloads/CS230_Project/control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/anand/Downloads/CS230_Project/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxe_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxe_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxe_3bit-arc " "Found design unit 1: muxe_3bit-arc" {  } { { "muxe_3bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxe_3bit " "Found entity 1: muxe_3bit" {  } { { "muxe_3bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/muxe_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_register1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_register1bit-arc_my_register " "Found design unit 1: my_register1bit-arc_my_register" {  } { { "my_register1bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/my_register1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256553 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_register1bit " "Found entity 1: my_register1bit" {  } { { "my_register1bit.vhd" "" { Text "/home/anand/Downloads/CS230_Project/my_register1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IITB_RISC2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IITB_RISC2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC2022-arci " "Found design unit 1: IITB_RISC2022-arci" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256553 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC2022 " "Found entity 1: IITB_RISC2022" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651947256553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC2022 " "Elaborating entity \"IITB_RISC2022\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651947256593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(76) " "VHDL Process Statement warning at IITB_RISC2022.vhd(76): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(100) " "VHDL Process Statement warning at IITB_RISC2022.vhd(100): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(102) " "VHDL Process Statement warning at IITB_RISC2022.vhd(102): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(106) " "VHDL Process Statement warning at IITB_RISC2022.vhd(106): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(108) " "VHDL Process Statement warning at IITB_RISC2022.vhd(108): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(110) " "VHDL Process Statement warning at IITB_RISC2022.vhd(110): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(112) " "VHDL Process Statement warning at IITB_RISC2022.vhd(112): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(114) " "VHDL Process Statement warning at IITB_RISC2022.vhd(114): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(116) " "VHDL Process Statement warning at IITB_RISC2022.vhd(116): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(118) " "VHDL Process Statement warning at IITB_RISC2022.vhd(118): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(134) " "VHDL Process Statement warning at IITB_RISC2022.vhd(134): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func IITB_RISC2022.vhd(134) " "VHDL Process Statement warning at IITB_RISC2022.vhd(134): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(136) " "VHDL Process Statement warning at IITB_RISC2022.vhd(136): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(138) " "VHDL Process Statement warning at IITB_RISC2022.vhd(138): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func IITB_RISC2022.vhd(142) " "VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout IITB_RISC2022.vhd(142) " "VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout IITB_RISC2022.vhd(142) " "VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluZ IITB_RISC2022.vhd(177) " "VHDL Process Statement warning at IITB_RISC2022.vhd(177): signal \"aluZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func IITB_RISC2022.vhd(203) " "VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout IITB_RISC2022.vhd(203) " "VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout IITB_RISC2022.vhd(203) " "VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(226) " "VHDL Process Statement warning at IITB_RISC2022.vhd(226): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins IITB_RISC2022.vhd(230) " "VHDL Process Statement warning at IITB_RISC2022.vhd(230): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1w IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"t1w\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2w IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"t2w\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3w IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"t3w\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t4w IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"t4w\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluin IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"aluin\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nstate IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"nstate\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"xw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"tempw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"irw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pcw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"pcw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"rfw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"cw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"zw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dmw IITB_RISC2022.vhd(67) " "VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable \"dmw\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dmw IITB_RISC2022.vhd(67) " "Inferred latch for \"dmw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zw IITB_RISC2022.vhd(67) " "Inferred latch for \"zw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cw IITB_RISC2022.vhd(67) " "Inferred latch for \"cw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfw IITB_RISC2022.vhd(67) " "Inferred latch for \"rfw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcw IITB_RISC2022.vhd(67) " "Inferred latch for \"pcw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irw IITB_RISC2022.vhd(67) " "Inferred latch for \"irw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempw IITB_RISC2022.vhd(67) " "Inferred latch for \"tempw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xw IITB_RISC2022.vhd(67) " "Inferred latch for \"xw\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate\[0\] IITB_RISC2022.vhd(67) " "Inferred latch for \"nstate\[0\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256594 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate\[1\] IITB_RISC2022.vhd(67) " "Inferred latch for \"nstate\[1\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate\[2\] IITB_RISC2022.vhd(67) " "Inferred latch for \"nstate\[2\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate\[3\] IITB_RISC2022.vhd(67) " "Inferred latch for \"nstate\[3\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluin\[0\] IITB_RISC2022.vhd(67) " "Inferred latch for \"aluin\[0\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluin\[1\] IITB_RISC2022.vhd(67) " "Inferred latch for \"aluin\[1\]\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4w IITB_RISC2022.vhd(67) " "Inferred latch for \"t4w\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3w IITB_RISC2022.vhd(67) " "Inferred latch for \"t3w\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2w IITB_RISC2022.vhd(67) " "Inferred latch for \"t2w\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1w IITB_RISC2022.vhd(67) " "Inferred latch for \"t1w\" at IITB_RISC2022.vhd(67)" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 "|IITB_RISC2022"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_inst\"" {  } { { "IITB_RISC2022.vhd" "data_inst" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tc datapath.vhd(93) " "Verilog HDL or VHDL warning at datapath.vhd(93): object \"tc\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651947256596 "|IITB_RISC2022|datapath:data_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tz datapath.vhd(93) " "Verilog HDL or VHDL warning at datapath.vhd(93): object \"tz\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651947256596 "|IITB_RISC2022|datapath:data_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register datapath:data_inst\|my_register:pc_reg " "Elaborating entity \"my_register\" for hierarchy \"datapath:data_inst\|my_register:pc_reg\"" {  } { { "datapath.vhd" "pc_reg" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:data_inst\|ram:im " "Elaborating entity \"ram\" for hierarchy \"datapath:data_inst\|ram:im\"" {  } { { "datapath.vhd" "im" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_wr ram.vhd(21) " "VHDL Process Statement warning at ram.vhd(21): signal \"en_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/anand/Downloads/CS230_Project/ram.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256598 "|IITB_RISC2022|datapath:data_inst|ram:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxe_3bit datapath:data_inst\|muxe_3bit:a3muxe " "Elaborating entity \"muxe_3bit\" for hierarchy \"datapath:data_inst\|muxe_3bit:a3muxe\"" {  } { { "datapath.vhd" "a3muxe" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxe_4bit datapath:data_inst\|muxe_4bit:d3muxe " "Elaborating entity \"muxe_4bit\" for hierarchy \"datapath:data_inst\|muxe_4bit:d3muxe\"" {  } { { "datapath.vhd" "d3muxe" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_inst\|register_file:reg " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_inst\|register_file:reg\"" {  } { { "datapath.vhd" "reg" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift7bit datapath:data_inst\|left_shift7bit:l7shift " "Elaborating entity \"left_shift7bit\" for hierarchy \"datapath:data_inst\|left_shift7bit:l7shift\"" {  } { { "datapath.vhd" "l7shift" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend6bit datapath:data_inst\|sign_extend6bit:extend6bit " "Elaborating entity \"sign_extend6bit\" for hierarchy \"datapath:data_inst\|sign_extend6bit:extend6bit\"" {  } { { "datapath.vhd" "extend6bit" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend9bit datapath:data_inst\|sign_extend9bit:extend9bit " "Elaborating entity \"sign_extend9bit\" for hierarchy \"datapath:data_inst\|sign_extend9bit:extend9bit\"" {  } { { "datapath.vhd" "extend9bit" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_inst\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:data_inst\|alu:main_alu\"" {  } { { "datapath.vhd" "main_alu" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csub alu.vhd(19) " "Verilog HDL or VHDL warning at alu.vhd(19): object \"csub\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_sub alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): signal \"output_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inp_temp alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable \"inp_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[0\] alu.vhd(43) " "Inferred latch for \"inp_temp\[0\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[1\] alu.vhd(43) " "Inferred latch for \"inp_temp\[1\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[2\] alu.vhd(43) " "Inferred latch for \"inp_temp\[2\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[3\] alu.vhd(43) " "Inferred latch for \"inp_temp\[3\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[4\] alu.vhd(43) " "Inferred latch for \"inp_temp\[4\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[5\] alu.vhd(43) " "Inferred latch for \"inp_temp\[5\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[6\] alu.vhd(43) " "Inferred latch for \"inp_temp\[6\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[7\] alu.vhd(43) " "Inferred latch for \"inp_temp\[7\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[8\] alu.vhd(43) " "Inferred latch for \"inp_temp\[8\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[9\] alu.vhd(43) " "Inferred latch for \"inp_temp\[9\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[10\] alu.vhd(43) " "Inferred latch for \"inp_temp\[10\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[11\] alu.vhd(43) " "Inferred latch for \"inp_temp\[11\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[12\] alu.vhd(43) " "Inferred latch for \"inp_temp\[12\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[13\] alu.vhd(43) " "Inferred latch for \"inp_temp\[13\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[14\] alu.vhd(43) " "Inferred latch for \"inp_temp\[14\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp_temp\[15\] alu.vhd(43) " "Inferred latch for \"inp_temp\[15\]\" at alu.vhd(43)" {  } { { "alu.vhd" "" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256603 "|IITB_RISC2022|alu:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:data_inst\|alu:main_alu\|adder:adder_element " "Elaborating entity \"adder\" for hierarchy \"datapath:data_inst\|alu:main_alu\|adder:adder_element\"" {  } { { "alu.vhd" "adder_element" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:data_inst\|alu:main_alu\|adder:adder_element\|full_adder:\\sum_element:0:fulladder " "Elaborating entity \"full_adder\" for hierarchy \"datapath:data_inst\|alu:main_alu\|adder:adder_element\|full_adder:\\sum_element:0:fulladder\"" {  } { { "adder.vhd" "\\sum_element:0:fulladder" { Text "/home/anand/Downloads/CS230_Project/adder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate datapath:data_inst\|alu:main_alu\|adder:adder_element\|carry_generate:\\carry_element:0:carrygenerate " "Elaborating entity \"carry_generate\" for hierarchy \"datapath:data_inst\|alu:main_alu\|adder:adder_element\|carry_generate:\\carry_element:0:carrygenerate\"" {  } { { "adder.vhd" "\\carry_element:0:carrygenerate" { Text "/home/anand/Downloads/CS230_Project/adder.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_16bit datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element " "Elaborating entity \"sub_16bit\" for hierarchy \"datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\"" {  } { { "alu.vhd" "subtract_element" { Text "/home/anand/Downloads/CS230_Project/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8bit datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1 " "Elaborating entity \"add_8bit\" for hierarchy \"datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1\"" {  } { { "sub_16bit.vhd" "adder1" { Text "/home/anand/Downloads/CS230_Project/sub_16bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_2bit datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1\|add_2bit:inst1 " "Elaborating entity \"add_2bit\" for hierarchy \"datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1\|add_2bit:inst1\"" {  } { { "add_8bit.vhd" "inst1" { Text "/home/anand/Downloads/CS230_Project/add_8bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1bit datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1\|add_2bit:inst1\|full_adder1bit:inst1 " "Elaborating entity \"full_adder1bit\" for hierarchy \"datapath:data_inst\|alu:main_alu\|sub_16bit:subtract_element\|add_8bit:adder1\|add_2bit:inst1\|full_adder1bit:inst1\"" {  } { { "add_2bit.vhd" "inst1" { Text "/home/anand/Downloads/CS230_Project/add_2bit.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register1bit datapath:data_inst\|my_register1bit:creg " "Elaborating entity \"my_register1bit\" for hierarchy \"datapath:data_inst\|my_register1bit:creg\"" {  } { { "datapath.vhd" "creg" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxe_2bit datapath:data_inst\|muxe_2bit:t4muxe " "Elaborating entity \"muxe_2bit\" for hierarchy \"datapath:data_inst\|muxe_2bit:t4muxe\"" {  } { { "datapath.vhd" "t4muxe" { Text "/home/anand/Downloads/CS230_Project/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "IITB_RISC2022.vhd" "control_inst" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651947256620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651947256838 "|IITB_RISC2022|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "IITB_RISC2022.vhd" "" { Text "/home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651947256838 "|IITB_RISC2022|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651947256838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651947256838 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651947256838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651947256838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651947256863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 23:44:16 2022 " "Processing ended: Sat May  7 23:44:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651947256863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651947256863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651947256863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651947256863 ""}
