LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY pong IS
  PORT (
  clk_50MHz : IN STD_LOGIC; -- system clock
  VGA_red : OUT STD_LOGIC_VECTOR (2 DOWNTO 0); -- VGA outputs
  VGA_green : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
  VGA_blue : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
  VGA_hsync : OUT STD_LOGIC;
  VGA_vsync : OUT STD_LOGIC;
  ADC_CS : OUT STD_LOGIC; -- ADC signals
  ADC_SCLK : OUT STD_LOGIC;
  ADC_SDATA1 : IN STD_LOGIC;
  ADC_SDATA2 : IN STD_LOGIC;
  SW : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
     btn0 : IN STD_LOGIC; -- button to initiate serve
     SEG7_anode : OUT STD_LOGIC_VECTOR (3 DOWNTO 0); -- anodes of four 7-seg displays
        SEG7_seg : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) -- common segments of 7-seg displays
        );
END pong;

ARCHITECTURE Behavioral OF pong IS
 SIGNAL ck_25 : STD_LOGIC := '0'; -- 25 MHz clock to VGA sync module
 -- internal signals to connect modules
 SIGNAL S_red, S_green, S_blue : STD_LOGIC;
 SIGNAL S_vsync : STD_LOGIC;
 SIGNAL S_pixel_row, S_pixel_col : STD_LOGIC_VECTOR (9 DOWNTO 0);
 SIGNAL batpos : STD_LOGIC_VECTOR (9 DOWNTO 0);
 SIGNAL serial_clk, sample_clk : STD_LOGIC;
 SIGNAL adout : STD_LOGIC_VECTOR (11 DOWNTO 0);
 SIGNAL count : STD_LOGIC_VECTOR (9 DOWNTO 0); -- counter to generate ADC clocks
 SIGNAL display : std_logic_vector (15 DOWNTO 0); -- value to be displayed
    SIGNAL led_mpx : STD_LOGIC_VECTOR (1 DOWNTO 0); -- 7-seg multiplexing clock
    SIGNAL cnt : std_logic_vector(20 DOWNTO 0); -- counter to generate timing signals
 COMPONENT adc_if IS
  PORT (
   SCK : IN STD_LOGIC;
   SDATA1 : IN STD_LOGIC;
   SDATA2 : IN STD_LOGIC;
   CS : IN STD_LOGIC;
   data_1 : OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
   data_2 : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
  );
 END COMPONENT;
 COMPONENT bat_n_ball IS
  PORT (
   v_sync : IN STD_LOGIC;
   pixel_row : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
   pixel_col : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
   bat_x : IN STD_LOGIC_VECTOR (9 DOWNTO 0);
   serve : IN STD_LOGIC;
   red : OUT STD_LOGIC;
   green : OUT STD_LOGIC;
   blue : OUT STD_LOGIC;
   SW : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
   hits : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
  );
 END COMPONENT;
 COMPONENT vga_sync IS
  PORT (
   clock_25MHz : IN STD_LOGIC;
   red : IN STD_LOGIC;
   green : IN STD_LOGIC;
   blue : IN STD_LOGIC;
   red_out : OUT STD_LOGIC;
   green_out : OUT STD_LOGIC;
   blue_out : OUT STD_LOGIC;
   hsync : OUT STD_LOGIC;
   vsync : OUT STD_LOGIC;
   pixel_row : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
   pixel_col : OUT STD_LOGIC_VECTOR (9 DOWNTO 0)
  );
 END COMPONENT;
 COMPONENT leddec16 IS
            PORT (
                dig : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
                data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                anode : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
                seg : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
            );
        END COMPONENT;
BEGIN
 -- Process to generate clock signals
 ckp : PROCESS
 BEGIN
  WAIT UNTIL rising_edge(clk_50MHz);
  ck_25 <= NOT ck_25; -- 25MHz clock for VGA modules
  count <= count + 1; -- counter to generate ADC timing signals
  cnt <= cnt + 1;
 END PROCESS;
 led_mpx <= cnt(18 DOWNTO 17); -- 7-seg multiplexing clock
 serial_clk <= NOT count(4); -- 1.5 MHz serial clock for ADC
 ADC_SCLK <= serial_clk;
 sample_clk <= count(9); -- sampling clock is low for 16 SCLKs
 ADC_CS <= sample_clk;
 -- Multiplies ADC output (0-4095) by 5/32 to give bat position (0-640)
 batpos <= ('0' & adout(11 DOWNTO 3)) + adout(11 DOWNTO 5);
 -- set least significant bits of VGA video to '0'
 VGA_red(1 DOWNTO 0) <= "00";
 VGA_green(1 DOWNTO 0) <= "00";
 VGA_blue(0) <= '0';
 adc : adc_if
 PORT MAP(-- instantiate ADC serial to parallel interface
  SCK => serial_clk, 
  CS => sample_clk, 
  SDATA1 => ADC_SDATA1, 
  SDATA2 => ADC_SDATA2, 
  data_1 => OPEN, 
  data_2 => adout 
  );
  add_bb : bat_n_ball
  PORT MAP(--instantiate bat and ball component
   v_sync => S_vsync, 
   pixel_row => S_pixel_row, 
   pixel_col => S_pixel_col, 
   bat_x => batpos, 
   serve => btn0, 
   red => S_red, 
   green => S_green, 
   blue => S_blue,
   SW => SW,
   hits => display
  );
  vga_driver : vga_sync
  PORT MAP(--instantiate vga_sync component
   clock_25MHz => ck_25, 
   red => S_red, 
   green => S_green, 
   blue => S_blue, 
   red_out => VGA_red(2), 
   green_out => VGA_green(2), 
   blue_out => VGA_blue(1), 
   pixel_row => S_pixel_row, 
   pixel_col => S_pixel_col, 
   hsync => VGA_hsync, 
   vsync => S_vsync
  );
  VGA_vsync <= S_vsync; --connect output vsync
  led1 : leddec16
        PORT MAP(
             dig => led_mpx, data => display, 
             anode => SEG7_anode, seg => SEG7_seg
        );
END Behavioral;
