

================================================================
== Vitis HLS Report for 'trVecAccum_Pipeline_loop_1'
================================================================
* Date:           Sun Jun 23 03:33:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        2|     1279|  10.000 ns|  6.395 us|    2|  1279|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_1  |        0|     1277|         8|          5|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      32|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|      205|     219|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     103|    -|
|Register             |        -|     -|      113|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      318|     354|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  205|  219|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_125_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln15_fu_119_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    8|         16|
    |ap_sig_allocacmp_s_1_load    |   9|          2|   32|         64|
    |j_fu_60                      |   9|          2|    8|         16|
    |s_1_fu_56                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 103|         22|   85|        174|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_reg_199               |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln15_reg_190            |   1|   0|    1|          0|
    |j_fu_60                      |   8|   0|    8|          0|
    |s_1_fu_56                    |  32|   0|   32|          0|
    |s_2_reg_214                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 113|   0|  113|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  trVecAccum_Pipeline_loop_1|  return value|
|s               |   in|   32|     ap_none|                           s|        scalar|
|i               |   in|    8|     ap_none|                           i|        scalar|
|ii              |   in|   16|     ap_none|                          ii|        scalar|
|a_address0      |  out|   16|   ap_memory|                           a|         array|
|a_ce0           |  out|    1|   ap_memory|                           a|         array|
|a_q0            |   in|   32|   ap_memory|                           a|         array|
|s_1_out         |  out|   32|      ap_vld|                     s_1_out|       pointer|
|s_1_out_ap_vld  |  out|    1|      ap_vld|                     s_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------+--------------+

