LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec4to16 IS
PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
En : IN STD_LOGIC ;
y : OUT STD_LOGIC_VECTOR(0 TO 15) ) ;
END dec4to16;

ARCHITECTURE Behavior OF dec4to16 IS
SIGNAL Enw : STD_LOGIC;
BEGIN
Enw <= En & w ;
PROCESS (Enw)
BEGIN
CASE Enw IS
	WHEN "0100" =>
		y <= "10000000";
	WHEN "0101" =>
		y <= "01000000";
	WHEN "0110" =>
		y <= "00100000";
	WHEN "0111" =>
		y <= "00010000";
	WHEN "1000" =>
		y <= "00001000";
	WHEN "1001" =>
		y <= "00000100";
	WHEN "1010" =>
		y <= "00000010";
	WHEN "1011" =>
		y <= "00000001";
   WHEN "0100" =>
		y <= "10000000";
	WHEN "0101" =>
		y <= "01000000";
	WHEN "0110" =>
		y <= "00100000";
	WHEN "0111" =>
		y <= "00010000";
	WHEN "1000" =>
		y <= "00001000";
	WHEN "1001" =>
		y <= "00000100";
	WHEN "1010" =>
		y <= "00000010";
	WHEN "1011" =>
		y <= "00000001";
	WHEN OTHERS => 
		y <= "0000000000000000";
		END CASE;
		END PROCESS;
END ARCHITECTURE Behavior ;
