<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>openMMC: CHIP: LPC17xx/40xx Clock Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">openMMC
   </div>
   <div id="projectbrief">IPMControllerforAFCBoards</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC17xx/40xx Clock Driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf04369ab801acde194d9ffa65437364b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf04369ab801acde194d9ffa65437364b">SYSCTL_OSCRANGE_15_25</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf04369ab801acde194d9ffa65437364b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cc793271161c9b49e27345956b527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga590cc793271161c9b49e27345956b527">SYSCTL_OSCEC</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga590cc793271161c9b49e27345956b527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0252af1bba39952df3137fc471ae395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gae0252af1bba39952df3137fc471ae395">SYSCTL_OSCSTAT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gae0252af1bba39952df3137fc471ae395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gadec816f1cc26d1b3c4a954d5e791e9c0">SYSCTL_IRC_FREQ</a>&#160;&#160;&#160;(4000000)</td></tr>
<tr class="separator:gadec816f1cc26d1b3c4a954d5e791e9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f6b62e70d59854ada7a72d6a01893d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga78f6b62e70d59854ada7a72d6a01893d">SYSCTL_PLL_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga78f6b62e70d59854ada7a72d6a01893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e33171ff00818ed7a62cd953eadc725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga4e33171ff00818ed7a62cd953eadc725">SYSCTL_PLL_CONNECT</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4e33171ff00818ed7a62cd953eadc725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41b20558f47e27cbe618dbe33db470a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gac41b20558f47e27cbe618dbe33db470a">SYSCTL_PLL0STS_ENABLED</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gac41b20558f47e27cbe618dbe33db470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed64c74717a9360b3f6ee8756c5cfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga6ed64c74717a9360b3f6ee8756c5cfd0">SYSCTL_PLL0STS_CONNECTED</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga6ed64c74717a9360b3f6ee8756c5cfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6facab939c95a89e63fc07b960f0348a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga6facab939c95a89e63fc07b960f0348a">SYSCTL_PLL0STS_LOCKED</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga6facab939c95a89e63fc07b960f0348a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0301239d0c370ef97a1e9463f9d17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gabb0301239d0c370ef97a1e9463f9d17d">SYSCTL_PLL1STS_ENABLED</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gabb0301239d0c370ef97a1e9463f9d17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0193028000d11642d35e6e69776258ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga0193028000d11642d35e6e69776258ed">SYSCTL_PLL1STS_CONNECTED</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0193028000d11642d35e6e69776258ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4885e14837c3f1cc44d84e24805f382f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga4885e14837c3f1cc44d84e24805f382f">SYSCTL_PLL1STS_LOCKED</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga4885e14837c3f1cc44d84e24805f382f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga82e75cbe777e79f448fec3987ddd978e"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga16115d41e6af3d543d4c5457d8d8343c">CHIP_SYSCTL_CLOCK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a></td></tr>
<tr class="separator:ga82e75cbe777e79f448fec3987ddd978e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983f42d70f3939d1f1b46673e9e1f838"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga1eb1eeae65911ee3e97009ae1d31d03f">CHIP_SYSCTL_CCLKSRC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a></td></tr>
<tr class="separator:ga983f42d70f3939d1f1b46673e9e1f838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda7fd6d13922330ce9344dbc4ec85b7"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#gab8e9f23b5fc6f78e50dbe7310743573d">CHIP_SYSCTL_PLLCLKSRC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a></td></tr>
<tr class="separator:gacda7fd6d13922330ce9344dbc4ec85b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga16115d41e6af3d543d4c5457d8d8343c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga16115d41e6af3d543d4c5457d8d8343c">CHIP_SYSCTL_CLOCK</a> { <br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca81c35fc0c5c45ce39052b0f4c1a662d6">SYSCTL_CLOCK_RSVD0</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca56ba4c9be10a5ad04802118bcfc93462">SYSCTL_CLOCK_TIMER0</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca8c317a092452670b72d96b7541054481">SYSCTL_CLOCK_TIMER1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cadbdc5e66061c50a150c2e83f34937d35">SYSCTL_CLOCK_UART0</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cac74cbe5e9b1b6843d4d2ccf1683c823b">SYSCTL_CLOCK_UART1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343caa02c215d8dce02e90b24fe196b7732b9">SYSCTL_CLOCK_RSVD5</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cad2c05edf717b8e25d5818ef40e6f6b7e">SYSCTL_CLOCK_PWM1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cad2b351e81e7d26de1380a45fd54fba34">SYSCTL_CLOCK_I2C0</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cac3d64ffb762c9d47d648e29517ac75e3">SYSCTL_CLOCK_SPI</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca584cca9c1a5b27c2644d5c35e45968e9">SYSCTL_CLOCK_RTC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca43b7f1867997b2ac597faf58b498709b">SYSCTL_CLOCK_SSP1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca49aceae17e98521485ce5d6a1321b749">SYSCTL_CLOCK_RSVD11</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cac4fd0cef82c82f7fc5983d88ae5b1634">SYSCTL_CLOCK_ADC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca3b2121b4604dda5ba85332c6f855192c">SYSCTL_CLOCK_CAN1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca87fcb2dcc94fa2a6532820e016d19d72">SYSCTL_CLOCK_CAN2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca38b4384a5ad94c76d25aa81dd97e2d52">SYSCTL_CLOCK_GPIO</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cafb95f99654461d027a5579f0d5a9c94d">SYSCTL_CLOCK_RIT</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca24c6fa5a8ddc63ef563ade2ad3ffdbab">SYSCTL_CLOCK_MCPWM</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cac08c68359b2ad88c0e76b7044e75166a">SYSCTL_CLOCK_QEI</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca049f8753b4621c998b51e56d55d4e5c4">SYSCTL_CLOCK_I2C1</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca79ed37a9ea0f92c426512759e045a42b">SYSCTL_CLOCK_RSVD20</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343caa89c9c84ce5480d449a1c02c9fe3e970">SYSCTL_CLOCK_SSP0</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca90c809bf197e7ebb605891a01a541141">SYSCTL_CLOCK_TIMER2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cabfb3c4bdb298080f7a1a054d37d44404">SYSCTL_CLOCK_TIMER3</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca4cc9e0a3d0bc512079f7b78778afc3d4">SYSCTL_CLOCK_UART2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343caafa2fc465c99af3c97c72989094b39ce">SYSCTL_CLOCK_UART3</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343caf818e9967f8246970e2bcadef157da38">SYSCTL_CLOCK_I2C2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca885559e474e10e471f8af9ce731dd295">SYSCTL_CLOCK_I2S</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca592460b8d6b4f6c65b2b1dbb7d246565">SYSCTL_CLOCK_RSVD28</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca195ba2cfb4c74845e67c57ff9aa7731e">SYSCTL_CLOCK_GPDMA</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cabfe552c78fb92a868d403e54989720e4">SYSCTL_CLOCK_ENET</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca8f762d4d116ca94819a7b12a93902766">SYSCTL_CLOCK_USB</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca87ab2286d3631b07746cda6b4c30b3fb">SYSCTL_CLOCK_RSVD32</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca8f86898e13192c9222dd36a1b371a9ee">SYSCTL_CLOCK_RSVD33</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343cae52409dbf8fae7cd74062cbd52dd7898">SYSCTL_CLOCK_RSVD34</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga16115d41e6af3d543d4c5457d8d8343ca9223baa387951ae98e14628c3bc7b238">SYSCTL_CLOCK_RSVD35</a>
<br/>
 }</td></tr>
<tr class="separator:ga16115d41e6af3d543d4c5457d8d8343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb1eeae65911ee3e97009ae1d31d03f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga1eb1eeae65911ee3e97009ae1d31d03f">CHIP_SYSCTL_CCLKSRC</a> { <a class="el" href="group__CLOCK__17XX__40XX.html#gga1eb1eeae65911ee3e97009ae1d31d03faac9d326b25dd6dadba459ffdcfe0679a">SYSCTL_CCLKSRC_SYSCLK</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga1eb1eeae65911ee3e97009ae1d31d03fac78f32749b26834cfa6eca8b321eb5c4">SYSCTL_CCLKSRC_MAINPLL</a>
 }</td></tr>
<tr class="separator:ga1eb1eeae65911ee3e97009ae1d31d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e9f23b5fc6f78e50dbe7310743573d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gab8e9f23b5fc6f78e50dbe7310743573d">CHIP_SYSCTL_PLLCLKSRC</a> { <a class="el" href="group__CLOCK__17XX__40XX.html#ggab8e9f23b5fc6f78e50dbe7310743573da37d972735f72955a65f80ab847e79b01">SYSCTL_PLLCLKSRC_IRC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab8e9f23b5fc6f78e50dbe7310743573daf9e797188ff50eb46eff50659e4dbe5b">SYSCTL_PLLCLKSRC_MAINOSC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab8e9f23b5fc6f78e50dbe7310743573da16cf0ead06505ecbc97c494aa25271ec">SYSCTL_PLLCLKSRC_RTC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab8e9f23b5fc6f78e50dbe7310743573da4601189c3ae5266a2082616dbc4fab88">SYSCTL_PLLCLKSRC_RESERVED2</a>
 }</td></tr>
<tr class="separator:gab8e9f23b5fc6f78e50dbe7310743573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cd58034824b8c55c223a280dbe4f5f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gab4cd58034824b8c55c223a280dbe4f5f">CHIP_SYSCTL_CLKDIV_T</a> { <br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#ggab4cd58034824b8c55c223a280dbe4f5fababea016352a9ca64fea719fb4412ef6">SYSCTL_CLKDIV_4</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab4cd58034824b8c55c223a280dbe4f5fa4baf31dc2398a88a09efa12908f55de8">SYSCTL_CLKDIV_1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab4cd58034824b8c55c223a280dbe4f5fa72c48ef412b6e1faff48d0c99e5cd054">SYSCTL_CLKDIV_2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#ggab4cd58034824b8c55c223a280dbe4f5fabc9078b64a0ff1aeae07f4b368dc8c83">SYSCTL_CLKDIV_8</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#ggab4cd58034824b8c55c223a280dbe4f5fa678aeda87f553f411fde9db405eae7b0">SYSCTL_CLKDIV_6_CCAN</a> = SYSCTL_CLKDIV_8
<br/>
 }</td></tr>
<tr class="separator:gab4cd58034824b8c55c223a280dbe4f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af78c5752bdd11a908ec9b11e2ecffc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a> { <br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca1926129fd9b8fac6dad57118b014f84a">SYSCTL_PCLK_WDT</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca1448dc1a9d4d7a14e321ed81799c9605">SYSCTL_PCLK_TIMER0</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcadfd97ef2fe3fb445f686b1f8ae57128e">SYSCTL_PCLK_TIMER1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca087ccdcc9b8cec592dc96b6763d788aa">SYSCTL_PCLK_UART0</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca499f6a3f2a5e6660ddcfb0fb2a009900">SYSCTL_PCLK_UART1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcaa772b573f61d59479c2a533177553169">SYSCTL_PCLK_RSVD5</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca311a24ae2c4859659415e154bf072561">SYSCTL_PCLK_PWM1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca657839090f7d2f42a3bc3fa1f3c59fba">SYSCTL_PCLK_I2C0</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcac541bf00dc6f98725e10eff259036b99">SYSCTL_PCLK_SPI</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcae20e32edfa5e1916117efcd09a1b391e">SYSCTL_PCLK_RSVD9</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcacc58a0a949b3f3575888c7a78b264149">SYSCTL_PCLK_SSP1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcab522fb67b458eaf246640980e4637eb7">SYSCTL_PCLK_DAC</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcab49303db4977d21cc56f0013ad1a871b">SYSCTL_PCLK_ADC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca705eca5869b2ace1ab8c8ad5314c7b82">SYSCTL_PCLK_CAN1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca2fdc83d17b0dde197c26fe9cc88ca53b">SYSCTL_PCLK_CAN2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca0583a9c86ca9acece033f7fd6039918d">SYSCTL_PCLK_ACF</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcaba1c3dcb8c0b6a6abfaf816724d4a327">SYSCTL_PCLK_QEI</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcac2b81625bec8bce115f234c43c29c6b9">SYSCTL_PCLK_GPIOINT</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca7ba060a6d0cd08e0c59ecde53c3414f2">SYSCTL_PCLK_PCB</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca1b9d65047bf6b591fc6d0f727220d4de">SYSCTL_PCLK_I2C1</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca51c624f989895b6576ee20f34c4ac74c">SYSCTL_PCLK_RSVD20</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca2065d00a064f53e7fda71d889b915120">SYSCTL_PCLK_SSP0</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca2533ed73fdf75fd8aa0b9bb940359352">SYSCTL_PCLK_TIMER2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca1bcff0fa7162731aabdf2c8caf3d20a1">SYSCTL_PCLK_TIMER3</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcac69b388d3f8ba25f45655234d8f67989">SYSCTL_PCLK_UART2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca3ea879ecbf5fa15df6db684526c51fb5">SYSCTL_PCLK_UART3</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffcad1901243cccd1348023eb39cd0e412c1">SYSCTL_PCLK_I2C2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca061bff3ae7e4d2e4b347228794634673">SYSCTL_PCLK_I2S</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca2f4d88a1e9f5b151db0c003408cf1fe2">SYSCTL_PCLK_RSVD28</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca5cb2ed800715d5999dfac3f3ccfeb079">SYSCTL_PCLK_RIT</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca58962df6d92194bad37a14bfd5893d9e">SYSCTL_PCLK_SYSCON</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga7af78c5752bdd11a908ec9b11e2ecffca5e3c0edb08224a3444f222a71f857a88">SYSCTL_PCLK_MCPWM</a>
<br/>
 }</td></tr>
<tr class="separator:ga7af78c5752bdd11a908ec9b11e2ecffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> { <br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3">SYSCTL_CLKOUTSRC_CPU</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec">SYSCTL_CLKOUTSRC_MAINOSC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632">SYSCTL_CLKOUTSRC_IRC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b">SYSCTL_CLKOUTSRC_USB</a>, 
<br/>
&#160;&#160;<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc">SYSCTL_CLKOUTSRC_RTC</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292aa48809bd458c8e9f3e965a725da76c91">SYSCTL_CLKOUTSRC_RESERVED1</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292a26ea8e124dd206e26a8d561d146027b4">SYSCTL_CLKOUTSRC_RESERVED2</a>, 
<a class="el" href="group__CLOCK__17XX__40XX.html#gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943">SYSCTL_CLKOUTSRC_RESERVED3</a>
<br/>
 }</td></tr>
<tr class="separator:ga157c4adb8f619a3aaf58dacca66a9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2f3b19dee294433937973fb4fedfe3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga2f3b19dee294433937973fb4fedfe3f6">Chip_Clock_EnablePLL</a> (<a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> PLLNum, uint32_t flags)</td></tr>
<tr class="memdesc:ga2f3b19dee294433937973fb4fedfe3f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or connects a PLL.  <a href="#ga2f3b19dee294433937973fb4fedfe3f6">More...</a><br/></td></tr>
<tr class="separator:ga2f3b19dee294433937973fb4fedfe3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9589b6a14d39653503be3693990f8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga3b9589b6a14d39653503be3693990f8f">Chip_Clock_DisablePLL</a> (<a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> PLLNum, uint32_t flags)</td></tr>
<tr class="memdesc:ga3b9589b6a14d39653503be3693990f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables or disconnects a PLL.  <a href="#ga3b9589b6a14d39653503be3693990f8f">More...</a><br/></td></tr>
<tr class="separator:ga3b9589b6a14d39653503be3693990f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a2dd4c6aae5d6b830f7cf529ec8773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf4a2dd4c6aae5d6b830f7cf529ec8773">Chip_Clock_SetupPLL</a> (<a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> PLLNum, uint32_t msel, uint32_t psel)</td></tr>
<tr class="memdesc:gaf4a2dd4c6aae5d6b830f7cf529ec8773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up a PLL.  <a href="#gaf4a2dd4c6aae5d6b830f7cf529ec8773">More...</a><br/></td></tr>
<tr class="separator:gaf4a2dd4c6aae5d6b830f7cf529ec8773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a134e114a19fdf625326f8258e4652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga30a134e114a19fdf625326f8258e4652">Chip_Clock_GetPLLStatus</a> (<a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> PLLNum)</td></tr>
<tr class="memdesc:ga30a134e114a19fdf625326f8258e4652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns PLL status.  <a href="#ga30a134e114a19fdf625326f8258e4652">More...</a><br/></td></tr>
<tr class="separator:ga30a134e114a19fdf625326f8258e4652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga63e9e5918d1a8b0d1c5811c3f0189846">Chip_Clock_IsMainPLLEnabled</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL0 enable status.  <a href="#ga63e9e5918d1a8b0d1c5811c3f0189846">More...</a><br/></td></tr>
<tr class="separator:ga63e9e5918d1a8b0d1c5811c3f0189846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0915951815b5bd5e32b7220784a96032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga0915951815b5bd5e32b7220784a96032">Chip_Clock_IsUSBPLLEnabled</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga0915951815b5bd5e32b7220784a96032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL1 enable status.  <a href="#ga0915951815b5bd5e32b7220784a96032">More...</a><br/></td></tr>
<tr class="separator:ga0915951815b5bd5e32b7220784a96032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaaa21bfa511cd25dc4f4394709dc58ced">Chip_Clock_IsMainPLLLocked</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL0 lock status.  <a href="#gaaa21bfa511cd25dc4f4394709dc58ced">More...</a><br/></td></tr>
<tr class="separator:gaaa21bfa511cd25dc4f4394709dc58ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a614530296b96ef560bd2986277c3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gae0a614530296b96ef560bd2986277c3e">Chip_Clock_IsUSBPLLLocked</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gae0a614530296b96ef560bd2986277c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL1 lock status.  <a href="#gae0a614530296b96ef560bd2986277c3e">More...</a><br/></td></tr>
<tr class="separator:gae0a614530296b96ef560bd2986277c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbf783493d584cf1cf130763599a247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga4cbf783493d584cf1cf130763599a247">Chip_Clock_IsMainPLLConnected</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga4cbf783493d584cf1cf130763599a247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL0 connect status.  <a href="#ga4cbf783493d584cf1cf130763599a247">More...</a><br/></td></tr>
<tr class="separator:ga4cbf783493d584cf1cf130763599a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8ad0dfc57700cefd53a0beb81955f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7c8ad0dfc57700cefd53a0beb81955f3">Chip_Clock_IsUSBPLLConnected</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga7c8ad0dfc57700cefd53a0beb81955f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read PLL1 lock status.  <a href="#ga7c8ad0dfc57700cefd53a0beb81955f3">More...</a><br/></td></tr>
<tr class="separator:ga7c8ad0dfc57700cefd53a0beb81955f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970e95c74fe056b7d846004c90a58012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga970e95c74fe056b7d846004c90a58012">Chip_Clock_EnableCrystal</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga970e95c74fe056b7d846004c90a58012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the external Crystal oscillator.  <a href="#ga970e95c74fe056b7d846004c90a58012">More...</a><br/></td></tr>
<tr class="separator:ga970e95c74fe056b7d846004c90a58012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cb29b84e27240e44c6ab89775bac97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaa6cb29b84e27240e44c6ab89775bac97">Chip_Clock_IsCrystalEnabled</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaa6cb29b84e27240e44c6ab89775bac97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the external Crystal oscillator is enabled.  <a href="#gaa6cb29b84e27240e44c6ab89775bac97">More...</a><br/></td></tr>
<tr class="separator:gaa6cb29b84e27240e44c6ab89775bac97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6887346857de2ee7ec4d0cbc0b8d8396"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga6887346857de2ee7ec4d0cbc0b8d8396">Chip_Clock_SetCrystalRangeHi</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga6887346857de2ee7ec4d0cbc0b8d8396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the external crystal oscillator range to 15Mhz - 25MHz.  <a href="#ga6887346857de2ee7ec4d0cbc0b8d8396">More...</a><br/></td></tr>
<tr class="separator:ga6887346857de2ee7ec4d0cbc0b8d8396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d93c4a5c3330839f8813d7d5bb55fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga9d93c4a5c3330839f8813d7d5bb55fd8">Chip_Clock_SetCrystalRangeLo</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga9d93c4a5c3330839f8813d7d5bb55fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the external crystal oscillator range to 1Mhz - 20MHz.  <a href="#ga9d93c4a5c3330839f8813d7d5bb55fd8">More...</a><br/></td></tr>
<tr class="separator:ga9d93c4a5c3330839f8813d7d5bb55fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4cc965838cf2c5cddafd07aa66a790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga4d4cc965838cf2c5cddafd07aa66a790">Chip_Clock_FeedPLL</a> (<a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a> PLLNum)</td></tr>
<tr class="memdesc:ga4d4cc965838cf2c5cddafd07aa66a790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feeds a PLL.  <a href="#ga4d4cc965838cf2c5cddafd07aa66a790">More...</a><br/></td></tr>
<tr class="separator:ga4d4cc965838cf2c5cddafd07aa66a790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63024a1f928ba359c4f4cac7e48fe39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gac63024a1f928ba359c4f4cac7e48fe39">Chip_Clock_EnablePeriphClock</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:gac63024a1f928ba359c4f4cac7e48fe39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables power and clocking for a peripheral.  <a href="#gac63024a1f928ba359c4f4cac7e48fe39">More...</a><br/></td></tr>
<tr class="separator:gac63024a1f928ba359c4f4cac7e48fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga1bcb3f29f3cfbe896517e7bb6ebeaf03">Chip_Clock_DisablePeriphClock</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables power and clocking for a peripheral.  <a href="#ga1bcb3f29f3cfbe896517e7bb6ebeaf03">More...</a><br/></td></tr>
<tr class="separator:ga1bcb3f29f3cfbe896517e7bb6ebeaf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga0d7f762be4d4293d10d379fcc0b2388b">Chip_Clock_IsPeripheralClockEnabled</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a> clk)</td></tr>
<tr class="memdesc:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns power enables state for a peripheral.  <a href="#ga0d7f762be4d4293d10d379fcc0b2388b">More...</a><br/></td></tr>
<tr class="separator:ga0d7f762be4d4293d10d379fcc0b2388b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaefeafe3f6ad6d2690c252e6cfcc826dd">Chip_Clock_SetCPUClockSource</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the current CPU clock source.  <a href="#gaefeafe3f6ad6d2690c252e6cfcc826dd">More...</a><br/></td></tr>
<tr class="separator:gaefeafe3f6ad6d2690c252e6cfcc826dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a5acda2829b05c81326606630b7238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga84a5acda2829b05c81326606630b7238">Chip_Clock_GetCPUClockSource</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga84a5acda2829b05c81326606630b7238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU clock source.  <a href="#ga84a5acda2829b05c81326606630b7238">More...</a><br/></td></tr>
<tr class="separator:ga84a5acda2829b05c81326606630b7238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88a9722800b98c3ea3cccb572c54230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf88a9722800b98c3ea3cccb572c54230">Chip_Clock_SetCPUClockDiv</a> (uint32_t div)</td></tr>
<tr class="memdesc:gaf88a9722800b98c3ea3cccb572c54230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the CPU clock divider.  <a href="#gaf88a9722800b98c3ea3cccb572c54230">More...</a><br/></td></tr>
<tr class="separator:gaf88a9722800b98c3ea3cccb572c54230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga3e1ef8ac1f9c19b33016c914b01fd9a4">Chip_Clock_GetCPUClockDiv</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the CPU clock divider.  <a href="#ga3e1ef8ac1f9c19b33016c914b01fd9a4">More...</a><br/></td></tr>
<tr class="separator:ga3e1ef8ac1f9c19b33016c914b01fd9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63a884704ec0b314373e34165f62963"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gae63a884704ec0b314373e34165f62963">Chip_Clock_SetUSBClockDiv</a> (uint32_t div)</td></tr>
<tr class="memdesc:gae63a884704ec0b314373e34165f62963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the USB clock divider.  <a href="#gae63a884704ec0b314373e34165f62963">More...</a><br/></td></tr>
<tr class="separator:gae63a884704ec0b314373e34165f62963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga5852bdb5470a03988aaae8c68e3fb5fd">Chip_Clock_GetUSBClockDiv</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the USB clock divider.  <a href="#ga5852bdb5470a03988aaae8c68e3fb5fd">More...</a><br/></td></tr>
<tr class="separator:ga5852bdb5470a03988aaae8c68e3fb5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeba4ec298c7ad2cf1627f9add199d02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gadeba4ec298c7ad2cf1627f9add199d02">Chip_Clock_SetMainPLLSource</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a> src)</td></tr>
<tr class="memdesc:gadeba4ec298c7ad2cf1627f9add199d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a input clock source for SYSCLK.  <a href="#gadeba4ec298c7ad2cf1627f9add199d02">More...</a><br/></td></tr>
<tr class="separator:gadeba4ec298c7ad2cf1627f9add199d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf678411ef6cde49c95c603030554fa9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <br class="typebreak"/>
<a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf678411ef6cde49c95c603030554fa9d">Chip_Clock_GetMainPLLSource</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaf678411ef6cde49c95c603030554fa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the input clock source for SYSCLK.  <a href="#gaf678411ef6cde49c95c603030554fa9d">More...</a><br/></td></tr>
<tr class="separator:gaf678411ef6cde49c95c603030554fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab218e9b1ee5377bd662e516420e863ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gab218e9b1ee5377bd662e516420e863ea">Chip_Clock_SetPCLKDiv</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a> clk, <a class="el" href="group__CLOCK__17XX__40XX.html#gab4cd58034824b8c55c223a280dbe4f5f">CHIP_SYSCTL_CLKDIV_T</a> div)</td></tr>
<tr class="memdesc:gab218e9b1ee5377bd662e516420e863ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a clock divider for a peripheral.  <a href="#gab218e9b1ee5377bd662e516420e863ea">More...</a><br/></td></tr>
<tr class="separator:gab218e9b1ee5377bd662e516420e863ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae547e3a0b782d9ef8135f98bd92fc9e8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gae547e3a0b782d9ef8135f98bd92fc9e8">Chip_Clock_GetPCLKDiv</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a> clk)</td></tr>
<tr class="memdesc:gae547e3a0b782d9ef8135f98bd92fc9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a clock divider for a peripheral.  <a href="#gae547e3a0b782d9ef8135f98bd92fc9e8">More...</a><br/></td></tr>
<tr class="separator:gae547e3a0b782d9ef8135f98bd92fc9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga0e8ed739d1ffa5480fc028b08a751d28">Chip_Clock_SetCLKOUTSource</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a> src, uint32_t div)</td></tr>
<tr class="memdesc:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects a source clock and divider rate for the CLKOUT pin.  <a href="#ga0e8ed739d1ffa5480fc028b08a751d28">More...</a><br/></td></tr>
<tr class="separator:ga0e8ed739d1ffa5480fc028b08a751d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga6b9661b89b2284e6f09af0e77303f9d2">Chip_Clock_EnableCLKOUT</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock on the CLKOUT pin.  <a href="#ga6b9661b89b2284e6f09af0e77303f9d2">More...</a><br/></td></tr>
<tr class="separator:ga6b9661b89b2284e6f09af0e77303f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c79d2ff63948102a6addd4222c4879"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga87c79d2ff63948102a6addd4222c4879">Chip_Clock_DisableCLKOUT</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga87c79d2ff63948102a6addd4222c4879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock on the CLKOUT pin.  <a href="#ga87c79d2ff63948102a6addd4222c4879">More...</a><br/></td></tr>
<tr class="separator:ga87c79d2ff63948102a6addd4222c4879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01120c20f4485599176f9b46a34b70fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga01120c20f4485599176f9b46a34b70fe">Chip_Clock_IsCLKOUTEnabled</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga01120c20f4485599176f9b46a34b70fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the CLKOUT activity indication status.  <a href="#ga01120c20f4485599176f9b46a34b70fe">More...</a><br/></td></tr>
<tr class="separator:ga01120c20f4485599176f9b46a34b70fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ea9f95eed11d2bfa470b473232456e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga32ea9f95eed11d2bfa470b473232456e">Chip_Clock_GetMainOscRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga32ea9f95eed11d2bfa470b473232456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the main oscillator clock rate.  <a href="#ga32ea9f95eed11d2bfa470b473232456e">More...</a><br/></td></tr>
<tr class="separator:ga32ea9f95eed11d2bfa470b473232456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaa8db0ad49f51bf5d6870181e77249c2b">Chip_Clock_GetIntOscRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the internal oscillator (IRC) clock rate.  <a href="#gaa8db0ad49f51bf5d6870181e77249c2b">More...</a><br/></td></tr>
<tr class="separator:gaa8db0ad49f51bf5d6870181e77249c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b01351fd2019749b1f1d18dfd263f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga64b01351fd2019749b1f1d18dfd263f0">Chip_Clock_GetRTCOscRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga64b01351fd2019749b1f1d18dfd263f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the RTC oscillator clock rate.  <a href="#ga64b01351fd2019749b1f1d18dfd263f0">More...</a><br/></td></tr>
<tr class="separator:ga64b01351fd2019749b1f1d18dfd263f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec133465745ce56e49b184185f8252e1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaec133465745ce56e49b184185f8252e1">Chip_Clock_GetSYSCLKRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaec133465745ce56e49b184185f8252e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current SYSCLK clock rate.  <a href="#gaec133465745ce56e49b184185f8252e1">More...</a><br/></td></tr>
<tr class="separator:gaec133465745ce56e49b184185f8252e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade97c5e68f4609663e247043b48949d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gade97c5e68f4609663e247043b48949d9">Chip_Clock_GetMainPLLInClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gade97c5e68f4609663e247043b48949d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Main PLL (PLL0) input clock rate.  <a href="#gade97c5e68f4609663e247043b48949d9">More...</a><br/></td></tr>
<tr class="separator:gade97c5e68f4609663e247043b48949d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a38c10a143b8e21d2a8085ec0cb13e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gad1a38c10a143b8e21d2a8085ec0cb13e">Chip_Clock_GetMainPLLOutClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gad1a38c10a143b8e21d2a8085ec0cb13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return PLL0 (Main PLL) output clock rate.  <a href="#gad1a38c10a143b8e21d2a8085ec0cb13e">More...</a><br/></td></tr>
<tr class="separator:gad1a38c10a143b8e21d2a8085ec0cb13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97e3b970f577ea06e5d4f76097576c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaa97e3b970f577ea06e5d4f76097576c7">Chip_Clock_GetUSBPLLInClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaa97e3b970f577ea06e5d4f76097576c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL input clock rate.  <a href="#gaa97e3b970f577ea06e5d4f76097576c7">More...</a><br/></td></tr>
<tr class="separator:gaa97e3b970f577ea06e5d4f76097576c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89cab6cddba486f9c820b06e0a28bade"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga89cab6cddba486f9c820b06e0a28bade">Chip_Clock_GetUSBPLLOutClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga89cab6cddba486f9c820b06e0a28bade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USB PLL output clock rate.  <a href="#ga89cab6cddba486f9c820b06e0a28bade">More...</a><br/></td></tr>
<tr class="separator:ga89cab6cddba486f9c820b06e0a28bade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5319079ca1531102c01860d05a69960"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf5319079ca1531102c01860d05a69960">Chip_Clock_GetMainClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaf5319079ca1531102c01860d05a69960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return main clock rate.  <a href="#gaf5319079ca1531102c01860d05a69960">More...</a><br/></td></tr>
<tr class="separator:gaf5319079ca1531102c01860d05a69960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dd97239f9db511dbc71c531132cc08"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gaf3dd97239f9db511dbc71c531132cc08">Chip_Clock_GetSystemClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gaf3dd97239f9db511dbc71c531132cc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return system clock rate.  <a href="#gaf3dd97239f9db511dbc71c531132cc08">More...</a><br/></td></tr>
<tr class="separator:gaf3dd97239f9db511dbc71c531132cc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8679aba3cc005f859604a09ceceb4a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#gac8679aba3cc005f859604a09ceceb4a4">Chip_Clock_GetUSBClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:gac8679aba3cc005f859604a09ceceb4a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the USB clock (USB_CLK) rate.  <a href="#gac8679aba3cc005f859604a09ceceb4a4">More...</a><br/></td></tr>
<tr class="separator:gac8679aba3cc005f859604a09ceceb4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2bc86c857119426aa6a724c12a6f42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga9c2bc86c857119426aa6a724c12a6f42">Chip_Clock_GetPeripheralClockRate</a> (<a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a> clk)</td></tr>
<tr class="memdesc:ga9c2bc86c857119426aa6a724c12a6f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for a peripheral (from peripheral clock)  <a href="#ga9c2bc86c857119426aa6a724c12a6f42">More...</a><br/></td></tr>
<tr class="separator:ga9c2bc86c857119426aa6a724c12a6f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c09db016cc48f17aca47d96b0d68814"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7c09db016cc48f17aca47d96b0d68814">Chip_Clock_GetRTCClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga7c09db016cc48f17aca47d96b0d68814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for RTC.  <a href="#ga7c09db016cc48f17aca47d96b0d68814">More...</a><br/></td></tr>
<tr class="separator:ga7c09db016cc48f17aca47d96b0d68814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga04af0fa6fa72517538fc3d3918fcc0d9">Chip_Clock_GetENETClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for Ethernet.  <a href="#ga04af0fa6fa72517538fc3d3918fcc0d9">More...</a><br/></td></tr>
<tr class="separator:ga04af0fa6fa72517538fc3d3918fcc0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3141accbf546f4de8cfb005e31ec53a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CLOCK__17XX__40XX.html#ga3141accbf546f4de8cfb005e31ec53a8">Chip_Clock_GetGPDMAClockRate</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:ga3141accbf546f4de8cfb005e31ec53a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns clock rate for GPDMA.  <a href="#ga3141accbf546f4de8cfb005e31ec53a8">More...</a><br/></td></tr>
<tr class="separator:ga3141accbf546f4de8cfb005e31ec53a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gadec816f1cc26d1b3c4a954d5e791e9c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_IRC_FREQ&#160;&#160;&#160;(4000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga590cc793271161c9b49e27345956b527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCEC&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator enable </p>

</div>
</div>
<a class="anchor" id="gaf04369ab801acde194d9ffa65437364b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCRANGE_15_25&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator range 15 to 25MHz </p>

</div>
</div>
<a class="anchor" id="gae0252af1bba39952df3137fc471ae395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_OSCSTAT&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCS register - main oscillator is ready status Internal oscillator frequency </p>

</div>
</div>
<a class="anchor" id="ga6ed64c74717a9360b3f6ee8756c5cfd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL0STS_CONNECTED&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL0 connect flag </p>

</div>
</div>
<a class="anchor" id="gac41b20558f47e27cbe618dbe33db470a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL0STS_ENABLED&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL0 enable flag </p>

</div>
</div>
<a class="anchor" id="ga6facab939c95a89e63fc07b960f0348a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL0STS_LOCKED&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL0 connect flag </p>

</div>
</div>
<a class="anchor" id="ga0193028000d11642d35e6e69776258ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL1STS_CONNECTED&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL1 connect flag </p>

</div>
</div>
<a class="anchor" id="gabb0301239d0c370ef97a1e9463f9d17d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL1STS_ENABLED&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL1 enable flag </p>

</div>
</div>
<a class="anchor" id="ga4885e14837c3f1cc44d84e24805f382f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL1STS_LOCKED&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL1 connect flag </p>

</div>
</div>
<a class="anchor" id="ga4e33171ff00818ed7a62cd953eadc725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL_CONNECT&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL connect flag only applies to 175x/6x </p>

</div>
</div>
<a class="anchor" id="ga78f6b62e70d59854ada7a72d6a01893d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLL_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable flag </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga983f42d70f3939d1f1b46673e9e1f838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga1eb1eeae65911ee3e97009ae1d31d03f">CHIP_SYSCTL_CCLKSRC</a>  <a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selectable CPU clock sources </p>

</div>
</div>
<a class="anchor" id="ga82e75cbe777e79f448fec3987ddd978e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga16115d41e6af3d543d4c5457d8d8343c">CHIP_SYSCTL_CLOCK</a>  <a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power control for peripherals </p>

</div>
</div>
<a class="anchor" id="gacda7fd6d13922330ce9344dbc4ec85b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CLOCK__17XX__40XX.html#gab8e9f23b5fc6f78e50dbe7310743573d">CHIP_SYSCTL_PLLCLKSRC</a>  <a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL source clocks </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga1eb1eeae65911ee3e97009ae1d31d03f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga1eb1eeae65911ee3e97009ae1d31d03f">CHIP_SYSCTL_CCLKSRC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selectable CPU clock sources </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga1eb1eeae65911ee3e97009ae1d31d03faac9d326b25dd6dadba459ffdcfe0679a"></a>SYSCTL_CCLKSRC_SYSCLK</em>&#160;</td><td class="fielddoc">
<p>Select Sysclk as the input to the CPU clock divider. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga1eb1eeae65911ee3e97009ae1d31d03fac78f32749b26834cfa6eca8b321eb5c4"></a>SYSCTL_CCLKSRC_MAINPLL</em>&#160;</td><td class="fielddoc">
<p>Select the output of the Main PLL as the input to the CPU clock divider. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab4cd58034824b8c55c223a280dbe4f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#gab4cd58034824b8c55c223a280dbe4f5f">CHIP_SYSCTL_CLKDIV_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and power peripheral clock divider rates used with the Clock_CLKDIVSEL_T clock types (devices only) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggab4cd58034824b8c55c223a280dbe4f5fababea016352a9ca64fea719fb4412ef6"></a>SYSCTL_CLKDIV_4</em>&#160;</td><td class="fielddoc">
<p>Divider by 4 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab4cd58034824b8c55c223a280dbe4f5fa4baf31dc2398a88a09efa12908f55de8"></a>SYSCTL_CLKDIV_1</em>&#160;</td><td class="fielddoc">
<p>Divider by 1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab4cd58034824b8c55c223a280dbe4f5fa72c48ef412b6e1faff48d0c99e5cd054"></a>SYSCTL_CLKDIV_2</em>&#160;</td><td class="fielddoc">
<p>Divider by 2 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab4cd58034824b8c55c223a280dbe4f5fabc9078b64a0ff1aeae07f4b368dc8c83"></a>SYSCTL_CLKDIV_8</em>&#160;</td><td class="fielddoc">
<p>Divider by 8, not for use with CAN </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab4cd58034824b8c55c223a280dbe4f5fa678aeda87f553f411fde9db405eae7b0"></a>SYSCTL_CLKDIV_6_CCAN</em>&#160;</td><td class="fielddoc">
<p>Divider by 6, CAN only </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga157c4adb8f619a3aaf58dacca66a9292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock sources for the CLKOUT pin </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a32bae97d5425bfbadf2a694c17ee58e3"></a>SYSCTL_CLKOUTSRC_CPU</em>&#160;</td><td class="fielddoc">
<p>CPU clock as CLKOUT source </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a03ace6cf39b89cd24da3b4e5b6dc98ec"></a>SYSCTL_CLKOUTSRC_MAINOSC</em>&#160;</td><td class="fielddoc">
<p>Main oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aab6063885c9c1ed6bba5e124c41bd632"></a>SYSCTL_CLKOUTSRC_IRC</em>&#160;</td><td class="fielddoc">
<p>IRC oscillator clock as CLKOUT source </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a6a2451b3a2bf139576123b5c739c710b"></a>SYSCTL_CLKOUTSRC_USB</em>&#160;</td><td class="fielddoc">
<p>USB clock as CLKOUT source </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a11372deae97553a10a9304034bb987cc"></a>SYSCTL_CLKOUTSRC_RTC</em>&#160;</td><td class="fielddoc">
<p>RTC clock as CLKOUT source </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292aa48809bd458c8e9f3e965a725da76c91"></a>SYSCTL_CLKOUTSRC_RESERVED1</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292a26ea8e124dd206e26a8d561d146027b4"></a>SYSCTL_CLKOUTSRC_RESERVED2</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga157c4adb8f619a3aaf58dacca66a9292af57c5a24cde3e3c43fc4f95549099943"></a>SYSCTL_CLKOUTSRC_RESERVED3</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga16115d41e6af3d543d4c5457d8d8343c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga16115d41e6af3d543d4c5457d8d8343c">CHIP_SYSCTL_CLOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power control for peripherals </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca81c35fc0c5c45ce39052b0f4c1a662d6"></a>SYSCTL_CLOCK_RSVD0</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca56ba4c9be10a5ad04802118bcfc93462"></a>SYSCTL_CLOCK_TIMER0</em>&#160;</td><td class="fielddoc">
<p>Timer 0 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca8c317a092452670b72d96b7541054481"></a>SYSCTL_CLOCK_TIMER1</em>&#160;</td><td class="fielddoc">
<p>Timer 1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cadbdc5e66061c50a150c2e83f34937d35"></a>SYSCTL_CLOCK_UART0</em>&#160;</td><td class="fielddoc">
<p>UART 0 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cac74cbe5e9b1b6843d4d2ccf1683c823b"></a>SYSCTL_CLOCK_UART1</em>&#160;</td><td class="fielddoc">
<p>UART 1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343caa02c215d8dce02e90b24fe196b7732b9"></a>SYSCTL_CLOCK_RSVD5</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cad2c05edf717b8e25d5818ef40e6f6b7e"></a>SYSCTL_CLOCK_PWM1</em>&#160;</td><td class="fielddoc">
<p>PWM1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cad2b351e81e7d26de1380a45fd54fba34"></a>SYSCTL_CLOCK_I2C0</em>&#160;</td><td class="fielddoc">
<p>I2C0 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cac3d64ffb762c9d47d648e29517ac75e3"></a>SYSCTL_CLOCK_SPI</em>&#160;</td><td class="fielddoc">
<p>SPI clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca584cca9c1a5b27c2644d5c35e45968e9"></a>SYSCTL_CLOCK_RTC</em>&#160;</td><td class="fielddoc">
<p>RTC clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca43b7f1867997b2ac597faf58b498709b"></a>SYSCTL_CLOCK_SSP1</em>&#160;</td><td class="fielddoc">
<p>SSP1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca49aceae17e98521485ce5d6a1321b749"></a>SYSCTL_CLOCK_RSVD11</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cac4fd0cef82c82f7fc5983d88ae5b1634"></a>SYSCTL_CLOCK_ADC</em>&#160;</td><td class="fielddoc">
<p>ADC clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca3b2121b4604dda5ba85332c6f855192c"></a>SYSCTL_CLOCK_CAN1</em>&#160;</td><td class="fielddoc">
<p>CAN1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca87fcb2dcc94fa2a6532820e016d19d72"></a>SYSCTL_CLOCK_CAN2</em>&#160;</td><td class="fielddoc">
<p>CAN2 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca38b4384a5ad94c76d25aa81dd97e2d52"></a>SYSCTL_CLOCK_GPIO</em>&#160;</td><td class="fielddoc">
<p>GPIO clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cafb95f99654461d027a5579f0d5a9c94d"></a>SYSCTL_CLOCK_RIT</em>&#160;</td><td class="fielddoc">
<p>RIT clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca24c6fa5a8ddc63ef563ade2ad3ffdbab"></a>SYSCTL_CLOCK_MCPWM</em>&#160;</td><td class="fielddoc">
<p>MCPWM clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cac08c68359b2ad88c0e76b7044e75166a"></a>SYSCTL_CLOCK_QEI</em>&#160;</td><td class="fielddoc">
<p>QEI clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca049f8753b4621c998b51e56d55d4e5c4"></a>SYSCTL_CLOCK_I2C1</em>&#160;</td><td class="fielddoc">
<p>I2C1 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca79ed37a9ea0f92c426512759e045a42b"></a>SYSCTL_CLOCK_RSVD20</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343caa89c9c84ce5480d449a1c02c9fe3e970"></a>SYSCTL_CLOCK_SSP0</em>&#160;</td><td class="fielddoc">
<p>SSP0 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca90c809bf197e7ebb605891a01a541141"></a>SYSCTL_CLOCK_TIMER2</em>&#160;</td><td class="fielddoc">
<p>Timer 2 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cabfb3c4bdb298080f7a1a054d37d44404"></a>SYSCTL_CLOCK_TIMER3</em>&#160;</td><td class="fielddoc">
<p>Timer 3 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca4cc9e0a3d0bc512079f7b78778afc3d4"></a>SYSCTL_CLOCK_UART2</em>&#160;</td><td class="fielddoc">
<p>UART 2 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343caafa2fc465c99af3c97c72989094b39ce"></a>SYSCTL_CLOCK_UART3</em>&#160;</td><td class="fielddoc">
<p>UART 3 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343caf818e9967f8246970e2bcadef157da38"></a>SYSCTL_CLOCK_I2C2</em>&#160;</td><td class="fielddoc">
<p>I2C2 clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca885559e474e10e471f8af9ce731dd295"></a>SYSCTL_CLOCK_I2S</em>&#160;</td><td class="fielddoc">
<p>I2S clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca592460b8d6b4f6c65b2b1dbb7d246565"></a>SYSCTL_CLOCK_RSVD28</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca195ba2cfb4c74845e67c57ff9aa7731e"></a>SYSCTL_CLOCK_GPDMA</em>&#160;</td><td class="fielddoc">
<p>GP DMA clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cabfe552c78fb92a868d403e54989720e4"></a>SYSCTL_CLOCK_ENET</em>&#160;</td><td class="fielddoc">
<p>EMAC/Ethernet clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca8f762d4d116ca94819a7b12a93902766"></a>SYSCTL_CLOCK_USB</em>&#160;</td><td class="fielddoc">
<p>USB clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca87ab2286d3631b07746cda6b4c30b3fb"></a>SYSCTL_CLOCK_RSVD32</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca8f86898e13192c9222dd36a1b371a9ee"></a>SYSCTL_CLOCK_RSVD33</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343cae52409dbf8fae7cd74062cbd52dd7898"></a>SYSCTL_CLOCK_RSVD34</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga16115d41e6af3d543d4c5457d8d8343ca9223baa387951ae98e14628c3bc7b238"></a>SYSCTL_CLOCK_RSVD35</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga7af78c5752bdd11a908ec9b11e2ecffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock selection for LPC175x/6x This is a list of clocks that can be divided on the 175x/6x </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca1926129fd9b8fac6dad57118b014f84a"></a>SYSCTL_PCLK_WDT</em>&#160;</td><td class="fielddoc">
<p>Watchdog divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca1448dc1a9d4d7a14e321ed81799c9605"></a>SYSCTL_PCLK_TIMER0</em>&#160;</td><td class="fielddoc">
<p>Timer 0 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcadfd97ef2fe3fb445f686b1f8ae57128e"></a>SYSCTL_PCLK_TIMER1</em>&#160;</td><td class="fielddoc">
<p>Timer 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca087ccdcc9b8cec592dc96b6763d788aa"></a>SYSCTL_PCLK_UART0</em>&#160;</td><td class="fielddoc">
<p>UART 0 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca499f6a3f2a5e6660ddcfb0fb2a009900"></a>SYSCTL_PCLK_UART1</em>&#160;</td><td class="fielddoc">
<p>UART 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcaa772b573f61d59479c2a533177553169"></a>SYSCTL_PCLK_RSVD5</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca311a24ae2c4859659415e154bf072561"></a>SYSCTL_PCLK_PWM1</em>&#160;</td><td class="fielddoc">
<p>PWM 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca657839090f7d2f42a3bc3fa1f3c59fba"></a>SYSCTL_PCLK_I2C0</em>&#160;</td><td class="fielddoc">
<p>I2C 0 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcac541bf00dc6f98725e10eff259036b99"></a>SYSCTL_PCLK_SPI</em>&#160;</td><td class="fielddoc">
<p>SPI divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcae20e32edfa5e1916117efcd09a1b391e"></a>SYSCTL_PCLK_RSVD9</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcacc58a0a949b3f3575888c7a78b264149"></a>SYSCTL_PCLK_SSP1</em>&#160;</td><td class="fielddoc">
<p>SSP 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcab522fb67b458eaf246640980e4637eb7"></a>SYSCTL_PCLK_DAC</em>&#160;</td><td class="fielddoc">
<p>DAC divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcab49303db4977d21cc56f0013ad1a871b"></a>SYSCTL_PCLK_ADC</em>&#160;</td><td class="fielddoc">
<p>ADC divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca705eca5869b2ace1ab8c8ad5314c7b82"></a>SYSCTL_PCLK_CAN1</em>&#160;</td><td class="fielddoc">
<p>CAN 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca2fdc83d17b0dde197c26fe9cc88ca53b"></a>SYSCTL_PCLK_CAN2</em>&#160;</td><td class="fielddoc">
<p>CAN 2 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca0583a9c86ca9acece033f7fd6039918d"></a>SYSCTL_PCLK_ACF</em>&#160;</td><td class="fielddoc">
<p>ACF divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcaba1c3dcb8c0b6a6abfaf816724d4a327"></a>SYSCTL_PCLK_QEI</em>&#160;</td><td class="fielddoc">
<p>QEI divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcac2b81625bec8bce115f234c43c29c6b9"></a>SYSCTL_PCLK_GPIOINT</em>&#160;</td><td class="fielddoc">
<p>GPIOINT divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca7ba060a6d0cd08e0c59ecde53c3414f2"></a>SYSCTL_PCLK_PCB</em>&#160;</td><td class="fielddoc">
<p>PCB divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca1b9d65047bf6b591fc6d0f727220d4de"></a>SYSCTL_PCLK_I2C1</em>&#160;</td><td class="fielddoc">
<p>I2C 1 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca51c624f989895b6576ee20f34c4ac74c"></a>SYSCTL_PCLK_RSVD20</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca2065d00a064f53e7fda71d889b915120"></a>SYSCTL_PCLK_SSP0</em>&#160;</td><td class="fielddoc">
<p>SSP 0 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca2533ed73fdf75fd8aa0b9bb940359352"></a>SYSCTL_PCLK_TIMER2</em>&#160;</td><td class="fielddoc">
<p>Timer 2 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca1bcff0fa7162731aabdf2c8caf3d20a1"></a>SYSCTL_PCLK_TIMER3</em>&#160;</td><td class="fielddoc">
<p>Timer 3 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcac69b388d3f8ba25f45655234d8f67989"></a>SYSCTL_PCLK_UART2</em>&#160;</td><td class="fielddoc">
<p>UART 2 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca3ea879ecbf5fa15df6db684526c51fb5"></a>SYSCTL_PCLK_UART3</em>&#160;</td><td class="fielddoc">
<p>UART 3 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffcad1901243cccd1348023eb39cd0e412c1"></a>SYSCTL_PCLK_I2C2</em>&#160;</td><td class="fielddoc">
<p>I2C 2 divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca061bff3ae7e4d2e4b347228794634673"></a>SYSCTL_PCLK_I2S</em>&#160;</td><td class="fielddoc">
<p>I2S divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca2f4d88a1e9f5b151db0c003408cf1fe2"></a>SYSCTL_PCLK_RSVD28</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca5cb2ed800715d5999dfac3f3ccfeb079"></a>SYSCTL_PCLK_RIT</em>&#160;</td><td class="fielddoc">
<p>Repetitive timer divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca58962df6d92194bad37a14bfd5893d9e"></a>SYSCTL_PCLK_SYSCON</em>&#160;</td><td class="fielddoc">
<p>SYSCON divider </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7af78c5752bdd11a908ec9b11e2ecffca5e3c0edb08224a3444f222a71f857a88"></a>SYSCTL_PCLK_MCPWM</em>&#160;</td><td class="fielddoc">
<p>Motor control PWM divider </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab8e9f23b5fc6f78e50dbe7310743573d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CLOCK__17XX__40XX.html#gab8e9f23b5fc6f78e50dbe7310743573d">CHIP_SYSCTL_PLLCLKSRC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL source clocks </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggab8e9f23b5fc6f78e50dbe7310743573da37d972735f72955a65f80ab847e79b01"></a>SYSCTL_PLLCLKSRC_IRC</em>&#160;</td><td class="fielddoc">
<p>PLL is sourced from the internal oscillator (IRC) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab8e9f23b5fc6f78e50dbe7310743573daf9e797188ff50eb46eff50659e4dbe5b"></a>SYSCTL_PLLCLKSRC_MAINOSC</em>&#160;</td><td class="fielddoc">
<p>PLL is sourced from the main oscillator </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab8e9f23b5fc6f78e50dbe7310743573da16cf0ead06505ecbc97c494aa25271ec"></a>SYSCTL_PLLCLKSRC_RTC</em>&#160;</td><td class="fielddoc">
<p>PLL is sourced from the RTC oscillator </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab8e9f23b5fc6f78e50dbe7310743573da4601189c3ae5266a2082616dbc4fab88"></a>SYSCTL_PLLCLKSRC_RESERVED2</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga87c79d2ff63948102a6addd4222c4879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_DisableCLKOUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the clock on the CLKOUT pin. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="ga1bcb3f29f3cfbe896517e7bb6ebeaf03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_DisablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables power and clocking for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only peripheral clocks that are defined in the PCONP registers of the clock and power controller can be enabled and disabled with this function. Some clocks need to be disabled elsewhere (ie, USB) and will return false to indicate it can't be disabled with this function. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3b9589b6a14d39653503be3693990f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_DisablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>PLLNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables or disconnects a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLNum</td><td>PLL number </td></tr>
    <tr><td class="paramname">flags</td><td>SYSCTL_PLL_ENABLE or SYSCTL_PLL_CONNECT </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This will also perform a PLL feed sequence. Connect only applies to the LPC175x/6x devices. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6b9661b89b2284e6f09af0e77303f9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_EnableCLKOUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the clock on the CLKOUT pin. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="ga970e95c74fe056b7d846004c90a58012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_EnableCrystal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the external Crystal oscillator. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="gac63024a1f928ba359c4f4cac7e48fe39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_EnablePeriphClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables power and clocking for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only peripheral clocks that are defined in the PCONP registers of the clock and power controller can be enabled and disabled with this function. Some clocks need to be enabled elsewhere (ie, USB) and will return false to indicate it can't be enabled with this function. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2f3b19dee294433937973fb4fedfe3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_EnablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>PLLNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or connects a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLNum</td><td>PLL number </td></tr>
    <tr><td class="paramname">flags</td><td>SYSCTL_PLL_ENABLE or SYSCTL_PLL_CONNECT </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This will also perform a PLL feed sequence. Connect only applies to the LPC175x/6x devices. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4d4cc965838cf2c5cddafd07aa66a790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_FeedPLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>PLLNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feeds a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLNum</td><td>PLL number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="ga3e1ef8ac1f9c19b33016c914b01fd9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetCPUClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the CPU clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>CPU clock divider, between 1 and divider max </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The maximum divider for the 175x/6x is 256. The maximum divider for the 177x/8x and 407x/8x is 32. Note on 175x/6x devices, the divided CPU clock rate is used as the input to the peripheral clock dividers, while 177x/8x and 407x/8x devices use the undivided CPU clock rate. </dd></dl>

</div>
</div>
<a class="anchor" id="ga84a5acda2829b05c81326606630b7238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a> Chip_Clock_GetCPUClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current CPU clock source. </p>
<dl class="section return"><dt>Returns</dt><dd>CPU clock source </dd></dl>
<dl class="section note"><dt>Note</dt><dd>On 177x/8x and 407x/8x devices, this is also the peripheral clock source. </dd></dl>

</div>
</div>
<a class="anchor" id="ga04af0fa6fa72517538fc3d3918fcc0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetENETClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for Ethernet. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

</div>
</div>
<a class="anchor" id="ga3141accbf546f4de8cfb005e31ec53a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetGPDMAClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for GPDMA. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

</div>
</div>
<a class="anchor" id="gaa8db0ad49f51bf5d6870181e77249c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetIntOscRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the internal oscillator (IRC) clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>internal oscillator (IRC) clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="gaf5319079ca1531102c01860d05a69960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetMainClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return main clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga32ea9f95eed11d2bfa470b473232456e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetMainOscRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the main oscillator clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>main oscillator clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="gade97c5e68f4609663e247043b48949d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetMainPLLInClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return Main PLL (PLL0) input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>PLL0 input clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="gad1a38c10a143b8e21d2a8085ec0cb13e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetMainPLLOutClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return PLL0 (Main PLL) output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>PLL0 output clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="gaf678411ef6cde49c95c603030554fa9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a> Chip_Clock_GetMainPLLSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the input clock source for SYSCLK. </p>
<dl class="section return"><dt>Returns</dt><dd>input clock source for SYSCLK </dd></dl>

</div>
</div>
<a class="anchor" id="gae547e3a0b782d9ef8135f98bd92fc9e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetPCLKDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a clock divider for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to set divider for </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The divider for the clock </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Selects the divider for a peripheral. A peripheral clock is generated from the CPU clock divided by its peripheral clock divider. Only peripheral clocks that are defined in the PCLKSEL registers of the clock and power controller can used this function. (LPC175X/6X only) </dd></dl>

</div>
</div>
<a class="anchor" id="ga9c2bc86c857119426aa6a724c12a6f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetPeripheralClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for a peripheral (from peripheral clock) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to get rate of </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This covers most common peripheral clocks, but not every clock in the system. LPC177x/8x and LPC407x/8x devices use the same clock for all periphreals, while the LPC175x/6x have unique dividers (except to RTC ) that may alter the peripheral clock rate. </dd></dl>

</div>
</div>
<a class="anchor" id="ga30a134e114a19fdf625326f8258e4652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetPLLStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>PLLNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns PLL status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLNum</td><td>PLL number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current enabled flags, Or'ed SYSCTL_PLLSTS_* states </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Note flag positions for PLL0 and PLL1 differ on the LPC175x/6x devices. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7c09db016cc48f17aca47d96b0d68814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetRTCClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns clock rate for RTC. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock rate for the peripheral </dd></dl>

</div>
</div>
<a class="anchor" id="ga64b01351fd2019749b1f1d18dfd263f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetRTCOscRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the RTC oscillator clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>RTC oscillator clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="gaec133465745ce56e49b184185f8252e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetSYSCLKRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current SYSCLK clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>SYSCLK clock rate </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SYSCLK is used for sourcing PLL0, SPIFI FLASH, the USB clock divider, and the CPU clock divider. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf3dd97239f9db511dbc71c531132cc08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetSystemClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return system clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>system clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga5852bdb5470a03988aaae8c68e3fb5fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetUSBClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the USB clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>USB clock divider </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 32 (16 max for 175x/6x) </dd></dl>

</div>
</div>
<a class="anchor" id="gac8679aba3cc005f859604a09ceceb4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetUSBClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the USB clock (USB_CLK) rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB clock (USB_CLK) clock rate </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The clock source and divider are used to generate the USB clock rate. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa97e3b970f577ea06e5d4f76097576c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_Clock_GetUSBPLLInClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL input clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL input clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga89cab6cddba486f9c820b06e0a28bade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_Clock_GetUSBPLLOutClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return USB PLL output clock rate. </p>
<dl class="section return"><dt>Returns</dt><dd>USB PLL output clock rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga01120c20f4485599176f9b46a34b70fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsCLKOUTEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the CLKOUT activity indication status. </p>
<dl class="section return"><dt>Returns</dt><dd>true if CLKOUT is enabled, false if disabled and stopped </dd></dl>
<dl class="section note"><dt>Note</dt><dd>CLKOUT activity indication. Reads as true when CLKOUT is enabled. Read as false when CLKOUT has been disabled via the CLKOUT_EN bit and the clock has completed being stopped. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa6cb29b84e27240e44c6ab89775bac97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsCrystalEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the external Crystal oscillator is enabled. </p>
<dl class="section return"><dt>Returns</dt><dd>true if enabled, false otherwise </dd></dl>

</div>
</div>
<a class="anchor" id="ga4cbf783493d584cf1cf130763599a247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsMainPLLConnected </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL0 connect status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL0 is connected. false if not connected </dd></dl>

</div>
</div>
<a class="anchor" id="ga63e9e5918d1a8b0d1c5811c3f0189846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsMainPLLEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL0 enable status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL0 is enabled. false if not enabled </dd></dl>

</div>
</div>
<a class="anchor" id="gaaa21bfa511cd25dc4f4394709dc58ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsMainPLLLocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL0 lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL0 is locked. false if not locked </dd></dl>

</div>
</div>
<a class="anchor" id="ga0d7f762be4d4293d10d379fcc0b2388b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Chip_Clock_IsPeripheralClockEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga82e75cbe777e79f448fec3987ddd978e">CHIP_SYSCTL_CLOCK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns power enables state for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the clock is enabled, false if disabled </dd></dl>

</div>
</div>
<a class="anchor" id="ga7c8ad0dfc57700cefd53a0beb81955f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLConnected </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL1 lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL1 is connected. false if not connected </dd></dl>

</div>
</div>
<a class="anchor" id="ga0915951815b5bd5e32b7220784a96032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL1 enable status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL1 is enabled. false if not enabled </dd></dl>

</div>
</div>
<a class="anchor" id="gae0a614530296b96ef560bd2986277c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> bool Chip_Clock_IsUSBPLLLocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read PLL1 lock status. </p>
<dl class="section return"><dt>Returns</dt><dd>true of the PLL1 is locked. false if not locked </dd></dl>

</div>
</div>
<a class="anchor" id="ga0e8ed739d1ffa5480fc028b08a751d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetCLKOUTSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga157c4adb8f619a3aaf58dacca66a9292">CHIP_SYSCTL_CLKOUTSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a source clock and divider rate for the CLKOUT pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>source selected </td></tr>
    <tr><td class="paramname">div</td><td>Divider for the clock source on CLKOUT, 1 to 16 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will disable the CLKOUT signal if its enabled. Use Chip_Clock_EnableCLKOUT to re-enable CLKOUT after a call to this function. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf88a9722800b98c3ea3cccb572c54230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetCPUClockDiv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the CPU clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>CPU clock divider, between 1 and divider max </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The maximum divider for the 175x/6x is 256. The maximum divider for the 177x/8x and 407x/8x is 32. Note on 175x/6x devices, the divided CPU clock rate is used as the input to the peripheral clock dividers, while 177x/8x and 407x/8x devices use the undivided CPU clock rate. </dd></dl>

</div>
</div>
<a class="anchor" id="gaefeafe3f6ad6d2690c252e6cfcc826dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetCPUClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga983f42d70f3939d1f1b46673e9e1f838">CHIP_SYSCTL_CCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the current CPU clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>Source selected </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>When setting the clock source to the PLL, it should be enabled and locked. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6887346857de2ee7ec4d0cbc0b8d8396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetCrystalRangeHi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the external crystal oscillator range to 15Mhz - 25MHz. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="ga9d93c4a5c3330839f8813d7d5bb55fd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetCrystalRangeLo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the external crystal oscillator range to 1Mhz - 20MHz. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="gadeba4ec298c7ad2cf1627f9add199d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__LPC__Types__Public__Macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group__LPC__Types__Public__Types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetMainPLLSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#gacda7fd6d13922330ce9344dbc4ec85b7">CHIP_SYSCTL_PLLCLKSRC_T</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a input clock source for SYSCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>input clock source for SYSCLK </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SYSCLK is used for sourcing PLL0, SPIFI FLASH, the USB clock divider, and the CPU clock divider. </dd></dl>

</div>
</div>
<a class="anchor" id="gab218e9b1ee5377bd662e516420e863ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetPCLKDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#ga7af78c5752bdd11a908ec9b11e2ecffc">CHIP_SYSCTL_PCLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CLOCK__17XX__40XX.html#gab4cd58034824b8c55c223a280dbe4f5f">CHIP_SYSCTL_CLKDIV_T</a>&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects a clock divider for a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock to set divider for </td></tr>
    <tr><td class="paramname">div</td><td>Divider for the clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Selects the divider for a peripheral. A peripheral clock is generated from the CPU clock divided by its peripheral clock divider. Only peripheral clocks that are defined in the PCLKSEL registers of the clock and power controller can used this function. (LPC175X/6X only) </dd></dl>

</div>
</div>
<a class="anchor" id="gaf4a2dd4c6aae5d6b830f7cf529ec8773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetupPLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SYSCTL__17XX__40XX.html#ga5f5478a201b021ed04a0724bff524c4b">CHIP_SYSCTL_PLL_T</a>&#160;</td>
          <td class="paramname"><em>PLLNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>psel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLNum</td><td>PLL number </td></tr>
    <tr><td class="paramname">msel</td><td>PLL Multiplier value (Must be pre-decremented) </td></tr>
    <tr><td class="paramname">psel</td><td>PLL Divider value (Must be pre-decremented) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>See the User Manual for limitations on these values for stable PLL operation. Be careful with these values - they must be safe values for the msl, nsel, and psel registers so must be already decremented by 1 or the the correct value for psel (0 = div by 1, 1 = div by 2, etc.). </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

</div>
</div>
<a class="anchor" id="gae63a884704ec0b314373e34165f62963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> Chip_Clock_SetUSBClockDiv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the USB clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div</td><td>USB clock divider to generate 48MHz from USB source clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Divider values are between 1 and 32 (16 max for 175x/6x) </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 24 2016 16:31:33 for openMMC by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
