\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dbgmcu.h File Reference}
\label{stm32f4xx__dbgmcu_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dbgmcu.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dbgmcu.\+h}}


This file contains all the functions prototypes for the D\+B\+G\+M\+CU firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+S\+L\+E\+EP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+S\+T\+A\+N\+D\+BY}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F\+F\+F\+F\+F8) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x00800000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F91\+F\+E200) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F8\+F\+F\+F\+C) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Get\+R\+E\+V\+ID} (void)
\begin{DoxyCompactList}\small\item\em Returns the device revision identifier. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Get\+D\+E\+V\+ID} (void)
\begin{DoxyCompactList}\small\item\em Returns the device identifier. \end{DoxyCompactList}\item 
void \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Config} (uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Configures low power mode behavior when the M\+CU is in Debug mode. \end{DoxyCompactList}\item 
void \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+Periph\+Config} (uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Configures A\+P\+B1 peripheral behavior when the M\+CU is in Debug mode. \end{DoxyCompactList}\item 
void \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+Periph\+Config} (uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Configures A\+P\+B2 peripheral behavior when the M\+CU is in Debug mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the D\+B\+G\+M\+CU firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+dbgmcu.\+h}.

