

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 797 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0002       CLOCK               port                   742        Timing_0.s_count[7]                         
@K:CKID0003       FMC_CLK             port                   55         Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\
====================================================================================================================
=============================================================================== Gated/Generated Clocks ===============================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance                    Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Timing_0.s_time[5]     DFN1C1                 4          Science_0.ADC_RESET_0.state[1]     No generated or derived clock directive on output of sequential instance
======================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

