
---------- Begin Simulation Statistics ----------
final_tick                                28064082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    494                       # Simulator instruction rate (inst/s)
host_mem_usage                               10427236                       # Number of bytes of host memory used
host_op_rate                                      507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28808.32                       # Real time elapsed on the host
host_tick_rate                                 590718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14220528                       # Number of instructions simulated
sim_ops                                      14596767                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017018                       # Number of seconds simulated
sim_ticks                                 17017588125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.898085                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                85522                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                797                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6902                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             86258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9472                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1715                       # Number of indirect misses.
system.cpu.branchPred.lookups                  147606                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23039                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1301                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      889186                       # Number of instructions committed
system.cpu.committedOps                        952326                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.576999                       # CPI: cycles per instruction
system.cpu.discardedOps                         18454                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             615913                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            155978                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            71308                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1194753                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388048                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      652                       # number of quiesce instructions executed
system.cpu.numCycles                          2291431                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  681950     71.61%     71.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2142      0.22%     71.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164265     17.25%     89.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103969     10.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   952326                       # Class of committed instruction
system.cpu.quiesceCycles                     24936710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1096678                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              259001                       # Transaction distribution
system.membus.trans_dist::ReadResp             260041                       # Transaction distribution
system.membus.trans_dist::WriteReq             101425                       # Transaction distribution
system.membus.trans_dist::WriteResp            101425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          613                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           698                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22774814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362082                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000124                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362037     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      45      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362082                       # Request fanout histogram
system.membus.reqLayer6.occupancy           835271725                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13978250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              803359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2664125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13397290                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1537699435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1731000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       574926                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       574926                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2734239250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1774478                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2278411946                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1305294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3851075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19255373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2888306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3851075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29845828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3851075                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2888306                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6739380                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3851075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19255373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6739380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6739380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36585208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2888306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6739380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9627686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2888306                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       993090                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3881396                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2888306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9627686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       993090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13509082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       258333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       258333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       411835                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       411835    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       411835                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888026350                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1386884000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1889602672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15404298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38510745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1943517716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38510745                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38569508                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77080253                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1928113418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53973806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38510745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2020597969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35454976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       546816                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5036032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34659671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1863920067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    338894558                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2237474295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1055194418                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1028236897                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2083431315                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34659671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2919114485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1367131454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4320905610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          342                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          366                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1286199                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90260                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1376458                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1286199                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1286199                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1286199                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90260                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1376458                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16597228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6134080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          613                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970470779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       993090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3775858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             975298490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2305380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15404298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    338894558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3851075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360455310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2305380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15463061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1309365336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3851075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       993090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3775858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1335753800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378348250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              469739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95845                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8421642205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1295225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15221573455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32510.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58760.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       282                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    797                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.815212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.094290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.315277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          810      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          681      2.78%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          377      1.54%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          286      1.17%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          612      2.50%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          277      1.13%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      1.24%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          397      1.62%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20712     84.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     698.258760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1515.911991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           286     77.09%     77.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.27%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.81%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      4.85%     83.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.27%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      1.62%     85.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.27%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.54%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29      7.82%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.54%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      2.43%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.35%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      1.62%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.353100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.146067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.031318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            247     66.58%     66.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.12%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.89%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.54%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.27%     74.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.81%     75.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.08%     76.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.81%     77.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.89%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     20.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16578880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16597164                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6134080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       974.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    975.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17017447500                       # Total gap between requests
system.mem_ctrls.avgGap                      47912.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16496512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58762.733746677746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969380142.404874444008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 993090.200318853953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3768336.589706950821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2384356.684505196288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15404298.075289091095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 338830623.802043616772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3851074.518822272774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          613                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1071610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15156147730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19013190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     45340925                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30118481175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4994993125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 316328664520                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2994749760                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53580.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58733.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71747.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45205.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49132921.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1219480.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3510394.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2924560.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12070162.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8424368.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        471183562.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       133228383.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162925660.799998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140889888.075006                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223864725.299997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1152586751.174998                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.729148                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11684724205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    920640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4414200295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23904450.153374                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145721283.497782                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1320500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12478381000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15585701500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       300643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           300643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       300643                       # number of overall hits
system.cpu.icache.overall_hits::total          300643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          342                       # number of overall misses
system.cpu.icache.overall_misses::total           342                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14890000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14890000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14890000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14890000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       300985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       300985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       300985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       300985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43538.011696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43538.011696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43538.011696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43538.011696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          342                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14347250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14347250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41951.023392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41951.023392                       # average overall mshr miss latency
system.cpu.icache.replacements                    159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       300643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          300643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       300985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       300985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43538.011696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43538.011696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41951.023392                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.308594                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1184710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7451.006289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.308594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            602312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           602312                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261555                       # number of overall hits
system.cpu.dcache.overall_hits::total          261555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1336                       # number of overall misses
system.cpu.dcache.overall_misses::total          1336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    105610750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    105610750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    105610750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    105610750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005082                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79049.962575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79049.962575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79049.962575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79049.962575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.dcache.writebacks::total               613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79103750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79103750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79103750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79103750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14541625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14541625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77024.099318                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77024.099318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77024.099318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77024.099318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.461449                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.461449                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53133125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53133125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76121.955587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76121.955587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14541625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14541625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74585.959885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74585.959885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.899701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.899701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        96363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          96363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52477625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52477625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        97001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        97001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82253.330721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82253.330721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27042750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27042750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82196.808511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82196.808511                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.425080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              306088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.936410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.425080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1052592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1052592                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28064082500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28064168125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    494                       # Simulator instruction rate (inst/s)
host_mem_usage                               10427236                       # Number of bytes of host memory used
host_op_rate                                      507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28808.42                       # Real time elapsed on the host
host_tick_rate                                 590719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14220537                       # Number of instructions simulated
sim_ops                                      14596782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017018                       # Number of seconds simulated
sim_ticks                                 17017673750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.896780                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                85526                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                798                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6904                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             86258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9472                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1715                       # Number of indirect misses.
system.cpu.branchPred.lookups                  147612                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23041                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1301                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      889195                       # Number of instructions committed
system.cpu.committedOps                        952341                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577127                       # CPI: cycles per instruction
system.cpu.discardedOps                         18461                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             615930                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            155978                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            71311                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1194846                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388029                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      652                       # number of quiesce instructions executed
system.cpu.numCycles                          2291568                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  681958     71.61%     71.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2142      0.22%     71.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164271     17.25%     89.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103969     10.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   952341                       # Class of committed instruction
system.cpu.quiesceCycles                     24936710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1096722                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              259001                       # Transaction distribution
system.membus.trans_dist::ReadResp             260042                       # Transaction distribution
system.membus.trans_dist::WriteReq             101425                       # Transaction distribution
system.membus.trans_dist::WriteResp            101425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          613                       # Transaction distribution
system.membus.trans_dist::CleanEvict              522                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22774878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362083                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000124                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362038     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      45      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362083                       # Request fanout histogram
system.membus.reqLayer6.occupancy           835274725                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13978250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              803359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2664125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13403040                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1537699435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1731000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       574926                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       574926                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2734239250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1774478                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2278411946                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1305294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3851055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19255276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2888291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3851055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29845677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3851055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2888291                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6739346                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3851055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19255276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6739346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6739346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36585024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2888291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6739346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9627638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2888291                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       993085                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3881377                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2888291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9627638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       993085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13509014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       258333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       258333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       411835                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       411835    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       411835                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888026350                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1386884000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1889593165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15404221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38510551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1943507937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38510551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38569314                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77079865                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1928103716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53973534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38510551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2020587802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35454976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       546816                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5036032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34659496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1863910689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    338892852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2237463038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1055189109                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1028231723                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2083420832                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34659496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2919099798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1367124575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4320883869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          342                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          366                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1286192                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90259                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1376451                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1286192                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1286192                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1286192                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90259                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1376451                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16597292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6134080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          613                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970465896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       993085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3779600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             975297343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2305368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15404221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    338892852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3851055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360453496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2305368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15462983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1309358748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3851055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       993085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3779600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1335750840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378348250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              469741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95845                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8421642205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1295230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15221599705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32510.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58760.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       282                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    797                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.815212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.094290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.315277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          810      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          681      2.78%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          377      1.54%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          286      1.17%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          612      2.50%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          277      1.13%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      1.24%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          397      1.62%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20712     84.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     698.258760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1515.911991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           286     77.09%     77.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.27%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.81%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      4.85%     83.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.27%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      1.62%     85.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.27%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.54%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29      7.82%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.54%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      2.43%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.35%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      1.62%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.353100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.146067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.031318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            247     66.58%     66.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.12%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.89%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.54%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.27%     74.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.81%     75.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.08%     76.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.81%     77.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.89%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     20.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16578944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16597228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6134080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       974.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    975.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17017644375                       # Total gap between requests
system.mem_ctrls.avgGap                      47912.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16496512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58762.438079999039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969375264.935961008072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 993085.203551983694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3772078.425231297966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2384344.687534040771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15404220.568043267354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 338828918.964320838451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3851055.142010816839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          613                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1071610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15156147730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19013190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     45367175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30118481175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4994993125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 316328664520                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2994749760                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53580.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58733.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71747.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45186.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49132921.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1219480.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3510394.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2924560.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12070162.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8424368.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        471185381.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       133228383.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162925660.799998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140892219.412506                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223864725.299997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1152590901.262498                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.729051                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11684724205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    920640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4414285920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23904450.153374                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145721283.497782                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1320500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12478466625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15585701500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       300655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           300655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       300655                       # number of overall hits
system.cpu.icache.overall_hits::total          300655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          342                       # number of overall misses
system.cpu.icache.overall_misses::total           342                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14890000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14890000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14890000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14890000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       300997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       300997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       300997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       300997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43538.011696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43538.011696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43538.011696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43538.011696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          342                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14347250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14347250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41951.023392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41951.023392                       # average overall mshr miss latency
system.cpu.icache.replacements                    159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       300655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          300655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       300997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       300997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43538.011696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43538.011696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41951.023392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41951.023392                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.308608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4309594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7329.241497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.308608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            602336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           602336                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261559                       # number of overall hits
system.cpu.dcache.overall_hits::total          261559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1337                       # number of overall misses
system.cpu.dcache.overall_misses::total          1337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    105670750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    105670750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    105670750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    105670750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79035.714286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79035.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79035.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79035.714286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.dcache.writebacks::total               613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79162375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79162375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79162375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79162375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14541625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14541625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003910                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003910                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003910                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77006.201362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77006.201362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77006.201362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77006.201362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.461449                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.461449                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    976                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53193125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53193125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76098.891273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76098.891273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52119625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52119625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14541625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14541625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74563.125894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74563.125894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.899701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.899701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        96363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          96363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52477625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52477625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        97001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        97001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82253.330721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82253.330721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27042750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27042750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82196.808511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82196.808511                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.425118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              544449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1485                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            366.632323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.425118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1052613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1052613                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28064168125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
