<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_AlternateCycle: FDCPE port map (AlternateCycle,AlternateCycle_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AlternateCycle_D <= ((DONE AND AlternateCycle)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed));
</td></tr><tr><td>
FTCPE_BootCount0: FTCPE port map (BootCount(0),BootCount_T(0),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(0) <= NOT (((DONE AND NOT reboot AND OldBoot AND NOT BootCount(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount1: FDCPE port map (BootCount(1),BootCount_D(1),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(1) <= NOT (((BootCount(0) AND NOT BootCount(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND BootCount(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND NOT BootCount(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND NOT BootCount(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount2: FDCPE port map (BootCount(2),BootCount_D(2),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(2) <= NOT (((BootCount(0) AND NOT BootCount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND BootCount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(12) AND NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(14) AND NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount3: FDCPE port map (BootCount(3),BootCount_D(3),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(3) <= NOT (((BootCount(0) AND NOT BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount4: FDCPE port map (BootCount(4),BootCount_D(4),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(4) <= NOT (((BootCount(0) AND NOT BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount5: FDCPE port map (BootCount(5),BootCount_D(5),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(5) <= NOT (((BootCount(0) AND NOT BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(4) AND NOT BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(5) AND NOT BootCount(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount6: FDCPE port map (BootCount(6),BootCount_D(6),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(6) <= NOT (((BootCount(0) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(4) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(5) AND NOT BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount7: FDCPE port map (BootCount(7),BootCount_D(7),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(7) <= NOT (((BootCount(0) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(4) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(5) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(6) AND NOT BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount8: FDCPE port map (BootCount(8),BootCount_D(8),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(8) <= NOT (((BootCount(0) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(4) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(5) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(6) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(7) AND NOT BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount9: FDCPE port map (BootCount(9),BootCount_D(9),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(9) <= NOT (((BootCount(0) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(2) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(3) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(4) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(5) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(6) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(7) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(1) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount10: FDCPE port map (BootCount(10),BootCount_D(10),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(10) <= NOT (((BootCount(0) AND NOT BootCount(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(10) AND NOT BootCount(11) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(18) AND NOT BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(2) AND NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))));
</td></tr><tr><td>
FDCPE_BootCount11: FDCPE port map (BootCount(11),BootCount_D(11),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(11) <= NOT (((BootCount(0) AND NOT BootCount(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(10) AND NOT BootCount(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BootCount(1) AND NOT BootCount(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT reboot AND OldBoot)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(11) AND NOT BootCount(12) AND NOT BootCount(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(14) AND NOT BootCount(15) AND NOT BootCount(16) AND NOT BootCount(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(18) AND NOT BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(11) AND NOT BootCount(2) AND NOT BootCount(3) AND NOT BootCount(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))));
</td></tr><tr><td>
FTCPE_BootCount12: FTCPE port map (BootCount(12),BootCount_T(12),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(12) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND BootCount(14) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(5) AND BootCount(15) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9) AND BootCount(19)));
</td></tr><tr><td>
FTCPE_BootCount13: FTCPE port map (BootCount(13),BootCount_T(13),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(13) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND BootCount(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(16) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(5) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9) AND BootCount(19)));
</td></tr><tr><td>
FTCPE_BootCount14: FTCPE port map (BootCount(14),BootCount_T(14),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(14) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND BootCount(16) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND BootCount(17) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(19)));
</td></tr><tr><td>
FTCPE_BootCount15: FTCPE port map (BootCount(15),BootCount_T(15),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(15) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND BootCount(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(7) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND BootCount(19)));
</td></tr><tr><td>
FDCPE_BootCount16: FDCPE port map (BootCount(16),BootCount_D(16),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(16) <= NOT (NOT BootCount(16)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((DONE AND NOT reboot AND OldBoot AND BootCount(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9) AND BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9) AND BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND BootCount(18) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(8) AND NOT BootCount(9) AND BootCount(19))));
</td></tr><tr><td>
FDCPE_BootCount17: FDCPE port map (BootCount(17),BootCount_D(17),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_D(17) <= NOT (NOT BootCount(17)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((DONE AND NOT reboot AND OldBoot AND BootCount(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(19))));
</td></tr><tr><td>
FTCPE_BootCount18: FTCPE port map (BootCount(18),BootCount_T(18),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(18) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BootCount(0) AND NOT BootCount(10) AND NOT BootCount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND NOT BootCount(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND NOT BootCount(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND NOT BootCount(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND NOT BootCount(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BootCount(19)));
</td></tr><tr><td>
FTCPE_BootCount19: FTCPE port map (BootCount(19),BootCount_T(19),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BootCount_T(19) <= ((DONE AND NOT reboot AND OldBoot AND NOT BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND BootCount(19)));
</td></tr><tr><td>
FDCPE_ConfProceed: FDCPE port map (ConfProceed,ConfProceed_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ConfProceed_D <= ((DONE AND ConfProceed)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND Init_b_Reg AND Prog_B_Reg));
</td></tr><tr><td>
FDCPE_FLASH_AK: FDCPE port map (FLASH_AK,AlternateCycle,N_PZ_983,'0','0',FLASH_AK_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_AK_CE <= (NOT DONE AND ConfProceed);
</td></tr><tr><td>
FDCPE_FLASH_A_A0: FDCPE port map (FLASH_A_A(0),FPGA_A(0),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A1: FDCPE port map (FLASH_A_A(1),FPGA_A(1),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A2: FDCPE port map (FLASH_A_A(2),FPGA_A(2),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A3: FDCPE port map (FLASH_A_A(3),FPGA_A(3),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A4: FDCPE port map (FLASH_A_A(4),FPGA_A(4),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A5: FDCPE port map (FLASH_A_A(5),FPGA_A(5),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A6: FDCPE port map (FLASH_A_A(6),FPGA_A(6),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A7: FDCPE port map (FLASH_A_A(7),FPGA_A(7),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A8: FDCPE port map (FLASH_A_A(8),FPGA_A(8),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A9: FDCPE port map (FLASH_A_A(9),FPGA_A(9),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A10: FDCPE port map (FLASH_A_A(10),FPGA_A(10),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A11: FDCPE port map (FLASH_A_A(11),FPGA_A(11),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A12: FDCPE port map (FLASH_A_A(12),FPGA_A(12),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A13: FDCPE port map (FLASH_A_A(13),FPGA_A(13),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A14: FDCPE port map (FLASH_A_A(14),FPGA_A(14),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A15: FDCPE port map (FLASH_A_A(15),FPGA_A(15),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A16: FDCPE port map (FLASH_A_A(16),FPGA_A(16),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A17: FDCPE port map (FLASH_A_A(17),FPGA_A(17),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A18: FDCPE port map (FLASH_A_A(18),FPGA_A(18),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A19: FDCPE port map (FLASH_A_A(19),FPGA_A(19),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A20: FDCPE port map (FLASH_A_A(20),FPGA_A(20),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A21: FDCPE port map (FLASH_A_A(21),FPGA_A(21),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A22: FDCPE port map (FLASH_A_A(22),FPGA_A(22),N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_A(23) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(0) <= FLASH_B_DQ(0);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(0) <= FLASH_A_DQ_I(0) when FLASH_A_DQ_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(0) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(1) <= FLASH_B_DQ(1);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(1) <= FLASH_A_DQ_I(1) when FLASH_A_DQ_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(1) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(2) <= FLASH_B_DQ(2);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(2) <= FLASH_A_DQ_I(2) when FLASH_A_DQ_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(2) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(3) <= FLASH_B_DQ(3);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(3) <= FLASH_A_DQ_I(3) when FLASH_A_DQ_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(3) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(4) <= FLASH_B_DQ(4);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(4) <= FLASH_A_DQ_I(4) when FLASH_A_DQ_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(4) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(5) <= FLASH_B_DQ(5);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(5) <= FLASH_A_DQ_I(5) when FLASH_A_DQ_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(5) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(6) <= FLASH_B_DQ(6);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(6) <= FLASH_A_DQ_I(6) when FLASH_A_DQ_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(6) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(7) <= FLASH_B_DQ(7);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(7) <= FLASH_A_DQ_I(7) when FLASH_A_DQ_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(7) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(8) <= FLASH_B_DQ(8);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(8) <= FLASH_A_DQ_I(8) when FLASH_A_DQ_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(8) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(9) <= FLASH_B_DQ(9);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(9) <= FLASH_A_DQ_I(9) when FLASH_A_DQ_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(9) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(10) <= FLASH_B_DQ(10);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(10) <= FLASH_A_DQ_I(10) when FLASH_A_DQ_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(10) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(11) <= FLASH_B_DQ(11);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(11) <= FLASH_A_DQ_I(11) when FLASH_A_DQ_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(11) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(12) <= FLASH_B_DQ(12);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(12) <= FLASH_A_DQ_I(12) when FLASH_A_DQ_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(12) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(13) <= FLASH_B_DQ(13);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(13) <= FLASH_A_DQ_I(13) when FLASH_A_DQ_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(13) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(14) <= FLASH_B_DQ(14);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(14) <= FLASH_A_DQ_I(14) when FLASH_A_DQ_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(14) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_DQ_I(15) <= FLASH_B_DQ(15);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(15) <= FLASH_A_DQ_I(15) when FLASH_A_DQ_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(15) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered0: FDCPE port map (FLASH_A_DQ_buffered(0),FLASH_A_DQ_buffered_D(0),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(0) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(0).PIN AND NOT LEDs(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(0).PIN AND LEDs(3))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered1: FDCPE port map (FLASH_A_DQ_buffered(1),FLASH_A_DQ_buffered_D(1),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(1) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(1).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered2: FDCPE port map (FLASH_A_DQ_buffered(2),FLASH_A_DQ_buffered_D(2),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(2) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(2).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered3: FDCPE port map (FLASH_A_DQ_buffered(3),FLASH_A_DQ_buffered_D(3),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(3) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(3).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered4: FDCPE port map (FLASH_A_DQ_buffered(4),FLASH_A_DQ_buffered_D(4),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(4) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(4).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered5: FDCPE port map (FLASH_A_DQ_buffered(5),FLASH_A_DQ_buffered_D(5),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(5) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(5).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered6: FDCPE port map (FLASH_A_DQ_buffered(6),FLASH_A_DQ_buffered_D(6),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(6) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(6).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered7: FDCPE port map (FLASH_A_DQ_buffered(7),FLASH_A_DQ_buffered_D(7),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(7) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(7).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered8: FDCPE port map (FLASH_A_DQ_buffered(8),FLASH_A_DQ_buffered_D(8),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(8) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(8).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered9: FDCPE port map (FLASH_A_DQ_buffered(9),FLASH_A_DQ_buffered_D(9),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(9) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(9).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(9).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(9).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(9).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered10: FDCPE port map (FLASH_A_DQ_buffered(10),FLASH_A_DQ_buffered_D(10),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(10) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(10).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(10).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(10).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(10).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered11: FDCPE port map (FLASH_A_DQ_buffered(11),FLASH_A_DQ_buffered_D(11),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(11) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(11).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered12: FDCPE port map (FLASH_A_DQ_buffered(12),FLASH_A_DQ_buffered_D(12),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(12) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(12).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered13: FDCPE port map (FLASH_A_DQ_buffered(13),FLASH_A_DQ_buffered_D(13),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(13) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(13).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered14: FDCPE port map (FLASH_A_DQ_buffered(14),FLASH_A_DQ_buffered_D(14),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(14) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(14).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered15: FDCPE port map (FLASH_A_DQ_buffered(15),FLASH_A_DQ_buffered_D(15),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(15) <= NOT (((DONE AND FPGA_A(23) AND NOT FLASH_B_DQ(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23) AND NOT FLASH_A_DQ(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_B_DQ(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND NOT LEDs(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(15).PIN)));
</td></tr><tr><td>
FDCPE_FLASH_A_E: FDCPE port map (FLASH_A_E,FLASH_A_E_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_E_D <= ((DONE AND FPGA_E)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND FPGA_A(23)));
</td></tr><tr><td>
FDCPE_FLASH_A_G: FDCPE port map (FLASH_A_G,FLASH_A_G_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_G_D <= (DONE AND FPGA_G);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_K <= NOT (((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FLASH_AK)));
</td></tr><tr><td>
FDCPE_FLASH_A_L: FDCPE port map (FLASH_A_L,FLASH_A_L_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_L_D <= (DONE AND FPGA_L);
</td></tr><tr><td>
FDCPE_FLASH_A_RP: FDCPE port map (FLASH_A_RP,FLASH_A_RP_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_RP_D <= NOT ((NOT DONE AND NOT ConfProceed));
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_RW <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_WP <= NOT ('0');
</td></tr><tr><td>
FDCPE_FLASH_A_W: FDCPE port map (FLASH_A_W,FLASH_A_W_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_W_D <= NOT ((DONE AND NOT FPGA_W));
</td></tr><tr><td>
FDCPE_FLASH_B_DQ0: FDCPE port map (FLASH_B_DQ_I(0),FPGA_data(0).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(0) <= FLASH_B_DQ_I(0) when FLASH_B_DQ_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(0) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ1: FDCPE port map (FLASH_B_DQ_I(1),FPGA_data(1).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(1) <= FLASH_B_DQ_I(1) when FLASH_B_DQ_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(1) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ2: FDCPE port map (FLASH_B_DQ_I(2),FPGA_data(2).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(2) <= FLASH_B_DQ_I(2) when FLASH_B_DQ_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(2) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ3: FDCPE port map (FLASH_B_DQ_I(3),FPGA_data(3).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(3) <= FLASH_B_DQ_I(3) when FLASH_B_DQ_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(3) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ4: FDCPE port map (FLASH_B_DQ_I(4),FPGA_data(4).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(4) <= FLASH_B_DQ_I(4) when FLASH_B_DQ_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(4) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ5: FDCPE port map (FLASH_B_DQ_I(5),FPGA_data(5).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(5) <= FLASH_B_DQ_I(5) when FLASH_B_DQ_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(5) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ6: FDCPE port map (FLASH_B_DQ_I(6),FPGA_data(6).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(6) <= FLASH_B_DQ_I(6) when FLASH_B_DQ_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(6) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ7: FDCPE port map (FLASH_B_DQ_I(7),FPGA_data(7).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(7) <= FLASH_B_DQ_I(7) when FLASH_B_DQ_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(7) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ8: FDCPE port map (FLASH_B_DQ_I(8),FPGA_data(8).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(8) <= FLASH_B_DQ_I(8) when FLASH_B_DQ_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(8) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ9: FDCPE port map (FLASH_B_DQ_I(9),FPGA_data(9).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(9) <= FLASH_B_DQ_I(9) when FLASH_B_DQ_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(9) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ10: FDCPE port map (FLASH_B_DQ_I(10),FPGA_data(10).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(10) <= FLASH_B_DQ_I(10) when FLASH_B_DQ_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(10) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ11: FDCPE port map (FLASH_B_DQ_I(11),FPGA_data(11).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(11) <= FLASH_B_DQ_I(11) when FLASH_B_DQ_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(11) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ12: FDCPE port map (FLASH_B_DQ_I(12),FPGA_data(12).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(12) <= FLASH_B_DQ_I(12) when FLASH_B_DQ_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(12) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ13: FDCPE port map (FLASH_B_DQ_I(13),FPGA_data(13).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(13) <= FLASH_B_DQ_I(13) when FLASH_B_DQ_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(13) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ14: FDCPE port map (FLASH_B_DQ_I(14),FPGA_data(14).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(14) <= FLASH_B_DQ_I(14) when FLASH_B_DQ_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(14) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_DQ15: FDCPE port map (FLASH_B_DQ_I(15),FPGA_data(15).PIN,N_PZ_983,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ(15) <= FLASH_B_DQ_I(15) when FLASH_B_DQ_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_DQ_OE(15) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_B_E: FDCPE port map (FLASH_B_E,FLASH_B_E_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_E_D <= ((DONE AND FPGA_E)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DONE AND NOT FPGA_A(23)));
</td></tr><tr><td>
FDCPE_FLASH_B_G: FDCPE port map (FLASH_B_G,FLASH_B_G_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_G_D <= (DONE AND FPGA_G);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_K <= NOT (((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FLASH_AK)));
</td></tr><tr><td>
FDCPE_FLASH_B_L: FDCPE port map (FLASH_B_L,FLASH_B_L_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_L_D <= (DONE AND FPGA_L);
</td></tr><tr><td>
FDCPE_FLASH_B_RP: FDCPE port map (FLASH_B_RP,FLASH_B_RP_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_RP_D <= NOT ((NOT DONE AND NOT ConfProceed));
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_RW <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_WP <= NOT ('0');
</td></tr><tr><td>
FDCPE_FLASH_B_W: FDCPE port map (FLASH_B_W,FLASH_B_W_D,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_B_W_D <= NOT ((DONE AND NOT FPGA_W));
</td></tr><tr><td>
FDCPE_FPGAData0: FDCPE port map (FPGAData(0),FPGAData_D(0),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(0) <= NOT (((DONE AND NOT FPGAData(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(7))));
</td></tr><tr><td>
FDCPE_FPGAData1: FDCPE port map (FPGAData(1),FPGAData_D(1),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(1) <= NOT (((DONE AND NOT FPGAData(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(6))));
</td></tr><tr><td>
FDCPE_FPGAData2: FDCPE port map (FPGAData(2),FPGAData_D(2),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(2) <= NOT (((DONE AND NOT FPGAData(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(5))));
</td></tr><tr><td>
FDCPE_FPGAData3: FDCPE port map (FPGAData(3),FPGAData_D(3),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(3) <= NOT (((DONE AND NOT FPGAData(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(4))));
</td></tr><tr><td>
FDCPE_FPGAData4: FDCPE port map (FPGAData(4),FPGAData_D(4),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(4) <= NOT (((DONE AND NOT FPGAData(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(3))));
</td></tr><tr><td>
FDCPE_FPGAData5: FDCPE port map (FPGAData(5),FPGAData_D(5),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(5) <= NOT (((DONE AND NOT FPGAData(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(2))));
</td></tr><tr><td>
FDCPE_FPGAData6: FDCPE port map (FPGAData(6),FPGAData_D(6),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(6) <= NOT (((DONE AND NOT FPGAData(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(1))));
</td></tr><tr><td>
FDCPE_FPGAData7: FDCPE port map (FPGAData(7),FPGAData_D(7),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(7) <= NOT (((DONE AND NOT FPGAData(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND ConfProceed AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(0))));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_CCLK <= NOT (((DONE AND clk_cnt_i(1) AND ConfProceed)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND CPLD_100MHZ AND ConfProceed)));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_clock <= NOT (((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT CPLD_100MHZ)));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(0) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(0))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(0) <= FPGA_data_I(0) when FPGA_data_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(0) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(1) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(1))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(1) <= FPGA_data_I(1) when FPGA_data_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(1) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(2) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(2))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(2) <= FPGA_data_I(2) when FPGA_data_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(2) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(3) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(3) <= FPGA_data_I(3) when FPGA_data_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(3) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(4) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(4))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(4) <= FPGA_data_I(4) when FPGA_data_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(4) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(5) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(5))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(5) <= FPGA_data_I(5) when FPGA_data_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(5) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(6) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(6))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(6) <= FPGA_data_I(6) when FPGA_data_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(6) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(7) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(7))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(7) <= FPGA_data_I(7) when FPGA_data_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(7) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(8) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(8)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(8) <= FPGA_data_I(8) when FPGA_data_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(8) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(9) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(9) <= FPGA_data_I(9) when FPGA_data_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(9) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(10) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(10)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(10) <= FPGA_data_I(10) when FPGA_data_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(10) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(11) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(11)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(11) <= FPGA_data_I(11) when FPGA_data_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(11) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(12) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(12)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(12) <= FPGA_data_I(12) when FPGA_data_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(12) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(13) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(13)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(13) <= FPGA_data_I(13) when FPGA_data_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(13) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(14) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(14) <= FPGA_data_I(14) when FPGA_data_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(14) <= NOT N_PZ_880;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(15) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(15)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(15) <= FPGA_data_I(15) when FPGA_data_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(15) <= NOT N_PZ_880;
</td></tr><tr><td>
FDCPE_Flash_A_G_buffered: FDCPE port map (Flash_A_G_buffered,FPGA_G,N_PZ_983,'0','0',DONE);
</td></tr><tr><td>
FDCPE_Init_b_Reg: FDCPE port map (Init_b_Reg,INIT_B,N_PZ_983,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(0) <= Program_B.PIN;
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(1) <= INIT_B;
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(2) <= reboot;
</td></tr><tr><td>
FTCPE_LEDs3: FTCPE port map (LEDs(3),LEDs_T(3),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LEDs_T(3) <= (NOT reboot AND NOT LEDs(3) AND OldBoot AND WasDone(15));
</td></tr><tr><td>
FTCPE_Mtrien_Program_B: FTCPE port map (Mtrien_Program_B,Mtrien_Program_B_T,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_Program_B_T <= ((DONE AND NOT reboot AND OldBoot AND Mtrien_Program_B)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19) AND NOT Mtrien_Program_B)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19) AND NOT Mtrien_Program_B)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19) AND NOT Mtrien_Program_B));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_880 <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_983 <= ((DONE AND clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND CPLD_100MHZ));
</td></tr><tr><td>
FDCPE_OldBoot: FDCPE port map (OldBoot,reboot,N_PZ_983,'0','0','1');
</td></tr><tr><td>
FDCPE_Prog_B_Reg: FDCPE port map (Prog_B_Reg,Program_B.PIN,N_PZ_983,'0','0','1');
</td></tr><tr><td>
FTCPE_Program_B: FTCPE port map (Program_B_I,Program_B_T,N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Program_B_T <= ((DONE AND NOT reboot AND OldBoot AND Program_B)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT Program_B AND NOT BootCount(0) AND NOT BootCount(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND NOT BootCount(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND NOT BootCount(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND NOT BootCount(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND NOT BootCount(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(9) AND NOT BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (reboot AND NOT Program_B AND NOT BootCount(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(10) AND NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(12) AND NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(14) AND NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OldBoot AND NOT Program_B AND NOT BootCount(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(10) AND NOT BootCount(1) AND NOT BootCount(11) AND NOT BootCount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(12) AND NOT BootCount(3) AND NOT BootCount(13) AND NOT BootCount(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(14) AND NOT BootCount(5) AND NOT BootCount(15) AND NOT BootCount(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(16) AND NOT BootCount(7) AND NOT BootCount(17) AND NOT BootCount(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BootCount(18) AND NOT BootCount(9) AND NOT BootCount(19)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Program_B <= Program_B_I when Program_B_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Program_B_OE <= NOT Mtrien_Program_B;
</td></tr><tr><td>
FTCPE_WasDone0: FTCPE port map (WasDone(0),WasDone_T(0),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(0) <= (DONE AND NOT WasDone(15));
</td></tr><tr><td>
FTCPE_WasDone1: FTCPE port map (WasDone(1),WasDone_T(1),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(1) <= (DONE AND NOT WasDone(15) AND WasDone(0));
</td></tr><tr><td>
FTCPE_WasDone2: FTCPE port map (WasDone(2),WasDone_T(2),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(2) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1));
</td></tr><tr><td>
FTCPE_WasDone3: FTCPE port map (WasDone(3),WasDone_T(3),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(3) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2));
</td></tr><tr><td>
FTCPE_WasDone4: FTCPE port map (WasDone(4),WasDone_T(4),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(4) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3));
</td></tr><tr><td>
FTCPE_WasDone5: FTCPE port map (WasDone(5),WasDone_T(5),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(5) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4));
</td></tr><tr><td>
FTCPE_WasDone6: FTCPE port map (WasDone(6),WasDone_T(6),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(6) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4) AND WasDone(5));
</td></tr><tr><td>
FTCPE_WasDone7: FTCPE port map (WasDone(7),WasDone_T(7),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(7) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4) AND WasDone(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(6));
</td></tr><tr><td>
FTCPE_WasDone8: FTCPE port map (WasDone(8),WasDone_T(8),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(8) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4) AND WasDone(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(6) AND WasDone(7));
</td></tr><tr><td>
FTCPE_WasDone9: FTCPE port map (WasDone(9),WasDone_T(9),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(9) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4) AND WasDone(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(6) AND WasDone(7) AND WasDone(8));
</td></tr><tr><td>
FTCPE_WasDone10: FTCPE port map (WasDone(10),WasDone_T(10),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(10) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(2) AND WasDone(3) AND WasDone(4) AND WasDone(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(6) AND WasDone(7) AND WasDone(8) AND WasDone(9));
</td></tr><tr><td>
FTCPE_WasDone11: FTCPE port map (WasDone(11),WasDone_T(11),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(11) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(1) AND WasDone(2) AND WasDone(3) AND WasDone(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(5) AND WasDone(6) AND WasDone(7) AND WasDone(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(9));
</td></tr><tr><td>
FTCPE_WasDone12: FTCPE port map (WasDone(12),WasDone_T(12),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(12) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(1) AND WasDone(2) AND WasDone(3) AND WasDone(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(5) AND WasDone(6) AND WasDone(7) AND WasDone(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(9) AND WasDone(11));
</td></tr><tr><td>
FTCPE_WasDone13: FTCPE port map (WasDone(13),WasDone_T(13),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(13) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(1) AND WasDone(2) AND WasDone(3) AND WasDone(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(5) AND WasDone(6) AND WasDone(7) AND WasDone(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(9) AND WasDone(11) AND WasDone(12));
</td></tr><tr><td>
FTCPE_WasDone14: FTCPE port map (WasDone(14),WasDone_T(14),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(14) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(1) AND WasDone(2) AND WasDone(3) AND WasDone(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(5) AND WasDone(6) AND WasDone(7) AND WasDone(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(9) AND WasDone(11) AND WasDone(12) AND WasDone(13));
</td></tr><tr><td>
FTCPE_WasDone15: FTCPE port map (WasDone(15),WasDone_T(15),N_PZ_983,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WasDone_T(15) <= (DONE AND NOT WasDone(15) AND WasDone(0) AND WasDone(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(1) AND WasDone(2) AND WasDone(3) AND WasDone(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(5) AND WasDone(6) AND WasDone(7) AND WasDone(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(9) AND WasDone(11) AND WasDone(12) AND WasDone(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	WasDone(14));
</td></tr><tr><td>
FTCPE_clk_cnt_i0: FTCPE port map (clk_cnt_i(0),'0',CPLD_100MHZ,'0','0','1');
</td></tr><tr><td>
FTCPE_clk_cnt_i1: FTCPE port map (clk_cnt_i(1),clk_cnt_i(0),CPLD_100MHZ,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
