<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Seq (hardcaml.Signal.Seq)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/></head><body><div class="odoc-doc"><a href="../index.html">Up</a><div class="intro"><h1><span class="keyword">Module </span><a href="../#/Seq">Seq</a></h1></div><div class="mod"><div class="def"><span class="keyword">module </span>Seq : <span class="keyword">sig</span> ... <span class="keyword">end</span></div><div class="doc">Sequential logic (register + memories)</div><hr/><div><div class="region" id="/r_async.val"><a href="#/r_async.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>r_async : <a href="../Types/index.html#/register.typ">Types.register</a></div><div class="doc">type of registers with asychronous reset</div></div></div><div class="region" id="/r_sync.val"><a href="#/r_sync.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>r_sync : <a href="../Types/index.html#/register.typ">Types.register</a></div><div class="doc">type of registers with synchronous reset</div></div></div><div class="region" id="/r_none.val"><a href="#/r_none.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>r_none : <a href="../Types/index.html#/register.typ">Types.register</a></div><div class="doc">type of registers with no reset</div></div></div><div class="region" id="/r_full.val"><a href="#/r_full.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>r_full : <a href="../Types/index.html#/register.typ">Types.register</a></div><div class="doc">type of registers with sync and async reset</div></div></div><div class="region" id="/reg.val"><a href="#/reg.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>reg : <a href="../Types/index.html#/register.typ">Types.register</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">create a register</div></div></div><div class="region" id="/reg_fb.val"><a href="#/reg_fb.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>reg_fb : <a href="../Types/index.html#/register.typ">Types.register</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; int -&gt; (<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a>) -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">create a register with feedback of output to input via user function</div></div></div><div class="region" id="/pipeline.val"><a href="#/pipeline.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>pipeline : int -&gt; <a href="../Types/index.html#/register.typ">Types.register</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">creates a pipeline of registers</div></div></div><div class="region" id="/memory.val"><a href="#/memory.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>memory : size:int -&gt; spec:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; we:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; w:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; d:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; r:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">creates a memory of the given size</div></div></div><div class="region" id="/ram_rbw.val"><a href="#/ram_rbw.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>ram_rbw : size:int -&gt; spec:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; we:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; wa:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; d:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; re:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; ra:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">Synthesizable, dual address, single clock ram with read before write behaviour</div></div></div><div class="region" id="/ram_wbr.val"><a href="#/ram_wbr.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>ram_wbr : size:int -&gt; spec:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; we:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; wa:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; d:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; re:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; ra:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">Synthesizable, dual address, single clock ram with write before read behaviour</div></div></div><div class="region" id="/ram_1xn.val"><a href="#/ram_1xn.val" class="anchor"></a><div class="val"><div class="def"><span class="keyword">val </span>ram_1xn : ?ram:(size:int -&gt; spec:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; we:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; wa:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; d:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; re:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; ra:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a>) -&gt; ?ram_type:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; ?reg_type:<a href="../Types/index.html#/register.typ">Types.register</a> -&gt; we:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; w:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; d:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; re:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; r:<a href="../Types/index.html#/signal.typ">Types.signal</a> -&gt; <a href="../Types/index.html#/signal.typ">Types.signal</a></div><div class="doc">simple dual port RAM's with 1:N or N:1 bus resizing</div></div></div></div></div></div></body></html>