

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'
================================================================
* Date:           Thu Dec 29 14:58:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      227|  2.270 us|  2.270 us|  227|  227|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_497_8  |      225|      225|         8|          7|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|   133646|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      204|    -|
|Register             |        -|     -|    49262|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49262|   133850|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln497_fu_336_p2     |         +|   0|  0|    13|           6|           1|
    |add_ln499_fu_313_p2     |         +|   0|  0|    19|          12|           1|
    |add_ln500_1_fu_370_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln500_fu_360_p2     |         +|   0|  0|    19|          12|           2|
    |add_ln501_fu_550_p2     |         +|   0|  0|    19|          12|           3|
    |add_ln502_1_fu_591_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln502_fu_560_p2     |         +|   0|  0|    19|          12|           3|
    |add_ln503_1_fu_740_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln503_fu_601_p2     |         +|   0|  0|    19|          12|           3|
    |add_ln504_fu_750_p2     |         +|   0|  0|    19|          12|           4|
    |add_ln505_1_fu_893_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln505_fu_883_p2     |         +|   0|  0|    19|          12|           4|
    |add_ln506_fu_1056_p2    |         +|   0|  0|    19|          12|           4|
    |add_ln510_fu_638_p2     |         +|   0|  0|    20|          13|           6|
    |add_ln512_fu_812_p2     |         +|   0|  0|    20|          13|           6|
    |add_ln513_fu_937_p2     |         +|   0|  0|    20|          13|           7|
    |add_ln514_fu_1076_p2    |         +|   0|  0|    20|          13|           7|
    |add_ln516_fu_324_p2     |         +|   0|  0|    39|          32|           4|
    |sub_ln508_fu_380_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln509_fu_570_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln510_fu_628_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln511_fu_760_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln512_fu_903_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln513_fu_927_p2     |         -|   0|  0|    21|          13|          14|
    |sub_ln514_fu_1066_p2    |         -|   0|  0|    21|          13|          14|
    |sub_ln515_fu_1156_p2    |         -|   0|  0|    21|          13|          14|
    |and_ln508_fu_417_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln509_fu_461_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln510_fu_659_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln511_fu_791_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln512_fu_834_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln513_fu_958_p2     |       and|   0|  0|  4096|        8192|        8192|
    |and_ln514_fu_1097_p2    |       and|   0|  0|  4096|        8192|        8192|
    |and_ln515_fu_1139_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln497_fu_294_p2    |      icmp|   0|  0|    10|           6|           7|
    |or_ln500_fu_510_p2      |        or|   0|  0|     9|           9|           9|
    |or_ln502_fu_712_p2      |        or|   0|  0|     9|           9|           9|
    |or_ln505_fu_1018_p2     |        or|   0|  0|     9|           9|           9|
    |or_ln508_fu_433_p2      |        or|   0|  0|  4096|        8192|        8192|
    |or_ln509_1_fu_623_p2    |        or|   0|  0|  4096|        8192|        8192|
    |or_ln509_fu_439_p2      |        or|   0|  0|    13|          13|           6|
    |or_ln510_fu_675_p2      |        or|   0|  0|  4096|        8192|        8192|
    |or_ln511_1_fu_806_p2    |        or|   0|  0|  4096|        8192|        8192|
    |or_ln511_fu_770_p2      |        or|   0|  0|    13|          13|           7|
    |or_ln512_fu_922_p2      |        or|   0|  0|  4096|        8192|        8192|
    |or_ln513_fu_974_p2      |        or|   0|  0|  4096|        8192|        8192|
    |or_ln514_fu_1112_p2     |        or|   0|  0|  4096|        8192|        8192|
    |or_ln515_1_fu_1175_p2   |        or|   0|  0|  4096|        8192|        8192|
    |or_ln515_fu_1118_p2     |        or|   0|  0|    13|          13|           8|
    |shl_ln508_1_fu_427_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln508_fu_405_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln509_1_fu_618_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln509_fu_449_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln510_1_fu_669_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln510_fu_647_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln511_1_fu_800_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln511_fu_779_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln512_1_fu_917_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln512_fu_822_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln513_1_fu_968_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln513_fu_946_p2     |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln514_1_fu_1106_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln514_fu_1085_p2    |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln515_1_fu_1170_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln515_fu_1127_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |xor_ln508_fu_411_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln509_fu_455_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln510_fu_653_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln511_fu_785_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln512_fu_828_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln513_fu_952_p2     |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln514_fu_1091_p2    |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln515_fu_1133_p2    |       xor|   0|  0|  4096|        8192|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|133646|      262811|      262397|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  43|          8|     1|          8|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     6|         12|
    |i_28_fu_142                  |   9|          2|     6|         12|
    |ptr_o                        |   9|          2|    32|         64|
    |reg_276                      |   9|          2|     8|         16|
    |sk_address0                  |  43|          8|    12|         96|
    |sk_address1                  |  37|          7|    12|         84|
    |this_5_7_fu_146              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 204|         41|  8273|      16684|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |and_ln509_reg_1265           |  8192|   0|  8192|          0|
    |and_ln512_reg_1336           |  8192|   0|  8192|          0|
    |and_ln515_reg_1371           |  8192|   0|  8192|          0|
    |ap_CS_fsm                    |     7|   0|     7|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_28_fu_142                  |     6|   0|     6|          0|
    |i_reg_1204                   |     6|   0|     6|          0|
    |icmp_ln497_reg_1210          |     1|   0|     1|          0|
    |lshr_ln3_reg_1270            |     6|   0|     6|          0|
    |lshr_ln5_reg_1310            |     4|   0|     4|          0|
    |lshr_ln8_reg_1356            |     5|   0|     5|          0|
    |or_ln509_reg_1255            |     5|   0|    13|          8|
    |or_ln510_reg_1305            |  8192|   0|  8192|          0|
    |or_ln511_reg_1325            |     5|   0|    13|          8|
    |or_ln513_reg_1351            |  8192|   0|  8192|          0|
    |reg_276                      |     8|   0|     8|          0|
    |shl_ln_reg_1249              |     5|   0|    13|          8|
    |sk_load_9_reg_1290           |     8|   0|     8|          0|
    |sub_ln509_reg_1285           |    14|   0|    14|          0|
    |this_5_7_fu_146              |  8192|   0|  8192|          0|
    |trunc_ln499_reg_1214         |    12|   0|    12|          0|
    |zext_ln509_reg_1260          |     5|   0|  8192|       8187|
    |zext_ln512_reg_1331          |     5|   0|  8192|       8187|
    |zext_ln515_reg_1366          |     5|   0|  8192|       8187|
    +-----------------------------+------+----+------+-----------+
    |Total                        | 49262|   0| 73847|      24585|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_497_8|  return value|
|this_5_6             |   in|  8192|     ap_none|                              this_5_6|        scalar|
|sk_address0          |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce0               |  out|     1|   ap_memory|                                    sk|         array|
|sk_q0                |   in|     8|   ap_memory|                                    sk|         array|
|sk_address1          |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce1               |  out|     1|   ap_memory|                                    sk|         array|
|sk_q1                |   in|     8|   ap_memory|                                    sk|         array|
|this_5_7_out         |  out|  8192|      ap_vld|                          this_5_7_out|       pointer|
|this_5_7_out_ap_vld  |  out|     1|      ap_vld|                          this_5_7_out|       pointer|
|ptr_i                |   in|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o                |  out|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o_ap_vld         |  out|     1|     ap_ovld|                                   ptr|       pointer|
+---------------------+-----+------+------------+--------------------------------------+--------------+

