`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 02/24/2026 09:32:23 AM
// Design Name: 
// Module Name: regfile
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module regfile(input clk, input rst, input WriteEnable, input [4:0] rs1, input [4:0] rs2, input [4:0] rd, input [31:0] WriteData, output [31:0] ReadData1, output [31:0] readData2);

    reg [31:0] regs [31:0];
    integer i;

    always @(posedge clk) 
    begin
        if (rst) 
            begin
                for (i=0; i<32; i=i+1) 
                    regs[i] <= 32'b0;
            end 
        else if (WriteEnable && (rd != 5'b0)) 
            begin
                regs[rd] <= WriteData;
            end
    end

    assign ReadData1 = (rs1 == 5'b0) ? 32'b0 : regs[rs1];
    assign readData2 = (rs2 == 5'b0) ? 32'b0 : regs[rs2];
    
endmodule
