{"files":[{"patch":"@@ -36,1 +36,0 @@\n-    private final SortedSet<Integer> packages = new TreeSet<>();\n@@ -38,1 +37,3 @@\n-    private final Map<Integer, Integer> threadToPackage = new TreeMap<>();\n+\n+    private SortedSet<Integer> packages = new TreeSet<>();\n+    private Map<Integer, Integer> threadToPackage = new TreeMap<>();\n@@ -126,0 +127,39 @@\n+    protected void renumberPackages() {\n+        checkNotFinished();\n+\n+        Map<Integer, Integer> renumberPackages = new HashMap<>();\n+        SortedSet<Integer> nPackages = new TreeSet<>();\n+        {\n+            int npId = 0;\n+            for (int opId : packages) {\n+                if (!renumberPackages.containsKey(opId)) {\n+                    renumberPackages.put(opId, npId++);\n+                }\n+                nPackages.add(renumberPackages.get(opId));\n+            }\n+        }\n+\n+        Multimap<Integer, Integer> nPackageToCore = new TreesetMultimap<>();\n+        for (int opId : packages) {\n+            int npId = renumberPackages.get(opId);\n+            for (int core : packageToCore.get(opId)) {\n+                nPackageToCore.put(npId, core);\n+            }\n+        }\n+\n+        Map<Integer, Integer> nThreadToPackage = new TreeMap<>();\n+        for (int thread : threadToPackage.keySet()) {\n+            nThreadToPackage.put(thread, renumberPackages.get(threadToPackage.get(thread)));\n+        }\n+\n+        Map<Integer, Integer> nCoreToPackage = new HashMap<>();\n+        for (int core : coreToPackage.keySet()) {\n+            nCoreToPackage.put(core, renumberPackages.get(coreToPackage.get(core)));\n+        }\n+\n+        packages = nPackages;\n+        threadToPackage = nThreadToPackage;\n+        coreToPackage = nCoreToPackage;\n+        packageToCore = nPackageToCore;\n+    }\n+\n","filename":"jcstress-core\/src\/main\/java\/org\/openjdk\/jcstress\/os\/topology\/AbstractTopology.java","additions":42,"deletions":2,"binary":false,"changes":44,"status":"modified"},{"patch":"@@ -130,0 +130,1 @@\n+        renumberPackages();\n","filename":"jcstress-core\/src\/main\/java\/org\/openjdk\/jcstress\/os\/topology\/LinuxSysfsTopology.java","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -74,0 +74,12 @@\n+    @Test\n+    public void test_Saved_5() throws IOException {\n+        String s = FileUtils.copyFileToTemp(\"\/topology\/cpuinfo-5.txt\", \"jcstress\", \"test\");\n+\n+        try {\n+            new LinuxProcfsTopology(s);\n+            Assert.fail(\"Should have failed\");\n+        } catch (TopologyParseException topo) {\n+            \/\/ Should fail\n+        }\n+    }\n+\n","filename":"jcstress-core\/src\/test\/java\/org\/openjdk\/jcstress\/os\/topology\/LinuxProcfsTopologyTest.java","additions":12,"deletions":0,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -111,0 +111,19 @@\n+    @Test\n+    public void test_Saved_5() throws TopologyParseException, IOException {\n+        FileSystem fs = parse(\"\/topology\/sysfs-5.txt\");\n+        LinuxSysfsTopology topo = new LinuxSysfsTopology(fs.getPath(\"\"));\n+\n+        Assert.assertEquals(1,  topo.packagesPerSystem());\n+        Assert.assertEquals(64, topo.coresPerPackage());\n+        Assert.assertEquals(1,  topo.threadsPerCore());\n+        Assert.assertEquals(64, topo.totalCores());\n+        Assert.assertEquals(64, topo.totalThreads());\n+\n+        for (int t = 0; t < topo.totalThreads(); t++) {\n+            Assert.assertEquals(0, topo.threadToPackage(t));\n+            Assert.assertEquals(t, topo.threadToCore(t));\n+        }\n+\n+        checkGenericInvariants(topo);\n+    }\n+\n","filename":"jcstress-core\/src\/test\/java\/org\/openjdk\/jcstress\/os\/topology\/LinuxSysfsTopologyTest.java","additions":19,"deletions":0,"binary":false,"changes":19,"status":"modified"},{"patch":"@@ -0,0 +1,576 @@\n+processor\t: 0\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 1\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 2\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 3\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 4\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 5\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 6\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 7\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 8\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 9\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 10\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 11\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 12\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 13\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 14\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 15\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 16\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 17\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 18\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 19\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 20\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 21\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 22\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 23\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 24\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 25\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 26\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 27\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 28\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 29\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 30\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 31\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 32\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 33\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 34\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 35\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 36\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 37\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 38\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 39\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 40\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 41\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 42\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 43\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 44\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 45\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 46\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 47\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 48\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 49\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 50\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 51\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 52\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 53\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 54\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 55\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 56\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 57\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 58\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 59\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 60\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 61\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 62\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n+processor\t: 63\n+BogoMIPS\t: 243.75\n+Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp ssbs\n+CPU implementer\t: 0x41\n+CPU architecture: 8\n+CPU variant\t: 0x3\n+CPU part\t: 0xd0c\n+CPU revision\t: 1\n+\n","filename":"jcstress-core\/src\/test\/resources\/topology\/cpuinfo-5.txt","additions":576,"deletions":0,"binary":false,"changes":576,"status":"added"},{"patch":"@@ -0,0 +1,384 @@\n+cpu21\/topology\/physical_package_id: 60\n+cpu21\/topology\/core_siblings: ffffffff,ffffffff\n+cpu21\/topology\/core_siblings_list: 0-63\n+cpu21\/topology\/thread_siblings_list: 21\n+cpu21\/topology\/core_id: 21\n+cpu21\/topology\/thread_siblings: 00000000,00200000\n+cpu11\/topology\/physical_package_id: 60\n+cpu11\/topology\/core_siblings: ffffffff,ffffffff\n+cpu11\/topology\/core_siblings_list: 0-63\n+cpu11\/topology\/thread_siblings_list: 11\n+cpu11\/topology\/core_id: 11\n+cpu11\/topology\/thread_siblings: 00000000,00000800\n+cpu9\/topology\/physical_package_id: 60\n+cpu9\/topology\/core_siblings: ffffffff,ffffffff\n+cpu9\/topology\/core_siblings_list: 0-63\n+cpu9\/topology\/thread_siblings_list: 9\n+cpu9\/topology\/core_id: 9\n+cpu9\/topology\/thread_siblings: 00000000,00000200\n+cpu58\/topology\/physical_package_id: 60\n+cpu58\/topology\/core_siblings: ffffffff,ffffffff\n+cpu58\/topology\/core_siblings_list: 0-63\n+cpu58\/topology\/thread_siblings_list: 58\n+cpu58\/topology\/core_id: 58\n+cpu58\/topology\/thread_siblings: 04000000,00000000\n+cpu48\/topology\/physical_package_id: 60\n+cpu48\/topology\/core_siblings: ffffffff,ffffffff\n+cpu48\/topology\/core_siblings_list: 0-63\n+cpu48\/topology\/thread_siblings_list: 48\n+cpu48\/topology\/core_id: 48\n+cpu48\/topology\/thread_siblings: 00010000,00000000\n+cpu7\/topology\/physical_package_id: 60\n+cpu7\/topology\/core_siblings: ffffffff,ffffffff\n+cpu7\/topology\/core_siblings_list: 0-63\n+cpu7\/topology\/thread_siblings_list: 7\n+cpu7\/topology\/core_id: 7\n+cpu7\/topology\/thread_siblings: 00000000,00000080\n+cpu38\/topology\/physical_package_id: 60\n+cpu38\/topology\/core_siblings: ffffffff,ffffffff\n+cpu38\/topology\/core_siblings_list: 0-63\n+cpu38\/topology\/thread_siblings_list: 38\n+cpu38\/topology\/core_id: 38\n+cpu38\/topology\/thread_siblings: 00000040,00000000\n+cpu28\/topology\/physical_package_id: 60\n+cpu28\/topology\/core_siblings: ffffffff,ffffffff\n+cpu28\/topology\/core_siblings_list: 0-63\n+cpu28\/topology\/thread_siblings_list: 28\n+cpu28\/topology\/core_id: 28\n+cpu28\/topology\/thread_siblings: 00000000,10000000\n+cpu56\/topology\/physical_package_id: 60\n+cpu56\/topology\/core_siblings: ffffffff,ffffffff\n+cpu56\/topology\/core_siblings_list: 0-63\n+cpu56\/topology\/thread_siblings_list: 56\n+cpu56\/topology\/core_id: 56\n+cpu56\/topology\/thread_siblings: 01000000,00000000\n+cpu18\/topology\/physical_package_id: 60\n+cpu18\/topology\/core_siblings: ffffffff,ffffffff\n+cpu18\/topology\/core_siblings_list: 0-63\n+cpu18\/topology\/thread_siblings_list: 18\n+cpu18\/topology\/core_id: 18\n+cpu18\/topology\/thread_siblings: 00000000,00040000\n+cpu46\/topology\/physical_package_id: 60\n+cpu46\/topology\/core_siblings: ffffffff,ffffffff\n+cpu46\/topology\/core_siblings_list: 0-63\n+cpu46\/topology\/thread_siblings_list: 46\n+cpu46\/topology\/core_id: 46\n+cpu46\/topology\/thread_siblings: 00004000,00000000\n+cpu5\/topology\/physical_package_id: 60\n+cpu5\/topology\/core_siblings: ffffffff,ffffffff\n+cpu5\/topology\/core_siblings_list: 0-63\n+cpu5\/topology\/thread_siblings_list: 5\n+cpu5\/topology\/core_id: 5\n+cpu5\/topology\/thread_siblings: 00000000,00000020\n+cpu36\/topology\/physical_package_id: 60\n+cpu36\/topology\/core_siblings: ffffffff,ffffffff\n+cpu36\/topology\/core_siblings_list: 0-63\n+cpu36\/topology\/thread_siblings_list: 36\n+cpu36\/topology\/core_id: 36\n+cpu36\/topology\/thread_siblings: 00000010,00000000\n+cpu26\/topology\/physical_package_id: 60\n+cpu26\/topology\/core_siblings: ffffffff,ffffffff\n+cpu26\/topology\/core_siblings_list: 0-63\n+cpu26\/topology\/thread_siblings_list: 26\n+cpu26\/topology\/core_id: 26\n+cpu26\/topology\/thread_siblings: 00000000,04000000\n+cpu54\/topology\/physical_package_id: 60\n+cpu54\/topology\/core_siblings: ffffffff,ffffffff\n+cpu54\/topology\/core_siblings_list: 0-63\n+cpu54\/topology\/thread_siblings_list: 54\n+cpu54\/topology\/core_id: 54\n+cpu54\/topology\/thread_siblings: 00400000,00000000\n+cpu16\/topology\/physical_package_id: 60\n+cpu16\/topology\/core_siblings: ffffffff,ffffffff\n+cpu16\/topology\/core_siblings_list: 0-63\n+cpu16\/topology\/thread_siblings_list: 16\n+cpu16\/topology\/core_id: 16\n+cpu16\/topology\/thread_siblings: 00000000,00010000\n+cpu44\/topology\/physical_package_id: 60\n+cpu44\/topology\/core_siblings: ffffffff,ffffffff\n+cpu44\/topology\/core_siblings_list: 0-63\n+cpu44\/topology\/thread_siblings_list: 44\n+cpu44\/topology\/core_id: 44\n+cpu44\/topology\/thread_siblings: 00001000,00000000\n+cpu3\/topology\/physical_package_id: 60\n+cpu3\/topology\/core_siblings: ffffffff,ffffffff\n+cpu3\/topology\/core_siblings_list: 0-63\n+cpu3\/topology\/thread_siblings_list: 3\n+cpu3\/topology\/core_id: 3\n+cpu3\/topology\/thread_siblings: 00000000,00000008\n+cpu34\/topology\/physical_package_id: 60\n+cpu34\/topology\/core_siblings: ffffffff,ffffffff\n+cpu34\/topology\/core_siblings_list: 0-63\n+cpu34\/topology\/thread_siblings_list: 34\n+cpu34\/topology\/core_id: 34\n+cpu34\/topology\/thread_siblings: 00000004,00000000\n+cpu62\/topology\/physical_package_id: 60\n+cpu62\/topology\/core_siblings: ffffffff,ffffffff\n+cpu62\/topology\/core_siblings_list: 0-63\n+cpu62\/topology\/thread_siblings_list: 62\n+cpu62\/topology\/core_id: 62\n+cpu62\/topology\/thread_siblings: 40000000,00000000\n+cpu24\/topology\/physical_package_id: 60\n+cpu24\/topology\/core_siblings: ffffffff,ffffffff\n+cpu24\/topology\/core_siblings_list: 0-63\n+cpu24\/topology\/thread_siblings_list: 24\n+cpu24\/topology\/core_id: 24\n+cpu24\/topology\/thread_siblings: 00000000,01000000\n+cpu52\/topology\/physical_package_id: 60\n+cpu52\/topology\/core_siblings: ffffffff,ffffffff\n+cpu52\/topology\/core_siblings_list: 0-63\n+cpu52\/topology\/thread_siblings_list: 52\n+cpu52\/topology\/core_id: 52\n+cpu52\/topology\/thread_siblings: 00100000,00000000\n+cpu14\/topology\/physical_package_id: 60\n+cpu14\/topology\/core_siblings: ffffffff,ffffffff\n+cpu14\/topology\/core_siblings_list: 0-63\n+cpu14\/topology\/thread_siblings_list: 14\n+cpu14\/topology\/core_id: 14\n+cpu14\/topology\/thread_siblings: 00000000,00004000\n+cpu42\/topology\/physical_package_id: 60\n+cpu42\/topology\/core_siblings: ffffffff,ffffffff\n+cpu42\/topology\/core_siblings_list: 0-63\n+cpu42\/topology\/thread_siblings_list: 42\n+cpu42\/topology\/core_id: 42\n+cpu42\/topology\/thread_siblings: 00000400,00000000\n+cpu1\/topology\/physical_package_id: 60\n+cpu1\/topology\/core_siblings: ffffffff,ffffffff\n+cpu1\/topology\/core_siblings_list: 0-63\n+cpu1\/topology\/thread_siblings_list: 1\n+cpu1\/topology\/core_id: 1\n+cpu1\/topology\/thread_siblings: 00000000,00000002\n+cpu32\/topology\/physical_package_id: 60\n+cpu32\/topology\/core_siblings: ffffffff,ffffffff\n+cpu32\/topology\/core_siblings_list: 0-63\n+cpu32\/topology\/thread_siblings_list: 32\n+cpu32\/topology\/core_id: 32\n+cpu32\/topology\/thread_siblings: 00000001,00000000\n+cpu60\/topology\/physical_package_id: 60\n+cpu60\/topology\/core_siblings: ffffffff,ffffffff\n+cpu60\/topology\/core_siblings_list: 0-63\n+cpu60\/topology\/thread_siblings_list: 60\n+cpu60\/topology\/core_id: 60\n+cpu60\/topology\/thread_siblings: 10000000,00000000\n+cpu22\/topology\/physical_package_id: 60\n+cpu22\/topology\/core_siblings: ffffffff,ffffffff\n+cpu22\/topology\/core_siblings_list: 0-63\n+cpu22\/topology\/thread_siblings_list: 22\n+cpu22\/topology\/core_id: 22\n+cpu22\/topology\/thread_siblings: 00000000,00400000\n+cpu50\/topology\/physical_package_id: 60\n+cpu50\/topology\/core_siblings: ffffffff,ffffffff\n+cpu50\/topology\/core_siblings_list: 0-63\n+cpu50\/topology\/thread_siblings_list: 50\n+cpu50\/topology\/core_id: 50\n+cpu50\/topology\/thread_siblings: 00040000,00000000\n+cpu12\/topology\/physical_package_id: 60\n+cpu12\/topology\/core_siblings: ffffffff,ffffffff\n+cpu12\/topology\/core_siblings_list: 0-63\n+cpu12\/topology\/thread_siblings_list: 12\n+cpu12\/topology\/core_id: 12\n+cpu12\/topology\/thread_siblings: 00000000,00001000\n+cpu40\/topology\/physical_package_id: 60\n+cpu40\/topology\/core_siblings: ffffffff,ffffffff\n+cpu40\/topology\/core_siblings_list: 0-63\n+cpu40\/topology\/thread_siblings_list: 40\n+cpu40\/topology\/core_id: 40\n+cpu40\/topology\/thread_siblings: 00000100,00000000\n+cpu30\/topology\/physical_package_id: 60\n+cpu30\/topology\/core_siblings: ffffffff,ffffffff\n+cpu30\/topology\/core_siblings_list: 0-63\n+cpu30\/topology\/thread_siblings_list: 30\n+cpu30\/topology\/core_id: 30\n+cpu30\/topology\/thread_siblings: 00000000,40000000\n+cpu59\/topology\/physical_package_id: 60\n+cpu59\/topology\/core_siblings: ffffffff,ffffffff\n+cpu59\/topology\/core_siblings_list: 0-63\n+cpu59\/topology\/thread_siblings_list: 59\n+cpu59\/topology\/core_id: 59\n+cpu59\/topology\/thread_siblings: 08000000,00000000\n+cpu20\/topology\/physical_package_id: 60\n+cpu20\/topology\/core_siblings: ffffffff,ffffffff\n+cpu20\/topology\/core_siblings_list: 0-63\n+cpu20\/topology\/thread_siblings_list: 20\n+cpu20\/topology\/core_id: 20\n+cpu20\/topology\/thread_siblings: 00000000,00100000\n+cpu49\/topology\/physical_package_id: 60\n+cpu49\/topology\/core_siblings: ffffffff,ffffffff\n+cpu49\/topology\/core_siblings_list: 0-63\n+cpu49\/topology\/thread_siblings_list: 49\n+cpu49\/topology\/core_id: 49\n+cpu49\/topology\/thread_siblings: 00020000,00000000\n+cpu10\/topology\/physical_package_id: 60\n+cpu10\/topology\/core_siblings: ffffffff,ffffffff\n+cpu10\/topology\/core_siblings_list: 0-63\n+cpu10\/topology\/thread_siblings_list: 10\n+cpu10\/topology\/core_id: 10\n+cpu10\/topology\/thread_siblings: 00000000,00000400\n+cpu8\/topology\/physical_package_id: 60\n+cpu8\/topology\/core_siblings: ffffffff,ffffffff\n+cpu8\/topology\/core_siblings_list: 0-63\n+cpu8\/topology\/thread_siblings_list: 8\n+cpu8\/topology\/core_id: 8\n+cpu8\/topology\/thread_siblings: 00000000,00000100\n+cpu39\/topology\/physical_package_id: 60\n+cpu39\/topology\/core_siblings: ffffffff,ffffffff\n+cpu39\/topology\/core_siblings_list: 0-63\n+cpu39\/topology\/thread_siblings_list: 39\n+cpu39\/topology\/core_id: 39\n+cpu39\/topology\/thread_siblings: 00000080,00000000\n+cpu29\/topology\/physical_package_id: 60\n+cpu29\/topology\/core_siblings: ffffffff,ffffffff\n+cpu29\/topology\/core_siblings_list: 0-63\n+cpu29\/topology\/thread_siblings_list: 29\n+cpu29\/topology\/core_id: 29\n+cpu29\/topology\/thread_siblings: 00000000,20000000\n+cpu57\/topology\/physical_package_id: 60\n+cpu57\/topology\/core_siblings: ffffffff,ffffffff\n+cpu57\/topology\/core_siblings_list: 0-63\n+cpu57\/topology\/thread_siblings_list: 57\n+cpu57\/topology\/core_id: 57\n+cpu57\/topology\/thread_siblings: 02000000,00000000\n+cpu19\/topology\/physical_package_id: 60\n+cpu19\/topology\/core_siblings: ffffffff,ffffffff\n+cpu19\/topology\/core_siblings_list: 0-63\n+cpu19\/topology\/thread_siblings_list: 19\n+cpu19\/topology\/core_id: 19\n+cpu19\/topology\/thread_siblings: 00000000,00080000\n+cpu47\/topology\/physical_package_id: 60\n+cpu47\/topology\/core_siblings: ffffffff,ffffffff\n+cpu47\/topology\/core_siblings_list: 0-63\n+cpu47\/topology\/thread_siblings_list: 47\n+cpu47\/topology\/core_id: 47\n+cpu47\/topology\/thread_siblings: 00008000,00000000\n+cpu6\/topology\/physical_package_id: 60\n+cpu6\/topology\/core_siblings: ffffffff,ffffffff\n+cpu6\/topology\/core_siblings_list: 0-63\n+cpu6\/topology\/thread_siblings_list: 6\n+cpu6\/topology\/core_id: 6\n+cpu6\/topology\/thread_siblings: 00000000,00000040\n+cpu37\/topology\/physical_package_id: 60\n+cpu37\/topology\/core_siblings: ffffffff,ffffffff\n+cpu37\/topology\/core_siblings_list: 0-63\n+cpu37\/topology\/thread_siblings_list: 37\n+cpu37\/topology\/core_id: 37\n+cpu37\/topology\/thread_siblings: 00000020,00000000\n+cpu27\/topology\/physical_package_id: 60\n+cpu27\/topology\/core_siblings: ffffffff,ffffffff\n+cpu27\/topology\/core_siblings_list: 0-63\n+cpu27\/topology\/thread_siblings_list: 27\n+cpu27\/topology\/core_id: 27\n+cpu27\/topology\/thread_siblings: 00000000,08000000\n+cpu55\/topology\/physical_package_id: 60\n+cpu55\/topology\/core_siblings: ffffffff,ffffffff\n+cpu55\/topology\/core_siblings_list: 0-63\n+cpu55\/topology\/thread_siblings_list: 55\n+cpu55\/topology\/core_id: 55\n+cpu55\/topology\/thread_siblings: 00800000,00000000\n+cpu17\/topology\/physical_package_id: 60\n+cpu17\/topology\/core_siblings: ffffffff,ffffffff\n+cpu17\/topology\/core_siblings_list: 0-63\n+cpu17\/topology\/thread_siblings_list: 17\n+cpu17\/topology\/core_id: 17\n+cpu17\/topology\/thread_siblings: 00000000,00020000\n+cpu45\/topology\/physical_package_id: 60\n+cpu45\/topology\/core_siblings: ffffffff,ffffffff\n+cpu45\/topology\/core_siblings_list: 0-63\n+cpu45\/topology\/thread_siblings_list: 45\n+cpu45\/topology\/core_id: 45\n+cpu45\/topology\/thread_siblings: 00002000,00000000\n+cpu4\/topology\/physical_package_id: 60\n+cpu4\/topology\/core_siblings: ffffffff,ffffffff\n+cpu4\/topology\/core_siblings_list: 0-63\n+cpu4\/topology\/thread_siblings_list: 4\n+cpu4\/topology\/core_id: 4\n+cpu4\/topology\/thread_siblings: 00000000,00000010\n+cpu35\/topology\/physical_package_id: 60\n+cpu35\/topology\/core_siblings: ffffffff,ffffffff\n+cpu35\/topology\/core_siblings_list: 0-63\n+cpu35\/topology\/thread_siblings_list: 35\n+cpu35\/topology\/core_id: 35\n+cpu35\/topology\/thread_siblings: 00000008,00000000\n+cpu63\/topology\/physical_package_id: 60\n+cpu63\/topology\/core_siblings: ffffffff,ffffffff\n+cpu63\/topology\/core_siblings_list: 0-63\n+cpu63\/topology\/thread_siblings_list: 63\n+cpu63\/topology\/core_id: 63\n+cpu63\/topology\/thread_siblings: 80000000,00000000\n+cpu25\/topology\/physical_package_id: 60\n+cpu25\/topology\/core_siblings: ffffffff,ffffffff\n+cpu25\/topology\/core_siblings_list: 0-63\n+cpu25\/topology\/thread_siblings_list: 25\n+cpu25\/topology\/core_id: 25\n+cpu25\/topology\/thread_siblings: 00000000,02000000\n+cpu53\/topology\/physical_package_id: 60\n+cpu53\/topology\/core_siblings: ffffffff,ffffffff\n+cpu53\/topology\/core_siblings_list: 0-63\n+cpu53\/topology\/thread_siblings_list: 53\n+cpu53\/topology\/core_id: 53\n+cpu53\/topology\/thread_siblings: 00200000,00000000\n+cpu15\/topology\/physical_package_id: 60\n+cpu15\/topology\/core_siblings: ffffffff,ffffffff\n+cpu15\/topology\/core_siblings_list: 0-63\n+cpu15\/topology\/thread_siblings_list: 15\n+cpu15\/topology\/core_id: 15\n+cpu15\/topology\/thread_siblings: 00000000,00008000\n+cpu43\/topology\/physical_package_id: 60\n+cpu43\/topology\/core_siblings: ffffffff,ffffffff\n+cpu43\/topology\/core_siblings_list: 0-63\n+cpu43\/topology\/thread_siblings_list: 43\n+cpu43\/topology\/core_id: 43\n+cpu43\/topology\/thread_siblings: 00000800,00000000\n+cpu2\/topology\/physical_package_id: 60\n+cpu2\/topology\/core_siblings: ffffffff,ffffffff\n+cpu2\/topology\/core_siblings_list: 0-63\n+cpu2\/topology\/thread_siblings_list: 2\n+cpu2\/topology\/core_id: 2\n+cpu2\/topology\/thread_siblings: 00000000,00000004\n+cpu33\/topology\/physical_package_id: 60\n+cpu33\/topology\/core_siblings: ffffffff,ffffffff\n+cpu33\/topology\/core_siblings_list: 0-63\n+cpu33\/topology\/thread_siblings_list: 33\n+cpu33\/topology\/core_id: 33\n+cpu33\/topology\/thread_siblings: 00000002,00000000\n+cpu61\/topology\/physical_package_id: 60\n+cpu61\/topology\/core_siblings: ffffffff,ffffffff\n+cpu61\/topology\/core_siblings_list: 0-63\n+cpu61\/topology\/thread_siblings_list: 61\n+cpu61\/topology\/core_id: 61\n+cpu61\/topology\/thread_siblings: 20000000,00000000\n+cpu23\/topology\/physical_package_id: 60\n+cpu23\/topology\/core_siblings: ffffffff,ffffffff\n+cpu23\/topology\/core_siblings_list: 0-63\n+cpu23\/topology\/thread_siblings_list: 23\n+cpu23\/topology\/core_id: 23\n+cpu23\/topology\/thread_siblings: 00000000,00800000\n+cpu51\/topology\/physical_package_id: 60\n+cpu51\/topology\/core_siblings: ffffffff,ffffffff\n+cpu51\/topology\/core_siblings_list: 0-63\n+cpu51\/topology\/thread_siblings_list: 51\n+cpu51\/topology\/core_id: 51\n+cpu51\/topology\/thread_siblings: 00080000,00000000\n+cpu13\/topology\/physical_package_id: 60\n+cpu13\/topology\/core_siblings: ffffffff,ffffffff\n+cpu13\/topology\/core_siblings_list: 0-63\n+cpu13\/topology\/thread_siblings_list: 13\n+cpu13\/topology\/core_id: 13\n+cpu13\/topology\/thread_siblings: 00000000,00002000\n+cpu41\/topology\/physical_package_id: 60\n+cpu41\/topology\/core_siblings: ffffffff,ffffffff\n+cpu41\/topology\/core_siblings_list: 0-63\n+cpu41\/topology\/thread_siblings_list: 41\n+cpu41\/topology\/core_id: 41\n+cpu41\/topology\/thread_siblings: 00000200,00000000\n+cpu0\/topology\/physical_package_id: 60\n+cpu0\/topology\/core_siblings: ffffffff,ffffffff\n+cpu0\/topology\/core_siblings_list: 0-63\n+cpu0\/topology\/thread_siblings_list: 0\n+cpu0\/topology\/core_id: 0\n+cpu0\/topology\/thread_siblings: 00000000,00000001\n+cpu31\/topology\/physical_package_id: 60\n+cpu31\/topology\/core_siblings: ffffffff,ffffffff\n+cpu31\/topology\/core_siblings_list: 0-63\n+cpu31\/topology\/thread_siblings_list: 31\n+cpu31\/topology\/core_id: 31\n+cpu31\/topology\/thread_siblings: 00000000,80000000\n","filename":"jcstress-core\/src\/test\/resources\/topology\/sysfs-5.txt","additions":384,"deletions":0,"binary":false,"changes":384,"status":"added"}]}