module flip_flop_D(D,Q,clk);
  
input D,clk;
output reg Q;

initial begin
    Q = 1'b0;
end

always @(posedge clk)
  begin
    Q <= D;
  end
endmodule
