<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2_alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema"/>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1474946194" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474946194" xil_pn:in_ck="6973550267625562832" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="carry_cause.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_16b.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_32b.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_4b.v"/>
      <outfile xil_pn:name="carry_lookahead_unit_2.v"/>
      <outfile xil_pn:name="carry_lookahead_unit_4.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="mux_16to1.v"/>
      <outfile xil_pn:name="mux_2to1.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="ripple_carry_adder_32b.v"/>
      <outfile xil_pn:name="ripple_carry_adder_4b.v"/>
      <outfile xil_pn:name="test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1474946194" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-719424559017768776" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474946194" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7851108928077320310" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474946194" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3626181723981822728" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474946194" xil_pn:in_ck="6973550267625562832" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1474946194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="carry_cause.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_16b.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_32b.v"/>
      <outfile xil_pn:name="carry_lookahead_adder_4b.v"/>
      <outfile xil_pn:name="carry_lookahead_unit_2.v"/>
      <outfile xil_pn:name="carry_lookahead_unit_4.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="mux_16to1.v"/>
      <outfile xil_pn:name="mux_2to1.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="ripple_carry_adder_32b.v"/>
      <outfile xil_pn:name="ripple_carry_adder_4b.v"/>
      <outfile xil_pn:name="test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1474946206" xil_pn:in_ck="6973550267625562832" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5374384365585673999" xil_pn:start_ts="1474946194">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
