Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 19:38:14 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     58          
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/U1/state_reg_reg[18]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/q3_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  140          inf        0.000                      0                  140           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.942ns  (logic 4.817ns (44.020%)  route 6.125ns (55.980%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.833     4.866    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.354     5.220 r  U2/g0_b0/O
                         net (fo=1, routed)           2.004     7.223    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    10.942 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.942    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 4.599ns (43.357%)  route 6.009ns (56.643%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.833     4.866    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.326     5.192 r  U2/g0_b1/O
                         net (fo=1, routed)           1.887     7.079    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.608 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.608    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.478ns  (logic 4.838ns (46.167%)  route 5.641ns (53.833%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.621     4.654    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.355     5.009 r  U2/g0_b3/O
                         net (fo=1, routed)           1.731     6.740    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    10.478 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.478    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.807ns (46.176%)  route 5.604ns (53.824%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.617     4.650    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.351     5.001 r  U2/g0_b5/O
                         net (fo=1, routed)           1.698     6.699    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    10.411 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.411    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.377ns  (logic 4.605ns (44.379%)  route 5.772ns (55.621%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.621     4.654    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.326     4.980 r  U2/g0_b2/O
                         net (fo=1, routed)           1.861     6.842    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.377 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.377    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 4.590ns (44.584%)  route 5.705ns (55.416%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.617     4.650    U2/hex_in[4]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.326     4.976 r  U2/g0_b4/O
                         net (fo=1, routed)           1.799     6.775    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.295 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.295    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 4.601ns (45.687%)  route 5.470ns (54.313%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           3.289     3.708    U2/Q[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.325     4.033 r  U2/g0_b0_i_5/O
                         net (fo=7, routed)           0.472     4.505    U2/hex_in[4]
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.326     4.831 r  U2/g0_b6/O
                         net (fo=1, routed)           1.709     6.540    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.072 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.072    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 4.307ns (46.060%)  route 5.044ns (53.940%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  U2/state_reg_reg[17]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/state_reg_reg[17]/Q
                         net (fo=10, routed)          3.370     3.826    U2/p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     3.976 r  U2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.650    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     9.351 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.351    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.103ns (44.903%)  route 5.035ns (55.097%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  U2/state_reg_reg[17]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U2/state_reg_reg[17]/Q
                         net (fo=10, routed)          3.370     3.826    U2/p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  U2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.615    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.138 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.138    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.320ns (48.599%)  route 4.569ns (51.401%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  U2/state_reg_reg[16]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U2/state_reg_reg[16]/Q
                         net (fo=10, routed)          2.623     3.079    U2/p_0_in[0]
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.152     3.231 r  U2/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.947     5.177    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.890 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.890    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[0]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.086     0.244    state_next[0]
    SLICE_X1Y12          FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  U1/q1_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[0]/Q
                         net (fo=1, routed)           0.117     0.258    U1/q1[0]
    SLICE_X0Y14          FDCE                                         r  U1/q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  U1/q2_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q2_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    U1/q2[0]
    SLICE_X0Y14          FDCE                                         r  U1/q3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.158ns (59.623%)  route 0.107ns (40.377%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[2]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[2]/Q
                         net (fo=1, routed)           0.107     0.265    state_next[2]
    SLICE_X1Y12          FDCE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.158ns (59.171%)  route 0.109ns (40.829%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[3]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[3]/Q
                         net (fo=1, routed)           0.109     0.267    state_next[3]
    SLICE_X1Y12          FDCE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.118%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  U1/q1_reg[1]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q1_reg[1]/Q
                         net (fo=1, routed)           0.166     0.307    U1/q1[1]
    SLICE_X1Y14          FDCE                                         r  U1/q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[6]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[6]/Q
                         net (fo=1, routed)           0.172     0.330    state_next[6]
    SLICE_X1Y12          FDCE                                         r  FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.720%)  route 0.173ns (52.280%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[4]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_state_next_reg[4]/Q
                         net (fo=1, routed)           0.173     0.331    state_next[4]
    SLICE_X1Y12          FDCE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            incorrect_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (36.973%)  route 0.218ns (63.027%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=8, routed)           0.218     0.346    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X1Y11          LDCE                                         r  incorrect_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  U2/state_reg_reg[11]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    U2/state_reg_reg_n_0_[11]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U2/state_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U2/state_reg_reg[8]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  U2/state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------





