{
	"author": ["Andhi Janapsatya", "Aleksandar Ignjatovic", "Sri Parameswaran", "JÃ¶rg Henkel"],
	"booktitle": "Proceedings of the 11th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2007",
	"dblpkey": "conf/date/JanapsatyaIPH07",
	"doi": "10.1145/1266366.1266538",
	"isbn": "978-3-9810801-2-4",
	"pages": "803-808",
	"publisher": "ACM",
	"stemmed": ["instruct", "trace", "compress", "for", "rapid", "instruct", "cach", "simul"],
	"tag": ["agile", "simulation"],
	"title": "Instruction trace compression for rapid instruction cache simulation",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2007
}