
*** Running vivado
    with args -log Testing_IP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Testing_IP.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Testing_IP.tcl -notrace
Command: open_checkpoint /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1175.707 ; gain = 0.000 ; free physical = 8368 ; free virtual = 18744
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1870.535 ; gain = 0.000 ; free physical = 7653 ; free virtual = 18036
Restored from archive | CPU: 0.130000 secs | Memory: 0.924591 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1870.535 ; gain = 0.000 ; free physical = 7653 ; free virtual = 18036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1870.535 ; gain = 694.828 ; free physical = 7653 ; free virtual = 18036
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1934.566 ; gain = 64.031 ; free physical = 7647 ; free virtual = 18030
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188d81b07

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18030
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 188d81b07

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7647 ; free virtual = 18030
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11b3522b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11b3522b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11b3522b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11b3522b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
Ending Logic Optimization Task | Checksum: 11b3522b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11b3522b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2013.566 ; gain = 0.000 ; free physical = 7648 ; free virtual = 18031
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2045.582 ; gain = 0.000 ; free physical = 7645 ; free virtual = 18029
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
Command: report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.598 ; gain = 0.000 ; free physical = 7606 ; free virtual = 17990
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 103639c93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2077.598 ; gain = 0.000 ; free physical = 7606 ; free virtual = 17990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.598 ; gain = 0.000 ; free physical = 7606 ; free virtual = 17990

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104932b61

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2101.609 ; gain = 24.012 ; free physical = 7608 ; free virtual = 17990

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2009c7b59

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2141.258 ; gain = 63.660 ; free physical = 7607 ; free virtual = 17989

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2009c7b59

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2141.258 ; gain = 63.660 ; free physical = 7607 ; free virtual = 17989
Phase 1 Placer Initialization | Checksum: 2009c7b59

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2141.258 ; gain = 63.660 ; free physical = 7607 ; free virtual = 17989

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f9dd380e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f9dd380e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158396a3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14cb81397

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14cb81397

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ae5c0ead

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 125be069c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 125be069c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982
Phase 3 Detail Placement | Checksum: 125be069c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d537cedb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d537cedb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.711. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 90fe0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982
Phase 4.1 Post Commit Optimization | Checksum: 90fe0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 90fe0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 90fe0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f63691dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f63691dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7600 ; free virtual = 17982
Ending Placer Task | Checksum: d86f283c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2229.301 ; gain = 151.703 ; free physical = 7604 ; free virtual = 17987
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7601 ; free virtual = 17984
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Testing_IP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7593 ; free virtual = 17975
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_placed.rpt -pb Testing_IP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7602 ; free virtual = 17984
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7602 ; free virtual = 17984
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5500a5c3 ConstDB: 0 ShapeSum: 836e8279 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 38828f25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7518 ; free virtual = 17900
Post Restoration Checksum: NetGraph: 2c62923d NumContArr: c1ffce8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 38828f25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7518 ; free virtual = 17900

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 38828f25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7488 ; free virtual = 17871

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 38828f25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7488 ; free virtual = 17871
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f1b848b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7483 ; free virtual = 17866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.587 | TNS=0.000  | WHS=-0.257 | THS=-16.396|

Phase 2 Router Initialization | Checksum: 179638d98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7483 ; free virtual = 17866

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14d81c128

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.990 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3daa463

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868
Phase 4 Rip-up And Reroute | Checksum: 1a3daa463

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a3daa463

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3daa463

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868
Phase 5 Delay and Skew Optimization | Checksum: 1a3daa463

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 113271eb1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.143 | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17083a51d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868
Phase 6 Post Hold Fix | Checksum: 17083a51d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0394144 %
  Global Horizontal Routing Utilization  = 0.0574449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 194463708

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17868

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 194463708

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17867

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24126bb4b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7485 ; free virtual = 17867

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.143 | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24126bb4b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7486 ; free virtual = 17869
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7515 ; free virtual = 17898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7513 ; free virtual = 17896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2229.301 ; gain = 0.000 ; free physical = 7512 ; free virtual = 17896
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
Command: report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
Command: report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/Testing_IP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
Command: report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Testing_IP_route_status.rpt -pb Testing_IP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Testing_IP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Testing_IP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 23 18:30:43 2018...

*** Running vivado
    with args -log Testing_IP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Testing_IP.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Testing_IP.tcl -notrace
Command: open_checkpoint Testing_IP_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1175.703 ; gain = 0.000 ; free physical = 8106 ; free virtual = 18499
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1949.523 ; gain = 0.000 ; free physical = 7377 ; free virtual = 17793
Restored from archive | CPU: 0.130000 secs | Memory: 1.098610 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1949.523 ; gain = 0.000 ; free physical = 7377 ; free virtual = 17793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1949.523 ; gain = 773.820 ; free physical = 7377 ; free virtual = 17793
Command: write_bitstream -force Testing_IP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Testing_IP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 23 18:37:16 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.004 ; gain = 462.480 ; free physical = 7301 ; free virtual = 17725
INFO: [Common 17-206] Exiting Vivado at Sat Jun 23 18:37:16 2018...
