
Lab2_LOOP_AUDIO.elf:     file format elf32-littlenios2
Lab2_LOOP_AUDIO.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x00007364 memsz 0x00007364 flags r-x
    LOAD off    0x00008384 vaddr 0x00807384 paddr 0x0080903c align 2**12
         filesz 0x00001cb8 memsz 0x00001cb8 flags rw-
    LOAD off    0x0000acf4 vaddr 0x0080acf4 paddr 0x0080acf4 align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006df4  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000034c  00807038  00807038  00008038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  00807384  0080903c  00008384  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  0080acf4  0080acf4  0000acf4  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_0      00000000  0080ae48  0080ae48  0000a03c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000a03c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000b50  00000000  00000000  0000a060  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000185c5  00000000  00000000  0000abb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006ab5  00000000  00000000  00023175  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000074cf  00000000  00000000  00029c2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001bb8  00000000  00000000  000310fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002f5e  00000000  00000000  00032cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000031f7  00000000  00000000  00035c12  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  00038e0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000004a0  00000000  00000000  00038e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003c16d  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0003c170  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003c17c  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003c17d  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003c17e  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003c182  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003c186  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0003c18a  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0003c195  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0003c1a0  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000003  00000000  00000000  0003c1ab  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000002d  00000000  00000000  0003c1ae  2**0
                  CONTENTS, READONLY
 29 .jdi          00003c54  00000000  00000000  0003c1db  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0008fff9  00000000  00000000  0003fe2f  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
00807038 l    d  .rodata	00000000 .rodata
00807384 l    d  .rwdata	00000000 .rwdata
0080acf4 l    d  .bss	00000000 .bss
0080ae48 l    d  .sdram_0	00000000 .sdram_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Lab2_LOOP_AUDIO_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_load.c
00800350 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00800718 l     F .text	00000038 alt_dev_reg
00807384 l     O .rwdata	00001060 jtag_uart_0
008083e4 l     O .rwdata	00000120 lcd_display
00808504 l     O .rwdata	000000c4 uart
008085c8 l     O .rwdata	00000030 audio_i2c_config
008085f8 l     O .rwdata	00000030 Audio
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00800a50 l     F .text	00000208 altera_avalon_jtag_uart_irq
00800c58 l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00808ffc l     O .rwdata	00000004 colstart
00801278 l     F .text	000000b4 lcd_write_command
0080132c l     F .text	000000d4 lcd_write_data
00801400 l     F .text	000000cc lcd_clear_screen
008014cc l     F .text	000001e8 lcd_repaint_screen
008016b4 l     F .text	000000c8 lcd_scroll_up
0080177c l     F .text	000002a0 lcd_handle_escape
00801f04 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00802148 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
008023f0 l     F .text	0000009c altera_avalon_uart_irq
0080248c l     F .text	000000e0 altera_avalon_uart_rxirq
0080256c l     F .text	00000144 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00802704 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00802930 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_audio.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00803400 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00803564 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00803590 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
008037fc l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00803ae4 l     F .text	00000050 alt_get_errno
00803b34 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
008071fd l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
008087d0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
008050f8 l     F .text	00000008 __fp_lock
00805100 l     F .text	00000008 __fp_unlock
00805114 l     F .text	0000019c __sinit.part.1
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0080683c l     F .text	0000006c udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0080699c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
00806a9c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00806b90 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00806cf4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sbrk.c
00809038 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00806ef0 l     F .text	00000050 alt_get_errno
0080ad0c g     O .bss	00000004 alt_instruction_exception_handler
00806730 g     F .text	00000054 _isatty_r
00800434 g     F .text	00000078 alt_main
0080ad48 g     O .bss	00000100 alt_irq
00806784 g     F .text	0000005c _lseek_r
0080903c g       *ABS*	00000000 __flash_rwdata_start
00802dc4 g     F .text	00000060 alt_up_audio_read_fifo_avail
0080ae48 g       *ABS*	00000000 __alt_heap_start
00802e24 g     F .text	00000068 alt_up_audio_record_r
008064c0 g     F .text	0000005c __sseek
00805448 g     F .text	00000010 __sinit
00804914 g     F .text	00000138 __swbuf_r
008052b0 g     F .text	00000068 __sfmoreglue
00806cd4 g     F .text	00000020 __malloc_unlock
00802d34 g     F .text	00000090 alt_up_audio_reset_audio_core
00805430 g     F .text	00000018 _cleanup
00803f84 g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
008066d8 g     F .text	00000058 _fstat_r
0080ad10 g     O .bss	00000004 errno
0080643c g     F .text	00000008 __seofread
00802cf4 g     F .text	00000040 alt_up_audio_write_interrupt_pending
0080acf8 g     O .bss	00000004 alt_argv
00810ffc g       *ABS*	00000000 _gp
00803f54 g     F .text	00000030 usleep
00808650 g     O .rwdata	00000180 alt_fd_list
0080373c g     F .text	00000090 alt_find_dev
008044b4 g     F .text	00000138 memcpy
00805108 g     F .text	0000000c _cleanup_r
008038bc g     F .text	00000078 alt_io_redirect
00807038 g       *ABS*	00000000 __DTOR_END__
00804350 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0080320c g     F .text	00000050 alt_up_audio_read_fifo_head
00800e54 g     F .text	0000020c altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00806958 g     F .text	00000008 .hidden __udivsi3
00806aec g     F .text	000000a4 isatty
008042c4 g     F .text	0000008c alt_icache_flush
0080ad1c g     O .bss	00000004 __malloc_top_pad
00806394 g     F .text	00000054 _sbrk_r
008067e0 g     F .text	0000005c _read_r
00809010 g     O .rwdata	00000004 alt_max_fd
0080325c g     F .text	00000064 alt_up_audio_write_fifo_head
008065d4 g     F .text	000000f0 _fclose_r
008050c8 g     F .text	00000030 fflush
0080ad18 g     O .bss	00000004 __malloc_max_sbrked_mem
00803934 g     F .text	000001b0 alt_irq_register
00806be0 g     F .text	000000d4 lseek
00809028 g     O .rwdata	00000004 _global_impure_ptr
0080ae48 g       *ABS*	00000000 __bss_end
00803e50 g     F .text	00000104 alt_tick
00802350 g     F .text	000000a0 altera_avalon_uart_init
00802b2c g     F .text	00000040 alt_up_audio_open_dev
00805468 g     F .text	00000018 __fp_lock_all
00802f54 g     F .text	00000068 alt_up_audio_play_r
00803db8 g     F .text	00000098 alt_alarm_stop
0080ad00 g     O .bss	00000004 alt_irq_active
008000fc g     F .exceptions	000000d4 alt_irq_handler
00808628 g     O .rwdata	00000028 alt_dev_null
00803520 g     F .text	00000044 alt_dcache_flush_all
0080903c g       *ABS*	00000000 __ram_rwdata_end
00809008 g     O .rwdata	00000008 alt_dev_list
00806f40 g     F .text	000000f8 write
00804710 g     F .text	000000a0 _putc_r
00807384 g       *ABS*	00000000 __ram_rodata_end
008069ec g     F .text	000000b0 fstat
00806960 g     F .text	00000008 .hidden __umodsi3
0080ae48 g       *ABS*	00000000 end
00801a1c g     F .text	000004e8 altera_avalon_lcd_16207_write
00802980 g     F .text	000001ac altera_avalon_uart_write
00800998 g     F .text	000000b8 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
00807038 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
008021c0 g     F .text	00000080 alt_avalon_timer_sc_init
008022a0 g     F .text	00000060 altera_avalon_uart_write_fd
00802300 g     F .text	00000050 altera_avalon_uart_close_fd
00801060 g     F .text	00000218 altera_avalon_jtag_uart_write
00805458 g     F .text	00000004 __sfp_lock_acquire
008055bc g     F .text	000002f0 _free_r
008004ac g     F .text	00000228 alt_printf
00804cd0 g     F .text	00000194 __call_exitprocs
00809030 g     O .rwdata	00000004 __malloc_sbrk_base
00800244 g     F .text	0000004c _start
0080ad04 g     O .bss	00000004 _alt_tick_rate
00803104 g     F .text	00000108 alt_up_audio_write_fifo
0080ad08 g     O .bss	00000004 _alt_nticks
00806d44 g     F .text	000000fc read
00800784 g     F .text	000000b0 alt_sys_init
00803024 g     F .text	000000e0 alt_up_audio_read_fifo
00804bbc g     F .text	00000114 __register_exitproc
00802c60 g     F .text	00000054 alt_up_audio_disable_write_interrupt
00800d00 g     F .text	00000068 altera_avalon_jtag_uart_close
00807384 g       *ABS*	00000000 __ram_rwdata_start
00807038 g       *ABS*	00000000 __ram_rodata_start
0080ad20 g     O .bss	00000028 __malloc_current_mallinfo
00800834 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00804210 g     F .text	000000b4 alt_get_fd
00803fa4 g     F .text	00000158 alt_busy_sleep
00806580 g     F .text	00000054 _close_r
00802c10 g     F .text	00000050 alt_up_audio_enable_write_interrupt
00804438 g     F .text	0000007c memcmp
008008f4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080ae48 g       *ABS*	00000000 __alt_stack_base
00800944 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00804a68 g     F .text	00000154 __swsetup_r
00802bbc g     F .text	00000054 alt_up_audio_disable_read_interrupt
00805318 g     F .text	00000118 __sfp
00808bf4 g     O .rwdata	00000408 __malloc_av_
00805464 g     F .text	00000004 __sinit_lock_release
008063e8 g     F .text	00000054 __sread
008040fc g     F .text	00000114 alt_find_file
008035e0 g     F .text	000000a4 alt_dev_llist_insert
00806cb4 g     F .text	00000020 __malloc_lock
00806e40 g     F .text	000000b0 sbrk
0080506c g     F .text	0000005c _fflush_r
0080acf4 g       *ABS*	00000000 __bss_start
008045ec g     F .text	00000124 memset
00800290 g     F .text	000000c0 main
00802ef4 g     F .text	00000060 alt_up_audio_write_fifo_space
0080acfc g     O .bss	00000004 alt_envp
0080ad14 g     O .bss	00000004 __malloc_max_total_mem
00800894 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00804a4c g     F .text	0000001c __swbuf
00801fb0 g     F .text	00000138 altera_avalon_lcd_16207_init
0080651c g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
008066c4 g     F .text	00000014 fclose
00805bec g     F .text	000007a8 _malloc_r
00809014 g     O .rwdata	00000004 alt_errno
008058ac g     F .text	000000c4 _fwalk
008047b0 g     F .text	000000cc putc
008068a8 g     F .text	00000054 .hidden __divsi3
00805498 g     F .text	00000124 _malloc_trim_r
00807038 g       *ABS*	00000000 __CTOR_END__
00807038 g       *ABS*	00000000 __flash_rodata_start
00807038 g       *ABS*	00000000 __DTOR_LIST__
00800750 g     F .text	00000034 alt_irq_init
00803d58 g     F .text	00000060 alt_release_fd
008043ec g     F .text	00000014 atexit
00806524 g     F .text	0000005c _write_r
0080902c g     O .rwdata	00000004 _impure_ptr
0080acf4 g     O .bss	00000004 alt_argc
00804e64 g     F .text	00000208 __sflush_r
008036e0 g     F .text	0000005c _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
00805480 g     F .text	00000018 __fp_unlock_all
008020e8 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809000 g     O .rwdata	00000008 alt_fs_list
00802e8c g     F .text	00000068 alt_up_audio_record_l
00800020 g       *ABS*	00000000 __ram_exceptions_start
0080903c g       *ABS*	00000000 _edata
00802240 g     F .text	00000060 altera_avalon_uart_read_fd
0080ae48 g       *ABS*	00000000 _end
00800244 g       *ABS*	00000000 __ram_exceptions_end
00800d68 g     F .text	000000ec altera_avalon_jtag_uart_ioctl
00802fbc g     F .text	00000068 alt_up_audio_play_l
00806444 g     F .text	0000007c __swrite
00809034 g     O .rwdata	00000004 __malloc_trim_threshold
00804400 g     F .text	00000038 exit
00805970 g     F .text	000000c4 _fwalk_reent
008068fc g     F .text	0000005c .hidden __modsi3
00809024 g     O .rwdata	00000004 __ctype_ptr__
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
0080545c g     F .text	00000004 __sfp_lock_release
008070fc g     O .rodata	00000101 _ctype_
008026b0 g     F .text	00000054 altera_avalon_uart_close
00806968 g     F .text	00000034 _exit
008032c0 g     F .text	00000140 alt_alarm_start
00805a34 g     F .text	000001b8 __smakebuf_r
0080487c g     F .text	00000098 strlen
00803c00 g     F .text	00000158 open
008006d4 g     F .text	00000044 alt_putchar
008037cc g     F .text	00000030 alt_icache_flush_all
00809018 g     O .rwdata	00000004 alt_priority_mask
00802754 g     F .text	000001dc altera_avalon_uart_read
0080901c g     O .rwdata	00000008 alt_alarm_list
00803684 g     F .text	0000005c _do_ctors
00803450 g     F .text	000000d0 close
008003b4 g     F .text	00000080 alt_load
00802b6c g     F .text	00000050 alt_up_audio_enable_read_interrupt
00000000  w      *UND*	00000000 free
00805460 g     F .text	00000004 __sinit_lock_acquire
00802cb4 g     F .text	00000040 alt_up_audio_read_interrupt_pending



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_data_end+0xff800004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__reset-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldhu.n  r2, 0(r4)
        ldhu.n  r3, 2(r4)
        slli.n  r3, r3, 16
        or.n    r2, r2, r3 /* Instruction that caused exception */
#else
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001526 	beq	r2,zero,800190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  80013c:	00802074 	movhi	r2,129
  800140:	10ab5204 	addi	r2,r2,-21176
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10ab5204 	addi	r2,r2,-21176
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	21000104 	addi	r4,r4,4
  800168:	1105883a 	add	r2,r2,r4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	e17ffd17 	ldw	r5,-12(fp)
  800178:	183ee83a 	callr	r3
#endif
        break;
  80017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800180:	0005313a 	rdctl	r2,ipending
  800184:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800188:	e0bfff17 	ldw	r2,-4(fp)
  80018c:	00000706 	br	8001ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
  800190:	e0bffc17 	ldw	r2,-16(fp)
  800194:	1085883a 	add	r2,r2,r2
  800198:	e0bffc15 	stw	r2,-16(fp)
      i++;
  80019c:	e0bffd17 	ldw	r2,-12(fp)
  8001a0:	10800044 	addi	r2,r2,1
  8001a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a8:	003fe006 	br	80012c <__alt_data_end+0xff80012c>

    active = alt_irq_pending ();
  8001ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001b0:	e0bffb17 	ldw	r2,-20(fp)
  8001b4:	103fda1e 	bne	r2,zero,800120 <__alt_data_end+0xff800120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b8:	0001883a 	nop
}
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a74417 	ldw	r2,-25328(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a74417 	ldw	r2,-25328(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	1809883a 	mov	r4,r3
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	e1bffe17 	ldw	r6,-8(fp)
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_data_end+0xff800248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d683ff14 	ori	gp,gp,4092
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10ab3d14 	ori	r2,r2,44276

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18eb9214 	ori	r3,r3,44616

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_data_end+0xff800278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08003b40 	call	8003b4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	08004340 	call	800434 <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_data_end+0xff80028c>

00800290 <main>:
#include "altera_up_avalon_audio.h"
int main(void)
{
  800290:	defffa04 	addi	sp,sp,-24
  800294:	dfc00515 	stw	ra,20(sp)
  800298:	df000415 	stw	fp,16(sp)
  80029c:	df000404 	addi	fp,sp,16
alt_up_audio_dev * audio_dev;
/* used for audio record/playback */
unsigned int l_buf;
unsigned int r_buf;
// open the Audio port
audio_dev = alt_up_audio_open_dev ("/dev/Audio");
  8002a0:	01002034 	movhi	r4,128
  8002a4:	211c0e04 	addi	r4,r4,28728
  8002a8:	0802b2c0 	call	802b2c <alt_up_audio_open_dev>
  8002ac:	e0bffc15 	stw	r2,-16(fp)
if ( audio_dev == NULL)
  8002b0:	e0bffc17 	ldw	r2,-16(fp)
  8002b4:	1000041e 	bne	r2,zero,8002c8 <main+0x38>
alt_printf ("Error: could not open audio device \n");
  8002b8:	01002034 	movhi	r4,128
  8002bc:	211c1104 	addi	r4,r4,28740
  8002c0:	08004ac0 	call	8004ac <alt_printf>
  8002c4:	00000306 	br	8002d4 <main+0x44>
else
alt_printf ("Opened audio device \n");
  8002c8:	01002034 	movhi	r4,128
  8002cc:	211c1b04 	addi	r4,r4,28780
  8002d0:	08004ac0 	call	8004ac <alt_printf>
/* read and echo audio data */
while(1)
{
int fifospace = alt_up_audio_read_fifo_avail (audio_dev, ALT_UP_AUDIO_RIGHT);
  8002d4:	e13ffc17 	ldw	r4,-16(fp)
  8002d8:	01400044 	movi	r5,1
  8002dc:	0802dc40 	call	802dc4 <alt_up_audio_read_fifo_avail>
  8002e0:	e0bffd15 	stw	r2,-12(fp)
if ( fifospace > 0 ) // check if data is available
  8002e4:	e0bffd17 	ldw	r2,-12(fp)
  8002e8:	0080180e 	bge	zero,r2,80034c <main+0xbc>
{
// read audio buffer
alt_up_audio_read_fifo (audio_dev, &(r_buf), 1, ALT_UP_AUDIO_RIGHT);
  8002ec:	e0bfff04 	addi	r2,fp,-4
  8002f0:	e13ffc17 	ldw	r4,-16(fp)
  8002f4:	100b883a 	mov	r5,r2
  8002f8:	01800044 	movi	r6,1
  8002fc:	01c00044 	movi	r7,1
  800300:	08030240 	call	803024 <alt_up_audio_read_fifo>
alt_up_audio_read_fifo (audio_dev, &(l_buf), 1, ALT_UP_AUDIO_LEFT);
  800304:	e0bffe04 	addi	r2,fp,-8
  800308:	e13ffc17 	ldw	r4,-16(fp)
  80030c:	100b883a 	mov	r5,r2
  800310:	01800044 	movi	r6,1
  800314:	000f883a 	mov	r7,zero
  800318:	08030240 	call	803024 <alt_up_audio_read_fifo>
// write audio buffer
alt_up_audio_write_fifo (audio_dev, &(r_buf), 1, ALT_UP_AUDIO_RIGHT);
  80031c:	e0bfff04 	addi	r2,fp,-4
  800320:	e13ffc17 	ldw	r4,-16(fp)
  800324:	100b883a 	mov	r5,r2
  800328:	01800044 	movi	r6,1
  80032c:	01c00044 	movi	r7,1
  800330:	08031040 	call	803104 <alt_up_audio_write_fifo>
alt_up_audio_write_fifo (audio_dev, &(l_buf), 1, ALT_UP_AUDIO_LEFT);
  800334:	e0bffe04 	addi	r2,fp,-8
  800338:	e13ffc17 	ldw	r4,-16(fp)
  80033c:	100b883a 	mov	r5,r2
  800340:	01800044 	movi	r6,1
  800344:	000f883a 	mov	r7,zero
  800348:	08031040 	call	803104 <alt_up_audio_write_fifo>
}
}
  80034c:	003fe106 	br	8002d4 <__alt_data_end+0xff8002d4>

00800350 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  800350:	defffc04 	addi	sp,sp,-16
  800354:	df000315 	stw	fp,12(sp)
  800358:	df000304 	addi	fp,sp,12
  80035c:	e13ffd15 	stw	r4,-12(fp)
  800360:	e17ffe15 	stw	r5,-8(fp)
  800364:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  800368:	e0fffe17 	ldw	r3,-8(fp)
  80036c:	e0bffd17 	ldw	r2,-12(fp)
  800370:	18800c26 	beq	r3,r2,8003a4 <alt_load_section+0x54>
  {
    while( to != end )
  800374:	00000806 	br	800398 <alt_load_section+0x48>
    {
      *to++ = *from++;
  800378:	e0bffe17 	ldw	r2,-8(fp)
  80037c:	10c00104 	addi	r3,r2,4
  800380:	e0fffe15 	stw	r3,-8(fp)
  800384:	e0fffd17 	ldw	r3,-12(fp)
  800388:	19000104 	addi	r4,r3,4
  80038c:	e13ffd15 	stw	r4,-12(fp)
  800390:	18c00017 	ldw	r3,0(r3)
  800394:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  800398:	e0fffe17 	ldw	r3,-8(fp)
  80039c:	e0bfff17 	ldw	r2,-4(fp)
  8003a0:	18bff51e 	bne	r3,r2,800378 <__alt_data_end+0xff800378>
    {
      *to++ = *from++;
    }
  }
}
  8003a4:	e037883a 	mov	sp,fp
  8003a8:	df000017 	ldw	fp,0(sp)
  8003ac:	dec00104 	addi	sp,sp,4
  8003b0:	f800283a 	ret

008003b4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  8003b4:	defffe04 	addi	sp,sp,-8
  8003b8:	dfc00115 	stw	ra,4(sp)
  8003bc:	df000015 	stw	fp,0(sp)
  8003c0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  8003c4:	01002074 	movhi	r4,129
  8003c8:	21240f04 	addi	r4,r4,-28612
  8003cc:	01402034 	movhi	r5,128
  8003d0:	295ce104 	addi	r5,r5,29572
  8003d4:	01802074 	movhi	r6,129
  8003d8:	31a40f04 	addi	r6,r6,-28612
  8003dc:	08003500 	call	800350 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  8003e0:	01002034 	movhi	r4,128
  8003e4:	21000804 	addi	r4,r4,32
  8003e8:	01402034 	movhi	r5,128
  8003ec:	29400804 	addi	r5,r5,32
  8003f0:	01802034 	movhi	r6,128
  8003f4:	31809104 	addi	r6,r6,580
  8003f8:	08003500 	call	800350 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  8003fc:	01002034 	movhi	r4,128
  800400:	211c0e04 	addi	r4,r4,28728
  800404:	01402034 	movhi	r5,128
  800408:	295c0e04 	addi	r5,r5,28728
  80040c:	01802034 	movhi	r6,128
  800410:	319ce104 	addi	r6,r6,29572
  800414:	08003500 	call	800350 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  800418:	08035200 	call	803520 <alt_dcache_flush_all>
  alt_icache_flush_all();
  80041c:	08037cc0 	call	8037cc <alt_icache_flush_all>
}
  800420:	e037883a 	mov	sp,fp
  800424:	dfc00117 	ldw	ra,4(sp)
  800428:	df000017 	ldw	fp,0(sp)
  80042c:	dec00204 	addi	sp,sp,8
  800430:	f800283a 	ret

00800434 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  800434:	defffd04 	addi	sp,sp,-12
  800438:	dfc00215 	stw	ra,8(sp)
  80043c:	df000115 	stw	fp,4(sp)
  800440:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  800444:	0009883a 	mov	r4,zero
  800448:	08007500 	call	800750 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  80044c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  800450:	08007840 	call	800784 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  800454:	01002034 	movhi	r4,128
  800458:	211c2104 	addi	r4,r4,28804
  80045c:	01402034 	movhi	r5,128
  800460:	295c2104 	addi	r5,r5,28804
  800464:	01802034 	movhi	r6,128
  800468:	319c2104 	addi	r6,r6,28804
  80046c:	08038bc0 	call	8038bc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  800470:	08036840 	call	803684 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  800474:	01002034 	movhi	r4,128
  800478:	210db804 	addi	r4,r4,14048
  80047c:	08043ec0 	call	8043ec <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  800480:	d1273e17 	ldw	r4,-25352(gp)
  800484:	d0e73f17 	ldw	r3,-25348(gp)
  800488:	d0a74017 	ldw	r2,-25344(gp)
  80048c:	180b883a 	mov	r5,r3
  800490:	100d883a 	mov	r6,r2
  800494:	08002900 	call	800290 <main>
  800498:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  80049c:	01000044 	movi	r4,1
  8004a0:	08034500 	call	803450 <close>
  exit (result);
  8004a4:	e13fff17 	ldw	r4,-4(fp)
  8004a8:	08044000 	call	804400 <exit>

008004ac <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
  8004ac:	defff204 	addi	sp,sp,-56
  8004b0:	dfc00a15 	stw	ra,40(sp)
  8004b4:	df000915 	stw	fp,36(sp)
  8004b8:	df000904 	addi	fp,sp,36
  8004bc:	e1400215 	stw	r5,8(fp)
  8004c0:	e1800315 	stw	r6,12(fp)
  8004c4:	e1c00415 	stw	r7,16(fp)
  8004c8:	e13fff15 	stw	r4,-4(fp)
	va_list args;
	va_start(args, fmt);
  8004cc:	e0800204 	addi	r2,fp,8
  8004d0:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
  8004d4:	e0bfff17 	ldw	r2,-4(fp)
  8004d8:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
  8004dc:	00007106 	br	8006a4 <alt_printf+0x1f8>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
  8004e0:	e0bff807 	ldb	r2,-32(fp)
  8004e4:	10800960 	cmpeqi	r2,r2,37
  8004e8:	1000041e 	bne	r2,zero,8004fc <alt_printf+0x50>
        {
            alt_putchar(c);
  8004ec:	e0bff807 	ldb	r2,-32(fp)
  8004f0:	1009883a 	mov	r4,r2
  8004f4:	08006d40 	call	8006d4 <alt_putchar>
  8004f8:	00006a06 	br	8006a4 <alt_printf+0x1f8>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
  8004fc:	e0bff717 	ldw	r2,-36(fp)
  800500:	10c00044 	addi	r3,r2,1
  800504:	e0fff715 	stw	r3,-36(fp)
  800508:	10800003 	ldbu	r2,0(r2)
  80050c:	e0bff805 	stb	r2,-32(fp)
  800510:	e0bff807 	ldb	r2,-32(fp)
  800514:	10006226 	beq	r2,zero,8006a0 <alt_printf+0x1f4>
            {
                if (c == '%')
  800518:	e0bff807 	ldb	r2,-32(fp)
  80051c:	10800958 	cmpnei	r2,r2,37
  800520:	1000041e 	bne	r2,zero,800534 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
  800524:	e0bff807 	ldb	r2,-32(fp)
  800528:	1009883a 	mov	r4,r2
  80052c:	08006d40 	call	8006d4 <alt_putchar>
  800530:	00005c06 	br	8006a4 <alt_printf+0x1f8>
                } 
                else if (c == 'c')
  800534:	e0bff807 	ldb	r2,-32(fp)
  800538:	108018d8 	cmpnei	r2,r2,99
  80053c:	1000081e 	bne	r2,zero,800560 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
  800540:	e0bffe17 	ldw	r2,-8(fp)
  800544:	10c00104 	addi	r3,r2,4
  800548:	e0fffe15 	stw	r3,-8(fp)
  80054c:	10800017 	ldw	r2,0(r2)
  800550:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
  800554:	e13ffd17 	ldw	r4,-12(fp)
  800558:	08006d40 	call	8006d4 <alt_putchar>
  80055c:	00005106 	br	8006a4 <alt_printf+0x1f8>
                }
                else if (c == 'x')
  800560:	e0bff807 	ldb	r2,-32(fp)
  800564:	10801e18 	cmpnei	r2,r2,120
  800568:	1000341e 	bne	r2,zero,80063c <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
  80056c:	e0bffe17 	ldw	r2,-8(fp)
  800570:	10c00104 	addi	r3,r2,4
  800574:	e0fffe15 	stw	r3,-8(fp)
  800578:	10800017 	ldw	r2,0(r2)
  80057c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
  800580:	e0bffb17 	ldw	r2,-20(fp)
  800584:	1000031e 	bne	r2,zero,800594 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
  800588:	01000c04 	movi	r4,48
  80058c:	08006d40 	call	8006d4 <alt_putchar>
                        continue;
  800590:	00004406 	br	8006a4 <alt_printf+0x1f8>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
  800594:	00800704 	movi	r2,28
  800598:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
  80059c:	00000306 	br	8005ac <alt_printf+0x100>
                        digit_shift -= 4;
  8005a0:	e0bff917 	ldw	r2,-28(fp)
  8005a4:	10bfff04 	addi	r2,r2,-4
  8005a8:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
  8005ac:	00c003c4 	movi	r3,15
  8005b0:	e0bff917 	ldw	r2,-28(fp)
  8005b4:	1884983a 	sll	r2,r3,r2
  8005b8:	1007883a 	mov	r3,r2
  8005bc:	e0bffb17 	ldw	r2,-20(fp)
  8005c0:	1884703a 	and	r2,r3,r2
  8005c4:	103ff626 	beq	r2,zero,8005a0 <__alt_data_end+0xff8005a0>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  8005c8:	00001906 	br	800630 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
  8005cc:	00c003c4 	movi	r3,15
  8005d0:	e0bff917 	ldw	r2,-28(fp)
  8005d4:	1884983a 	sll	r2,r3,r2
  8005d8:	1007883a 	mov	r3,r2
  8005dc:	e0bffb17 	ldw	r2,-20(fp)
  8005e0:	1886703a 	and	r3,r3,r2
  8005e4:	e0bff917 	ldw	r2,-28(fp)
  8005e8:	1884d83a 	srl	r2,r3,r2
  8005ec:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
  8005f0:	e0bffc17 	ldw	r2,-16(fp)
  8005f4:	108002a8 	cmpgeui	r2,r2,10
  8005f8:	1000041e 	bne	r2,zero,80060c <alt_printf+0x160>
                            c = '0' + digit;
  8005fc:	e0bffc17 	ldw	r2,-16(fp)
  800600:	10800c04 	addi	r2,r2,48
  800604:	e0bff805 	stb	r2,-32(fp)
  800608:	00000306 	br	800618 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
  80060c:	e0bffc17 	ldw	r2,-16(fp)
  800610:	108015c4 	addi	r2,r2,87
  800614:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
  800618:	e0bff807 	ldb	r2,-32(fp)
  80061c:	1009883a 	mov	r4,r2
  800620:	08006d40 	call	8006d4 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  800624:	e0bff917 	ldw	r2,-28(fp)
  800628:	10bfff04 	addi	r2,r2,-4
  80062c:	e0bff915 	stw	r2,-28(fp)
  800630:	e0bff917 	ldw	r2,-28(fp)
  800634:	103fe50e 	bge	r2,zero,8005cc <__alt_data_end+0xff8005cc>
  800638:	00001a06 	br	8006a4 <alt_printf+0x1f8>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
  80063c:	e0bff807 	ldb	r2,-32(fp)
  800640:	10801cd8 	cmpnei	r2,r2,115
  800644:	1000151e 	bne	r2,zero,80069c <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
  800648:	e0bffe17 	ldw	r2,-8(fp)
  80064c:	10c00104 	addi	r3,r2,4
  800650:	e0fffe15 	stw	r3,-8(fp)
  800654:	10800017 	ldw	r2,0(r2)
  800658:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
  80065c:	00000906 	br	800684 <alt_printf+0x1d8>
                      alt_putchar(*s++);
  800660:	e0bffa17 	ldw	r2,-24(fp)
  800664:	10c00044 	addi	r3,r2,1
  800668:	e0fffa15 	stw	r3,-24(fp)
  80066c:	10800003 	ldbu	r2,0(r2)
  800670:	10803fcc 	andi	r2,r2,255
  800674:	1080201c 	xori	r2,r2,128
  800678:	10bfe004 	addi	r2,r2,-128
  80067c:	1009883a 	mov	r4,r2
  800680:	08006d40 	call	8006d4 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
  800684:	e0bffa17 	ldw	r2,-24(fp)
  800688:	10800003 	ldbu	r2,0(r2)
  80068c:	10803fcc 	andi	r2,r2,255
  800690:	1080201c 	xori	r2,r2,128
  800694:	10bfe004 	addi	r2,r2,-128
  800698:	103ff11e 	bne	r2,zero,800660 <__alt_data_end+0xff800660>
  80069c:	00000106 	br	8006a4 <alt_printf+0x1f8>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
  8006a0:	00000706 	br	8006c0 <alt_printf+0x214>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
  8006a4:	e0bff717 	ldw	r2,-36(fp)
  8006a8:	10c00044 	addi	r3,r2,1
  8006ac:	e0fff715 	stw	r3,-36(fp)
  8006b0:	10800003 	ldbu	r2,0(r2)
  8006b4:	e0bff805 	stb	r2,-32(fp)
  8006b8:	e0bff807 	ldb	r2,-32(fp)
  8006bc:	103f881e 	bne	r2,zero,8004e0 <__alt_data_end+0xff8004e0>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
  8006c0:	e037883a 	mov	sp,fp
  8006c4:	dfc00117 	ldw	ra,4(sp)
  8006c8:	df000017 	ldw	fp,0(sp)
  8006cc:	dec00504 	addi	sp,sp,20
  8006d0:	f800283a 	ret

008006d4 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
  8006d4:	defffd04 	addi	sp,sp,-12
  8006d8:	dfc00215 	stw	ra,8(sp)
  8006dc:	df000115 	stw	fp,4(sp)
  8006e0:	df000104 	addi	fp,sp,4
  8006e4:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
  8006e8:	00802074 	movhi	r2,129
  8006ec:	10a40b04 	addi	r2,r2,-28628
  8006f0:	10800017 	ldw	r2,0(r2)
  8006f4:	10800217 	ldw	r2,8(r2)
  8006f8:	e13fff17 	ldw	r4,-4(fp)
  8006fc:	100b883a 	mov	r5,r2
  800700:	08047b00 	call	8047b0 <putc>
#endif
#endif
}
  800704:	e037883a 	mov	sp,fp
  800708:	dfc00117 	ldw	ra,4(sp)
  80070c:	df000017 	ldw	fp,0(sp)
  800710:	dec00204 	addi	sp,sp,8
  800714:	f800283a 	ret

00800718 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  800718:	defffd04 	addi	sp,sp,-12
  80071c:	dfc00215 	stw	ra,8(sp)
  800720:	df000115 	stw	fp,4(sp)
  800724:	df000104 	addi	fp,sp,4
  800728:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  80072c:	e13fff17 	ldw	r4,-4(fp)
  800730:	01402074 	movhi	r5,129
  800734:	29640204 	addi	r5,r5,-28664
  800738:	08035e00 	call	8035e0 <alt_dev_llist_insert>
}
  80073c:	e037883a 	mov	sp,fp
  800740:	dfc00117 	ldw	ra,4(sp)
  800744:	df000017 	ldw	fp,0(sp)
  800748:	dec00204 	addi	sp,sp,8
  80074c:	f800283a 	ret

00800750 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  800750:	defffd04 	addi	sp,sp,-12
  800754:	dfc00215 	stw	ra,8(sp)
  800758:	df000115 	stw	fp,4(sp)
  80075c:	df000104 	addi	fp,sp,4
  800760:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
  800764:	0803f840 	call	803f84 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  800768:	00800044 	movi	r2,1
  80076c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  800770:	e037883a 	mov	sp,fp
  800774:	dfc00117 	ldw	ra,4(sp)
  800778:	df000017 	ldw	fp,0(sp)
  80077c:	dec00204 	addi	sp,sp,8
  800780:	f800283a 	ret

00800784 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  800784:	defffe04 	addi	sp,sp,-8
  800788:	dfc00115 	stw	ra,4(sp)
  80078c:	df000015 	stw	fp,0(sp)
  800790:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYSTEM_TIMER, system_timer);
  800794:	01004034 	movhi	r4,256
  800798:	21042004 	addi	r4,r4,4224
  80079c:	000b883a 	mov	r5,zero
  8007a0:	01800104 	movi	r6,4
  8007a4:	01c0fa04 	movi	r7,1000
  8007a8:	08021c00 	call	8021c0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
  8007ac:	01002034 	movhi	r4,128
  8007b0:	211ceb04 	addi	r4,r4,29612
  8007b4:	000b883a 	mov	r5,zero
  8007b8:	000d883a 	mov	r6,zero
  8007bc:	08009980 	call	800998 <altera_avalon_jtag_uart_init>
  8007c0:	01002034 	movhi	r4,128
  8007c4:	211ce104 	addi	r4,r4,29572
  8007c8:	08007180 	call	800718 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_DISPLAY, lcd_display);
  8007cc:	01002074 	movhi	r4,129
  8007d0:	21210304 	addi	r4,r4,-31732
  8007d4:	0801fb00 	call	801fb0 <altera_avalon_lcd_16207_init>
  8007d8:	01002074 	movhi	r4,129
  8007dc:	2120f904 	addi	r4,r4,-31772
  8007e0:	08007180 	call	800718 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
  8007e4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
  8007e8:	01002074 	movhi	r4,129
  8007ec:	21214b04 	addi	r4,r4,-31444
  8007f0:	000b883a 	mov	r5,zero
  8007f4:	018000c4 	movi	r6,3
  8007f8:	08023500 	call	802350 <altera_avalon_uart_init>
  8007fc:	01002074 	movhi	r4,129
  800800:	21214104 	addi	r4,r4,-31484
  800804:	08007180 	call	800718 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_I2C_CONFIG, audio_i2c_config);
  800808:	01002074 	movhi	r4,129
  80080c:	21217204 	addi	r4,r4,-31288
  800810:	08007180 	call	800718 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
  800814:	01002074 	movhi	r4,129
  800818:	21217e04 	addi	r4,r4,-31240
  80081c:	08007180 	call	800718 <alt_dev_reg>
}
  800820:	e037883a 	mov	sp,fp
  800824:	dfc00117 	ldw	ra,4(sp)
  800828:	df000017 	ldw	fp,0(sp)
  80082c:	dec00204 	addi	sp,sp,8
  800830:	f800283a 	ret

00800834 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  800834:	defffa04 	addi	sp,sp,-24
  800838:	dfc00515 	stw	ra,20(sp)
  80083c:	df000415 	stw	fp,16(sp)
  800840:	df000404 	addi	fp,sp,16
  800844:	e13ffd15 	stw	r4,-12(fp)
  800848:	e17ffe15 	stw	r5,-8(fp)
  80084c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  800850:	e0bffd17 	ldw	r2,-12(fp)
  800854:	10800017 	ldw	r2,0(r2)
  800858:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  80085c:	e0bffc17 	ldw	r2,-16(fp)
  800860:	10c00a04 	addi	r3,r2,40
  800864:	e0bffd17 	ldw	r2,-12(fp)
  800868:	10800217 	ldw	r2,8(r2)
  80086c:	1809883a 	mov	r4,r3
  800870:	e17ffe17 	ldw	r5,-8(fp)
  800874:	e1bfff17 	ldw	r6,-4(fp)
  800878:	100f883a 	mov	r7,r2
  80087c:	0800e540 	call	800e54 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  800880:	e037883a 	mov	sp,fp
  800884:	dfc00117 	ldw	ra,4(sp)
  800888:	df000017 	ldw	fp,0(sp)
  80088c:	dec00204 	addi	sp,sp,8
  800890:	f800283a 	ret

00800894 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  800894:	defffa04 	addi	sp,sp,-24
  800898:	dfc00515 	stw	ra,20(sp)
  80089c:	df000415 	stw	fp,16(sp)
  8008a0:	df000404 	addi	fp,sp,16
  8008a4:	e13ffd15 	stw	r4,-12(fp)
  8008a8:	e17ffe15 	stw	r5,-8(fp)
  8008ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  8008b0:	e0bffd17 	ldw	r2,-12(fp)
  8008b4:	10800017 	ldw	r2,0(r2)
  8008b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  8008bc:	e0bffc17 	ldw	r2,-16(fp)
  8008c0:	10c00a04 	addi	r3,r2,40
  8008c4:	e0bffd17 	ldw	r2,-12(fp)
  8008c8:	10800217 	ldw	r2,8(r2)
  8008cc:	1809883a 	mov	r4,r3
  8008d0:	e17ffe17 	ldw	r5,-8(fp)
  8008d4:	e1bfff17 	ldw	r6,-4(fp)
  8008d8:	100f883a 	mov	r7,r2
  8008dc:	08010600 	call	801060 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  8008e0:	e037883a 	mov	sp,fp
  8008e4:	dfc00117 	ldw	ra,4(sp)
  8008e8:	df000017 	ldw	fp,0(sp)
  8008ec:	dec00204 	addi	sp,sp,8
  8008f0:	f800283a 	ret

008008f4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  8008f4:	defffc04 	addi	sp,sp,-16
  8008f8:	dfc00315 	stw	ra,12(sp)
  8008fc:	df000215 	stw	fp,8(sp)
  800900:	df000204 	addi	fp,sp,8
  800904:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  800908:	e0bfff17 	ldw	r2,-4(fp)
  80090c:	10800017 	ldw	r2,0(r2)
  800910:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  800914:	e0bffe17 	ldw	r2,-8(fp)
  800918:	10c00a04 	addi	r3,r2,40
  80091c:	e0bfff17 	ldw	r2,-4(fp)
  800920:	10800217 	ldw	r2,8(r2)
  800924:	1809883a 	mov	r4,r3
  800928:	100b883a 	mov	r5,r2
  80092c:	0800d000 	call	800d00 <altera_avalon_jtag_uart_close>
}
  800930:	e037883a 	mov	sp,fp
  800934:	dfc00117 	ldw	ra,4(sp)
  800938:	df000017 	ldw	fp,0(sp)
  80093c:	dec00204 	addi	sp,sp,8
  800940:	f800283a 	ret

00800944 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  800944:	defffa04 	addi	sp,sp,-24
  800948:	dfc00515 	stw	ra,20(sp)
  80094c:	df000415 	stw	fp,16(sp)
  800950:	df000404 	addi	fp,sp,16
  800954:	e13ffd15 	stw	r4,-12(fp)
  800958:	e17ffe15 	stw	r5,-8(fp)
  80095c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  800960:	e0bffd17 	ldw	r2,-12(fp)
  800964:	10800017 	ldw	r2,0(r2)
  800968:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  80096c:	e0bffc17 	ldw	r2,-16(fp)
  800970:	10800a04 	addi	r2,r2,40
  800974:	1009883a 	mov	r4,r2
  800978:	e17ffe17 	ldw	r5,-8(fp)
  80097c:	e1bfff17 	ldw	r6,-4(fp)
  800980:	0800d680 	call	800d68 <altera_avalon_jtag_uart_ioctl>
}
  800984:	e037883a 	mov	sp,fp
  800988:	dfc00117 	ldw	ra,4(sp)
  80098c:	df000017 	ldw	fp,0(sp)
  800990:	dec00204 	addi	sp,sp,8
  800994:	f800283a 	ret

00800998 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  800998:	defffb04 	addi	sp,sp,-20
  80099c:	dfc00415 	stw	ra,16(sp)
  8009a0:	df000315 	stw	fp,12(sp)
  8009a4:	df000304 	addi	fp,sp,12
  8009a8:	e13ffd15 	stw	r4,-12(fp)
  8009ac:	e17ffe15 	stw	r5,-8(fp)
  8009b0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8009b4:	e0bffd17 	ldw	r2,-12(fp)
  8009b8:	00c00044 	movi	r3,1
  8009bc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  8009c0:	e0bffd17 	ldw	r2,-12(fp)
  8009c4:	10800017 	ldw	r2,0(r2)
  8009c8:	10800104 	addi	r2,r2,4
  8009cc:	1007883a 	mov	r3,r2
  8009d0:	e0bffd17 	ldw	r2,-12(fp)
  8009d4:	10800817 	ldw	r2,32(r2)
  8009d8:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
  8009dc:	e0bfff17 	ldw	r2,-4(fp)
  8009e0:	1009883a 	mov	r4,r2
  8009e4:	e17ffd17 	ldw	r5,-12(fp)
  8009e8:	01802034 	movhi	r6,128
  8009ec:	31829404 	addi	r6,r6,2640
  8009f0:	08039340 	call	803934 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  8009f4:	e0bffd17 	ldw	r2,-12(fp)
  8009f8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  8009fc:	e0bffd17 	ldw	r2,-12(fp)
  800a00:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  800a04:	00802074 	movhi	r2,129
  800a08:	10ab4104 	addi	r2,r2,-21244
  800a0c:	10800017 	ldw	r2,0(r2)
  800a10:	1809883a 	mov	r4,r3
  800a14:	100b883a 	mov	r5,r2
  800a18:	01802034 	movhi	r6,128
  800a1c:	31831604 	addi	r6,r6,3160
  800a20:	e1fffd17 	ldw	r7,-12(fp)
  800a24:	08032c00 	call	8032c0 <alt_alarm_start>
  800a28:	1000040e 	bge	r2,zero,800a3c <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  800a2c:	e0fffd17 	ldw	r3,-12(fp)
  800a30:	00a00034 	movhi	r2,32768
  800a34:	10bfffc4 	addi	r2,r2,-1
  800a38:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  800a3c:	e037883a 	mov	sp,fp
  800a40:	dfc00117 	ldw	ra,4(sp)
  800a44:	df000017 	ldw	fp,0(sp)
  800a48:	dec00204 	addi	sp,sp,8
  800a4c:	f800283a 	ret

00800a50 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  800a50:	defff704 	addi	sp,sp,-36
  800a54:	df000815 	stw	fp,32(sp)
  800a58:	df000804 	addi	fp,sp,32
  800a5c:	e13ffe15 	stw	r4,-8(fp)
  800a60:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  800a64:	e0bffe17 	ldw	r2,-8(fp)
  800a68:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
  800a6c:	e0bffa17 	ldw	r2,-24(fp)
  800a70:	10800017 	ldw	r2,0(r2)
  800a74:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800a78:	e0bffb17 	ldw	r2,-20(fp)
  800a7c:	10800104 	addi	r2,r2,4
  800a80:	10800037 	ldwio	r2,0(r2)
  800a84:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  800a88:	e0bffc17 	ldw	r2,-16(fp)
  800a8c:	1080c00c 	andi	r2,r2,768
  800a90:	1000011e 	bne	r2,zero,800a98 <altera_avalon_jtag_uart_irq+0x48>
      break;
  800a94:	00006c06 	br	800c48 <altera_avalon_jtag_uart_irq+0x1f8>

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  800a98:	e0bffc17 	ldw	r2,-16(fp)
  800a9c:	1080400c 	andi	r2,r2,256
  800aa0:	10003426 	beq	r2,zero,800b74 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  800aa4:	00800074 	movhi	r2,1
  800aa8:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800aac:	e0bffa17 	ldw	r2,-24(fp)
  800ab0:	10800a17 	ldw	r2,40(r2)
  800ab4:	10800044 	addi	r2,r2,1
  800ab8:	1081ffcc 	andi	r2,r2,2047
  800abc:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
  800ac0:	e0bffa17 	ldw	r2,-24(fp)
  800ac4:	10c00b17 	ldw	r3,44(r2)
  800ac8:	e0bffd17 	ldw	r2,-12(fp)
  800acc:	1880011e 	bne	r3,r2,800ad4 <altera_avalon_jtag_uart_irq+0x84>
          break;
  800ad0:	00001606 	br	800b2c <altera_avalon_jtag_uart_irq+0xdc>

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  800ad4:	e0bffb17 	ldw	r2,-20(fp)
  800ad8:	10800037 	ldwio	r2,0(r2)
  800adc:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  800ae0:	e0bff817 	ldw	r2,-32(fp)
  800ae4:	10a0000c 	andi	r2,r2,32768
  800ae8:	1000011e 	bne	r2,zero,800af0 <altera_avalon_jtag_uart_irq+0xa0>
          break;
  800aec:	00000f06 	br	800b2c <altera_avalon_jtag_uart_irq+0xdc>

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  800af0:	e0bffa17 	ldw	r2,-24(fp)
  800af4:	10800a17 	ldw	r2,40(r2)
  800af8:	e0fff817 	ldw	r3,-32(fp)
  800afc:	1809883a 	mov	r4,r3
  800b00:	e0fffa17 	ldw	r3,-24(fp)
  800b04:	1885883a 	add	r2,r3,r2
  800b08:	10800e04 	addi	r2,r2,56
  800b0c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800b10:	e0bffa17 	ldw	r2,-24(fp)
  800b14:	10800a17 	ldw	r2,40(r2)
  800b18:	10800044 	addi	r2,r2,1
  800b1c:	10c1ffcc 	andi	r3,r2,2047
  800b20:	e0bffa17 	ldw	r2,-24(fp)
  800b24:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  800b28:	003fe006 	br	800aac <__alt_data_end+0xff800aac>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  800b2c:	e0bff817 	ldw	r2,-32(fp)
  800b30:	10bfffec 	andhi	r2,r2,65535
  800b34:	10000f26 	beq	r2,zero,800b74 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  800b38:	e0bffa17 	ldw	r2,-24(fp)
  800b3c:	10c00817 	ldw	r3,32(r2)
  800b40:	00bfff84 	movi	r2,-2
  800b44:	1886703a 	and	r3,r3,r2
  800b48:	e0bffa17 	ldw	r2,-24(fp)
  800b4c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  800b50:	e0bffb17 	ldw	r2,-20(fp)
  800b54:	10800104 	addi	r2,r2,4
  800b58:	1007883a 	mov	r3,r2
  800b5c:	e0bffa17 	ldw	r2,-24(fp)
  800b60:	10800817 	ldw	r2,32(r2)
  800b64:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800b68:	e0bffb17 	ldw	r2,-20(fp)
  800b6c:	10800104 	addi	r2,r2,4
  800b70:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  800b74:	e0bffc17 	ldw	r2,-16(fp)
  800b78:	1080800c 	andi	r2,r2,512
  800b7c:	10003126 	beq	r2,zero,800c44 <altera_avalon_jtag_uart_irq+0x1f4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  800b80:	e0bffc17 	ldw	r2,-16(fp)
  800b84:	1004d43a 	srli	r2,r2,16
  800b88:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  800b8c:	00001406 	br	800be0 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  800b90:	e0bffb17 	ldw	r2,-20(fp)
  800b94:	e0fffa17 	ldw	r3,-24(fp)
  800b98:	18c00d17 	ldw	r3,52(r3)
  800b9c:	e13ffa17 	ldw	r4,-24(fp)
  800ba0:	20c7883a 	add	r3,r4,r3
  800ba4:	18c20e04 	addi	r3,r3,2104
  800ba8:	18c00003 	ldbu	r3,0(r3)
  800bac:	18c03fcc 	andi	r3,r3,255
  800bb0:	18c0201c 	xori	r3,r3,128
  800bb4:	18ffe004 	addi	r3,r3,-128
  800bb8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800bbc:	e0bffa17 	ldw	r2,-24(fp)
  800bc0:	10800d17 	ldw	r2,52(r2)
  800bc4:	10800044 	addi	r2,r2,1
  800bc8:	10c1ffcc 	andi	r3,r2,2047
  800bcc:	e0bffa17 	ldw	r2,-24(fp)
  800bd0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  800bd4:	e0bff917 	ldw	r2,-28(fp)
  800bd8:	10bfffc4 	addi	r2,r2,-1
  800bdc:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  800be0:	e0bff917 	ldw	r2,-28(fp)
  800be4:	10000526 	beq	r2,zero,800bfc <altera_avalon_jtag_uart_irq+0x1ac>
  800be8:	e0bffa17 	ldw	r2,-24(fp)
  800bec:	10c00d17 	ldw	r3,52(r2)
  800bf0:	e0bffa17 	ldw	r2,-24(fp)
  800bf4:	10800c17 	ldw	r2,48(r2)
  800bf8:	18bfe51e 	bne	r3,r2,800b90 <__alt_data_end+0xff800b90>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  800bfc:	e0bff917 	ldw	r2,-28(fp)
  800c00:	10001026 	beq	r2,zero,800c44 <altera_avalon_jtag_uart_irq+0x1f4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  800c04:	e0bffa17 	ldw	r2,-24(fp)
  800c08:	10c00817 	ldw	r3,32(r2)
  800c0c:	00bfff44 	movi	r2,-3
  800c10:	1886703a 	and	r3,r3,r2
  800c14:	e0bffa17 	ldw	r2,-24(fp)
  800c18:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  800c1c:	e0bffa17 	ldw	r2,-24(fp)
  800c20:	10800017 	ldw	r2,0(r2)
  800c24:	10800104 	addi	r2,r2,4
  800c28:	1007883a 	mov	r3,r2
  800c2c:	e0bffa17 	ldw	r2,-24(fp)
  800c30:	10800817 	ldw	r2,32(r2)
  800c34:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800c38:	e0bffb17 	ldw	r2,-20(fp)
  800c3c:	10800104 	addi	r2,r2,4
  800c40:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  800c44:	003f8c06 	br	800a78 <__alt_data_end+0xff800a78>
}
  800c48:	e037883a 	mov	sp,fp
  800c4c:	df000017 	ldw	fp,0(sp)
  800c50:	dec00104 	addi	sp,sp,4
  800c54:	f800283a 	ret

00800c58 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  800c58:	defff804 	addi	sp,sp,-32
  800c5c:	df000715 	stw	fp,28(sp)
  800c60:	df000704 	addi	fp,sp,28
  800c64:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  800c68:	e0bffb17 	ldw	r2,-20(fp)
  800c6c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  800c70:	e0bff917 	ldw	r2,-28(fp)
  800c74:	10800017 	ldw	r2,0(r2)
  800c78:	10800104 	addi	r2,r2,4
  800c7c:	10800037 	ldwio	r2,0(r2)
  800c80:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  800c84:	e0bffa17 	ldw	r2,-24(fp)
  800c88:	1081000c 	andi	r2,r2,1024
  800c8c:	10000b26 	beq	r2,zero,800cbc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  800c90:	e0bff917 	ldw	r2,-28(fp)
  800c94:	10800017 	ldw	r2,0(r2)
  800c98:	10800104 	addi	r2,r2,4
  800c9c:	1007883a 	mov	r3,r2
  800ca0:	e0bff917 	ldw	r2,-28(fp)
  800ca4:	10800817 	ldw	r2,32(r2)
  800ca8:	10810014 	ori	r2,r2,1024
  800cac:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  800cb0:	e0bff917 	ldw	r2,-28(fp)
  800cb4:	10000915 	stw	zero,36(r2)
  800cb8:	00000a06 	br	800ce4 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  800cbc:	e0bff917 	ldw	r2,-28(fp)
  800cc0:	10c00917 	ldw	r3,36(r2)
  800cc4:	00a00034 	movhi	r2,32768
  800cc8:	10bfff04 	addi	r2,r2,-4
  800ccc:	10c00536 	bltu	r2,r3,800ce4 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  800cd0:	e0bff917 	ldw	r2,-28(fp)
  800cd4:	10800917 	ldw	r2,36(r2)
  800cd8:	10c00044 	addi	r3,r2,1
  800cdc:	e0bff917 	ldw	r2,-28(fp)
  800ce0:	10c00915 	stw	r3,36(r2)
  800ce4:	00802074 	movhi	r2,129
  800ce8:	10ab4104 	addi	r2,r2,-21244
  800cec:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  800cf0:	e037883a 	mov	sp,fp
  800cf4:	df000017 	ldw	fp,0(sp)
  800cf8:	dec00104 	addi	sp,sp,4
  800cfc:	f800283a 	ret

00800d00 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  800d00:	defffd04 	addi	sp,sp,-12
  800d04:	df000215 	stw	fp,8(sp)
  800d08:	df000204 	addi	fp,sp,8
  800d0c:	e13ffe15 	stw	r4,-8(fp)
  800d10:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  800d14:	00000506 	br	800d2c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  800d18:	e0bfff17 	ldw	r2,-4(fp)
  800d1c:	1090000c 	andi	r2,r2,16384
  800d20:	10000226 	beq	r2,zero,800d2c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  800d24:	00bffd44 	movi	r2,-11
  800d28:	00000b06 	br	800d58 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  800d2c:	e0bffe17 	ldw	r2,-8(fp)
  800d30:	10c00d17 	ldw	r3,52(r2)
  800d34:	e0bffe17 	ldw	r2,-8(fp)
  800d38:	10800c17 	ldw	r2,48(r2)
  800d3c:	18800526 	beq	r3,r2,800d54 <altera_avalon_jtag_uart_close+0x54>
  800d40:	e0bffe17 	ldw	r2,-8(fp)
  800d44:	10c00917 	ldw	r3,36(r2)
  800d48:	e0bffe17 	ldw	r2,-8(fp)
  800d4c:	10800117 	ldw	r2,4(r2)
  800d50:	18bff136 	bltu	r3,r2,800d18 <__alt_data_end+0xff800d18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  800d54:	0005883a 	mov	r2,zero
}
  800d58:	e037883a 	mov	sp,fp
  800d5c:	df000017 	ldw	fp,0(sp)
  800d60:	dec00104 	addi	sp,sp,4
  800d64:	f800283a 	ret

00800d68 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  800d68:	defffa04 	addi	sp,sp,-24
  800d6c:	df000515 	stw	fp,20(sp)
  800d70:	df000504 	addi	fp,sp,20
  800d74:	e13ffd15 	stw	r4,-12(fp)
  800d78:	e17ffe15 	stw	r5,-8(fp)
  800d7c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  800d80:	00bff9c4 	movi	r2,-25
  800d84:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  800d88:	e0bffe17 	ldw	r2,-8(fp)
  800d8c:	10da8060 	cmpeqi	r3,r2,27137
  800d90:	1800031e 	bne	r3,zero,800da0 <altera_avalon_jtag_uart_ioctl+0x38>
  800d94:	109a80a0 	cmpeqi	r2,r2,27138
  800d98:	1000191e 	bne	r2,zero,800e00 <altera_avalon_jtag_uart_ioctl+0x98>
      rc = 0;
    }
    break;

  default:
    break;
  800d9c:	00002806 	br	800e40 <altera_avalon_jtag_uart_ioctl+0xd8>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  800da0:	e0bffd17 	ldw	r2,-12(fp)
  800da4:	10c00117 	ldw	r3,4(r2)
  800da8:	00a00034 	movhi	r2,32768
  800dac:	10bfffc4 	addi	r2,r2,-1
  800db0:	18801226 	beq	r3,r2,800dfc <altera_avalon_jtag_uart_ioctl+0x94>
    {
      int timeout = *((int *)arg);
  800db4:	e0bfff17 	ldw	r2,-4(fp)
  800db8:	10800017 	ldw	r2,0(r2)
  800dbc:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  800dc0:	e0bffc17 	ldw	r2,-16(fp)
  800dc4:	10800090 	cmplti	r2,r2,2
  800dc8:	1000061e 	bne	r2,zero,800de4 <altera_avalon_jtag_uart_ioctl+0x7c>
  800dcc:	e0fffc17 	ldw	r3,-16(fp)
  800dd0:	00a00034 	movhi	r2,32768
  800dd4:	10bfffc4 	addi	r2,r2,-1
  800dd8:	18800226 	beq	r3,r2,800de4 <altera_avalon_jtag_uart_ioctl+0x7c>
  800ddc:	e0bffc17 	ldw	r2,-16(fp)
  800de0:	00000206 	br	800dec <altera_avalon_jtag_uart_ioctl+0x84>
  800de4:	00a00034 	movhi	r2,32768
  800de8:	10bfff84 	addi	r2,r2,-2
  800dec:	e0fffd17 	ldw	r3,-12(fp)
  800df0:	18800115 	stw	r2,4(r3)
      rc = 0;
  800df4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  800df8:	00001106 	br	800e40 <altera_avalon_jtag_uart_ioctl+0xd8>
  800dfc:	00001006 	br	800e40 <altera_avalon_jtag_uart_ioctl+0xd8>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  800e00:	e0bffd17 	ldw	r2,-12(fp)
  800e04:	10c00117 	ldw	r3,4(r2)
  800e08:	00a00034 	movhi	r2,32768
  800e0c:	10bfffc4 	addi	r2,r2,-1
  800e10:	18800a26 	beq	r3,r2,800e3c <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  800e14:	e0bffd17 	ldw	r2,-12(fp)
  800e18:	10c00917 	ldw	r3,36(r2)
  800e1c:	e0bffd17 	ldw	r2,-12(fp)
  800e20:	10800117 	ldw	r2,4(r2)
  800e24:	1885803a 	cmpltu	r2,r3,r2
  800e28:	10c03fcc 	andi	r3,r2,255
  800e2c:	e0bfff17 	ldw	r2,-4(fp)
  800e30:	10c00015 	stw	r3,0(r2)
      rc = 0;
  800e34:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  800e38:	00000006 	br	800e3c <altera_avalon_jtag_uart_ioctl+0xd4>
  800e3c:	0001883a 	nop

  default:
    break;
  }

  return rc;
  800e40:	e0bffb17 	ldw	r2,-20(fp)
}
  800e44:	e037883a 	mov	sp,fp
  800e48:	df000017 	ldw	fp,0(sp)
  800e4c:	dec00104 	addi	sp,sp,4
  800e50:	f800283a 	ret

00800e54 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  800e54:	defff304 	addi	sp,sp,-52
  800e58:	dfc00c15 	stw	ra,48(sp)
  800e5c:	df000b15 	stw	fp,44(sp)
  800e60:	df000b04 	addi	fp,sp,44
  800e64:	e13ffc15 	stw	r4,-16(fp)
  800e68:	e17ffd15 	stw	r5,-12(fp)
  800e6c:	e1bffe15 	stw	r6,-8(fp)
  800e70:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  800e74:	e0bffd17 	ldw	r2,-12(fp)
  800e78:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  800e7c:	00004906 	br	800fa4 <altera_avalon_jtag_uart_read+0x150>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  800e80:	e0bffc17 	ldw	r2,-16(fp)
  800e84:	10800a17 	ldw	r2,40(r2)
  800e88:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  800e8c:	e0bffc17 	ldw	r2,-16(fp)
  800e90:	10800b17 	ldw	r2,44(r2)
  800e94:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  800e98:	e0fff717 	ldw	r3,-36(fp)
  800e9c:	e0bff817 	ldw	r2,-32(fp)
  800ea0:	18800536 	bltu	r3,r2,800eb8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  800ea4:	e0fff717 	ldw	r3,-36(fp)
  800ea8:	e0bff817 	ldw	r2,-32(fp)
  800eac:	1885c83a 	sub	r2,r3,r2
  800eb0:	e0bff615 	stw	r2,-40(fp)
  800eb4:	00000406 	br	800ec8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  800eb8:	00c20004 	movi	r3,2048
  800ebc:	e0bff817 	ldw	r2,-32(fp)
  800ec0:	1885c83a 	sub	r2,r3,r2
  800ec4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  800ec8:	e0bff617 	ldw	r2,-40(fp)
  800ecc:	1000011e 	bne	r2,zero,800ed4 <altera_avalon_jtag_uart_read+0x80>
        break; /* No more data available */
  800ed0:	00001d06 	br	800f48 <altera_avalon_jtag_uart_read+0xf4>

      if (n > space)
  800ed4:	e0fffe17 	ldw	r3,-8(fp)
  800ed8:	e0bff617 	ldw	r2,-40(fp)
  800edc:	1880022e 	bgeu	r3,r2,800ee8 <altera_avalon_jtag_uart_read+0x94>
        n = space;
  800ee0:	e0bffe17 	ldw	r2,-8(fp)
  800ee4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  800ee8:	e0bff817 	ldw	r2,-32(fp)
  800eec:	10800e04 	addi	r2,r2,56
  800ef0:	e0fffc17 	ldw	r3,-16(fp)
  800ef4:	1885883a 	add	r2,r3,r2
  800ef8:	e13ff517 	ldw	r4,-44(fp)
  800efc:	100b883a 	mov	r5,r2
  800f00:	e1bff617 	ldw	r6,-40(fp)
  800f04:	08044b40 	call	8044b4 <memcpy>
      ptr   += n;
  800f08:	e0fff517 	ldw	r3,-44(fp)
  800f0c:	e0bff617 	ldw	r2,-40(fp)
  800f10:	1885883a 	add	r2,r3,r2
  800f14:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  800f18:	e0fffe17 	ldw	r3,-8(fp)
  800f1c:	e0bff617 	ldw	r2,-40(fp)
  800f20:	1885c83a 	sub	r2,r3,r2
  800f24:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800f28:	e0fff817 	ldw	r3,-32(fp)
  800f2c:	e0bff617 	ldw	r2,-40(fp)
  800f30:	1885883a 	add	r2,r3,r2
  800f34:	10c1ffcc 	andi	r3,r2,2047
  800f38:	e0bffc17 	ldw	r2,-16(fp)
  800f3c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  800f40:	e0bffe17 	ldw	r2,-8(fp)
  800f44:	00bfce16 	blt	zero,r2,800e80 <__alt_data_end+0xff800e80>

    /* If we read any data then return it */
    if (ptr != buffer)
  800f48:	e0fff517 	ldw	r3,-44(fp)
  800f4c:	e0bffd17 	ldw	r2,-12(fp)
  800f50:	18800126 	beq	r3,r2,800f58 <altera_avalon_jtag_uart_read+0x104>
      break;
  800f54:	00001506 	br	800fac <altera_avalon_jtag_uart_read+0x158>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  800f58:	e0bfff17 	ldw	r2,-4(fp)
  800f5c:	1090000c 	andi	r2,r2,16384
  800f60:	10000126 	beq	r2,zero,800f68 <altera_avalon_jtag_uart_read+0x114>
      break;
  800f64:	00001106 	br	800fac <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  800f68:	0001883a 	nop
  800f6c:	e0bffc17 	ldw	r2,-16(fp)
  800f70:	10c00a17 	ldw	r3,40(r2)
  800f74:	e0bff717 	ldw	r2,-36(fp)
  800f78:	1880051e 	bne	r3,r2,800f90 <altera_avalon_jtag_uart_read+0x13c>
  800f7c:	e0bffc17 	ldw	r2,-16(fp)
  800f80:	10c00917 	ldw	r3,36(r2)
  800f84:	e0bffc17 	ldw	r2,-16(fp)
  800f88:	10800117 	ldw	r2,4(r2)
  800f8c:	18bff736 	bltu	r3,r2,800f6c <__alt_data_end+0xff800f6c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  800f90:	e0bffc17 	ldw	r2,-16(fp)
  800f94:	10c00a17 	ldw	r3,40(r2)
  800f98:	e0bff717 	ldw	r2,-36(fp)
  800f9c:	1880011e 	bne	r3,r2,800fa4 <altera_avalon_jtag_uart_read+0x150>
      break;
  800fa0:	00000206 	br	800fac <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  800fa4:	e0bffe17 	ldw	r2,-8(fp)
  800fa8:	00bfb516 	blt	zero,r2,800e80 <__alt_data_end+0xff800e80>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  800fac:	e0fff517 	ldw	r3,-44(fp)
  800fb0:	e0bffd17 	ldw	r2,-12(fp)
  800fb4:	18801826 	beq	r3,r2,801018 <altera_avalon_jtag_uart_read+0x1c4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  800fb8:	0005303a 	rdctl	r2,status
  800fbc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  800fc0:	e0fffa17 	ldw	r3,-24(fp)
  800fc4:	00bfff84 	movi	r2,-2
  800fc8:	1884703a 	and	r2,r3,r2
  800fcc:	1001703a 	wrctl	status,r2
  
  return context;
  800fd0:	e0bffa17 	ldw	r2,-24(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  800fd4:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  800fd8:	e0bffc17 	ldw	r2,-16(fp)
  800fdc:	10800817 	ldw	r2,32(r2)
  800fe0:	10c00054 	ori	r3,r2,1
  800fe4:	e0bffc17 	ldw	r2,-16(fp)
  800fe8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  800fec:	e0bffc17 	ldw	r2,-16(fp)
  800ff0:	10800017 	ldw	r2,0(r2)
  800ff4:	10800104 	addi	r2,r2,4
  800ff8:	1007883a 	mov	r3,r2
  800ffc:	e0bffc17 	ldw	r2,-16(fp)
  801000:	10800817 	ldw	r2,32(r2)
  801004:	18800035 	stwio	r2,0(r3)
  801008:	e0bff917 	ldw	r2,-28(fp)
  80100c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  801010:	e0bffb17 	ldw	r2,-20(fp)
  801014:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  801018:	e0fff517 	ldw	r3,-44(fp)
  80101c:	e0bffd17 	ldw	r2,-12(fp)
  801020:	18800426 	beq	r3,r2,801034 <altera_avalon_jtag_uart_read+0x1e0>
    return ptr - buffer;
  801024:	e0fff517 	ldw	r3,-44(fp)
  801028:	e0bffd17 	ldw	r2,-12(fp)
  80102c:	1885c83a 	sub	r2,r3,r2
  801030:	00000606 	br	80104c <altera_avalon_jtag_uart_read+0x1f8>
  else if (flags & O_NONBLOCK)
  801034:	e0bfff17 	ldw	r2,-4(fp)
  801038:	1090000c 	andi	r2,r2,16384
  80103c:	10000226 	beq	r2,zero,801048 <altera_avalon_jtag_uart_read+0x1f4>
    return -EWOULDBLOCK;
  801040:	00bffd44 	movi	r2,-11
  801044:	00000106 	br	80104c <altera_avalon_jtag_uart_read+0x1f8>
  else
    return -EIO;
  801048:	00bffec4 	movi	r2,-5
}
  80104c:	e037883a 	mov	sp,fp
  801050:	dfc00117 	ldw	ra,4(sp)
  801054:	df000017 	ldw	fp,0(sp)
  801058:	dec00204 	addi	sp,sp,8
  80105c:	f800283a 	ret

00801060 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  801060:	defff304 	addi	sp,sp,-52
  801064:	dfc00c15 	stw	ra,48(sp)
  801068:	df000b15 	stw	fp,44(sp)
  80106c:	df000b04 	addi	fp,sp,44
  801070:	e13ffc15 	stw	r4,-16(fp)
  801074:	e17ffd15 	stw	r5,-12(fp)
  801078:	e1bffe15 	stw	r6,-8(fp)
  80107c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  801080:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  801084:	e0bffd17 	ldw	r2,-12(fp)
  801088:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80108c:	00003806 	br	801170 <altera_avalon_jtag_uart_write+0x110>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  801090:	e0bffc17 	ldw	r2,-16(fp)
  801094:	10800c17 	ldw	r2,48(r2)
  801098:	e0bff815 	stw	r2,-32(fp)
      out = sp->tx_out;
  80109c:	e0bffc17 	ldw	r2,-16(fp)
  8010a0:	10800d17 	ldw	r2,52(r2)
  8010a4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  8010a8:	e0fff817 	ldw	r3,-32(fp)
  8010ac:	e0bff517 	ldw	r2,-44(fp)
  8010b0:	1880062e 	bgeu	r3,r2,8010cc <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  8010b4:	e0fff517 	ldw	r3,-44(fp)
  8010b8:	e0bff817 	ldw	r2,-32(fp)
  8010bc:	1885c83a 	sub	r2,r3,r2
  8010c0:	10bfffc4 	addi	r2,r2,-1
  8010c4:	e0bff615 	stw	r2,-40(fp)
  8010c8:	00000b06 	br	8010f8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  8010cc:	e0bff517 	ldw	r2,-44(fp)
  8010d0:	10000526 	beq	r2,zero,8010e8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8010d4:	00c20004 	movi	r3,2048
  8010d8:	e0bff817 	ldw	r2,-32(fp)
  8010dc:	1885c83a 	sub	r2,r3,r2
  8010e0:	e0bff615 	stw	r2,-40(fp)
  8010e4:	00000406 	br	8010f8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  8010e8:	00c1ffc4 	movi	r3,2047
  8010ec:	e0bff817 	ldw	r2,-32(fp)
  8010f0:	1885c83a 	sub	r2,r3,r2
  8010f4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  8010f8:	e0bff617 	ldw	r2,-40(fp)
  8010fc:	1000011e 	bne	r2,zero,801104 <altera_avalon_jtag_uart_write+0xa4>
        break;
  801100:	00001d06 	br	801178 <altera_avalon_jtag_uart_write+0x118>

      if (n > count)
  801104:	e0fffe17 	ldw	r3,-8(fp)
  801108:	e0bff617 	ldw	r2,-40(fp)
  80110c:	1880022e 	bgeu	r3,r2,801118 <altera_avalon_jtag_uart_write+0xb8>
        n = count;
  801110:	e0bffe17 	ldw	r2,-8(fp)
  801114:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  801118:	e0bff817 	ldw	r2,-32(fp)
  80111c:	10820e04 	addi	r2,r2,2104
  801120:	e0fffc17 	ldw	r3,-16(fp)
  801124:	1885883a 	add	r2,r3,r2
  801128:	1009883a 	mov	r4,r2
  80112c:	e17ffd17 	ldw	r5,-12(fp)
  801130:	e1bff617 	ldw	r6,-40(fp)
  801134:	08044b40 	call	8044b4 <memcpy>
      ptr   += n;
  801138:	e0fffd17 	ldw	r3,-12(fp)
  80113c:	e0bff617 	ldw	r2,-40(fp)
  801140:	1885883a 	add	r2,r3,r2
  801144:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  801148:	e0fffe17 	ldw	r3,-8(fp)
  80114c:	e0bff617 	ldw	r2,-40(fp)
  801150:	1885c83a 	sub	r2,r3,r2
  801154:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  801158:	e0fff817 	ldw	r3,-32(fp)
  80115c:	e0bff617 	ldw	r2,-40(fp)
  801160:	1885883a 	add	r2,r3,r2
  801164:	10c1ffcc 	andi	r3,r2,2047
  801168:	e0bffc17 	ldw	r2,-16(fp)
  80116c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  801170:	e0bffe17 	ldw	r2,-8(fp)
  801174:	00bfc616 	blt	zero,r2,801090 <__alt_data_end+0xff801090>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  801178:	0005303a 	rdctl	r2,status
  80117c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  801180:	e0fffa17 	ldw	r3,-24(fp)
  801184:	00bfff84 	movi	r2,-2
  801188:	1884703a 	and	r2,r3,r2
  80118c:	1001703a 	wrctl	status,r2
  
  return context;
  801190:	e0bffa17 	ldw	r2,-24(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  801194:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  801198:	e0bffc17 	ldw	r2,-16(fp)
  80119c:	10800817 	ldw	r2,32(r2)
  8011a0:	10c00094 	ori	r3,r2,2
  8011a4:	e0bffc17 	ldw	r2,-16(fp)
  8011a8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8011ac:	e0bffc17 	ldw	r2,-16(fp)
  8011b0:	10800017 	ldw	r2,0(r2)
  8011b4:	10800104 	addi	r2,r2,4
  8011b8:	1007883a 	mov	r3,r2
  8011bc:	e0bffc17 	ldw	r2,-16(fp)
  8011c0:	10800817 	ldw	r2,32(r2)
  8011c4:	18800035 	stwio	r2,0(r3)
  8011c8:	e0bff917 	ldw	r2,-28(fp)
  8011cc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8011d0:	e0bffb17 	ldw	r2,-20(fp)
  8011d4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8011d8:	e0bffe17 	ldw	r2,-8(fp)
  8011dc:	0080120e 	bge	zero,r2,801228 <altera_avalon_jtag_uart_write+0x1c8>
    {
      if (flags & O_NONBLOCK)
  8011e0:	e0bfff17 	ldw	r2,-4(fp)
  8011e4:	1090000c 	andi	r2,r2,16384
  8011e8:	10000126 	beq	r2,zero,8011f0 <altera_avalon_jtag_uart_write+0x190>
        break;
  8011ec:	00001006 	br	801230 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  8011f0:	0001883a 	nop
  8011f4:	e0bffc17 	ldw	r2,-16(fp)
  8011f8:	10c00d17 	ldw	r3,52(r2)
  8011fc:	e0bff517 	ldw	r2,-44(fp)
  801200:	1880051e 	bne	r3,r2,801218 <altera_avalon_jtag_uart_write+0x1b8>
  801204:	e0bffc17 	ldw	r2,-16(fp)
  801208:	10c00917 	ldw	r3,36(r2)
  80120c:	e0bffc17 	ldw	r2,-16(fp)
  801210:	10800117 	ldw	r2,4(r2)
  801214:	18bff736 	bltu	r3,r2,8011f4 <__alt_data_end+0xff8011f4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  801218:	e0bffc17 	ldw	r2,-16(fp)
  80121c:	10800917 	ldw	r2,36(r2)
  801220:	10000126 	beq	r2,zero,801228 <altera_avalon_jtag_uart_write+0x1c8>
         break;
  801224:	00000206 	br	801230 <altera_avalon_jtag_uart_write+0x1d0>
    }
  }
  while (count > 0);
  801228:	e0bffe17 	ldw	r2,-8(fp)
  80122c:	00bf9716 	blt	zero,r2,80108c <__alt_data_end+0xff80108c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  801230:	e0fffd17 	ldw	r3,-12(fp)
  801234:	e0bff717 	ldw	r2,-36(fp)
  801238:	18800426 	beq	r3,r2,80124c <altera_avalon_jtag_uart_write+0x1ec>
    return ptr - start;
  80123c:	e0fffd17 	ldw	r3,-12(fp)
  801240:	e0bff717 	ldw	r2,-36(fp)
  801244:	1885c83a 	sub	r2,r3,r2
  801248:	00000606 	br	801264 <altera_avalon_jtag_uart_write+0x204>
  else if (flags & O_NONBLOCK)
  80124c:	e0bfff17 	ldw	r2,-4(fp)
  801250:	1090000c 	andi	r2,r2,16384
  801254:	10000226 	beq	r2,zero,801260 <altera_avalon_jtag_uart_write+0x200>
    return -EWOULDBLOCK;
  801258:	00bffd44 	movi	r2,-11
  80125c:	00000106 	br	801264 <altera_avalon_jtag_uart_write+0x204>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  801260:	00bffec4 	movi	r2,-5
}
  801264:	e037883a 	mov	sp,fp
  801268:	dfc00117 	ldw	ra,4(sp)
  80126c:	df000017 	ldw	fp,0(sp)
  801270:	dec00204 	addi	sp,sp,8
  801274:	f800283a 	ret

00801278 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  801278:	defffa04 	addi	sp,sp,-24
  80127c:	dfc00515 	stw	ra,20(sp)
  801280:	df000415 	stw	fp,16(sp)
  801284:	df000404 	addi	fp,sp,16
  801288:	e13ffe15 	stw	r4,-8(fp)
  80128c:	2805883a 	mov	r2,r5
  801290:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  801294:	e0bffe17 	ldw	r2,-8(fp)
  801298:	10800017 	ldw	r2,0(r2)
  80129c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8012a0:	008003f4 	movhi	r2,15
  8012a4:	10909004 	addi	r2,r2,16960
  8012a8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8012ac:	e0bffe17 	ldw	r2,-8(fp)
  8012b0:	10800803 	ldbu	r2,32(r2)
  8012b4:	10803fcc 	andi	r2,r2,255
  8012b8:	1080201c 	xori	r2,r2,128
  8012bc:	10bfe004 	addi	r2,r2,-128
  8012c0:	10000126 	beq	r2,zero,8012c8 <lcd_write_command+0x50>
    return;
  8012c4:	00001406 	br	801318 <lcd_write_command+0xa0>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8012c8:	00000906 	br	8012f0 <lcd_write_command+0x78>
    if (--i == 0)
  8012cc:	e0bffc17 	ldw	r2,-16(fp)
  8012d0:	10bfffc4 	addi	r2,r2,-1
  8012d4:	e0bffc15 	stw	r2,-16(fp)
  8012d8:	e0bffc17 	ldw	r2,-16(fp)
  8012dc:	1000041e 	bne	r2,zero,8012f0 <lcd_write_command+0x78>
    {
      sp->broken = 1;
  8012e0:	e0bffe17 	ldw	r2,-8(fp)
  8012e4:	00c00044 	movi	r3,1
  8012e8:	10c00805 	stb	r3,32(r2)
      return;
  8012ec:	00000a06 	br	801318 <lcd_write_command+0xa0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8012f0:	e0bffd17 	ldw	r2,-12(fp)
  8012f4:	10800104 	addi	r2,r2,4
  8012f8:	10800037 	ldwio	r2,0(r2)
  8012fc:	1080200c 	andi	r2,r2,128
  801300:	103ff21e 	bne	r2,zero,8012cc <__alt_data_end+0xff8012cc>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  801304:	01001904 	movi	r4,100
  801308:	0803f540 	call	803f54 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  80130c:	e0bffd17 	ldw	r2,-12(fp)
  801310:	e0ffff03 	ldbu	r3,-4(fp)
  801314:	10c00035 	stwio	r3,0(r2)
}
  801318:	e037883a 	mov	sp,fp
  80131c:	dfc00117 	ldw	ra,4(sp)
  801320:	df000017 	ldw	fp,0(sp)
  801324:	dec00204 	addi	sp,sp,8
  801328:	f800283a 	ret

0080132c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  80132c:	defffa04 	addi	sp,sp,-24
  801330:	dfc00515 	stw	ra,20(sp)
  801334:	df000415 	stw	fp,16(sp)
  801338:	df000404 	addi	fp,sp,16
  80133c:	e13ffe15 	stw	r4,-8(fp)
  801340:	2805883a 	mov	r2,r5
  801344:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  801348:	e0bffe17 	ldw	r2,-8(fp)
  80134c:	10800017 	ldw	r2,0(r2)
  801350:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  801354:	008003f4 	movhi	r2,15
  801358:	10909004 	addi	r2,r2,16960
  80135c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  801360:	e0bffe17 	ldw	r2,-8(fp)
  801364:	10800803 	ldbu	r2,32(r2)
  801368:	10803fcc 	andi	r2,r2,255
  80136c:	1080201c 	xori	r2,r2,128
  801370:	10bfe004 	addi	r2,r2,-128
  801374:	10000126 	beq	r2,zero,80137c <lcd_write_data+0x50>
    return;
  801378:	00001c06 	br	8013ec <lcd_write_data+0xc0>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80137c:	00000906 	br	8013a4 <lcd_write_data+0x78>
    if (--i == 0)
  801380:	e0bffc17 	ldw	r2,-16(fp)
  801384:	10bfffc4 	addi	r2,r2,-1
  801388:	e0bffc15 	stw	r2,-16(fp)
  80138c:	e0bffc17 	ldw	r2,-16(fp)
  801390:	1000041e 	bne	r2,zero,8013a4 <lcd_write_data+0x78>
    {
      sp->broken = 1;
  801394:	e0bffe17 	ldw	r2,-8(fp)
  801398:	00c00044 	movi	r3,1
  80139c:	10c00805 	stb	r3,32(r2)
      return;
  8013a0:	00001206 	br	8013ec <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8013a4:	e0bffd17 	ldw	r2,-12(fp)
  8013a8:	10800104 	addi	r2,r2,4
  8013ac:	10800037 	ldwio	r2,0(r2)
  8013b0:	1080200c 	andi	r2,r2,128
  8013b4:	103ff21e 	bne	r2,zero,801380 <__alt_data_end+0xff801380>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8013b8:	01001904 	movi	r4,100
  8013bc:	0803f540 	call	803f54 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  8013c0:	e0bffd17 	ldw	r2,-12(fp)
  8013c4:	10800204 	addi	r2,r2,8
  8013c8:	1007883a 	mov	r3,r2
  8013cc:	e0bfff03 	ldbu	r2,-4(fp)
  8013d0:	18800035 	stwio	r2,0(r3)

  sp->address++;
  8013d4:	e0bffe17 	ldw	r2,-8(fp)
  8013d8:	108008c3 	ldbu	r2,35(r2)
  8013dc:	10800044 	addi	r2,r2,1
  8013e0:	1007883a 	mov	r3,r2
  8013e4:	e0bffe17 	ldw	r2,-8(fp)
  8013e8:	10c008c5 	stb	r3,35(r2)
}
  8013ec:	e037883a 	mov	sp,fp
  8013f0:	dfc00117 	ldw	ra,4(sp)
  8013f4:	df000017 	ldw	fp,0(sp)
  8013f8:	dec00204 	addi	sp,sp,8
  8013fc:	f800283a 	ret

00801400 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  801400:	defffc04 	addi	sp,sp,-16
  801404:	dfc00315 	stw	ra,12(sp)
  801408:	df000215 	stw	fp,8(sp)
  80140c:	df000204 	addi	fp,sp,8
  801410:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  801414:	e13fff17 	ldw	r4,-4(fp)
  801418:	01400044 	movi	r5,1
  80141c:	08012780 	call	801278 <lcd_write_command>

  sp->x = 0;
  801420:	e0bfff17 	ldw	r2,-4(fp)
  801424:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  801428:	e0bfff17 	ldw	r2,-4(fp)
  80142c:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  801430:	e0bfff17 	ldw	r2,-4(fp)
  801434:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801438:	e03ffe15 	stw	zero,-8(fp)
  80143c:	00001b06 	br	8014ac <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  801440:	e0bffe17 	ldw	r2,-8(fp)
  801444:	108018e4 	muli	r2,r2,99
  801448:	10801004 	addi	r2,r2,64
  80144c:	e0ffff17 	ldw	r3,-4(fp)
  801450:	1885883a 	add	r2,r3,r2
  801454:	1009883a 	mov	r4,r2
  801458:	01400804 	movi	r5,32
  80145c:	01801444 	movi	r6,81
  801460:	08045ec0 	call	8045ec <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  801464:	e0bffe17 	ldw	r2,-8(fp)
  801468:	108018e4 	muli	r2,r2,99
  80146c:	10800c04 	addi	r2,r2,48
  801470:	e0ffff17 	ldw	r3,-4(fp)
  801474:	1885883a 	add	r2,r3,r2
  801478:	1009883a 	mov	r4,r2
  80147c:	01400804 	movi	r5,32
  801480:	01800404 	movi	r6,16
  801484:	08045ec0 	call	8045ec <memset>
    sp->line[y].width = 0;
  801488:	e0ffff17 	ldw	r3,-4(fp)
  80148c:	e0bffe17 	ldw	r2,-8(fp)
  801490:	108018e4 	muli	r2,r2,99
  801494:	10802404 	addi	r2,r2,144
  801498:	1885883a 	add	r2,r3,r2
  80149c:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8014a0:	e0bffe17 	ldw	r2,-8(fp)
  8014a4:	10800044 	addi	r2,r2,1
  8014a8:	e0bffe15 	stw	r2,-8(fp)
  8014ac:	e0bffe17 	ldw	r2,-8(fp)
  8014b0:	10800090 	cmplti	r2,r2,2
  8014b4:	103fe21e 	bne	r2,zero,801440 <__alt_data_end+0xff801440>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  8014b8:	e037883a 	mov	sp,fp
  8014bc:	dfc00117 	ldw	ra,4(sp)
  8014c0:	df000017 	ldw	fp,0(sp)
  8014c4:	dec00204 	addi	sp,sp,8
  8014c8:	f800283a 	ret

008014cc <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  8014cc:	defff704 	addi	sp,sp,-36
  8014d0:	dfc00815 	stw	ra,32(sp)
  8014d4:	df000715 	stw	fp,28(sp)
  8014d8:	df000704 	addi	fp,sp,28
  8014dc:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  8014e0:	e0bfff17 	ldw	r2,-4(fp)
  8014e4:	10800943 	ldbu	r2,37(r2)
  8014e8:	10803fcc 	andi	r2,r2,255
  8014ec:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8014f0:	e03ff915 	stw	zero,-28(fp)
  8014f4:	00006706 	br	801694 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  8014f8:	e0ffff17 	ldw	r3,-4(fp)
  8014fc:	e0bff917 	ldw	r2,-28(fp)
  801500:	108018e4 	muli	r2,r2,99
  801504:	10802404 	addi	r2,r2,144
  801508:	1885883a 	add	r2,r3,r2
  80150c:	10800043 	ldbu	r2,1(r2)
  801510:	10803fcc 	andi	r2,r2,255
  801514:	1080201c 	xori	r2,r2,128
  801518:	10bfe004 	addi	r2,r2,-128
  80151c:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  801520:	e0ffff17 	ldw	r3,-4(fp)
  801524:	e0bff917 	ldw	r2,-28(fp)
  801528:	108018e4 	muli	r2,r2,99
  80152c:	10802404 	addi	r2,r2,144
  801530:	1885883a 	add	r2,r3,r2
  801534:	10800083 	ldbu	r2,2(r2)
  801538:	10c03fcc 	andi	r3,r2,255
  80153c:	e0bffc17 	ldw	r2,-16(fp)
  801540:	1885383a 	mul	r2,r3,r2
  801544:	1005d23a 	srai	r2,r2,8
  801548:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  80154c:	e0fffb17 	ldw	r3,-20(fp)
  801550:	e0bffd17 	ldw	r2,-12(fp)
  801554:	18800116 	blt	r3,r2,80155c <lcd_repaint_screen+0x90>
      offset = 0;
  801558:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  80155c:	e03ffa15 	stw	zero,-24(fp)
  801560:	00004606 	br	80167c <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  801564:	e0fffa17 	ldw	r3,-24(fp)
  801568:	e0bffb17 	ldw	r2,-20(fp)
  80156c:	1885883a 	add	r2,r3,r2
  801570:	1009883a 	mov	r4,r2
  801574:	e17ffd17 	ldw	r5,-12(fp)
  801578:	08068fc0 	call	8068fc <__modsi3>
  80157c:	1009883a 	mov	r4,r2
  801580:	e0ffff17 	ldw	r3,-4(fp)
  801584:	e0bff917 	ldw	r2,-28(fp)
  801588:	108018e4 	muli	r2,r2,99
  80158c:	1885883a 	add	r2,r3,r2
  801590:	1105883a 	add	r2,r2,r4
  801594:	10801004 	addi	r2,r2,64
  801598:	10800003 	ldbu	r2,0(r2)
  80159c:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  8015a0:	e0ffff17 	ldw	r3,-4(fp)
  8015a4:	e0bff917 	ldw	r2,-28(fp)
  8015a8:	108018e4 	muli	r2,r2,99
  8015ac:	1887883a 	add	r3,r3,r2
  8015b0:	e0bffa17 	ldw	r2,-24(fp)
  8015b4:	1885883a 	add	r2,r3,r2
  8015b8:	10800c04 	addi	r2,r2,48
  8015bc:	10800003 	ldbu	r2,0(r2)
  8015c0:	10c03fcc 	andi	r3,r2,255
  8015c4:	18c0201c 	xori	r3,r3,128
  8015c8:	18ffe004 	addi	r3,r3,-128
  8015cc:	e0bffe07 	ldb	r2,-8(fp)
  8015d0:	18802726 	beq	r3,r2,801670 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  8015d4:	e0fff917 	ldw	r3,-28(fp)
  8015d8:	d0a00004 	addi	r2,gp,-32768
  8015dc:	1885883a 	add	r2,r3,r2
  8015e0:	10800003 	ldbu	r2,0(r2)
  8015e4:	1007883a 	mov	r3,r2
  8015e8:	e0bffa17 	ldw	r2,-24(fp)
  8015ec:	1885883a 	add	r2,r3,r2
  8015f0:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  8015f4:	e0fffe43 	ldbu	r3,-7(fp)
  8015f8:	e0bfff17 	ldw	r2,-4(fp)
  8015fc:	108008c3 	ldbu	r2,35(r2)
  801600:	10803fcc 	andi	r2,r2,255
  801604:	1080201c 	xori	r2,r2,128
  801608:	10bfe004 	addi	r2,r2,-128
  80160c:	18800a26 	beq	r3,r2,801638 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  801610:	e0fffe43 	ldbu	r3,-7(fp)
  801614:	00bfe004 	movi	r2,-128
  801618:	1884b03a 	or	r2,r3,r2
  80161c:	10803fcc 	andi	r2,r2,255
  801620:	e13fff17 	ldw	r4,-4(fp)
  801624:	100b883a 	mov	r5,r2
  801628:	08012780 	call	801278 <lcd_write_command>
          sp->address = address;
  80162c:	e0fffe43 	ldbu	r3,-7(fp)
  801630:	e0bfff17 	ldw	r2,-4(fp)
  801634:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  801638:	e0bffe03 	ldbu	r2,-8(fp)
  80163c:	10803fcc 	andi	r2,r2,255
  801640:	e13fff17 	ldw	r4,-4(fp)
  801644:	100b883a 	mov	r5,r2
  801648:	080132c0 	call	80132c <lcd_write_data>
        sp->line[y].visible[x] = c;
  80164c:	e0ffff17 	ldw	r3,-4(fp)
  801650:	e0bff917 	ldw	r2,-28(fp)
  801654:	108018e4 	muli	r2,r2,99
  801658:	1887883a 	add	r3,r3,r2
  80165c:	e0bffa17 	ldw	r2,-24(fp)
  801660:	1885883a 	add	r2,r3,r2
  801664:	10800c04 	addi	r2,r2,48
  801668:	e0fffe03 	ldbu	r3,-8(fp)
  80166c:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  801670:	e0bffa17 	ldw	r2,-24(fp)
  801674:	10800044 	addi	r2,r2,1
  801678:	e0bffa15 	stw	r2,-24(fp)
  80167c:	e0bffa17 	ldw	r2,-24(fp)
  801680:	10800410 	cmplti	r2,r2,16
  801684:	103fb71e 	bne	r2,zero,801564 <__alt_data_end+0xff801564>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801688:	e0bff917 	ldw	r2,-28(fp)
  80168c:	10800044 	addi	r2,r2,1
  801690:	e0bff915 	stw	r2,-28(fp)
  801694:	e0bff917 	ldw	r2,-28(fp)
  801698:	10800090 	cmplti	r2,r2,2
  80169c:	103f961e 	bne	r2,zero,8014f8 <__alt_data_end+0xff8014f8>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  8016a0:	e037883a 	mov	sp,fp
  8016a4:	dfc00117 	ldw	ra,4(sp)
  8016a8:	df000017 	ldw	fp,0(sp)
  8016ac:	dec00204 	addi	sp,sp,8
  8016b0:	f800283a 	ret

008016b4 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  8016b4:	defffc04 	addi	sp,sp,-16
  8016b8:	dfc00315 	stw	ra,12(sp)
  8016bc:	df000215 	stw	fp,8(sp)
  8016c0:	df000204 	addi	fp,sp,8
  8016c4:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8016c8:	e03ffe15 	stw	zero,-8(fp)
  8016cc:	00001d06 	br	801744 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  8016d0:	e0bffe17 	ldw	r2,-8(fp)
  8016d4:	00800f16 	blt	zero,r2,801714 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  8016d8:	e0bffe17 	ldw	r2,-8(fp)
  8016dc:	108018e4 	muli	r2,r2,99
  8016e0:	10801004 	addi	r2,r2,64
  8016e4:	e0ffff17 	ldw	r3,-4(fp)
  8016e8:	1889883a 	add	r4,r3,r2
  8016ec:	e0bffe17 	ldw	r2,-8(fp)
  8016f0:	10800044 	addi	r2,r2,1
  8016f4:	108018e4 	muli	r2,r2,99
  8016f8:	10801004 	addi	r2,r2,64
  8016fc:	e0ffff17 	ldw	r3,-4(fp)
  801700:	1885883a 	add	r2,r3,r2
  801704:	100b883a 	mov	r5,r2
  801708:	01801404 	movi	r6,80
  80170c:	08044b40 	call	8044b4 <memcpy>
  801710:	00000906 	br	801738 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  801714:	e0bffe17 	ldw	r2,-8(fp)
  801718:	108018e4 	muli	r2,r2,99
  80171c:	10801004 	addi	r2,r2,64
  801720:	e0ffff17 	ldw	r3,-4(fp)
  801724:	1885883a 	add	r2,r3,r2
  801728:	1009883a 	mov	r4,r2
  80172c:	01400804 	movi	r5,32
  801730:	01801404 	movi	r6,80
  801734:	08045ec0 	call	8045ec <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801738:	e0bffe17 	ldw	r2,-8(fp)
  80173c:	10800044 	addi	r2,r2,1
  801740:	e0bffe15 	stw	r2,-8(fp)
  801744:	e0bffe17 	ldw	r2,-8(fp)
  801748:	10800090 	cmplti	r2,r2,2
  80174c:	103fe01e 	bne	r2,zero,8016d0 <__alt_data_end+0xff8016d0>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  801750:	e0bfff17 	ldw	r2,-4(fp)
  801754:	10800883 	ldbu	r2,34(r2)
  801758:	10bfffc4 	addi	r2,r2,-1
  80175c:	1007883a 	mov	r3,r2
  801760:	e0bfff17 	ldw	r2,-4(fp)
  801764:	10c00885 	stb	r3,34(r2)
}
  801768:	e037883a 	mov	sp,fp
  80176c:	dfc00117 	ldw	ra,4(sp)
  801770:	df000017 	ldw	fp,0(sp)
  801774:	dec00204 	addi	sp,sp,8
  801778:	f800283a 	ret

0080177c <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  80177c:	defff904 	addi	sp,sp,-28
  801780:	dfc00615 	stw	ra,24(sp)
  801784:	df000515 	stw	fp,20(sp)
  801788:	df000504 	addi	fp,sp,20
  80178c:	e13ffe15 	stw	r4,-8(fp)
  801790:	2805883a 	mov	r2,r5
  801794:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  801798:	e03ffb15 	stw	zero,-20(fp)
  80179c:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  8017a0:	e0bffe17 	ldw	r2,-8(fp)
  8017a4:	10800a03 	ldbu	r2,40(r2)
  8017a8:	10803fcc 	andi	r2,r2,255
  8017ac:	1080201c 	xori	r2,r2,128
  8017b0:	10bfe004 	addi	r2,r2,-128
  8017b4:	108016d8 	cmpnei	r2,r2,91
  8017b8:	1000441e 	bne	r2,zero,8018cc <lcd_handle_escape+0x150>
  {
    char * ptr = sp->escape+1;
  8017bc:	e0bffe17 	ldw	r2,-8(fp)
  8017c0:	10800a44 	addi	r2,r2,41
  8017c4:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  8017c8:	00000c06 	br	8017fc <lcd_handle_escape+0x80>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  8017cc:	e0bffb17 	ldw	r2,-20(fp)
  8017d0:	10c002a4 	muli	r3,r2,10
  8017d4:	e0bffd17 	ldw	r2,-12(fp)
  8017d8:	11000044 	addi	r4,r2,1
  8017dc:	e13ffd15 	stw	r4,-12(fp)
  8017e0:	10800003 	ldbu	r2,0(r2)
  8017e4:	10803fcc 	andi	r2,r2,255
  8017e8:	1080201c 	xori	r2,r2,128
  8017ec:	10bfe004 	addi	r2,r2,-128
  8017f0:	10bff404 	addi	r2,r2,-48
  8017f4:	1885883a 	add	r2,r3,r2
  8017f8:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  8017fc:	00802074 	movhi	r2,129
  801800:	10a40904 	addi	r2,r2,-28636
  801804:	10c00017 	ldw	r3,0(r2)
  801808:	e0bffd17 	ldw	r2,-12(fp)
  80180c:	10800003 	ldbu	r2,0(r2)
  801810:	10803fcc 	andi	r2,r2,255
  801814:	1080201c 	xori	r2,r2,128
  801818:	10bfe004 	addi	r2,r2,-128
  80181c:	10800044 	addi	r2,r2,1
  801820:	1885883a 	add	r2,r3,r2
  801824:	10800003 	ldbu	r2,0(r2)
  801828:	10803fcc 	andi	r2,r2,255
  80182c:	1080010c 	andi	r2,r2,4
  801830:	103fe61e 	bne	r2,zero,8017cc <__alt_data_end+0xff8017cc>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  801834:	e0bffd17 	ldw	r2,-12(fp)
  801838:	10800003 	ldbu	r2,0(r2)
  80183c:	10803fcc 	andi	r2,r2,255
  801840:	1080201c 	xori	r2,r2,128
  801844:	10bfe004 	addi	r2,r2,-128
  801848:	10800ed8 	cmpnei	r2,r2,59
  80184c:	10001e1e 	bne	r2,zero,8018c8 <lcd_handle_escape+0x14c>
    {
      ptr++;
  801850:	e0bffd17 	ldw	r2,-12(fp)
  801854:	10800044 	addi	r2,r2,1
  801858:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  80185c:	00000c06 	br	801890 <lcd_handle_escape+0x114>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  801860:	e0bffc17 	ldw	r2,-16(fp)
  801864:	10c002a4 	muli	r3,r2,10
  801868:	e0bffd17 	ldw	r2,-12(fp)
  80186c:	11000044 	addi	r4,r2,1
  801870:	e13ffd15 	stw	r4,-12(fp)
  801874:	10800003 	ldbu	r2,0(r2)
  801878:	10803fcc 	andi	r2,r2,255
  80187c:	1080201c 	xori	r2,r2,128
  801880:	10bfe004 	addi	r2,r2,-128
  801884:	10bff404 	addi	r2,r2,-48
  801888:	1885883a 	add	r2,r3,r2
  80188c:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  801890:	00802074 	movhi	r2,129
  801894:	10a40904 	addi	r2,r2,-28636
  801898:	10c00017 	ldw	r3,0(r2)
  80189c:	e0bffd17 	ldw	r2,-12(fp)
  8018a0:	10800003 	ldbu	r2,0(r2)
  8018a4:	10803fcc 	andi	r2,r2,255
  8018a8:	1080201c 	xori	r2,r2,128
  8018ac:	10bfe004 	addi	r2,r2,-128
  8018b0:	10800044 	addi	r2,r2,1
  8018b4:	1885883a 	add	r2,r3,r2
  8018b8:	10800003 	ldbu	r2,0(r2)
  8018bc:	10803fcc 	andi	r2,r2,255
  8018c0:	1080010c 	andi	r2,r2,4
  8018c4:	103fe61e 	bne	r2,zero,801860 <__alt_data_end+0xff801860>
  8018c8:	00000206 	br	8018d4 <lcd_handle_escape+0x158>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  8018cc:	00bfffc4 	movi	r2,-1
  8018d0:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  8018d4:	e0bfff07 	ldb	r2,-4(fp)
  8018d8:	10c012a0 	cmpeqi	r3,r2,74
  8018dc:	1800281e 	bne	r3,zero,801980 <lcd_handle_escape+0x204>
  8018e0:	10c012c8 	cmpgei	r3,r2,75
  8018e4:	1800031e 	bne	r3,zero,8018f4 <lcd_handle_escape+0x178>
  8018e8:	10801220 	cmpeqi	r2,r2,72
  8018ec:	1000051e 	bne	r2,zero,801904 <lcd_handle_escape+0x188>
  8018f0:	00004506 	br	801a08 <lcd_handle_escape+0x28c>
  8018f4:	10c012e0 	cmpeqi	r3,r2,75
  8018f8:	1800281e 	bne	r3,zero,80199c <lcd_handle_escape+0x220>
  8018fc:	108019a0 	cmpeqi	r2,r2,102
  801900:	10004126 	beq	r2,zero,801a08 <lcd_handle_escape+0x28c>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  801904:	e0bffc17 	ldw	r2,-16(fp)
  801908:	0080050e 	bge	zero,r2,801920 <lcd_handle_escape+0x1a4>
      sp->x = parm2 - 1;
  80190c:	e0bffc17 	ldw	r2,-16(fp)
  801910:	10bfffc4 	addi	r2,r2,-1
  801914:	1007883a 	mov	r3,r2
  801918:	e0bffe17 	ldw	r2,-8(fp)
  80191c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  801920:	e0bffb17 	ldw	r2,-20(fp)
  801924:	0080150e 	bge	zero,r2,80197c <lcd_handle_escape+0x200>
    {
      sp->y = parm1 - 1;
  801928:	e0bffb17 	ldw	r2,-20(fp)
  80192c:	10bfffc4 	addi	r2,r2,-1
  801930:	1007883a 	mov	r3,r2
  801934:	e0bffe17 	ldw	r2,-8(fp)
  801938:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  80193c:	e0bffe17 	ldw	r2,-8(fp)
  801940:	10800883 	ldbu	r2,34(r2)
  801944:	10803fcc 	andi	r2,r2,255
  801948:	10800170 	cmpltui	r2,r2,5
  80194c:	1000031e 	bne	r2,zero,80195c <lcd_handle_escape+0x1e0>
        sp->y = ALT_LCD_HEIGHT * 2;
  801950:	e0bffe17 	ldw	r2,-8(fp)
  801954:	00c00104 	movi	r3,4
  801958:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  80195c:	00000206 	br	801968 <lcd_handle_escape+0x1ec>
        lcd_scroll_up(sp);
  801960:	e13ffe17 	ldw	r4,-8(fp)
  801964:	08016b40 	call	8016b4 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  801968:	e0bffe17 	ldw	r2,-8(fp)
  80196c:	10800883 	ldbu	r2,34(r2)
  801970:	10803fcc 	andi	r2,r2,255
  801974:	108000e8 	cmpgeui	r2,r2,3
  801978:	103ff91e 	bne	r2,zero,801960 <__alt_data_end+0xff801960>
        lcd_scroll_up(sp);
    }
    break;
  80197c:	00002206 	br	801a08 <lcd_handle_escape+0x28c>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  801980:	e0bffb17 	ldw	r2,-20(fp)
  801984:	10800098 	cmpnei	r2,r2,2
  801988:	1000031e 	bne	r2,zero,801998 <lcd_handle_escape+0x21c>
      lcd_clear_screen(sp);
  80198c:	e13ffe17 	ldw	r4,-8(fp)
  801990:	08014000 	call	801400 <lcd_clear_screen>
    break;
  801994:	00001c06 	br	801a08 <lcd_handle_escape+0x28c>
  801998:	00001b06 	br	801a08 <lcd_handle_escape+0x28c>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  80199c:	e0bffb17 	ldw	r2,-20(fp)
  8019a0:	00801816 	blt	zero,r2,801a04 <lcd_handle_escape+0x288>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  8019a4:	e0bffe17 	ldw	r2,-8(fp)
  8019a8:	10800843 	ldbu	r2,33(r2)
  8019ac:	10803fcc 	andi	r2,r2,255
  8019b0:	10801428 	cmpgeui	r2,r2,80
  8019b4:	1000131e 	bne	r2,zero,801a04 <lcd_handle_escape+0x288>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  8019b8:	e0bffe17 	ldw	r2,-8(fp)
  8019bc:	10800883 	ldbu	r2,34(r2)
  8019c0:	10803fcc 	andi	r2,r2,255
  8019c4:	108018e4 	muli	r2,r2,99
  8019c8:	10801004 	addi	r2,r2,64
  8019cc:	e0fffe17 	ldw	r3,-8(fp)
  8019d0:	1887883a 	add	r3,r3,r2
  8019d4:	e0bffe17 	ldw	r2,-8(fp)
  8019d8:	10800843 	ldbu	r2,33(r2)
  8019dc:	10803fcc 	andi	r2,r2,255
  8019e0:	1889883a 	add	r4,r3,r2
  8019e4:	e0bffe17 	ldw	r2,-8(fp)
  8019e8:	10800843 	ldbu	r2,33(r2)
  8019ec:	10803fcc 	andi	r2,r2,255
  8019f0:	00c01404 	movi	r3,80
  8019f4:	1885c83a 	sub	r2,r3,r2
  8019f8:	01400804 	movi	r5,32
  8019fc:	100d883a 	mov	r6,r2
  801a00:	08045ec0 	call	8045ec <memset>
    }
    break;
  801a04:	0001883a 	nop
  }
}
  801a08:	e037883a 	mov	sp,fp
  801a0c:	dfc00117 	ldw	ra,4(sp)
  801a10:	df000017 	ldw	fp,0(sp)
  801a14:	dec00204 	addi	sp,sp,8
  801a18:	f800283a 	ret

00801a1c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  801a1c:	defff304 	addi	sp,sp,-52
  801a20:	dfc00c15 	stw	ra,48(sp)
  801a24:	df000b15 	stw	fp,44(sp)
  801a28:	df000b04 	addi	fp,sp,44
  801a2c:	e13ffc15 	stw	r4,-16(fp)
  801a30:	e17ffd15 	stw	r5,-12(fp)
  801a34:	e1bffe15 	stw	r6,-8(fp)
  801a38:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  801a3c:	e0bffe17 	ldw	r2,-8(fp)
  801a40:	e0fffd17 	ldw	r3,-12(fp)
  801a44:	1885883a 	add	r2,r3,r2
  801a48:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  801a4c:	e0bffc17 	ldw	r2,-16(fp)
  801a50:	00c00044 	movi	r3,1
  801a54:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  801a58:	00009e06 	br	801cd4 <altera_avalon_lcd_16207_write+0x2b8>
  {
    char c = *ptr;
  801a5c:	e0bffd17 	ldw	r2,-12(fp)
  801a60:	10800003 	ldbu	r2,0(r2)
  801a64:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  801a68:	e0bffc17 	ldw	r2,-16(fp)
  801a6c:	10800903 	ldbu	r2,36(r2)
  801a70:	10803fcc 	andi	r2,r2,255
  801a74:	1080201c 	xori	r2,r2,128
  801a78:	10bfe004 	addi	r2,r2,-128
  801a7c:	10003a16 	blt	r2,zero,801b68 <altera_avalon_lcd_16207_write+0x14c>
    {
      unsigned int esccount = sp->esccount;
  801a80:	e0bffc17 	ldw	r2,-16(fp)
  801a84:	10800903 	ldbu	r2,36(r2)
  801a88:	10803fcc 	andi	r2,r2,255
  801a8c:	1080201c 	xori	r2,r2,128
  801a90:	10bfe004 	addi	r2,r2,-128
  801a94:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  801a98:	e0bffa17 	ldw	r2,-24(fp)
  801a9c:	1000031e 	bne	r2,zero,801aac <altera_avalon_lcd_16207_write+0x90>
  801aa0:	e0bff907 	ldb	r2,-28(fp)
  801aa4:	108016d8 	cmpnei	r2,r2,91
  801aa8:	10000f1e 	bne	r2,zero,801ae8 <altera_avalon_lcd_16207_write+0xcc>
  801aac:	e0bffa17 	ldw	r2,-24(fp)
  801ab0:	10001a26 	beq	r2,zero,801b1c <altera_avalon_lcd_16207_write+0x100>
          (esccount > 0 && !isdigit(c) && c != ';'))
  801ab4:	00802074 	movhi	r2,129
  801ab8:	10a40904 	addi	r2,r2,-28636
  801abc:	10c00017 	ldw	r3,0(r2)
  801ac0:	e0bff907 	ldb	r2,-28(fp)
  801ac4:	10800044 	addi	r2,r2,1
  801ac8:	1885883a 	add	r2,r3,r2
  801acc:	10800003 	ldbu	r2,0(r2)
  801ad0:	10803fcc 	andi	r2,r2,255
  801ad4:	1080010c 	andi	r2,r2,4
  801ad8:	1000101e 	bne	r2,zero,801b1c <altera_avalon_lcd_16207_write+0x100>
  801adc:	e0bff907 	ldb	r2,-28(fp)
  801ae0:	10800ee0 	cmpeqi	r2,r2,59
  801ae4:	10000d1e 	bne	r2,zero,801b1c <altera_avalon_lcd_16207_write+0x100>
      {
        sp->escape[esccount] = 0;
  801ae8:	e0fffc17 	ldw	r3,-16(fp)
  801aec:	e0bffa17 	ldw	r2,-24(fp)
  801af0:	1885883a 	add	r2,r3,r2
  801af4:	10800a04 	addi	r2,r2,40
  801af8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  801afc:	e0bff907 	ldb	r2,-28(fp)
  801b00:	e13ffc17 	ldw	r4,-16(fp)
  801b04:	100b883a 	mov	r5,r2
  801b08:	080177c0 	call	80177c <lcd_handle_escape>

        sp->esccount = -1;
  801b0c:	e0bffc17 	ldw	r2,-16(fp)
  801b10:	00ffffc4 	movi	r3,-1
  801b14:	10c00905 	stb	r3,36(r2)
  801b18:	00001206 	br	801b64 <altera_avalon_lcd_16207_write+0x148>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  801b1c:	e0bffc17 	ldw	r2,-16(fp)
  801b20:	10800903 	ldbu	r2,36(r2)
  801b24:	10803fcc 	andi	r2,r2,255
  801b28:	108001e8 	cmpgeui	r2,r2,7
  801b2c:	10000d1e 	bne	r2,zero,801b64 <altera_avalon_lcd_16207_write+0x148>
      {
        sp->escape[esccount] = c;
  801b30:	e0fffc17 	ldw	r3,-16(fp)
  801b34:	e0bffa17 	ldw	r2,-24(fp)
  801b38:	1885883a 	add	r2,r3,r2
  801b3c:	10800a04 	addi	r2,r2,40
  801b40:	e0fff903 	ldbu	r3,-28(fp)
  801b44:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  801b48:	e0bffc17 	ldw	r2,-16(fp)
  801b4c:	10800903 	ldbu	r2,36(r2)
  801b50:	10800044 	addi	r2,r2,1
  801b54:	1007883a 	mov	r3,r2
  801b58:	e0bffc17 	ldw	r2,-16(fp)
  801b5c:	10c00905 	stb	r3,36(r2)
  801b60:	00005906 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
  801b64:	00005806 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
      }
    }
    else if (c == 27) /* ESC */
  801b68:	e0bff907 	ldb	r2,-28(fp)
  801b6c:	108006d8 	cmpnei	r2,r2,27
  801b70:	1000031e 	bne	r2,zero,801b80 <altera_avalon_lcd_16207_write+0x164>
    {
      sp->esccount = 0;
  801b74:	e0bffc17 	ldw	r2,-16(fp)
  801b78:	10000905 	stb	zero,36(r2)
  801b7c:	00005206 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\r')
  801b80:	e0bff907 	ldb	r2,-28(fp)
  801b84:	10800358 	cmpnei	r2,r2,13
  801b88:	1000031e 	bne	r2,zero,801b98 <altera_avalon_lcd_16207_write+0x17c>
    {
      sp->x = 0;
  801b8c:	e0bffc17 	ldw	r2,-16(fp)
  801b90:	10000845 	stb	zero,33(r2)
  801b94:	00004c06 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\n')
  801b98:	e0bff907 	ldb	r2,-28(fp)
  801b9c:	10800298 	cmpnei	r2,r2,10
  801ba0:	1000101e 	bne	r2,zero,801be4 <altera_avalon_lcd_16207_write+0x1c8>
    {
      sp->x = 0;
  801ba4:	e0bffc17 	ldw	r2,-16(fp)
  801ba8:	10000845 	stb	zero,33(r2)
      sp->y++;
  801bac:	e0bffc17 	ldw	r2,-16(fp)
  801bb0:	10800883 	ldbu	r2,34(r2)
  801bb4:	10800044 	addi	r2,r2,1
  801bb8:	1007883a 	mov	r3,r2
  801bbc:	e0bffc17 	ldw	r2,-16(fp)
  801bc0:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  801bc4:	e0bffc17 	ldw	r2,-16(fp)
  801bc8:	10800883 	ldbu	r2,34(r2)
  801bcc:	10803fcc 	andi	r2,r2,255
  801bd0:	108000f0 	cmpltui	r2,r2,3
  801bd4:	10003c1e 	bne	r2,zero,801cc8 <altera_avalon_lcd_16207_write+0x2ac>
        lcd_scroll_up(sp);
  801bd8:	e13ffc17 	ldw	r4,-16(fp)
  801bdc:	08016b40 	call	8016b4 <lcd_scroll_up>
  801be0:	00003906 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (c == '\b')
  801be4:	e0bff907 	ldb	r2,-28(fp)
  801be8:	10800218 	cmpnei	r2,r2,8
  801bec:	10000b1e 	bne	r2,zero,801c1c <altera_avalon_lcd_16207_write+0x200>
    {
      if (sp->x > 0)
  801bf0:	e0bffc17 	ldw	r2,-16(fp)
  801bf4:	10800843 	ldbu	r2,33(r2)
  801bf8:	10803fcc 	andi	r2,r2,255
  801bfc:	10003226 	beq	r2,zero,801cc8 <altera_avalon_lcd_16207_write+0x2ac>
        sp->x--;
  801c00:	e0bffc17 	ldw	r2,-16(fp)
  801c04:	10800843 	ldbu	r2,33(r2)
  801c08:	10bfffc4 	addi	r2,r2,-1
  801c0c:	1007883a 	mov	r3,r2
  801c10:	e0bffc17 	ldw	r2,-16(fp)
  801c14:	10c00845 	stb	r3,33(r2)
  801c18:	00002b06 	br	801cc8 <altera_avalon_lcd_16207_write+0x2ac>
    }
    else if (isprint(c))
  801c1c:	00802074 	movhi	r2,129
  801c20:	10a40904 	addi	r2,r2,-28636
  801c24:	10c00017 	ldw	r3,0(r2)
  801c28:	e0bff907 	ldb	r2,-28(fp)
  801c2c:	10800044 	addi	r2,r2,1
  801c30:	1885883a 	add	r2,r3,r2
  801c34:	10800003 	ldbu	r2,0(r2)
  801c38:	10803fcc 	andi	r2,r2,255
  801c3c:	1080201c 	xori	r2,r2,128
  801c40:	10bfe004 	addi	r2,r2,-128
  801c44:	108025cc 	andi	r2,r2,151
  801c48:	10001f26 	beq	r2,zero,801cc8 <altera_avalon_lcd_16207_write+0x2ac>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  801c4c:	e0bffc17 	ldw	r2,-16(fp)
  801c50:	10800883 	ldbu	r2,34(r2)
  801c54:	10803fcc 	andi	r2,r2,255
  801c58:	108000b0 	cmpltui	r2,r2,2
  801c5c:	1000021e 	bne	r2,zero,801c68 <altera_avalon_lcd_16207_write+0x24c>
        lcd_scroll_up(sp);
  801c60:	e13ffc17 	ldw	r4,-16(fp)
  801c64:	08016b40 	call	8016b4 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  801c68:	e0bffc17 	ldw	r2,-16(fp)
  801c6c:	10800843 	ldbu	r2,33(r2)
  801c70:	10803fcc 	andi	r2,r2,255
  801c74:	10801428 	cmpgeui	r2,r2,80
  801c78:	10000d1e 	bne	r2,zero,801cb0 <altera_avalon_lcd_16207_write+0x294>
        sp->line[sp->y].data[sp->x] = c;
  801c7c:	e0bffc17 	ldw	r2,-16(fp)
  801c80:	10800883 	ldbu	r2,34(r2)
  801c84:	10c03fcc 	andi	r3,r2,255
  801c88:	e0bffc17 	ldw	r2,-16(fp)
  801c8c:	10800843 	ldbu	r2,33(r2)
  801c90:	10803fcc 	andi	r2,r2,255
  801c94:	e13ffc17 	ldw	r4,-16(fp)
  801c98:	18c018e4 	muli	r3,r3,99
  801c9c:	20c7883a 	add	r3,r4,r3
  801ca0:	1885883a 	add	r2,r3,r2
  801ca4:	10801004 	addi	r2,r2,64
  801ca8:	e0fff903 	ldbu	r3,-28(fp)
  801cac:	10c00005 	stb	r3,0(r2)

      sp->x++;
  801cb0:	e0bffc17 	ldw	r2,-16(fp)
  801cb4:	10800843 	ldbu	r2,33(r2)
  801cb8:	10800044 	addi	r2,r2,1
  801cbc:	1007883a 	mov	r3,r2
  801cc0:	e0bffc17 	ldw	r2,-16(fp)
  801cc4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  801cc8:	e0bffd17 	ldw	r2,-12(fp)
  801ccc:	10800044 	addi	r2,r2,1
  801cd0:	e0bffd15 	stw	r2,-12(fp)
  801cd4:	e0fffd17 	ldw	r3,-12(fp)
  801cd8:	e0bff817 	ldw	r2,-32(fp)
  801cdc:	18bf5f36 	bltu	r3,r2,801a5c <__alt_data_end+0xff801a5c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  801ce0:	00800404 	movi	r2,16
  801ce4:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801ce8:	e03ff515 	stw	zero,-44(fp)
  801cec:	00003606 	br	801dc8 <altera_avalon_lcd_16207_write+0x3ac>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  801cf0:	00801404 	movi	r2,80
  801cf4:	e0bff715 	stw	r2,-36(fp)
  801cf8:	00001206 	br	801d44 <altera_avalon_lcd_16207_write+0x328>
      if (sp->line[y].data[width-1] != ' ')
  801cfc:	e0bff717 	ldw	r2,-36(fp)
  801d00:	10bfffc4 	addi	r2,r2,-1
  801d04:	e13ffc17 	ldw	r4,-16(fp)
  801d08:	e0fff517 	ldw	r3,-44(fp)
  801d0c:	18c018e4 	muli	r3,r3,99
  801d10:	20c7883a 	add	r3,r4,r3
  801d14:	1885883a 	add	r2,r3,r2
  801d18:	10801004 	addi	r2,r2,64
  801d1c:	10800003 	ldbu	r2,0(r2)
  801d20:	10803fcc 	andi	r2,r2,255
  801d24:	1080201c 	xori	r2,r2,128
  801d28:	10bfe004 	addi	r2,r2,-128
  801d2c:	10800820 	cmpeqi	r2,r2,32
  801d30:	1000011e 	bne	r2,zero,801d38 <altera_avalon_lcd_16207_write+0x31c>
        break;
  801d34:	00000506 	br	801d4c <altera_avalon_lcd_16207_write+0x330>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  801d38:	e0bff717 	ldw	r2,-36(fp)
  801d3c:	10bfffc4 	addi	r2,r2,-1
  801d40:	e0bff715 	stw	r2,-36(fp)
  801d44:	e0bff717 	ldw	r2,-36(fp)
  801d48:	00bfec16 	blt	zero,r2,801cfc <__alt_data_end+0xff801cfc>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  801d4c:	e0bff717 	ldw	r2,-36(fp)
  801d50:	10800448 	cmpgei	r2,r2,17
  801d54:	1000031e 	bne	r2,zero,801d64 <altera_avalon_lcd_16207_write+0x348>
      width = ALT_LCD_WIDTH;
  801d58:	00800404 	movi	r2,16
  801d5c:	e0bff715 	stw	r2,-36(fp)
  801d60:	00000306 	br	801d70 <altera_avalon_lcd_16207_write+0x354>
    else
      width++;
  801d64:	e0bff717 	ldw	r2,-36(fp)
  801d68:	10800044 	addi	r2,r2,1
  801d6c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  801d70:	e0bff717 	ldw	r2,-36(fp)
  801d74:	1009883a 	mov	r4,r2
  801d78:	e0fffc17 	ldw	r3,-16(fp)
  801d7c:	e0bff517 	ldw	r2,-44(fp)
  801d80:	108018e4 	muli	r2,r2,99
  801d84:	10802404 	addi	r2,r2,144
  801d88:	1885883a 	add	r2,r3,r2
  801d8c:	11000045 	stb	r4,1(r2)
    if (widthmax < width)
  801d90:	e0fff617 	ldw	r3,-40(fp)
  801d94:	e0bff717 	ldw	r2,-36(fp)
  801d98:	1880020e 	bge	r3,r2,801da4 <altera_avalon_lcd_16207_write+0x388>
      widthmax = width;
  801d9c:	e0bff717 	ldw	r2,-36(fp)
  801da0:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  801da4:	e0fffc17 	ldw	r3,-16(fp)
  801da8:	e0bff517 	ldw	r2,-44(fp)
  801dac:	108018e4 	muli	r2,r2,99
  801db0:	10802404 	addi	r2,r2,144
  801db4:	1885883a 	add	r2,r3,r2
  801db8:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801dbc:	e0bff517 	ldw	r2,-44(fp)
  801dc0:	10800044 	addi	r2,r2,1
  801dc4:	e0bff515 	stw	r2,-44(fp)
  801dc8:	e0bff517 	ldw	r2,-44(fp)
  801dcc:	10800090 	cmplti	r2,r2,2
  801dd0:	103fc71e 	bne	r2,zero,801cf0 <__alt_data_end+0xff801cf0>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  801dd4:	e0bff617 	ldw	r2,-40(fp)
  801dd8:	10800448 	cmpgei	r2,r2,17
  801ddc:	1000031e 	bne	r2,zero,801dec <altera_avalon_lcd_16207_write+0x3d0>
    sp->scrollmax = 0;
  801de0:	e0bffc17 	ldw	r2,-16(fp)
  801de4:	10000985 	stb	zero,38(r2)
  801de8:	00002e06 	br	801ea4 <altera_avalon_lcd_16207_write+0x488>
  else
  {
    widthmax *= 2;
  801dec:	e0bff617 	ldw	r2,-40(fp)
  801df0:	1085883a 	add	r2,r2,r2
  801df4:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  801df8:	e0bff617 	ldw	r2,-40(fp)
  801dfc:	1007883a 	mov	r3,r2
  801e00:	e0bffc17 	ldw	r2,-16(fp)
  801e04:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801e08:	e03ff515 	stw	zero,-44(fp)
  801e0c:	00002206 	br	801e98 <altera_avalon_lcd_16207_write+0x47c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  801e10:	e0fffc17 	ldw	r3,-16(fp)
  801e14:	e0bff517 	ldw	r2,-44(fp)
  801e18:	108018e4 	muli	r2,r2,99
  801e1c:	10802404 	addi	r2,r2,144
  801e20:	1885883a 	add	r2,r3,r2
  801e24:	10800043 	ldbu	r2,1(r2)
  801e28:	10803fcc 	andi	r2,r2,255
  801e2c:	1080201c 	xori	r2,r2,128
  801e30:	10bfe004 	addi	r2,r2,-128
  801e34:	10800450 	cmplti	r2,r2,17
  801e38:	1000141e 	bne	r2,zero,801e8c <altera_avalon_lcd_16207_write+0x470>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  801e3c:	e0fffc17 	ldw	r3,-16(fp)
  801e40:	e0bff517 	ldw	r2,-44(fp)
  801e44:	108018e4 	muli	r2,r2,99
  801e48:	10802404 	addi	r2,r2,144
  801e4c:	1885883a 	add	r2,r3,r2
  801e50:	10800043 	ldbu	r2,1(r2)
  801e54:	10803fcc 	andi	r2,r2,255
  801e58:	1080201c 	xori	r2,r2,128
  801e5c:	10bfe004 	addi	r2,r2,-128
  801e60:	1004923a 	slli	r2,r2,8
  801e64:	1009883a 	mov	r4,r2
  801e68:	e17ff617 	ldw	r5,-40(fp)
  801e6c:	08068a80 	call	8068a8 <__divsi3>
  801e70:	1009883a 	mov	r4,r2
  801e74:	e0fffc17 	ldw	r3,-16(fp)
  801e78:	e0bff517 	ldw	r2,-44(fp)
  801e7c:	108018e4 	muli	r2,r2,99
  801e80:	10802404 	addi	r2,r2,144
  801e84:	1885883a 	add	r2,r3,r2
  801e88:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801e8c:	e0bff517 	ldw	r2,-44(fp)
  801e90:	10800044 	addi	r2,r2,1
  801e94:	e0bff515 	stw	r2,-44(fp)
  801e98:	e0bff517 	ldw	r2,-44(fp)
  801e9c:	10800090 	cmplti	r2,r2,2
  801ea0:	103fdb1e 	bne	r2,zero,801e10 <__alt_data_end+0xff801e10>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  801ea4:	e0bffc17 	ldw	r2,-16(fp)
  801ea8:	10800943 	ldbu	r2,37(r2)
  801eac:	10803fcc 	andi	r2,r2,255
  801eb0:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  801eb4:	e13ffc17 	ldw	r4,-16(fp)
  801eb8:	08014cc0 	call	8014cc <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  801ebc:	e0bffc17 	ldw	r2,-16(fp)
  801ec0:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  801ec4:	e0bffc17 	ldw	r2,-16(fp)
  801ec8:	10800943 	ldbu	r2,37(r2)
  801ecc:	10c03fcc 	andi	r3,r2,255
  801ed0:	e0bffb17 	ldw	r2,-20(fp)
  801ed4:	1880011e 	bne	r3,r2,801edc <altera_avalon_lcd_16207_write+0x4c0>
      break;
  801ed8:	00000406 	br	801eec <altera_avalon_lcd_16207_write+0x4d0>

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  801edc:	e0bffc17 	ldw	r2,-16(fp)
  801ee0:	00c00044 	movi	r3,1
  801ee4:	10c009c5 	stb	r3,39(r2)
  }
  801ee8:	003fee06 	br	801ea4 <__alt_data_end+0xff801ea4>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  801eec:	e0bffe17 	ldw	r2,-8(fp)
}
  801ef0:	e037883a 	mov	sp,fp
  801ef4:	dfc00117 	ldw	ra,4(sp)
  801ef8:	df000017 	ldw	fp,0(sp)
  801efc:	dec00204 	addi	sp,sp,8
  801f00:	f800283a 	ret

00801f04 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  801f04:	defffc04 	addi	sp,sp,-16
  801f08:	dfc00315 	stw	ra,12(sp)
  801f0c:	df000215 	stw	fp,8(sp)
  801f10:	df000204 	addi	fp,sp,8
  801f14:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  801f18:	e0bfff17 	ldw	r2,-4(fp)
  801f1c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  801f20:	e0bffe17 	ldw	r2,-8(fp)
  801f24:	10800943 	ldbu	r2,37(r2)
  801f28:	10803fcc 	andi	r2,r2,255
  801f2c:	10c00044 	addi	r3,r2,1
  801f30:	e0bffe17 	ldw	r2,-8(fp)
  801f34:	10800983 	ldbu	r2,38(r2)
  801f38:	10803fcc 	andi	r2,r2,255
  801f3c:	18800316 	blt	r3,r2,801f4c <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  801f40:	e0bffe17 	ldw	r2,-8(fp)
  801f44:	10000945 	stb	zero,37(r2)
  801f48:	00000606 	br	801f64 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  801f4c:	e0bffe17 	ldw	r2,-8(fp)
  801f50:	10800943 	ldbu	r2,37(r2)
  801f54:	10800044 	addi	r2,r2,1
  801f58:	1007883a 	mov	r3,r2
  801f5c:	e0bffe17 	ldw	r2,-8(fp)
  801f60:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  801f64:	e0bffe17 	ldw	r2,-8(fp)
  801f68:	10800983 	ldbu	r2,38(r2)
  801f6c:	10803fcc 	andi	r2,r2,255
  801f70:	10000826 	beq	r2,zero,801f94 <alt_lcd_16207_timeout+0x90>
  801f74:	e0bffe17 	ldw	r2,-8(fp)
  801f78:	108009c3 	ldbu	r2,39(r2)
  801f7c:	10803fcc 	andi	r2,r2,255
  801f80:	1080201c 	xori	r2,r2,128
  801f84:	10bfe004 	addi	r2,r2,-128
  801f88:	1000021e 	bne	r2,zero,801f94 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  801f8c:	e13ffe17 	ldw	r4,-8(fp)
  801f90:	08014cc0 	call	8014cc <lcd_repaint_screen>

  return sp->period;
  801f94:	e0bffe17 	ldw	r2,-8(fp)
  801f98:	10800717 	ldw	r2,28(r2)
}
  801f9c:	e037883a 	mov	sp,fp
  801fa0:	dfc00117 	ldw	ra,4(sp)
  801fa4:	df000017 	ldw	fp,0(sp)
  801fa8:	dec00204 	addi	sp,sp,8
  801fac:	f800283a 	ret

00801fb0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  801fb0:	defffc04 	addi	sp,sp,-16
  801fb4:	dfc00315 	stw	ra,12(sp)
  801fb8:	df000215 	stw	fp,8(sp)
  801fbc:	df000204 	addi	fp,sp,8
  801fc0:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  801fc4:	e0bfff17 	ldw	r2,-4(fp)
  801fc8:	10800017 	ldw	r2,0(r2)
  801fcc:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  801fd0:	e0bfff17 	ldw	r2,-4(fp)
  801fd4:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  801fd8:	010ea604 	movi	r4,15000
  801fdc:	0803f540 	call	803f54 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  801fe0:	e0bffe17 	ldw	r2,-8(fp)
  801fe4:	00c00c04 	movi	r3,48
  801fe8:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  801fec:	01040104 	movi	r4,4100
  801ff0:	0803f540 	call	803f54 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  801ff4:	e0bffe17 	ldw	r2,-8(fp)
  801ff8:	00c00c04 	movi	r3,48
  801ffc:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  802000:	0100fa04 	movi	r4,1000
  802004:	0803f540 	call	803f54 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  802008:	e0bffe17 	ldw	r2,-8(fp)
  80200c:	00c00c04 	movi	r3,48
  802010:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  802014:	e13fff17 	ldw	r4,-4(fp)
  802018:	01400e04 	movi	r5,56
  80201c:	08012780 	call	801278 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  802020:	e13fff17 	ldw	r4,-4(fp)
  802024:	01400204 	movi	r5,8
  802028:	08012780 	call	801278 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  80202c:	e13fff17 	ldw	r4,-4(fp)
  802030:	08014000 	call	801400 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  802034:	e13fff17 	ldw	r4,-4(fp)
  802038:	01400184 	movi	r5,6
  80203c:	08012780 	call	801278 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  802040:	e13fff17 	ldw	r4,-4(fp)
  802044:	01400304 	movi	r5,12
  802048:	08012780 	call	801278 <lcd_write_command>

  sp->esccount = -1;
  80204c:	e0bfff17 	ldw	r2,-4(fp)
  802050:	00ffffc4 	movi	r3,-1
  802054:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  802058:	e0bfff17 	ldw	r2,-4(fp)
  80205c:	10800a04 	addi	r2,r2,40
  802060:	1009883a 	mov	r4,r2
  802064:	000b883a 	mov	r5,zero
  802068:	01800204 	movi	r6,8
  80206c:	08045ec0 	call	8045ec <memset>

  sp->scrollpos = 0;
  802070:	e0bfff17 	ldw	r2,-4(fp)
  802074:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  802078:	e0bfff17 	ldw	r2,-4(fp)
  80207c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  802080:	e0bfff17 	ldw	r2,-4(fp)
  802084:	100009c5 	stb	zero,39(r2)
  802088:	00802074 	movhi	r2,129
  80208c:	10ab4104 	addi	r2,r2,-21244
  802090:	10800017 	ldw	r2,0(r2)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  802094:	1009883a 	mov	r4,r2
  802098:	01400284 	movi	r5,10
  80209c:	08069580 	call	806958 <__udivsi3>
  8020a0:	1007883a 	mov	r3,r2
  8020a4:	e0bfff17 	ldw	r2,-4(fp)
  8020a8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  8020ac:	e0bfff17 	ldw	r2,-4(fp)
  8020b0:	10c00104 	addi	r3,r2,4
  8020b4:	e0bfff17 	ldw	r2,-4(fp)
  8020b8:	10800717 	ldw	r2,28(r2)
  8020bc:	1809883a 	mov	r4,r3
  8020c0:	100b883a 	mov	r5,r2
  8020c4:	01802034 	movhi	r6,128
  8020c8:	3187c104 	addi	r6,r6,7940
  8020cc:	e1ffff17 	ldw	r7,-4(fp)
  8020d0:	08032c00 	call	8032c0 <alt_alarm_start>
}
  8020d4:	e037883a 	mov	sp,fp
  8020d8:	dfc00117 	ldw	ra,4(sp)
  8020dc:	df000017 	ldw	fp,0(sp)
  8020e0:	dec00204 	addi	sp,sp,8
  8020e4:	f800283a 	ret

008020e8 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8020e8:	defffa04 	addi	sp,sp,-24
  8020ec:	dfc00515 	stw	ra,20(sp)
  8020f0:	df000415 	stw	fp,16(sp)
  8020f4:	df000404 	addi	fp,sp,16
  8020f8:	e13ffd15 	stw	r4,-12(fp)
  8020fc:	e17ffe15 	stw	r5,-8(fp)
  802100:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  802104:	e0bffd17 	ldw	r2,-12(fp)
  802108:	10800017 	ldw	r2,0(r2)
  80210c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  802110:	e0bffc17 	ldw	r2,-16(fp)
  802114:	10c00a04 	addi	r3,r2,40
  802118:	e0bffd17 	ldw	r2,-12(fp)
  80211c:	10800217 	ldw	r2,8(r2)
  802120:	1809883a 	mov	r4,r3
  802124:	e17ffe17 	ldw	r5,-8(fp)
  802128:	e1bfff17 	ldw	r6,-4(fp)
  80212c:	100f883a 	mov	r7,r2
  802130:	0801a1c0 	call	801a1c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  802134:	e037883a 	mov	sp,fp
  802138:	dfc00117 	ldw	ra,4(sp)
  80213c:	df000017 	ldw	fp,0(sp)
  802140:	dec00204 	addi	sp,sp,8
  802144:	f800283a 	ret

00802148 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  802148:	defff904 	addi	sp,sp,-28
  80214c:	dfc00615 	stw	ra,24(sp)
  802150:	df000515 	stw	fp,20(sp)
  802154:	df000504 	addi	fp,sp,20
  802158:	e13ffe15 	stw	r4,-8(fp)
  80215c:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  802160:	0007883a 	mov	r3,zero
  802164:	e0bffe17 	ldw	r2,-8(fp)
  802168:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  80216c:	e0bffe17 	ldw	r2,-8(fp)
  802170:	10800104 	addi	r2,r2,4
  802174:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802178:	0005303a 	rdctl	r2,status
  80217c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802180:	e0fffc17 	ldw	r3,-16(fp)
  802184:	00bfff84 	movi	r2,-2
  802188:	1884703a 	and	r2,r3,r2
  80218c:	1001703a 	wrctl	status,r2
  
  return context;
  802190:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  802194:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
  802198:	0803e500 	call	803e50 <alt_tick>
  80219c:	e0bffb17 	ldw	r2,-20(fp)
  8021a0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8021a4:	e0bffd17 	ldw	r2,-12(fp)
  8021a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  8021ac:	e037883a 	mov	sp,fp
  8021b0:	dfc00117 	ldw	ra,4(sp)
  8021b4:	df000017 	ldw	fp,0(sp)
  8021b8:	dec00204 	addi	sp,sp,8
  8021bc:	f800283a 	ret

008021c0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  8021c0:	defff904 	addi	sp,sp,-28
  8021c4:	dfc00615 	stw	ra,24(sp)
  8021c8:	df000515 	stw	fp,20(sp)
  8021cc:	df000504 	addi	fp,sp,20
  8021d0:	e13ffc15 	stw	r4,-16(fp)
  8021d4:	e17ffd15 	stw	r5,-12(fp)
  8021d8:	e1bffe15 	stw	r6,-8(fp)
  8021dc:	e1ffff15 	stw	r7,-4(fp)
  8021e0:	e0bfff17 	ldw	r2,-4(fp)
  8021e4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  8021e8:	00802074 	movhi	r2,129
  8021ec:	10ab4104 	addi	r2,r2,-21244
  8021f0:	10800017 	ldw	r2,0(r2)
  8021f4:	1000041e 	bne	r2,zero,802208 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
  8021f8:	00802074 	movhi	r2,129
  8021fc:	10ab4104 	addi	r2,r2,-21244
  802200:	e0fffb17 	ldw	r3,-20(fp)
  802204:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  802208:	e0bffc17 	ldw	r2,-16(fp)
  80220c:	10800104 	addi	r2,r2,4
  802210:	00c001c4 	movi	r3,7
  802214:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
  802218:	e13ffe17 	ldw	r4,-8(fp)
  80221c:	e17ffc17 	ldw	r5,-16(fp)
  802220:	01802034 	movhi	r6,128
  802224:	31885204 	addi	r6,r6,8520
  802228:	08039340 	call	803934 <alt_irq_register>
#endif  
}
  80222c:	e037883a 	mov	sp,fp
  802230:	dfc00117 	ldw	ra,4(sp)
  802234:	df000017 	ldw	fp,0(sp)
  802238:	dec00204 	addi	sp,sp,8
  80223c:	f800283a 	ret

00802240 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  802240:	defffa04 	addi	sp,sp,-24
  802244:	dfc00515 	stw	ra,20(sp)
  802248:	df000415 	stw	fp,16(sp)
  80224c:	df000404 	addi	fp,sp,16
  802250:	e13ffd15 	stw	r4,-12(fp)
  802254:	e17ffe15 	stw	r5,-8(fp)
  802258:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80225c:	e0bffd17 	ldw	r2,-12(fp)
  802260:	10800017 	ldw	r2,0(r2)
  802264:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  802268:	e0bffc17 	ldw	r2,-16(fp)
  80226c:	10c00a04 	addi	r3,r2,40
  802270:	e0bffd17 	ldw	r2,-12(fp)
  802274:	10800217 	ldw	r2,8(r2)
  802278:	1809883a 	mov	r4,r3
  80227c:	e17ffe17 	ldw	r5,-8(fp)
  802280:	e1bfff17 	ldw	r6,-4(fp)
  802284:	100f883a 	mov	r7,r2
  802288:	08027540 	call	802754 <altera_avalon_uart_read>
      fd->fd_flags);
}
  80228c:	e037883a 	mov	sp,fp
  802290:	dfc00117 	ldw	ra,4(sp)
  802294:	df000017 	ldw	fp,0(sp)
  802298:	dec00204 	addi	sp,sp,8
  80229c:	f800283a 	ret

008022a0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8022a0:	defffa04 	addi	sp,sp,-24
  8022a4:	dfc00515 	stw	ra,20(sp)
  8022a8:	df000415 	stw	fp,16(sp)
  8022ac:	df000404 	addi	fp,sp,16
  8022b0:	e13ffd15 	stw	r4,-12(fp)
  8022b4:	e17ffe15 	stw	r5,-8(fp)
  8022b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8022bc:	e0bffd17 	ldw	r2,-12(fp)
  8022c0:	10800017 	ldw	r2,0(r2)
  8022c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  8022c8:	e0bffc17 	ldw	r2,-16(fp)
  8022cc:	10c00a04 	addi	r3,r2,40
  8022d0:	e0bffd17 	ldw	r2,-12(fp)
  8022d4:	10800217 	ldw	r2,8(r2)
  8022d8:	1809883a 	mov	r4,r3
  8022dc:	e17ffe17 	ldw	r5,-8(fp)
  8022e0:	e1bfff17 	ldw	r6,-4(fp)
  8022e4:	100f883a 	mov	r7,r2
  8022e8:	08029800 	call	802980 <altera_avalon_uart_write>
      fd->fd_flags);
}
  8022ec:	e037883a 	mov	sp,fp
  8022f0:	dfc00117 	ldw	ra,4(sp)
  8022f4:	df000017 	ldw	fp,0(sp)
  8022f8:	dec00204 	addi	sp,sp,8
  8022fc:	f800283a 	ret

00802300 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  802300:	defffc04 	addi	sp,sp,-16
  802304:	dfc00315 	stw	ra,12(sp)
  802308:	df000215 	stw	fp,8(sp)
  80230c:	df000204 	addi	fp,sp,8
  802310:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  802314:	e0bfff17 	ldw	r2,-4(fp)
  802318:	10800017 	ldw	r2,0(r2)
  80231c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  802320:	e0bffe17 	ldw	r2,-8(fp)
  802324:	10c00a04 	addi	r3,r2,40
  802328:	e0bfff17 	ldw	r2,-4(fp)
  80232c:	10800217 	ldw	r2,8(r2)
  802330:	1809883a 	mov	r4,r3
  802334:	100b883a 	mov	r5,r2
  802338:	08026b00 	call	8026b0 <altera_avalon_uart_close>
}
  80233c:	e037883a 	mov	sp,fp
  802340:	dfc00117 	ldw	ra,4(sp)
  802344:	df000017 	ldw	fp,0(sp)
  802348:	dec00204 	addi	sp,sp,8
  80234c:	f800283a 	ret

00802350 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  802350:	defff904 	addi	sp,sp,-28
  802354:	dfc00615 	stw	ra,24(sp)
  802358:	df000515 	stw	fp,20(sp)
  80235c:	df000504 	addi	fp,sp,20
  802360:	e13ffd15 	stw	r4,-12(fp)
  802364:	e17ffe15 	stw	r5,-8(fp)
  802368:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  80236c:	e0bffd17 	ldw	r2,-12(fp)
  802370:	10800017 	ldw	r2,0(r2)
  802374:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  802378:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80237c:	1000041e 	bne	r2,zero,802390 <altera_avalon_uart_init+0x40>
  802380:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  802384:	1000021e 	bne	r2,zero,802390 <altera_avalon_uart_init+0x40>
  802388:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80238c:	10000226 	beq	r2,zero,802398 <altera_avalon_uart_init+0x48>
  802390:	00800044 	movi	r2,1
  802394:	00000106 	br	80239c <altera_avalon_uart_init+0x4c>
  802398:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80239c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  8023a0:	e0bffc17 	ldw	r2,-16(fp)
  8023a4:	10000d1e 	bne	r2,zero,8023dc <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  8023a8:	e0bffd17 	ldw	r2,-12(fp)
  8023ac:	00c32004 	movi	r3,3200
  8023b0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  8023b4:	e0bffb17 	ldw	r2,-20(fp)
  8023b8:	10800304 	addi	r2,r2,12
  8023bc:	e0fffd17 	ldw	r3,-12(fp)
  8023c0:	18c00117 	ldw	r3,4(r3)
  8023c4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
  8023c8:	e13fff17 	ldw	r4,-4(fp)
  8023cc:	e17ffd17 	ldw	r5,-12(fp)
  8023d0:	01802034 	movhi	r6,128
  8023d4:	3188fc04 	addi	r6,r6,9200
  8023d8:	08039340 	call	803934 <alt_irq_register>
#endif  
  }
}
  8023dc:	e037883a 	mov	sp,fp
  8023e0:	dfc00117 	ldw	ra,4(sp)
  8023e4:	df000017 	ldw	fp,0(sp)
  8023e8:	dec00204 	addi	sp,sp,8
  8023ec:	f800283a 	ret

008023f0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  8023f0:	defff904 	addi	sp,sp,-28
  8023f4:	dfc00615 	stw	ra,24(sp)
  8023f8:	df000515 	stw	fp,20(sp)
  8023fc:	df000504 	addi	fp,sp,20
  802400:	e13ffe15 	stw	r4,-8(fp)
  802404:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  802408:	e0bffe17 	ldw	r2,-8(fp)
  80240c:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
  802410:	e0bffb17 	ldw	r2,-20(fp)
  802414:	10800017 	ldw	r2,0(r2)
  802418:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  80241c:	e0bffc17 	ldw	r2,-16(fp)
  802420:	10800204 	addi	r2,r2,8
  802424:	10800037 	ldwio	r2,0(r2)
  802428:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  80242c:	e0bffc17 	ldw	r2,-16(fp)
  802430:	10800204 	addi	r2,r2,8
  802434:	0007883a 	mov	r3,zero
  802438:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  80243c:	e0bffc17 	ldw	r2,-16(fp)
  802440:	10800204 	addi	r2,r2,8
  802444:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  802448:	e0bffd17 	ldw	r2,-12(fp)
  80244c:	1080200c 	andi	r2,r2,128
  802450:	10000326 	beq	r2,zero,802460 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
  802454:	e13ffb17 	ldw	r4,-20(fp)
  802458:	e17ffd17 	ldw	r5,-12(fp)
  80245c:	080248c0 	call	80248c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  802460:	e0bffd17 	ldw	r2,-12(fp)
  802464:	1081100c 	andi	r2,r2,1088
  802468:	10000326 	beq	r2,zero,802478 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  80246c:	e13ffb17 	ldw	r4,-20(fp)
  802470:	e17ffd17 	ldw	r5,-12(fp)
  802474:	080256c0 	call	80256c <altera_avalon_uart_txirq>
  }
  

}
  802478:	e037883a 	mov	sp,fp
  80247c:	dfc00117 	ldw	ra,4(sp)
  802480:	df000017 	ldw	fp,0(sp)
  802484:	dec00204 	addi	sp,sp,8
  802488:	f800283a 	ret

0080248c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80248c:	defffc04 	addi	sp,sp,-16
  802490:	df000315 	stw	fp,12(sp)
  802494:	df000304 	addi	fp,sp,12
  802498:	e13ffe15 	stw	r4,-8(fp)
  80249c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  8024a0:	e0bfff17 	ldw	r2,-4(fp)
  8024a4:	108000cc 	andi	r2,r2,3
  8024a8:	10000126 	beq	r2,zero,8024b0 <altera_avalon_uart_rxirq+0x24>
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  8024ac:	00002b06 	br	80255c <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  8024b0:	e0bffe17 	ldw	r2,-8(fp)
  8024b4:	10800317 	ldw	r2,12(r2)
  8024b8:	e0bffe17 	ldw	r2,-8(fp)
  8024bc:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8024c0:	e0bffe17 	ldw	r2,-8(fp)
  8024c4:	10800317 	ldw	r2,12(r2)
  8024c8:	10800044 	addi	r2,r2,1
  8024cc:	10800fcc 	andi	r2,r2,63
  8024d0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  8024d4:	e0bffe17 	ldw	r2,-8(fp)
  8024d8:	10800317 	ldw	r2,12(r2)
  8024dc:	e0fffe17 	ldw	r3,-8(fp)
  8024e0:	18c00017 	ldw	r3,0(r3)
  8024e4:	18c00037 	ldwio	r3,0(r3)
  8024e8:	1809883a 	mov	r4,r3
  8024ec:	e0fffe17 	ldw	r3,-8(fp)
  8024f0:	1885883a 	add	r2,r3,r2
  8024f4:	10800704 	addi	r2,r2,28
  8024f8:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  8024fc:	e0bffe17 	ldw	r2,-8(fp)
  802500:	e0fffd17 	ldw	r3,-12(fp)
  802504:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  802508:	e0bffe17 	ldw	r2,-8(fp)
  80250c:	10800317 	ldw	r2,12(r2)
  802510:	10800044 	addi	r2,r2,1
  802514:	10800fcc 	andi	r2,r2,63
  802518:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  80251c:	e0bffe17 	ldw	r2,-8(fp)
  802520:	10c00217 	ldw	r3,8(r2)
  802524:	e0bffd17 	ldw	r2,-12(fp)
  802528:	18800c1e 	bne	r3,r2,80255c <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80252c:	e0bffe17 	ldw	r2,-8(fp)
  802530:	10c00117 	ldw	r3,4(r2)
  802534:	00bfdfc4 	movi	r2,-129
  802538:	1886703a 	and	r3,r3,r2
  80253c:	e0bffe17 	ldw	r2,-8(fp)
  802540:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  802544:	e0bffe17 	ldw	r2,-8(fp)
  802548:	10800017 	ldw	r2,0(r2)
  80254c:	10800304 	addi	r2,r2,12
  802550:	e0fffe17 	ldw	r3,-8(fp)
  802554:	18c00117 	ldw	r3,4(r3)
  802558:	10c00035 	stwio	r3,0(r2)
  }   
}
  80255c:	e037883a 	mov	sp,fp
  802560:	df000017 	ldw	fp,0(sp)
  802564:	dec00104 	addi	sp,sp,4
  802568:	f800283a 	ret

0080256c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80256c:	defffb04 	addi	sp,sp,-20
  802570:	df000415 	stw	fp,16(sp)
  802574:	df000404 	addi	fp,sp,16
  802578:	e13ffc15 	stw	r4,-16(fp)
  80257c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  802580:	e0bffc17 	ldw	r2,-16(fp)
  802584:	10c00417 	ldw	r3,16(r2)
  802588:	e0bffc17 	ldw	r2,-16(fp)
  80258c:	10800517 	ldw	r2,20(r2)
  802590:	18803226 	beq	r3,r2,80265c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  802594:	e0bffc17 	ldw	r2,-16(fp)
  802598:	10800617 	ldw	r2,24(r2)
  80259c:	1080008c 	andi	r2,r2,2
  8025a0:	10000326 	beq	r2,zero,8025b0 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8025a4:	e0bffd17 	ldw	r2,-12(fp)
  8025a8:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8025ac:	10001d26 	beq	r2,zero,802624 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  8025b0:	e0bffc17 	ldw	r2,-16(fp)
  8025b4:	10800417 	ldw	r2,16(r2)
  8025b8:	e0bffc17 	ldw	r2,-16(fp)
  8025bc:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  8025c0:	e0bffc17 	ldw	r2,-16(fp)
  8025c4:	10800017 	ldw	r2,0(r2)
  8025c8:	10800104 	addi	r2,r2,4
  8025cc:	e0fffc17 	ldw	r3,-16(fp)
  8025d0:	18c00417 	ldw	r3,16(r3)
  8025d4:	e13ffc17 	ldw	r4,-16(fp)
  8025d8:	20c7883a 	add	r3,r4,r3
  8025dc:	18c01704 	addi	r3,r3,92
  8025e0:	18c00003 	ldbu	r3,0(r3)
  8025e4:	18c03fcc 	andi	r3,r3,255
  8025e8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  8025ec:	e0bffc17 	ldw	r2,-16(fp)
  8025f0:	10800417 	ldw	r2,16(r2)
  8025f4:	10800044 	addi	r2,r2,1
  8025f8:	e0fffc17 	ldw	r3,-16(fp)
  8025fc:	18800415 	stw	r2,16(r3)
  802600:	10c00fcc 	andi	r3,r2,63
  802604:	e0bffc17 	ldw	r2,-16(fp)
  802608:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  80260c:	e0bffc17 	ldw	r2,-16(fp)
  802610:	10800117 	ldw	r2,4(r2)
  802614:	10c01014 	ori	r3,r2,64
  802618:	e0bffc17 	ldw	r2,-16(fp)
  80261c:	10c00115 	stw	r3,4(r2)
  802620:	00000e06 	br	80265c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  802624:	e0bffc17 	ldw	r2,-16(fp)
  802628:	10800017 	ldw	r2,0(r2)
  80262c:	10800204 	addi	r2,r2,8
  802630:	10800037 	ldwio	r2,0(r2)
  802634:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  802638:	e0bffd17 	ldw	r2,-12(fp)
  80263c:	1082000c 	andi	r2,r2,2048
  802640:	1000061e 	bne	r2,zero,80265c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  802644:	e0bffc17 	ldw	r2,-16(fp)
  802648:	10c00117 	ldw	r3,4(r2)
  80264c:	00bfefc4 	movi	r2,-65
  802650:	1886703a 	and	r3,r3,r2
  802654:	e0bffc17 	ldw	r2,-16(fp)
  802658:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  80265c:	e0bffc17 	ldw	r2,-16(fp)
  802660:	10c00417 	ldw	r3,16(r2)
  802664:	e0bffc17 	ldw	r2,-16(fp)
  802668:	10800517 	ldw	r2,20(r2)
  80266c:	1880061e 	bne	r3,r2,802688 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802670:	e0bffc17 	ldw	r2,-16(fp)
  802674:	10c00117 	ldw	r3,4(r2)
  802678:	00beefc4 	movi	r2,-1089
  80267c:	1886703a 	and	r3,r3,r2
  802680:	e0bffc17 	ldw	r2,-16(fp)
  802684:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802688:	e0bffc17 	ldw	r2,-16(fp)
  80268c:	10800017 	ldw	r2,0(r2)
  802690:	10800304 	addi	r2,r2,12
  802694:	e0fffc17 	ldw	r3,-16(fp)
  802698:	18c00117 	ldw	r3,4(r3)
  80269c:	10c00035 	stwio	r3,0(r2)
}
  8026a0:	e037883a 	mov	sp,fp
  8026a4:	df000017 	ldw	fp,0(sp)
  8026a8:	dec00104 	addi	sp,sp,4
  8026ac:	f800283a 	ret

008026b0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  8026b0:	defffd04 	addi	sp,sp,-12
  8026b4:	df000215 	stw	fp,8(sp)
  8026b8:	df000204 	addi	fp,sp,8
  8026bc:	e13ffe15 	stw	r4,-8(fp)
  8026c0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  8026c4:	00000506 	br	8026dc <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  8026c8:	e0bfff17 	ldw	r2,-4(fp)
  8026cc:	1090000c 	andi	r2,r2,16384
  8026d0:	10000226 	beq	r2,zero,8026dc <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  8026d4:	00bffd44 	movi	r2,-11
  8026d8:	00000606 	br	8026f4 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  8026dc:	e0bffe17 	ldw	r2,-8(fp)
  8026e0:	10c00417 	ldw	r3,16(r2)
  8026e4:	e0bffe17 	ldw	r2,-8(fp)
  8026e8:	10800517 	ldw	r2,20(r2)
  8026ec:	18bff61e 	bne	r3,r2,8026c8 <__alt_data_end+0xff8026c8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  8026f0:	0005883a 	mov	r2,zero
}
  8026f4:	e037883a 	mov	sp,fp
  8026f8:	df000017 	ldw	fp,0(sp)
  8026fc:	dec00104 	addi	sp,sp,4
  802700:	f800283a 	ret

00802704 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  802704:	defffe04 	addi	sp,sp,-8
  802708:	dfc00115 	stw	ra,4(sp)
  80270c:	df000015 	stw	fp,0(sp)
  802710:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  802714:	00802074 	movhi	r2,129
  802718:	10a40504 	addi	r2,r2,-28652
  80271c:	10800017 	ldw	r2,0(r2)
  802720:	10000526 	beq	r2,zero,802738 <alt_get_errno+0x34>
  802724:	00802074 	movhi	r2,129
  802728:	10a40504 	addi	r2,r2,-28652
  80272c:	10800017 	ldw	r2,0(r2)
  802730:	103ee83a 	callr	r2
  802734:	00000206 	br	802740 <alt_get_errno+0x3c>
  802738:	00802074 	movhi	r2,129
  80273c:	10ab4404 	addi	r2,r2,-21232
}
  802740:	e037883a 	mov	sp,fp
  802744:	dfc00117 	ldw	ra,4(sp)
  802748:	df000017 	ldw	fp,0(sp)
  80274c:	dec00204 	addi	sp,sp,8
  802750:	f800283a 	ret

00802754 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  802754:	defff204 	addi	sp,sp,-56
  802758:	dfc00d15 	stw	ra,52(sp)
  80275c:	df000c15 	stw	fp,48(sp)
  802760:	df000c04 	addi	fp,sp,48
  802764:	e13ffc15 	stw	r4,-16(fp)
  802768:	e17ffd15 	stw	r5,-12(fp)
  80276c:	e1bffe15 	stw	r6,-8(fp)
  802770:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  802774:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  802778:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  80277c:	e0bfff17 	ldw	r2,-4(fp)
  802780:	1090000c 	andi	r2,r2,16384
  802784:	1005003a 	cmpeq	r2,r2,zero
  802788:	10803fcc 	andi	r2,r2,255
  80278c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  802790:	00001306 	br	8027e0 <altera_avalon_uart_read+0x8c>
    {
      count++;
  802794:	e0bff517 	ldw	r2,-44(fp)
  802798:	10800044 	addi	r2,r2,1
  80279c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  8027a0:	e0bffd17 	ldw	r2,-12(fp)
  8027a4:	10c00044 	addi	r3,r2,1
  8027a8:	e0fffd15 	stw	r3,-12(fp)
  8027ac:	e0fffc17 	ldw	r3,-16(fp)
  8027b0:	18c00217 	ldw	r3,8(r3)
  8027b4:	e13ffc17 	ldw	r4,-16(fp)
  8027b8:	20c7883a 	add	r3,r4,r3
  8027bc:	18c00704 	addi	r3,r3,28
  8027c0:	18c00003 	ldbu	r3,0(r3)
  8027c4:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  8027c8:	e0bffc17 	ldw	r2,-16(fp)
  8027cc:	10800217 	ldw	r2,8(r2)
  8027d0:	10800044 	addi	r2,r2,1
  8027d4:	10c00fcc 	andi	r3,r2,63
  8027d8:	e0bffc17 	ldw	r2,-16(fp)
  8027dc:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  8027e0:	e0fff517 	ldw	r3,-44(fp)
  8027e4:	e0bffe17 	ldw	r2,-8(fp)
  8027e8:	1880050e 	bge	r3,r2,802800 <altera_avalon_uart_read+0xac>
  8027ec:	e0bffc17 	ldw	r2,-16(fp)
  8027f0:	10c00217 	ldw	r3,8(r2)
  8027f4:	e0bffc17 	ldw	r2,-16(fp)
  8027f8:	10800317 	ldw	r2,12(r2)
  8027fc:	18bfe51e 	bne	r3,r2,802794 <__alt_data_end+0xff802794>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  802800:	e0bff517 	ldw	r2,-44(fp)
  802804:	1000251e 	bne	r2,zero,80289c <altera_avalon_uart_read+0x148>
  802808:	e0bffc17 	ldw	r2,-16(fp)
  80280c:	10c00217 	ldw	r3,8(r2)
  802810:	e0bffc17 	ldw	r2,-16(fp)
  802814:	10800317 	ldw	r2,12(r2)
  802818:	1880201e 	bne	r3,r2,80289c <altera_avalon_uart_read+0x148>
    {
      if (!block)
  80281c:	e0bff617 	ldw	r2,-40(fp)
  802820:	1000071e 	bne	r2,zero,802840 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  802824:	08027040 	call	802704 <alt_get_errno>
  802828:	1007883a 	mov	r3,r2
  80282c:	008002c4 	movi	r2,11
  802830:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  802834:	00800044 	movi	r2,1
  802838:	e0bff405 	stb	r2,-48(fp)
        break;
  80283c:	00001b06 	br	8028ac <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802840:	0005303a 	rdctl	r2,status
  802844:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802848:	e0fff817 	ldw	r3,-32(fp)
  80284c:	00bfff84 	movi	r2,-2
  802850:	1884703a 	and	r2,r3,r2
  802854:	1001703a 	wrctl	status,r2
  
  return context;
  802858:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  80285c:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  802860:	e0bffc17 	ldw	r2,-16(fp)
  802864:	10800117 	ldw	r2,4(r2)
  802868:	10c02014 	ori	r3,r2,128
  80286c:	e0bffc17 	ldw	r2,-16(fp)
  802870:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802874:	e0bffc17 	ldw	r2,-16(fp)
  802878:	10800017 	ldw	r2,0(r2)
  80287c:	10800304 	addi	r2,r2,12
  802880:	e0fffc17 	ldw	r3,-16(fp)
  802884:	18c00117 	ldw	r3,4(r3)
  802888:	10c00035 	stwio	r3,0(r2)
  80288c:	e0bff717 	ldw	r2,-36(fp)
  802890:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802894:	e0bff917 	ldw	r2,-28(fp)
  802898:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  80289c:	e0bff517 	ldw	r2,-44(fp)
  8028a0:	1000021e 	bne	r2,zero,8028ac <altera_avalon_uart_read+0x158>
  8028a4:	e0bffe17 	ldw	r2,-8(fp)
  8028a8:	103fb91e 	bne	r2,zero,802790 <__alt_data_end+0xff802790>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8028ac:	0005303a 	rdctl	r2,status
  8028b0:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8028b4:	e0fffa17 	ldw	r3,-24(fp)
  8028b8:	00bfff84 	movi	r2,-2
  8028bc:	1884703a 	and	r2,r3,r2
  8028c0:	1001703a 	wrctl	status,r2
  
  return context;
  8028c4:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  8028c8:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8028cc:	e0bffc17 	ldw	r2,-16(fp)
  8028d0:	10800117 	ldw	r2,4(r2)
  8028d4:	10c02014 	ori	r3,r2,128
  8028d8:	e0bffc17 	ldw	r2,-16(fp)
  8028dc:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8028e0:	e0bffc17 	ldw	r2,-16(fp)
  8028e4:	10800017 	ldw	r2,0(r2)
  8028e8:	10800304 	addi	r2,r2,12
  8028ec:	e0fffc17 	ldw	r3,-16(fp)
  8028f0:	18c00117 	ldw	r3,4(r3)
  8028f4:	10c00035 	stwio	r3,0(r2)
  8028f8:	e0bff717 	ldw	r2,-36(fp)
  8028fc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802900:	e0bffb17 	ldw	r2,-20(fp)
  802904:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  802908:	e0bff403 	ldbu	r2,-48(fp)
  80290c:	10000226 	beq	r2,zero,802918 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  802910:	00bffd44 	movi	r2,-11
  802914:	00000106 	br	80291c <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  802918:	e0bff517 	ldw	r2,-44(fp)
  }
}
  80291c:	e037883a 	mov	sp,fp
  802920:	dfc00117 	ldw	ra,4(sp)
  802924:	df000017 	ldw	fp,0(sp)
  802928:	dec00204 	addi	sp,sp,8
  80292c:	f800283a 	ret

00802930 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  802930:	defffe04 	addi	sp,sp,-8
  802934:	dfc00115 	stw	ra,4(sp)
  802938:	df000015 	stw	fp,0(sp)
  80293c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  802940:	00802074 	movhi	r2,129
  802944:	10a40504 	addi	r2,r2,-28652
  802948:	10800017 	ldw	r2,0(r2)
  80294c:	10000526 	beq	r2,zero,802964 <alt_get_errno+0x34>
  802950:	00802074 	movhi	r2,129
  802954:	10a40504 	addi	r2,r2,-28652
  802958:	10800017 	ldw	r2,0(r2)
  80295c:	103ee83a 	callr	r2
  802960:	00000206 	br	80296c <alt_get_errno+0x3c>
  802964:	00802074 	movhi	r2,129
  802968:	10ab4404 	addi	r2,r2,-21232
}
  80296c:	e037883a 	mov	sp,fp
  802970:	dfc00117 	ldw	ra,4(sp)
  802974:	df000017 	ldw	fp,0(sp)
  802978:	dec00204 	addi	sp,sp,8
  80297c:	f800283a 	ret

00802980 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  802980:	defff204 	addi	sp,sp,-56
  802984:	dfc00d15 	stw	ra,52(sp)
  802988:	df000c15 	stw	fp,48(sp)
  80298c:	df000c04 	addi	fp,sp,48
  802990:	e13ffc15 	stw	r4,-16(fp)
  802994:	e17ffd15 	stw	r5,-12(fp)
  802998:	e1bffe15 	stw	r6,-8(fp)
  80299c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  8029a0:	e0bffe17 	ldw	r2,-8(fp)
  8029a4:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  8029a8:	e0bfff17 	ldw	r2,-4(fp)
  8029ac:	1090000c 	andi	r2,r2,16384
  8029b0:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  8029b4:	00003c06 	br	802aa8 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8029b8:	e0bffc17 	ldw	r2,-16(fp)
  8029bc:	10800517 	ldw	r2,20(r2)
  8029c0:	10800044 	addi	r2,r2,1
  8029c4:	10800fcc 	andi	r2,r2,63
  8029c8:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  8029cc:	e0bffc17 	ldw	r2,-16(fp)
  8029d0:	10c00417 	ldw	r3,16(r2)
  8029d4:	e0bff617 	ldw	r2,-40(fp)
  8029d8:	1880221e 	bne	r3,r2,802a64 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  8029dc:	e0bff517 	ldw	r2,-44(fp)
  8029e0:	10000526 	beq	r2,zero,8029f8 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  8029e4:	08029300 	call	802930 <alt_get_errno>
  8029e8:	1007883a 	mov	r3,r2
  8029ec:	008002c4 	movi	r2,11
  8029f0:	18800015 	stw	r2,0(r3)
        break;
  8029f4:	00002e06 	br	802ab0 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8029f8:	0005303a 	rdctl	r2,status
  8029fc:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802a00:	e0fff817 	ldw	r3,-32(fp)
  802a04:	00bfff84 	movi	r2,-2
  802a08:	1884703a 	and	r2,r3,r2
  802a0c:	1001703a 	wrctl	status,r2
  
  return context;
  802a10:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  802a14:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802a18:	e0bffc17 	ldw	r2,-16(fp)
  802a1c:	10800117 	ldw	r2,4(r2)
  802a20:	10c11014 	ori	r3,r2,1088
  802a24:	e0bffc17 	ldw	r2,-16(fp)
  802a28:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802a2c:	e0bffc17 	ldw	r2,-16(fp)
  802a30:	10800017 	ldw	r2,0(r2)
  802a34:	10800304 	addi	r2,r2,12
  802a38:	e0fffc17 	ldw	r3,-16(fp)
  802a3c:	18c00117 	ldw	r3,4(r3)
  802a40:	10c00035 	stwio	r3,0(r2)
  802a44:	e0bff717 	ldw	r2,-36(fp)
  802a48:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802a4c:	e0bff917 	ldw	r2,-28(fp)
  802a50:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  802a54:	e0bffc17 	ldw	r2,-16(fp)
  802a58:	10c00417 	ldw	r3,16(r2)
  802a5c:	e0bff617 	ldw	r2,-40(fp)
  802a60:	18bffc26 	beq	r3,r2,802a54 <__alt_data_end+0xff802a54>
      }
    }

    count--;
  802a64:	e0bff417 	ldw	r2,-48(fp)
  802a68:	10bfffc4 	addi	r2,r2,-1
  802a6c:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  802a70:	e0bffc17 	ldw	r2,-16(fp)
  802a74:	10c00517 	ldw	r3,20(r2)
  802a78:	e0bffd17 	ldw	r2,-12(fp)
  802a7c:	11000044 	addi	r4,r2,1
  802a80:	e13ffd15 	stw	r4,-12(fp)
  802a84:	10800003 	ldbu	r2,0(r2)
  802a88:	1009883a 	mov	r4,r2
  802a8c:	e0bffc17 	ldw	r2,-16(fp)
  802a90:	10c5883a 	add	r2,r2,r3
  802a94:	10801704 	addi	r2,r2,92
  802a98:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  802a9c:	e0bffc17 	ldw	r2,-16(fp)
  802aa0:	e0fff617 	ldw	r3,-40(fp)
  802aa4:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  802aa8:	e0bff417 	ldw	r2,-48(fp)
  802aac:	103fc21e 	bne	r2,zero,8029b8 <__alt_data_end+0xff8029b8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802ab0:	0005303a 	rdctl	r2,status
  802ab4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802ab8:	e0fffa17 	ldw	r3,-24(fp)
  802abc:	00bfff84 	movi	r2,-2
  802ac0:	1884703a 	and	r2,r3,r2
  802ac4:	1001703a 	wrctl	status,r2
  
  return context;
  802ac8:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  802acc:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802ad0:	e0bffc17 	ldw	r2,-16(fp)
  802ad4:	10800117 	ldw	r2,4(r2)
  802ad8:	10c11014 	ori	r3,r2,1088
  802adc:	e0bffc17 	ldw	r2,-16(fp)
  802ae0:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802ae4:	e0bffc17 	ldw	r2,-16(fp)
  802ae8:	10800017 	ldw	r2,0(r2)
  802aec:	10800304 	addi	r2,r2,12
  802af0:	e0fffc17 	ldw	r3,-16(fp)
  802af4:	18c00117 	ldw	r3,4(r3)
  802af8:	10c00035 	stwio	r3,0(r2)
  802afc:	e0bff717 	ldw	r2,-36(fp)
  802b00:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802b04:	e0bffb17 	ldw	r2,-20(fp)
  802b08:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  802b0c:	e0fffe17 	ldw	r3,-8(fp)
  802b10:	e0bff417 	ldw	r2,-48(fp)
  802b14:	1885c83a 	sub	r2,r3,r2
}
  802b18:	e037883a 	mov	sp,fp
  802b1c:	dfc00117 	ldw	ra,4(sp)
  802b20:	df000017 	ldw	fp,0(sp)
  802b24:	dec00204 	addi	sp,sp,8
  802b28:	f800283a 	ret

00802b2c <alt_up_audio_open_dev>:
#include "altera_up_avalon_audio_regs.h"

///////////////////////////////////////////////////////////////////////////
// Direct functions
alt_up_audio_dev* alt_up_audio_open_dev(const char* name)
{
  802b2c:	defffc04 	addi	sp,sp,-16
  802b30:	dfc00315 	stw	ra,12(sp)
  802b34:	df000215 	stw	fp,8(sp)
  802b38:	df000204 	addi	fp,sp,8
  802b3c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_audio_dev *dev = (alt_up_audio_dev*)alt_find_dev(name, &alt_dev_list);
  802b40:	e13fff17 	ldw	r4,-4(fp)
  802b44:	01402074 	movhi	r5,129
  802b48:	29640204 	addi	r5,r5,-28664
  802b4c:	080373c0 	call	80373c <alt_find_dev>
  802b50:	e0bffe15 	stw	r2,-8(fp)
  return dev;
  802b54:	e0bffe17 	ldw	r2,-8(fp)
}
  802b58:	e037883a 	mov	sp,fp
  802b5c:	dfc00117 	ldw	ra,4(sp)
  802b60:	df000017 	ldw	fp,0(sp)
  802b64:	dec00204 	addi	sp,sp,8
  802b68:	f800283a 	ret

00802b6c <alt_up_audio_enable_read_interrupt>:

void alt_up_audio_enable_read_interrupt(alt_up_audio_dev *audio)
{
  802b6c:	defffd04 	addi	sp,sp,-12
  802b70:	df000215 	stw	fp,8(sp)
  802b74:	df000204 	addi	fp,sp,8
  802b78:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802b7c:	e0bfff17 	ldw	r2,-4(fp)
  802b80:	10800a17 	ldw	r2,40(r2)
  802b84:	10800037 	ldwio	r2,0(r2)
  802b88:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_RE_MSK;
  802b8c:	e0bffe17 	ldw	r2,-8(fp)
  802b90:	10800054 	ori	r2,r2,1
  802b94:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802b98:	e0bfff17 	ldw	r2,-4(fp)
  802b9c:	10800a17 	ldw	r2,40(r2)
  802ba0:	1007883a 	mov	r3,r2
  802ba4:	e0bffe17 	ldw	r2,-8(fp)
  802ba8:	18800035 	stwio	r2,0(r3)
}
  802bac:	e037883a 	mov	sp,fp
  802bb0:	df000017 	ldw	fp,0(sp)
  802bb4:	dec00104 	addi	sp,sp,4
  802bb8:	f800283a 	ret

00802bbc <alt_up_audio_disable_read_interrupt>:

void alt_up_audio_disable_read_interrupt(alt_up_audio_dev *audio)
{
  802bbc:	defffd04 	addi	sp,sp,-12
  802bc0:	df000215 	stw	fp,8(sp)
  802bc4:	df000204 	addi	fp,sp,8
  802bc8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802bcc:	e0bfff17 	ldw	r2,-4(fp)
  802bd0:	10800a17 	ldw	r2,40(r2)
  802bd4:	10800037 	ldwio	r2,0(r2)
  802bd8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_RE_MSK;
  802bdc:	e0fffe17 	ldw	r3,-8(fp)
  802be0:	00bfff84 	movi	r2,-2
  802be4:	1884703a 	and	r2,r3,r2
  802be8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802bec:	e0bfff17 	ldw	r2,-4(fp)
  802bf0:	10800a17 	ldw	r2,40(r2)
  802bf4:	1007883a 	mov	r3,r2
  802bf8:	e0bffe17 	ldw	r2,-8(fp)
  802bfc:	18800035 	stwio	r2,0(r3)
}
  802c00:	e037883a 	mov	sp,fp
  802c04:	df000017 	ldw	fp,0(sp)
  802c08:	dec00104 	addi	sp,sp,4
  802c0c:	f800283a 	ret

00802c10 <alt_up_audio_enable_write_interrupt>:

void alt_up_audio_enable_write_interrupt(alt_up_audio_dev *audio)
{
  802c10:	defffd04 	addi	sp,sp,-12
  802c14:	df000215 	stw	fp,8(sp)
  802c18:	df000204 	addi	fp,sp,8
  802c1c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802c20:	e0bfff17 	ldw	r2,-4(fp)
  802c24:	10800a17 	ldw	r2,40(r2)
  802c28:	10800037 	ldwio	r2,0(r2)
  802c2c:	e0bffe15 	stw	r2,-8(fp)
	// set WE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_WE_MSK;
  802c30:	e0bffe17 	ldw	r2,-8(fp)
  802c34:	10800094 	ori	r2,r2,2
  802c38:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802c3c:	e0bfff17 	ldw	r2,-4(fp)
  802c40:	10800a17 	ldw	r2,40(r2)
  802c44:	1007883a 	mov	r3,r2
  802c48:	e0bffe17 	ldw	r2,-8(fp)
  802c4c:	18800035 	stwio	r2,0(r3)
}
  802c50:	e037883a 	mov	sp,fp
  802c54:	df000017 	ldw	fp,0(sp)
  802c58:	dec00104 	addi	sp,sp,4
  802c5c:	f800283a 	ret

00802c60 <alt_up_audio_disable_write_interrupt>:

void alt_up_audio_disable_write_interrupt(alt_up_audio_dev *audio)
{
  802c60:	defffd04 	addi	sp,sp,-12
  802c64:	df000215 	stw	fp,8(sp)
  802c68:	df000204 	addi	fp,sp,8
  802c6c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802c70:	e0bfff17 	ldw	r2,-4(fp)
  802c74:	10800a17 	ldw	r2,40(r2)
  802c78:	10800037 	ldwio	r2,0(r2)
  802c7c:	e0bffe15 	stw	r2,-8(fp)
	// set WE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_WE_MSK;
  802c80:	e0fffe17 	ldw	r3,-8(fp)
  802c84:	00bfff44 	movi	r2,-3
  802c88:	1884703a 	and	r2,r3,r2
  802c8c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802c90:	e0bfff17 	ldw	r2,-4(fp)
  802c94:	10800a17 	ldw	r2,40(r2)
  802c98:	1007883a 	mov	r3,r2
  802c9c:	e0bffe17 	ldw	r2,-8(fp)
  802ca0:	18800035 	stwio	r2,0(r3)
}
  802ca4:	e037883a 	mov	sp,fp
  802ca8:	df000017 	ldw	fp,0(sp)
  802cac:	dec00104 	addi	sp,sp,4
  802cb0:	f800283a 	ret

00802cb4 <alt_up_audio_read_interrupt_pending>:

int alt_up_audio_read_interrupt_pending(alt_up_audio_dev *audio)
{
  802cb4:	defffd04 	addi	sp,sp,-12
  802cb8:	df000215 	stw	fp,8(sp)
  802cbc:	df000204 	addi	fp,sp,8
  802cc0:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802cc4:	e0bfff17 	ldw	r2,-4(fp)
  802cc8:	10800a17 	ldw	r2,40(r2)
  802ccc:	10800037 	ldwio	r2,0(r2)
  802cd0:	e0bffe15 	stw	r2,-8(fp)
	// return 1 if RI is set to 1
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_RI_MSK) ? 1 : 0 );
  802cd4:	e0bffe17 	ldw	r2,-8(fp)
  802cd8:	1080400c 	andi	r2,r2,256
  802cdc:	1004c03a 	cmpne	r2,r2,zero
  802ce0:	10803fcc 	andi	r2,r2,255
}
  802ce4:	e037883a 	mov	sp,fp
  802ce8:	df000017 	ldw	fp,0(sp)
  802cec:	dec00104 	addi	sp,sp,4
  802cf0:	f800283a 	ret

00802cf4 <alt_up_audio_write_interrupt_pending>:

int alt_up_audio_write_interrupt_pending(alt_up_audio_dev *audio)
{
  802cf4:	defffd04 	addi	sp,sp,-12
  802cf8:	df000215 	stw	fp,8(sp)
  802cfc:	df000204 	addi	fp,sp,8
  802d00:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802d04:	e0bfff17 	ldw	r2,-4(fp)
  802d08:	10800a17 	ldw	r2,40(r2)
  802d0c:	10800037 	ldwio	r2,0(r2)
  802d10:	e0bffe15 	stw	r2,-8(fp)
	// return the WI value
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_WI_MSK) ? 1 : 0 );
  802d14:	e0bffe17 	ldw	r2,-8(fp)
  802d18:	1080800c 	andi	r2,r2,512
  802d1c:	1004c03a 	cmpne	r2,r2,zero
  802d20:	10803fcc 	andi	r2,r2,255
}
  802d24:	e037883a 	mov	sp,fp
  802d28:	df000017 	ldw	fp,0(sp)
  802d2c:	dec00104 	addi	sp,sp,4
  802d30:	f800283a 	ret

00802d34 <alt_up_audio_reset_audio_core>:

void alt_up_audio_reset_audio_core(alt_up_audio_dev *audio)
{
  802d34:	defffd04 	addi	sp,sp,-12
  802d38:	df000215 	stw	fp,8(sp)
  802d3c:	df000204 	addi	fp,sp,8
  802d40:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802d44:	e0bfff17 	ldw	r2,-4(fp)
  802d48:	10800a17 	ldw	r2,40(r2)
  802d4c:	10800037 	ldwio	r2,0(r2)
  802d50:	e0bffe15 	stw	r2,-8(fp)
	// set CR and CW to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CR_MSK;
  802d54:	e0bffe17 	ldw	r2,-8(fp)
  802d58:	10800114 	ori	r2,r2,4
  802d5c:	e0bffe15 	stw	r2,-8(fp)
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CW_MSK;
  802d60:	e0bffe17 	ldw	r2,-8(fp)
  802d64:	10800214 	ori	r2,r2,8
  802d68:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802d6c:	e0bfff17 	ldw	r2,-4(fp)
  802d70:	10800a17 	ldw	r2,40(r2)
  802d74:	1007883a 	mov	r3,r2
  802d78:	e0bffe17 	ldw	r2,-8(fp)
  802d7c:	18800035 	stwio	r2,0(r3)
	// set CR and CW to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CR_MSK;
  802d80:	e0fffe17 	ldw	r3,-8(fp)
  802d84:	00bffec4 	movi	r2,-5
  802d88:	1884703a 	and	r2,r3,r2
  802d8c:	e0bffe15 	stw	r2,-8(fp)
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CW_MSK;
  802d90:	e0fffe17 	ldw	r3,-8(fp)
  802d94:	00bffdc4 	movi	r2,-9
  802d98:	1884703a 	and	r2,r3,r2
  802d9c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802da0:	e0bfff17 	ldw	r2,-4(fp)
  802da4:	10800a17 	ldw	r2,40(r2)
  802da8:	1007883a 	mov	r3,r2
  802dac:	e0bffe17 	ldw	r2,-8(fp)
  802db0:	18800035 	stwio	r2,0(r3)
}
  802db4:	e037883a 	mov	sp,fp
  802db8:	df000017 	ldw	fp,0(sp)
  802dbc:	dec00104 	addi	sp,sp,4
  802dc0:	f800283a 	ret

00802dc4 <alt_up_audio_read_fifo_avail>:

/* Provides number of words of data available in the incoming FIFO: RALC or RARC */
unsigned int alt_up_audio_read_fifo_avail(alt_up_audio_dev *audio, int channel)
{
  802dc4:	defffc04 	addi	sp,sp,-16
  802dc8:	df000315 	stw	fp,12(sp)
  802dcc:	df000304 	addi	fp,sp,12
  802dd0:	e13ffe15 	stw	r4,-8(fp)
  802dd4:	e17fff15 	stw	r5,-4(fp)
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  802dd8:	e0bffe17 	ldw	r2,-8(fp)
  802ddc:	10800a17 	ldw	r2,40(r2)
  802de0:	10800104 	addi	r2,r2,4
  802de4:	10800037 	ldwio	r2,0(r2)
  802de8:	e0bffd15 	stw	r2,-12(fp)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST :
  802dec:	e0bfff17 	ldw	r2,-4(fp)
  802df0:	1000041e 	bne	r2,zero,802e04 <alt_up_audio_read_fifo_avail+0x40>
  802df4:	e0bffd17 	ldw	r2,-12(fp)
  802df8:	10bfc00c 	andi	r2,r2,65280
  802dfc:	1004d23a 	srli	r2,r2,8
  802e00:	00000206 	br	802e0c <alt_up_audio_read_fifo_avail+0x48>
  802e04:	e0bffd17 	ldw	r2,-12(fp)
  802e08:	10803fcc 	andi	r2,r2,255
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  802e0c:	e0bffd15 	stw	r2,-12(fp)
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST :
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
	return (fifospace);
  802e10:	e0bffd17 	ldw	r2,-12(fp)
}
  802e14:	e037883a 	mov	sp,fp
  802e18:	df000017 	ldw	fp,0(sp)
  802e1c:	dec00104 	addi	sp,sp,4
  802e20:	f800283a 	ret

00802e24 <alt_up_audio_record_r>:
/* Checks if the read FIFO for the right channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802e24:	defffa04 	addi	sp,sp,-24
  802e28:	dfc00515 	stw	ra,20(sp)
  802e2c:	df000415 	stw	fp,16(sp)
  802e30:	df000404 	addi	fp,sp,16
  802e34:	e13ffd15 	stw	r4,-12(fp)
  802e38:	e17ffe15 	stw	r5,-8(fp)
  802e3c:	e1bfff15 	stw	r6,-4(fp)
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_RIGHT);
  802e40:	e13ffd17 	ldw	r4,-12(fp)
  802e44:	01400044 	movi	r5,1
  802e48:	0802dc40 	call	802dc4 <alt_up_audio_read_fifo_avail>
  802e4c:	e0bffc15 	stw	r2,-16(fp)
	if (data_words <= BUF_THRESHOLD)
  802e50:	e0bffc17 	ldw	r2,-16(fp)
  802e54:	10801868 	cmpgeui	r2,r2,97
  802e58:	1000021e 	bne	r2,zero,802e64 <alt_up_audio_record_r+0x40>
		return 0;
  802e5c:	0005883a 	mov	r2,zero
  802e60:	00000506 	br	802e78 <alt_up_audio_record_r+0x54>
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
  802e64:	e13ffd17 	ldw	r4,-12(fp)
  802e68:	e17ffe17 	ldw	r5,-8(fp)
  802e6c:	e1bfff17 	ldw	r6,-4(fp)
  802e70:	01c00044 	movi	r7,1
  802e74:	08030240 	call	803024 <alt_up_audio_read_fifo>
}
  802e78:	e037883a 	mov	sp,fp
  802e7c:	dfc00117 	ldw	ra,4(sp)
  802e80:	df000017 	ldw	fp,0(sp)
  802e84:	dec00204 	addi	sp,sp,8
  802e88:	f800283a 	ret

00802e8c <alt_up_audio_record_l>:
/* Checks if the read FIFO for the left channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802e8c:	defffa04 	addi	sp,sp,-24
  802e90:	dfc00515 	stw	ra,20(sp)
  802e94:	df000415 	stw	fp,16(sp)
  802e98:	df000404 	addi	fp,sp,16
  802e9c:	e13ffd15 	stw	r4,-12(fp)
  802ea0:	e17ffe15 	stw	r5,-8(fp)
  802ea4:	e1bfff15 	stw	r6,-4(fp)
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
  802ea8:	e13ffd17 	ldw	r4,-12(fp)
  802eac:	000b883a 	mov	r5,zero
  802eb0:	0802dc40 	call	802dc4 <alt_up_audio_read_fifo_avail>
  802eb4:	e0bffc15 	stw	r2,-16(fp)
	if (data_words <= BUF_THRESHOLD)
  802eb8:	e0bffc17 	ldw	r2,-16(fp)
  802ebc:	10801868 	cmpgeui	r2,r2,97
  802ec0:	1000021e 	bne	r2,zero,802ecc <alt_up_audio_record_l+0x40>
		return 0;
  802ec4:	0005883a 	mov	r2,zero
  802ec8:	00000506 	br	802ee0 <alt_up_audio_record_l+0x54>
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
  802ecc:	e13ffd17 	ldw	r4,-12(fp)
  802ed0:	e17ffe17 	ldw	r5,-8(fp)
  802ed4:	e1bfff17 	ldw	r6,-4(fp)
  802ed8:	000f883a 	mov	r7,zero
  802edc:	08030240 	call	803024 <alt_up_audio_read_fifo>
}
  802ee0:	e037883a 	mov	sp,fp
  802ee4:	dfc00117 	ldw	ra,4(sp)
  802ee8:	df000017 	ldw	fp,0(sp)
  802eec:	dec00204 	addi	sp,sp,8
  802ef0:	f800283a 	ret

00802ef4 <alt_up_audio_write_fifo_space>:

/* Provides the amount of empty space available in the outgoing FIFO: WSLC or WSRC */
unsigned int alt_up_audio_write_fifo_space(alt_up_audio_dev *audio, int channel)
{
  802ef4:	defffc04 	addi	sp,sp,-16
  802ef8:	df000315 	stw	fp,12(sp)
  802efc:	df000304 	addi	fp,sp,12
  802f00:	e13ffe15 	stw	r4,-8(fp)
  802f04:	e17fff15 	stw	r5,-4(fp)
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  802f08:	e0bffe17 	ldw	r2,-8(fp)
  802f0c:	10800a17 	ldw	r2,40(r2)
  802f10:	10800104 	addi	r2,r2,4
  802f14:	10800037 	ldwio	r2,0(r2)
  802f18:	e0bffd15 	stw	r2,-12(fp)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  802f1c:	e0bfff17 	ldw	r2,-4(fp)
  802f20:	1000031e 	bne	r2,zero,802f30 <alt_up_audio_write_fifo_space+0x3c>
  802f24:	e0bffd17 	ldw	r2,-12(fp)
  802f28:	1004d63a 	srli	r2,r2,24
  802f2c:	00000306 	br	802f3c <alt_up_audio_write_fifo_space+0x48>
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
  802f30:	e0bffd17 	ldw	r2,-12(fp)
  802f34:	10803fec 	andhi	r2,r2,255
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  802f38:	1004d43a 	srli	r2,r2,16
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  802f3c:	e0bffd15 	stw	r2,-12(fp)
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
	return (fifospace);
  802f40:	e0bffd17 	ldw	r2,-12(fp)
}
  802f44:	e037883a 	mov	sp,fp
  802f48:	df000017 	ldw	fp,0(sp)
  802f4c:	dec00104 	addi	sp,sp,4
  802f50:	f800283a 	ret

00802f54 <alt_up_audio_play_r>:
/* Checks if the write FIFO for the right channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802f54:	defffa04 	addi	sp,sp,-24
  802f58:	dfc00515 	stw	ra,20(sp)
  802f5c:	df000415 	stw	fp,16(sp)
  802f60:	df000404 	addi	fp,sp,16
  802f64:	e13ffd15 	stw	r4,-12(fp)
  802f68:	e17ffe15 	stw	r5,-8(fp)
  802f6c:	e1bfff15 	stw	r6,-4(fp)
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
  802f70:	e13ffd17 	ldw	r4,-12(fp)
  802f74:	01400044 	movi	r5,1
  802f78:	0802ef40 	call	802ef4 <alt_up_audio_write_fifo_space>
  802f7c:	e0bffc15 	stw	r2,-16(fp)
	if (space <= BUF_THRESHOLD)
  802f80:	e0bffc17 	ldw	r2,-16(fp)
  802f84:	10801868 	cmpgeui	r2,r2,97
  802f88:	1000021e 	bne	r2,zero,802f94 <alt_up_audio_play_r+0x40>
		return 0;
  802f8c:	0005883a 	mov	r2,zero
  802f90:	00000506 	br	802fa8 <alt_up_audio_play_r+0x54>
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
  802f94:	e13ffd17 	ldw	r4,-12(fp)
  802f98:	e17ffe17 	ldw	r5,-8(fp)
  802f9c:	e1bfff17 	ldw	r6,-4(fp)
  802fa0:	01c00044 	movi	r7,1
  802fa4:	08031040 	call	803104 <alt_up_audio_write_fifo>
}
  802fa8:	e037883a 	mov	sp,fp
  802fac:	dfc00117 	ldw	ra,4(sp)
  802fb0:	df000017 	ldw	fp,0(sp)
  802fb4:	dec00204 	addi	sp,sp,8
  802fb8:	f800283a 	ret

00802fbc <alt_up_audio_play_l>:
/* Checks if the write FIFO for the left channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802fbc:	defffa04 	addi	sp,sp,-24
  802fc0:	dfc00515 	stw	ra,20(sp)
  802fc4:	df000415 	stw	fp,16(sp)
  802fc8:	df000404 	addi	fp,sp,16
  802fcc:	e13ffd15 	stw	r4,-12(fp)
  802fd0:	e17ffe15 	stw	r5,-8(fp)
  802fd4:	e1bfff15 	stw	r6,-4(fp)
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_LEFT);
  802fd8:	e13ffd17 	ldw	r4,-12(fp)
  802fdc:	000b883a 	mov	r5,zero
  802fe0:	0802ef40 	call	802ef4 <alt_up_audio_write_fifo_space>
  802fe4:	e0bffc15 	stw	r2,-16(fp)
	if (space <= BUF_THRESHOLD)
  802fe8:	e0bffc17 	ldw	r2,-16(fp)
  802fec:	10801868 	cmpgeui	r2,r2,97
  802ff0:	1000021e 	bne	r2,zero,802ffc <alt_up_audio_play_l+0x40>
		return 0;
  802ff4:	0005883a 	mov	r2,zero
  802ff8:	00000506 	br	803010 <alt_up_audio_play_l+0x54>
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
  802ffc:	e13ffd17 	ldw	r4,-12(fp)
  803000:	e17ffe17 	ldw	r5,-8(fp)
  803004:	e1bfff17 	ldw	r6,-4(fp)
  803008:	000f883a 	mov	r7,zero
  80300c:	08031040 	call	803104 <alt_up_audio_write_fifo>
}
  803010:	e037883a 	mov	sp,fp
  803014:	dfc00117 	ldw	ra,4(sp)
  803018:	df000017 	ldw	fp,0(sp)
  80301c:	dec00204 	addi	sp,sp,8
  803020:	f800283a 	ret

00803024 <alt_up_audio_read_fifo>:

int alt_up_audio_read_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
  803024:	defff904 	addi	sp,sp,-28
  803028:	df000615 	stw	fp,24(sp)
  80302c:	df000604 	addi	fp,sp,24
  803030:	e13ffc15 	stw	r4,-16(fp)
  803034:	e17ffd15 	stw	r5,-12(fp)
  803038:	e1bffe15 	stw	r6,-8(fp)
  80303c:	e1ffff15 	stw	r7,-4(fp)
	unsigned int fifospace;
	int count = 0;
  803040:	e03ffa15 	stw	zero,-24(fp)
	while ( count < len ) 
  803044:	00002706 	br	8030e4 <alt_up_audio_read_fifo+0xc0>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  803048:	e0bffc17 	ldw	r2,-16(fp)
  80304c:	10800a17 	ldw	r2,40(r2)
  803050:	10800104 	addi	r2,r2,4
  803054:	10800037 	ldwio	r2,0(r2)
  803058:	e0bffb15 	stw	r2,-20(fp)
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
  80305c:	e0bfff17 	ldw	r2,-4(fp)
  803060:	1000041e 	bne	r2,zero,803074 <alt_up_audio_read_fifo+0x50>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
  803064:	e0bffb17 	ldw	r2,-20(fp)
  803068:	10bfc00c 	andi	r2,r2,65280
			:
  80306c:	1004d23a 	srli	r2,r2,8
  803070:	00000206 	br	80307c <alt_up_audio_read_fifo+0x58>
  803074:	e0bffb17 	ldw	r2,-20(fp)
  803078:	10803fcc 	andi	r2,r2,255
	while ( count < len ) 
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  80307c:	e0bffb15 	stw	r2,-20(fp)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
  803080:	e0bffb17 	ldw	r2,-20(fp)
  803084:	10001626 	beq	r2,zero,8030e0 <alt_up_audio_read_fifo+0xbc>
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
  803088:	e0bffa17 	ldw	r2,-24(fp)
  80308c:	1085883a 	add	r2,r2,r2
  803090:	1085883a 	add	r2,r2,r2
  803094:	1007883a 	mov	r3,r2
  803098:	e0bffd17 	ldw	r2,-12(fp)
  80309c:	10c5883a 	add	r2,r2,r3
  8030a0:	e0ffff17 	ldw	r3,-4(fp)
  8030a4:	1800051e 	bne	r3,zero,8030bc <alt_up_audio_read_fifo+0x98>
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
  8030a8:	e0fffc17 	ldw	r3,-16(fp)
  8030ac:	18c00a17 	ldw	r3,40(r3)
  8030b0:	18c00204 	addi	r3,r3,8
  8030b4:	18c00037 	ldwio	r3,0(r3)
  8030b8:	00000406 	br	8030cc <alt_up_audio_read_fifo+0xa8>
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
  8030bc:	e0fffc17 	ldw	r3,-16(fp)
  8030c0:	18c00a17 	ldw	r3,40(r3)
  8030c4:	18c00304 	addi	r3,r3,12
  8030c8:	18c00037 	ldwio	r3,0(r3)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
  8030cc:	10c00015 	stw	r3,0(r2)
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
			count ++;
  8030d0:	e0bffa17 	ldw	r2,-24(fp)
  8030d4:	10800044 	addi	r2,r2,1
  8030d8:	e0bffa15 	stw	r2,-24(fp)
  8030dc:	00000106 	br	8030e4 <alt_up_audio_read_fifo+0xc0>
		}
		else
		{
			// no more data to read
			break;
  8030e0:	00000306 	br	8030f0 <alt_up_audio_read_fifo+0xcc>

int alt_up_audio_read_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
	while ( count < len ) 
  8030e4:	e0fffa17 	ldw	r3,-24(fp)
  8030e8:	e0bffe17 	ldw	r2,-8(fp)
  8030ec:	18bfd616 	blt	r3,r2,803048 <__alt_data_end+0xff803048>
		{
			// no more data to read
			break;
		}
	}
	return count;
  8030f0:	e0bffa17 	ldw	r2,-24(fp)
}
  8030f4:	e037883a 	mov	sp,fp
  8030f8:	df000017 	ldw	fp,0(sp)
  8030fc:	dec00104 	addi	sp,sp,4
  803100:	f800283a 	ret

00803104 <alt_up_audio_write_fifo>:

int alt_up_audio_write_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
  803104:	defff904 	addi	sp,sp,-28
  803108:	df000615 	stw	fp,24(sp)
  80310c:	df000604 	addi	fp,sp,24
  803110:	e13ffc15 	stw	r4,-16(fp)
  803114:	e17ffd15 	stw	r5,-12(fp)
  803118:	e1bffe15 	stw	r6,-8(fp)
  80311c:	e1ffff15 	stw	r7,-4(fp)
	unsigned int fifospace;
	int count = 0;
  803120:	e03ffa15 	stw	zero,-24(fp)
	while ( count < len ) 
  803124:	00003106 	br	8031ec <alt_up_audio_write_fifo+0xe8>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  803128:	e0bffc17 	ldw	r2,-16(fp)
  80312c:	10800a17 	ldw	r2,40(r2)
  803130:	10800104 	addi	r2,r2,4
  803134:	10800037 	ldwio	r2,0(r2)
  803138:	e0bffb15 	stw	r2,-20(fp)
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  80313c:	e0bfff17 	ldw	r2,-4(fp)
  803140:	1000031e 	bne	r2,zero,803150 <alt_up_audio_write_fifo+0x4c>
  803144:	e0bffb17 	ldw	r2,-20(fp)
  803148:	1004d63a 	srli	r2,r2,24
  80314c:	00000306 	br	80315c <alt_up_audio_write_fifo+0x58>
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
  803150:	e0bffb17 	ldw	r2,-20(fp)
  803154:	10803fec 	andhi	r2,r2,255
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  803158:	1004d43a 	srli	r2,r2,16
	while ( count < len ) 
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  80315c:	e0bffb15 	stw	r2,-20(fp)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
		if (fifospace > 0) 
  803160:	e0bffb17 	ldw	r2,-20(fp)
  803164:	10002026 	beq	r2,zero,8031e8 <alt_up_audio_write_fifo+0xe4>
		{
			if (channel == ALT_UP_AUDIO_LEFT) 
  803168:	e0bfff17 	ldw	r2,-4(fp)
  80316c:	10000f1e 	bne	r2,zero,8031ac <alt_up_audio_write_fifo+0xa8>
				IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, buf[count++]);
  803170:	e0bffc17 	ldw	r2,-16(fp)
  803174:	10800a17 	ldw	r2,40(r2)
  803178:	10800204 	addi	r2,r2,8
  80317c:	1009883a 	mov	r4,r2
  803180:	e0bffa17 	ldw	r2,-24(fp)
  803184:	10c00044 	addi	r3,r2,1
  803188:	e0fffa15 	stw	r3,-24(fp)
  80318c:	1085883a 	add	r2,r2,r2
  803190:	1085883a 	add	r2,r2,r2
  803194:	1007883a 	mov	r3,r2
  803198:	e0bffd17 	ldw	r2,-12(fp)
  80319c:	10c5883a 	add	r2,r2,r3
  8031a0:	10800017 	ldw	r2,0(r2)
  8031a4:	20800035 	stwio	r2,0(r4)
  8031a8:	00001006 	br	8031ec <alt_up_audio_write_fifo+0xe8>
			else
				IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, buf[count++]);
  8031ac:	e0bffc17 	ldw	r2,-16(fp)
  8031b0:	10800a17 	ldw	r2,40(r2)
  8031b4:	10800304 	addi	r2,r2,12
  8031b8:	1009883a 	mov	r4,r2
  8031bc:	e0bffa17 	ldw	r2,-24(fp)
  8031c0:	10c00044 	addi	r3,r2,1
  8031c4:	e0fffa15 	stw	r3,-24(fp)
  8031c8:	1085883a 	add	r2,r2,r2
  8031cc:	1085883a 	add	r2,r2,r2
  8031d0:	1007883a 	mov	r3,r2
  8031d4:	e0bffd17 	ldw	r2,-12(fp)
  8031d8:	10c5883a 	add	r2,r2,r3
  8031dc:	10800017 	ldw	r2,0(r2)
  8031e0:	20800035 	stwio	r2,0(r4)
  8031e4:	00000106 	br	8031ec <alt_up_audio_write_fifo+0xe8>
		}
		else
		{
			// no more space to write
			break;
  8031e8:	00000306 	br	8031f8 <alt_up_audio_write_fifo+0xf4>

int alt_up_audio_write_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
	while ( count < len ) 
  8031ec:	e0fffa17 	ldw	r3,-24(fp)
  8031f0:	e0bffe17 	ldw	r2,-8(fp)
  8031f4:	18bfcc16 	blt	r3,r2,803128 <__alt_data_end+0xff803128>
		{
			// no more space to write
			break;
		}
	}
	return count;
  8031f8:	e0bffa17 	ldw	r2,-24(fp)
}
  8031fc:	e037883a 	mov	sp,fp
  803200:	df000017 	ldw	fp,0(sp)
  803204:	dec00104 	addi	sp,sp,4
  803208:	f800283a 	ret

0080320c <alt_up_audio_read_fifo_head>:

unsigned int alt_up_audio_read_fifo_head(alt_up_audio_dev *audio, int channel)
{
  80320c:	defffd04 	addi	sp,sp,-12
  803210:	df000215 	stw	fp,8(sp)
  803214:	df000204 	addi	fp,sp,8
  803218:	e13ffe15 	stw	r4,-8(fp)
  80321c:	e17fff15 	stw	r5,-4(fp)
	return ( (channel == ALT_UP_AUDIO_LEFT) ?  IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
  803220:	e0bfff17 	ldw	r2,-4(fp)
  803224:	1000051e 	bne	r2,zero,80323c <alt_up_audio_read_fifo_head+0x30>
  803228:	e0bffe17 	ldw	r2,-8(fp)
  80322c:	10800a17 	ldw	r2,40(r2)
  803230:	10800204 	addi	r2,r2,8
  803234:	10800037 	ldwio	r2,0(r2)
  803238:	00000406 	br	80324c <alt_up_audio_read_fifo_head+0x40>
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base) );
  80323c:	e0bffe17 	ldw	r2,-8(fp)
  803240:	10800a17 	ldw	r2,40(r2)
  803244:	10800304 	addi	r2,r2,12
  803248:	10800037 	ldwio	r2,0(r2)
}
  80324c:	e037883a 	mov	sp,fp
  803250:	df000017 	ldw	fp,0(sp)
  803254:	dec00104 	addi	sp,sp,4
  803258:	f800283a 	ret

0080325c <alt_up_audio_write_fifo_head>:

void alt_up_audio_write_fifo_head(alt_up_audio_dev *audio, unsigned int data, int channel)
{
  80325c:	defffc04 	addi	sp,sp,-16
  803260:	df000315 	stw	fp,12(sp)
  803264:	df000304 	addi	fp,sp,12
  803268:	e13ffd15 	stw	r4,-12(fp)
  80326c:	e17ffe15 	stw	r5,-8(fp)
  803270:	e1bfff15 	stw	r6,-4(fp)
	if (channel == ALT_UP_AUDIO_LEFT) 
  803274:	e0bfff17 	ldw	r2,-4(fp)
  803278:	1000071e 	bne	r2,zero,803298 <alt_up_audio_write_fifo_head+0x3c>
		IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, data);
  80327c:	e0bffd17 	ldw	r2,-12(fp)
  803280:	10800a17 	ldw	r2,40(r2)
  803284:	10800204 	addi	r2,r2,8
  803288:	1007883a 	mov	r3,r2
  80328c:	e0bffe17 	ldw	r2,-8(fp)
  803290:	18800035 	stwio	r2,0(r3)
  803294:	00000606 	br	8032b0 <alt_up_audio_write_fifo_head+0x54>
	else
		IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, data);
  803298:	e0bffd17 	ldw	r2,-12(fp)
  80329c:	10800a17 	ldw	r2,40(r2)
  8032a0:	10800304 	addi	r2,r2,12
  8032a4:	1007883a 	mov	r3,r2
  8032a8:	e0bffe17 	ldw	r2,-8(fp)
  8032ac:	18800035 	stwio	r2,0(r3)
}
  8032b0:	e037883a 	mov	sp,fp
  8032b4:	df000017 	ldw	fp,0(sp)
  8032b8:	dec00104 	addi	sp,sp,4
  8032bc:	f800283a 	ret

008032c0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  8032c0:	defff504 	addi	sp,sp,-44
  8032c4:	df000a15 	stw	fp,40(sp)
  8032c8:	df000a04 	addi	fp,sp,40
  8032cc:	e13ffc15 	stw	r4,-16(fp)
  8032d0:	e17ffd15 	stw	r5,-12(fp)
  8032d4:	e1bffe15 	stw	r6,-8(fp)
  8032d8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  8032dc:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  8032e0:	00802074 	movhi	r2,129
  8032e4:	10ab4104 	addi	r2,r2,-21244
  8032e8:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  8032ec:	10003f26 	beq	r2,zero,8033ec <alt_alarm_start+0x12c>
  {
    if (alarm)
  8032f0:	e0bffc17 	ldw	r2,-16(fp)
  8032f4:	10003b26 	beq	r2,zero,8033e4 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
  8032f8:	e0bffc17 	ldw	r2,-16(fp)
  8032fc:	e0fffe17 	ldw	r3,-8(fp)
  803300:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  803304:	e0bffc17 	ldw	r2,-16(fp)
  803308:	e0ffff17 	ldw	r3,-4(fp)
  80330c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803310:	0005303a 	rdctl	r2,status
  803314:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803318:	e0fff817 	ldw	r3,-32(fp)
  80331c:	00bfff84 	movi	r2,-2
  803320:	1884703a 	and	r2,r3,r2
  803324:	1001703a 	wrctl	status,r2
  
  return context;
  803328:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  80332c:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  803330:	00802074 	movhi	r2,129
  803334:	10ab4204 	addi	r2,r2,-21240
  803338:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  80333c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  803340:	e0fffd17 	ldw	r3,-12(fp)
  803344:	e0bff617 	ldw	r2,-40(fp)
  803348:	1885883a 	add	r2,r3,r2
  80334c:	10c00044 	addi	r3,r2,1
  803350:	e0bffc17 	ldw	r2,-16(fp)
  803354:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  803358:	e0bffc17 	ldw	r2,-16(fp)
  80335c:	10c00217 	ldw	r3,8(r2)
  803360:	e0bff617 	ldw	r2,-40(fp)
  803364:	1880042e 	bgeu	r3,r2,803378 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
  803368:	e0bffc17 	ldw	r2,-16(fp)
  80336c:	00c00044 	movi	r3,1
  803370:	10c00405 	stb	r3,16(r2)
  803374:	00000206 	br	803380 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
  803378:	e0bffc17 	ldw	r2,-16(fp)
  80337c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  803380:	e0fffc17 	ldw	r3,-16(fp)
  803384:	00802074 	movhi	r2,129
  803388:	10a40704 	addi	r2,r2,-28644
  80338c:	e0bff915 	stw	r2,-28(fp)
  803390:	e0fffa15 	stw	r3,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  803394:	e0bffa17 	ldw	r2,-24(fp)
  803398:	e0fff917 	ldw	r3,-28(fp)
  80339c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  8033a0:	e0bff917 	ldw	r2,-28(fp)
  8033a4:	10c00017 	ldw	r3,0(r2)
  8033a8:	e0bffa17 	ldw	r2,-24(fp)
  8033ac:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  8033b0:	e0bff917 	ldw	r2,-28(fp)
  8033b4:	10800017 	ldw	r2,0(r2)
  8033b8:	e0fffa17 	ldw	r3,-24(fp)
  8033bc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  8033c0:	e0bff917 	ldw	r2,-28(fp)
  8033c4:	e0fffa17 	ldw	r3,-24(fp)
  8033c8:	10c00015 	stw	r3,0(r2)
  8033cc:	e0bff717 	ldw	r2,-36(fp)
  8033d0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8033d4:	e0bffb17 	ldw	r2,-20(fp)
  8033d8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  8033dc:	0005883a 	mov	r2,zero
  8033e0:	00000306 	br	8033f0 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
  8033e4:	00bffa84 	movi	r2,-22
  8033e8:	00000106 	br	8033f0 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
  8033ec:	00bfde84 	movi	r2,-134
  }
}
  8033f0:	e037883a 	mov	sp,fp
  8033f4:	df000017 	ldw	fp,0(sp)
  8033f8:	dec00104 	addi	sp,sp,4
  8033fc:	f800283a 	ret

00803400 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803400:	defffe04 	addi	sp,sp,-8
  803404:	dfc00115 	stw	ra,4(sp)
  803408:	df000015 	stw	fp,0(sp)
  80340c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803410:	00802074 	movhi	r2,129
  803414:	10a40504 	addi	r2,r2,-28652
  803418:	10800017 	ldw	r2,0(r2)
  80341c:	10000526 	beq	r2,zero,803434 <alt_get_errno+0x34>
  803420:	00802074 	movhi	r2,129
  803424:	10a40504 	addi	r2,r2,-28652
  803428:	10800017 	ldw	r2,0(r2)
  80342c:	103ee83a 	callr	r2
  803430:	00000206 	br	80343c <alt_get_errno+0x3c>
  803434:	00802074 	movhi	r2,129
  803438:	10ab4404 	addi	r2,r2,-21232
}
  80343c:	e037883a 	mov	sp,fp
  803440:	dfc00117 	ldw	ra,4(sp)
  803444:	df000017 	ldw	fp,0(sp)
  803448:	dec00204 	addi	sp,sp,8
  80344c:	f800283a 	ret

00803450 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  803450:	defffb04 	addi	sp,sp,-20
  803454:	dfc00415 	stw	ra,16(sp)
  803458:	df000315 	stw	fp,12(sp)
  80345c:	df000304 	addi	fp,sp,12
  803460:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803464:	e0bfff17 	ldw	r2,-4(fp)
  803468:	10000616 	blt	r2,zero,803484 <close+0x34>
  80346c:	e0bfff17 	ldw	r2,-4(fp)
  803470:	10c00324 	muli	r3,r2,12
  803474:	00802074 	movhi	r2,129
  803478:	10a19404 	addi	r2,r2,-31152
  80347c:	1885883a 	add	r2,r3,r2
  803480:	00000106 	br	803488 <close+0x38>
  803484:	0005883a 	mov	r2,zero
  803488:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  80348c:	e0bffd17 	ldw	r2,-12(fp)
  803490:	10001926 	beq	r2,zero,8034f8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803494:	e0bffd17 	ldw	r2,-12(fp)
  803498:	10800017 	ldw	r2,0(r2)
  80349c:	10800417 	ldw	r2,16(r2)
  8034a0:	10000626 	beq	r2,zero,8034bc <close+0x6c>
  8034a4:	e0bffd17 	ldw	r2,-12(fp)
  8034a8:	10800017 	ldw	r2,0(r2)
  8034ac:	10800417 	ldw	r2,16(r2)
  8034b0:	e13ffd17 	ldw	r4,-12(fp)
  8034b4:	103ee83a 	callr	r2
  8034b8:	00000106 	br	8034c0 <close+0x70>
  8034bc:	0005883a 	mov	r2,zero
  8034c0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  8034c4:	e13fff17 	ldw	r4,-4(fp)
  8034c8:	0803d580 	call	803d58 <alt_release_fd>
    if (rval < 0)
  8034cc:	e0bffe17 	ldw	r2,-8(fp)
  8034d0:	1000070e 	bge	r2,zero,8034f0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
  8034d4:	08034000 	call	803400 <alt_get_errno>
  8034d8:	1007883a 	mov	r3,r2
  8034dc:	e0bffe17 	ldw	r2,-8(fp)
  8034e0:	0085c83a 	sub	r2,zero,r2
  8034e4:	18800015 	stw	r2,0(r3)
      return -1;
  8034e8:	00bfffc4 	movi	r2,-1
  8034ec:	00000706 	br	80350c <close+0xbc>
    }
    return 0;
  8034f0:	0005883a 	mov	r2,zero
  8034f4:	00000506 	br	80350c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8034f8:	08034000 	call	803400 <alt_get_errno>
  8034fc:	1007883a 	mov	r3,r2
  803500:	00801444 	movi	r2,81
  803504:	18800015 	stw	r2,0(r3)
    return -1;
  803508:	00bfffc4 	movi	r2,-1
  }
}
  80350c:	e037883a 	mov	sp,fp
  803510:	dfc00117 	ldw	ra,4(sp)
  803514:	df000017 	ldw	fp,0(sp)
  803518:	dec00204 	addi	sp,sp,8
  80351c:	f800283a 	ret

00803520 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  803520:	defffe04 	addi	sp,sp,-8
  803524:	df000115 	stw	fp,4(sp)
  803528:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80352c:	e03fff15 	stw	zero,-4(fp)
  803530:	00000506 	br	803548 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  803534:	e0bfff17 	ldw	r2,-4(fp)
  803538:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80353c:	e0bfff17 	ldw	r2,-4(fp)
  803540:	10800804 	addi	r2,r2,32
  803544:	e0bfff15 	stw	r2,-4(fp)
  803548:	e0bfff17 	ldw	r2,-4(fp)
  80354c:	10820030 	cmpltui	r2,r2,2048
  803550:	103ff81e 	bne	r2,zero,803534 <__alt_data_end+0xff803534>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  803554:	e037883a 	mov	sp,fp
  803558:	df000017 	ldw	fp,0(sp)
  80355c:	dec00104 	addi	sp,sp,4
  803560:	f800283a 	ret

00803564 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  803564:	defffc04 	addi	sp,sp,-16
  803568:	df000315 	stw	fp,12(sp)
  80356c:	df000304 	addi	fp,sp,12
  803570:	e13ffd15 	stw	r4,-12(fp)
  803574:	e17ffe15 	stw	r5,-8(fp)
  803578:	e1bfff15 	stw	r6,-4(fp)
  return len;
  80357c:	e0bfff17 	ldw	r2,-4(fp)
}
  803580:	e037883a 	mov	sp,fp
  803584:	df000017 	ldw	fp,0(sp)
  803588:	dec00104 	addi	sp,sp,4
  80358c:	f800283a 	ret

00803590 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803590:	defffe04 	addi	sp,sp,-8
  803594:	dfc00115 	stw	ra,4(sp)
  803598:	df000015 	stw	fp,0(sp)
  80359c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8035a0:	00802074 	movhi	r2,129
  8035a4:	10a40504 	addi	r2,r2,-28652
  8035a8:	10800017 	ldw	r2,0(r2)
  8035ac:	10000526 	beq	r2,zero,8035c4 <alt_get_errno+0x34>
  8035b0:	00802074 	movhi	r2,129
  8035b4:	10a40504 	addi	r2,r2,-28652
  8035b8:	10800017 	ldw	r2,0(r2)
  8035bc:	103ee83a 	callr	r2
  8035c0:	00000206 	br	8035cc <alt_get_errno+0x3c>
  8035c4:	00802074 	movhi	r2,129
  8035c8:	10ab4404 	addi	r2,r2,-21232
}
  8035cc:	e037883a 	mov	sp,fp
  8035d0:	dfc00117 	ldw	ra,4(sp)
  8035d4:	df000017 	ldw	fp,0(sp)
  8035d8:	dec00204 	addi	sp,sp,8
  8035dc:	f800283a 	ret

008035e0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  8035e0:	defffa04 	addi	sp,sp,-24
  8035e4:	dfc00515 	stw	ra,20(sp)
  8035e8:	df000415 	stw	fp,16(sp)
  8035ec:	df000404 	addi	fp,sp,16
  8035f0:	e13ffe15 	stw	r4,-8(fp)
  8035f4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  8035f8:	e0bffe17 	ldw	r2,-8(fp)
  8035fc:	10000326 	beq	r2,zero,80360c <alt_dev_llist_insert+0x2c>
  803600:	e0bffe17 	ldw	r2,-8(fp)
  803604:	10800217 	ldw	r2,8(r2)
  803608:	1000061e 	bne	r2,zero,803624 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  80360c:	08035900 	call	803590 <alt_get_errno>
  803610:	1007883a 	mov	r3,r2
  803614:	00800584 	movi	r2,22
  803618:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  80361c:	00bffa84 	movi	r2,-22
  803620:	00001306 	br	803670 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  803624:	e0bffe17 	ldw	r2,-8(fp)
  803628:	e0ffff17 	ldw	r3,-4(fp)
  80362c:	e0fffc15 	stw	r3,-16(fp)
  803630:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  803634:	e0bffd17 	ldw	r2,-12(fp)
  803638:	e0fffc17 	ldw	r3,-16(fp)
  80363c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  803640:	e0bffc17 	ldw	r2,-16(fp)
  803644:	10c00017 	ldw	r3,0(r2)
  803648:	e0bffd17 	ldw	r2,-12(fp)
  80364c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  803650:	e0bffc17 	ldw	r2,-16(fp)
  803654:	10800017 	ldw	r2,0(r2)
  803658:	e0fffd17 	ldw	r3,-12(fp)
  80365c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  803660:	e0bffc17 	ldw	r2,-16(fp)
  803664:	e0fffd17 	ldw	r3,-12(fp)
  803668:	10c00015 	stw	r3,0(r2)

  return 0;  
  80366c:	0005883a 	mov	r2,zero
}
  803670:	e037883a 	mov	sp,fp
  803674:	dfc00117 	ldw	ra,4(sp)
  803678:	df000017 	ldw	fp,0(sp)
  80367c:	dec00204 	addi	sp,sp,8
  803680:	f800283a 	ret

00803684 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  803684:	defffd04 	addi	sp,sp,-12
  803688:	dfc00215 	stw	ra,8(sp)
  80368c:	df000115 	stw	fp,4(sp)
  803690:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  803694:	00802034 	movhi	r2,128
  803698:	109c0d04 	addi	r2,r2,28724
  80369c:	e0bfff15 	stw	r2,-4(fp)
  8036a0:	00000606 	br	8036bc <_do_ctors+0x38>
        (*ctor) (); 
  8036a4:	e0bfff17 	ldw	r2,-4(fp)
  8036a8:	10800017 	ldw	r2,0(r2)
  8036ac:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  8036b0:	e0bfff17 	ldw	r2,-4(fp)
  8036b4:	10bfff04 	addi	r2,r2,-4
  8036b8:	e0bfff15 	stw	r2,-4(fp)
  8036bc:	e0ffff17 	ldw	r3,-4(fp)
  8036c0:	00802034 	movhi	r2,128
  8036c4:	109c0e04 	addi	r2,r2,28728
  8036c8:	18bff62e 	bgeu	r3,r2,8036a4 <__alt_data_end+0xff8036a4>
        (*ctor) (); 
}
  8036cc:	e037883a 	mov	sp,fp
  8036d0:	dfc00117 	ldw	ra,4(sp)
  8036d4:	df000017 	ldw	fp,0(sp)
  8036d8:	dec00204 	addi	sp,sp,8
  8036dc:	f800283a 	ret

008036e0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  8036e0:	defffd04 	addi	sp,sp,-12
  8036e4:	dfc00215 	stw	ra,8(sp)
  8036e8:	df000115 	stw	fp,4(sp)
  8036ec:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  8036f0:	00802034 	movhi	r2,128
  8036f4:	109c0d04 	addi	r2,r2,28724
  8036f8:	e0bfff15 	stw	r2,-4(fp)
  8036fc:	00000606 	br	803718 <_do_dtors+0x38>
        (*dtor) (); 
  803700:	e0bfff17 	ldw	r2,-4(fp)
  803704:	10800017 	ldw	r2,0(r2)
  803708:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  80370c:	e0bfff17 	ldw	r2,-4(fp)
  803710:	10bfff04 	addi	r2,r2,-4
  803714:	e0bfff15 	stw	r2,-4(fp)
  803718:	e0ffff17 	ldw	r3,-4(fp)
  80371c:	00802034 	movhi	r2,128
  803720:	109c0e04 	addi	r2,r2,28728
  803724:	18bff62e 	bgeu	r3,r2,803700 <__alt_data_end+0xff803700>
        (*dtor) (); 
}
  803728:	e037883a 	mov	sp,fp
  80372c:	dfc00117 	ldw	ra,4(sp)
  803730:	df000017 	ldw	fp,0(sp)
  803734:	dec00204 	addi	sp,sp,8
  803738:	f800283a 	ret

0080373c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  80373c:	defffa04 	addi	sp,sp,-24
  803740:	dfc00515 	stw	ra,20(sp)
  803744:	df000415 	stw	fp,16(sp)
  803748:	df000404 	addi	fp,sp,16
  80374c:	e13ffe15 	stw	r4,-8(fp)
  803750:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  803754:	e0bfff17 	ldw	r2,-4(fp)
  803758:	10800017 	ldw	r2,0(r2)
  80375c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  803760:	e13ffe17 	ldw	r4,-8(fp)
  803764:	080487c0 	call	80487c <strlen>
  803768:	10800044 	addi	r2,r2,1
  80376c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  803770:	00000d06 	br	8037a8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  803774:	e0bffc17 	ldw	r2,-16(fp)
  803778:	10c00217 	ldw	r3,8(r2)
  80377c:	e0bffd17 	ldw	r2,-12(fp)
  803780:	1809883a 	mov	r4,r3
  803784:	e17ffe17 	ldw	r5,-8(fp)
  803788:	100d883a 	mov	r6,r2
  80378c:	08044380 	call	804438 <memcmp>
  803790:	1000021e 	bne	r2,zero,80379c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  803794:	e0bffc17 	ldw	r2,-16(fp)
  803798:	00000706 	br	8037b8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  80379c:	e0bffc17 	ldw	r2,-16(fp)
  8037a0:	10800017 	ldw	r2,0(r2)
  8037a4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8037a8:	e0fffc17 	ldw	r3,-16(fp)
  8037ac:	e0bfff17 	ldw	r2,-4(fp)
  8037b0:	18bff01e 	bne	r3,r2,803774 <__alt_data_end+0xff803774>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  8037b4:	0005883a 	mov	r2,zero
}
  8037b8:	e037883a 	mov	sp,fp
  8037bc:	dfc00117 	ldw	ra,4(sp)
  8037c0:	df000017 	ldw	fp,0(sp)
  8037c4:	dec00204 	addi	sp,sp,8
  8037c8:	f800283a 	ret

008037cc <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  8037cc:	defffe04 	addi	sp,sp,-8
  8037d0:	dfc00115 	stw	ra,4(sp)
  8037d4:	df000015 	stw	fp,0(sp)
  8037d8:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  8037dc:	0009883a 	mov	r4,zero
  8037e0:	01440004 	movi	r5,4096
  8037e4:	08042c40 	call	8042c4 <alt_icache_flush>
#endif
}
  8037e8:	e037883a 	mov	sp,fp
  8037ec:	dfc00117 	ldw	ra,4(sp)
  8037f0:	df000017 	ldw	fp,0(sp)
  8037f4:	dec00204 	addi	sp,sp,8
  8037f8:	f800283a 	ret

008037fc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  8037fc:	defff904 	addi	sp,sp,-28
  803800:	dfc00615 	stw	ra,24(sp)
  803804:	df000515 	stw	fp,20(sp)
  803808:	df000504 	addi	fp,sp,20
  80380c:	e13ffc15 	stw	r4,-16(fp)
  803810:	e17ffd15 	stw	r5,-12(fp)
  803814:	e1bffe15 	stw	r6,-8(fp)
  803818:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80381c:	e13ffd17 	ldw	r4,-12(fp)
  803820:	e17ffe17 	ldw	r5,-8(fp)
  803824:	e1bfff17 	ldw	r6,-4(fp)
  803828:	0803c000 	call	803c00 <open>
  80382c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  803830:	e0bffb17 	ldw	r2,-20(fp)
  803834:	10001c16 	blt	r2,zero,8038a8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  803838:	00802074 	movhi	r2,129
  80383c:	10a19404 	addi	r2,r2,-31152
  803840:	e0fffb17 	ldw	r3,-20(fp)
  803844:	18c00324 	muli	r3,r3,12
  803848:	10c5883a 	add	r2,r2,r3
  80384c:	10c00017 	ldw	r3,0(r2)
  803850:	e0bffc17 	ldw	r2,-16(fp)
  803854:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  803858:	00802074 	movhi	r2,129
  80385c:	10a19404 	addi	r2,r2,-31152
  803860:	e0fffb17 	ldw	r3,-20(fp)
  803864:	18c00324 	muli	r3,r3,12
  803868:	18c00104 	addi	r3,r3,4
  80386c:	10c5883a 	add	r2,r2,r3
  803870:	10c00017 	ldw	r3,0(r2)
  803874:	e0bffc17 	ldw	r2,-16(fp)
  803878:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  80387c:	00802074 	movhi	r2,129
  803880:	10a19404 	addi	r2,r2,-31152
  803884:	e0fffb17 	ldw	r3,-20(fp)
  803888:	18c00324 	muli	r3,r3,12
  80388c:	18c00204 	addi	r3,r3,8
  803890:	10c5883a 	add	r2,r2,r3
  803894:	10c00017 	ldw	r3,0(r2)
  803898:	e0bffc17 	ldw	r2,-16(fp)
  80389c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  8038a0:	e13ffb17 	ldw	r4,-20(fp)
  8038a4:	0803d580 	call	803d58 <alt_release_fd>
  }
} 
  8038a8:	e037883a 	mov	sp,fp
  8038ac:	dfc00117 	ldw	ra,4(sp)
  8038b0:	df000017 	ldw	fp,0(sp)
  8038b4:	dec00204 	addi	sp,sp,8
  8038b8:	f800283a 	ret

008038bc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  8038bc:	defffb04 	addi	sp,sp,-20
  8038c0:	dfc00415 	stw	ra,16(sp)
  8038c4:	df000315 	stw	fp,12(sp)
  8038c8:	df000304 	addi	fp,sp,12
  8038cc:	e13ffd15 	stw	r4,-12(fp)
  8038d0:	e17ffe15 	stw	r5,-8(fp)
  8038d4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  8038d8:	01002074 	movhi	r4,129
  8038dc:	21219704 	addi	r4,r4,-31140
  8038e0:	e17ffd17 	ldw	r5,-12(fp)
  8038e4:	01800044 	movi	r6,1
  8038e8:	01c07fc4 	movi	r7,511
  8038ec:	08037fc0 	call	8037fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  8038f0:	01002074 	movhi	r4,129
  8038f4:	21219404 	addi	r4,r4,-31152
  8038f8:	e17ffe17 	ldw	r5,-8(fp)
  8038fc:	000d883a 	mov	r6,zero
  803900:	01c07fc4 	movi	r7,511
  803904:	08037fc0 	call	8037fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  803908:	01002074 	movhi	r4,129
  80390c:	21219a04 	addi	r4,r4,-31128
  803910:	e17fff17 	ldw	r5,-4(fp)
  803914:	01800044 	movi	r6,1
  803918:	01c07fc4 	movi	r7,511
  80391c:	08037fc0 	call	8037fc <alt_open_fd>
}  
  803920:	e037883a 	mov	sp,fp
  803924:	dfc00117 	ldw	ra,4(sp)
  803928:	df000017 	ldw	fp,0(sp)
  80392c:	dec00204 	addi	sp,sp,8
  803930:	f800283a 	ret

00803934 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  803934:	defff004 	addi	sp,sp,-64
  803938:	df000f15 	stw	fp,60(sp)
  80393c:	df000f04 	addi	fp,sp,60
  803940:	e13ffd15 	stw	r4,-12(fp)
  803944:	e17ffe15 	stw	r5,-8(fp)
  803948:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  80394c:	00bffa84 	movi	r2,-22
  803950:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  803954:	e0bffd17 	ldw	r2,-12(fp)
  803958:	10800828 	cmpgeui	r2,r2,32
  80395c:	10005c1e 	bne	r2,zero,803ad0 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803960:	0005303a 	rdctl	r2,status
  803964:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803968:	e0fff317 	ldw	r3,-52(fp)
  80396c:	00bfff84 	movi	r2,-2
  803970:	1884703a 	and	r2,r3,r2
  803974:	1001703a 	wrctl	status,r2
  
  return context;
  803978:	e0bff317 	ldw	r2,-52(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  80397c:	e0bff215 	stw	r2,-56(fp)

    alt_irq[id].handler = handler;
  803980:	00802074 	movhi	r2,129
  803984:	10ab5204 	addi	r2,r2,-21176
  803988:	e0fffd17 	ldw	r3,-12(fp)
  80398c:	180690fa 	slli	r3,r3,3
  803990:	10c5883a 	add	r2,r2,r3
  803994:	e0ffff17 	ldw	r3,-4(fp)
  803998:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  80399c:	00802074 	movhi	r2,129
  8039a0:	10ab5204 	addi	r2,r2,-21176
  8039a4:	e0fffd17 	ldw	r3,-12(fp)
  8039a8:	180690fa 	slli	r3,r3,3
  8039ac:	18c00104 	addi	r3,r3,4
  8039b0:	10c5883a 	add	r2,r2,r3
  8039b4:	e0fffe17 	ldw	r3,-8(fp)
  8039b8:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  8039bc:	e0bfff17 	ldw	r2,-4(fp)
  8039c0:	10001f26 	beq	r2,zero,803a40 <alt_irq_register+0x10c>
  8039c4:	e0bffd17 	ldw	r2,-12(fp)
  8039c8:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8039cc:	0005303a 	rdctl	r2,status
  8039d0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8039d4:	e0fff517 	ldw	r3,-44(fp)
  8039d8:	00bfff84 	movi	r2,-2
  8039dc:	1884703a 	and	r2,r3,r2
  8039e0:	1001703a 	wrctl	status,r2
  
  return context;
  8039e4:	e0bff517 	ldw	r2,-44(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8039e8:	e0bff615 	stw	r2,-40(fp)

  alt_irq_active |= (1 << id);
  8039ec:	e0bff417 	ldw	r2,-48(fp)
  8039f0:	00c00044 	movi	r3,1
  8039f4:	1884983a 	sll	r2,r3,r2
  8039f8:	1007883a 	mov	r3,r2
  8039fc:	00802074 	movhi	r2,129
  803a00:	10ab4004 	addi	r2,r2,-21248
  803a04:	10800017 	ldw	r2,0(r2)
  803a08:	1886b03a 	or	r3,r3,r2
  803a0c:	00802074 	movhi	r2,129
  803a10:	10ab4004 	addi	r2,r2,-21248
  803a14:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803a18:	00802074 	movhi	r2,129
  803a1c:	10ab4004 	addi	r2,r2,-21248
  803a20:	10800017 	ldw	r2,0(r2)
  803a24:	100170fa 	wrctl	ienable,r2
  803a28:	e0bff617 	ldw	r2,-40(fp)
  803a2c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803a30:	e0bff717 	ldw	r2,-36(fp)
  803a34:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  803a38:	0005883a 	mov	r2,zero
  803a3c:	00001f06 	br	803abc <alt_irq_register+0x188>
  803a40:	e0bffd17 	ldw	r2,-12(fp)
  803a44:	e0bff815 	stw	r2,-32(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803a48:	0005303a 	rdctl	r2,status
  803a4c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803a50:	e0fff917 	ldw	r3,-28(fp)
  803a54:	00bfff84 	movi	r2,-2
  803a58:	1884703a 	and	r2,r3,r2
  803a5c:	1001703a 	wrctl	status,r2
  
  return context;
  803a60:	e0bff917 	ldw	r2,-28(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  803a64:	e0bffa15 	stw	r2,-24(fp)

  alt_irq_active &= ~(1 << id);
  803a68:	e0bff817 	ldw	r2,-32(fp)
  803a6c:	00c00044 	movi	r3,1
  803a70:	1884983a 	sll	r2,r3,r2
  803a74:	0084303a 	nor	r2,zero,r2
  803a78:	1007883a 	mov	r3,r2
  803a7c:	00802074 	movhi	r2,129
  803a80:	10ab4004 	addi	r2,r2,-21248
  803a84:	10800017 	ldw	r2,0(r2)
  803a88:	1886703a 	and	r3,r3,r2
  803a8c:	00802074 	movhi	r2,129
  803a90:	10ab4004 	addi	r2,r2,-21248
  803a94:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803a98:	00802074 	movhi	r2,129
  803a9c:	10ab4004 	addi	r2,r2,-21248
  803aa0:	10800017 	ldw	r2,0(r2)
  803aa4:	100170fa 	wrctl	ienable,r2
  803aa8:	e0bffa17 	ldw	r2,-24(fp)
  803aac:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803ab0:	e0bffb17 	ldw	r2,-20(fp)
  803ab4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  803ab8:	0005883a 	mov	r2,zero
  803abc:	e0bff115 	stw	r2,-60(fp)
  803ac0:	e0bff217 	ldw	r2,-56(fp)
  803ac4:	e0bffc15 	stw	r2,-16(fp)
  803ac8:	e0bffc17 	ldw	r2,-16(fp)
  803acc:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  803ad0:	e0bff117 	ldw	r2,-60(fp)
}
  803ad4:	e037883a 	mov	sp,fp
  803ad8:	df000017 	ldw	fp,0(sp)
  803adc:	dec00104 	addi	sp,sp,4
  803ae0:	f800283a 	ret

00803ae4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803ae4:	defffe04 	addi	sp,sp,-8
  803ae8:	dfc00115 	stw	ra,4(sp)
  803aec:	df000015 	stw	fp,0(sp)
  803af0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803af4:	00802074 	movhi	r2,129
  803af8:	10a40504 	addi	r2,r2,-28652
  803afc:	10800017 	ldw	r2,0(r2)
  803b00:	10000526 	beq	r2,zero,803b18 <alt_get_errno+0x34>
  803b04:	00802074 	movhi	r2,129
  803b08:	10a40504 	addi	r2,r2,-28652
  803b0c:	10800017 	ldw	r2,0(r2)
  803b10:	103ee83a 	callr	r2
  803b14:	00000206 	br	803b20 <alt_get_errno+0x3c>
  803b18:	00802074 	movhi	r2,129
  803b1c:	10ab4404 	addi	r2,r2,-21232
}
  803b20:	e037883a 	mov	sp,fp
  803b24:	dfc00117 	ldw	ra,4(sp)
  803b28:	df000017 	ldw	fp,0(sp)
  803b2c:	dec00204 	addi	sp,sp,8
  803b30:	f800283a 	ret

00803b34 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  803b34:	defffd04 	addi	sp,sp,-12
  803b38:	df000215 	stw	fp,8(sp)
  803b3c:	df000204 	addi	fp,sp,8
  803b40:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  803b44:	e0bfff17 	ldw	r2,-4(fp)
  803b48:	10800217 	ldw	r2,8(r2)
  803b4c:	10d00034 	orhi	r3,r2,16384
  803b50:	e0bfff17 	ldw	r2,-4(fp)
  803b54:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  803b58:	e03ffe15 	stw	zero,-8(fp)
  803b5c:	00001d06 	br	803bd4 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  803b60:	00802074 	movhi	r2,129
  803b64:	10a19404 	addi	r2,r2,-31152
  803b68:	e0fffe17 	ldw	r3,-8(fp)
  803b6c:	18c00324 	muli	r3,r3,12
  803b70:	10c5883a 	add	r2,r2,r3
  803b74:	10c00017 	ldw	r3,0(r2)
  803b78:	e0bfff17 	ldw	r2,-4(fp)
  803b7c:	10800017 	ldw	r2,0(r2)
  803b80:	1880111e 	bne	r3,r2,803bc8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  803b84:	00802074 	movhi	r2,129
  803b88:	10a19404 	addi	r2,r2,-31152
  803b8c:	e0fffe17 	ldw	r3,-8(fp)
  803b90:	18c00324 	muli	r3,r3,12
  803b94:	18c00204 	addi	r3,r3,8
  803b98:	10c5883a 	add	r2,r2,r3
  803b9c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  803ba0:	1000090e 	bge	r2,zero,803bc8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  803ba4:	e0bffe17 	ldw	r2,-8(fp)
  803ba8:	10c00324 	muli	r3,r2,12
  803bac:	00802074 	movhi	r2,129
  803bb0:	10a19404 	addi	r2,r2,-31152
  803bb4:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  803bb8:	e0bfff17 	ldw	r2,-4(fp)
  803bbc:	18800226 	beq	r3,r2,803bc8 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  803bc0:	00bffcc4 	movi	r2,-13
  803bc4:	00000a06 	br	803bf0 <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  803bc8:	e0bffe17 	ldw	r2,-8(fp)
  803bcc:	10800044 	addi	r2,r2,1
  803bd0:	e0bffe15 	stw	r2,-8(fp)
  803bd4:	00802074 	movhi	r2,129
  803bd8:	10a40404 	addi	r2,r2,-28656
  803bdc:	10800017 	ldw	r2,0(r2)
  803be0:	1007883a 	mov	r3,r2
  803be4:	e0bffe17 	ldw	r2,-8(fp)
  803be8:	18bfdd2e 	bgeu	r3,r2,803b60 <__alt_data_end+0xff803b60>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  803bec:	0005883a 	mov	r2,zero
}
  803bf0:	e037883a 	mov	sp,fp
  803bf4:	df000017 	ldw	fp,0(sp)
  803bf8:	dec00104 	addi	sp,sp,4
  803bfc:	f800283a 	ret

00803c00 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  803c00:	defff604 	addi	sp,sp,-40
  803c04:	dfc00915 	stw	ra,36(sp)
  803c08:	df000815 	stw	fp,32(sp)
  803c0c:	df000804 	addi	fp,sp,32
  803c10:	e13ffd15 	stw	r4,-12(fp)
  803c14:	e17ffe15 	stw	r5,-8(fp)
  803c18:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  803c1c:	00bfffc4 	movi	r2,-1
  803c20:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  803c24:	00bffb44 	movi	r2,-19
  803c28:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  803c2c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  803c30:	e13ffd17 	ldw	r4,-12(fp)
  803c34:	01402074 	movhi	r5,129
  803c38:	29640204 	addi	r5,r5,-28664
  803c3c:	080373c0 	call	80373c <alt_find_dev>
  803c40:	e0bff815 	stw	r2,-32(fp)
  803c44:	e0bff817 	ldw	r2,-32(fp)
  803c48:	1000051e 	bne	r2,zero,803c60 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  803c4c:	e13ffd17 	ldw	r4,-12(fp)
  803c50:	08040fc0 	call	8040fc <alt_find_file>
  803c54:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  803c58:	00800044 	movi	r2,1
  803c5c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  803c60:	e0bff817 	ldw	r2,-32(fp)
  803c64:	10002926 	beq	r2,zero,803d0c <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
  803c68:	e13ff817 	ldw	r4,-32(fp)
  803c6c:	08042100 	call	804210 <alt_get_fd>
  803c70:	e0bff915 	stw	r2,-28(fp)
  803c74:	e0bff917 	ldw	r2,-28(fp)
  803c78:	1000030e 	bge	r2,zero,803c88 <open+0x88>
    {
      status = index;
  803c7c:	e0bff917 	ldw	r2,-28(fp)
  803c80:	e0bffa15 	stw	r2,-24(fp)
  803c84:	00002306 	br	803d14 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
  803c88:	e0bff917 	ldw	r2,-28(fp)
  803c8c:	10c00324 	muli	r3,r2,12
  803c90:	00802074 	movhi	r2,129
  803c94:	10a19404 	addi	r2,r2,-31152
  803c98:	1885883a 	add	r2,r3,r2
  803c9c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  803ca0:	e0fffe17 	ldw	r3,-8(fp)
  803ca4:	00900034 	movhi	r2,16384
  803ca8:	10bfffc4 	addi	r2,r2,-1
  803cac:	1886703a 	and	r3,r3,r2
  803cb0:	e0bffc17 	ldw	r2,-16(fp)
  803cb4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  803cb8:	e0bffb17 	ldw	r2,-20(fp)
  803cbc:	1000051e 	bne	r2,zero,803cd4 <open+0xd4>
  803cc0:	e13ffc17 	ldw	r4,-16(fp)
  803cc4:	0803b340 	call	803b34 <alt_file_locked>
  803cc8:	e0bffa15 	stw	r2,-24(fp)
  803ccc:	e0bffa17 	ldw	r2,-24(fp)
  803cd0:	10001016 	blt	r2,zero,803d14 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  803cd4:	e0bff817 	ldw	r2,-32(fp)
  803cd8:	10800317 	ldw	r2,12(r2)
  803cdc:	10000826 	beq	r2,zero,803d00 <open+0x100>
  803ce0:	e0bff817 	ldw	r2,-32(fp)
  803ce4:	10800317 	ldw	r2,12(r2)
  803ce8:	e13ffc17 	ldw	r4,-16(fp)
  803cec:	e17ffd17 	ldw	r5,-12(fp)
  803cf0:	e1bffe17 	ldw	r6,-8(fp)
  803cf4:	e1ffff17 	ldw	r7,-4(fp)
  803cf8:	103ee83a 	callr	r2
  803cfc:	00000106 	br	803d04 <open+0x104>
  803d00:	0005883a 	mov	r2,zero
  803d04:	e0bffa15 	stw	r2,-24(fp)
  803d08:	00000206 	br	803d14 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
  803d0c:	00bffb44 	movi	r2,-19
  803d10:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  803d14:	e0bffa17 	ldw	r2,-24(fp)
  803d18:	1000090e 	bge	r2,zero,803d40 <open+0x140>
  {
    alt_release_fd (index);  
  803d1c:	e13ff917 	ldw	r4,-28(fp)
  803d20:	0803d580 	call	803d58 <alt_release_fd>
    ALT_ERRNO = -status;
  803d24:	0803ae40 	call	803ae4 <alt_get_errno>
  803d28:	1007883a 	mov	r3,r2
  803d2c:	e0bffa17 	ldw	r2,-24(fp)
  803d30:	0085c83a 	sub	r2,zero,r2
  803d34:	18800015 	stw	r2,0(r3)
    return -1;
  803d38:	00bfffc4 	movi	r2,-1
  803d3c:	00000106 	br	803d44 <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
  803d40:	e0bff917 	ldw	r2,-28(fp)
}
  803d44:	e037883a 	mov	sp,fp
  803d48:	dfc00117 	ldw	ra,4(sp)
  803d4c:	df000017 	ldw	fp,0(sp)
  803d50:	dec00204 	addi	sp,sp,8
  803d54:	f800283a 	ret

00803d58 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  803d58:	defffe04 	addi	sp,sp,-8
  803d5c:	df000115 	stw	fp,4(sp)
  803d60:	df000104 	addi	fp,sp,4
  803d64:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  803d68:	e0bfff17 	ldw	r2,-4(fp)
  803d6c:	108000d0 	cmplti	r2,r2,3
  803d70:	10000d1e 	bne	r2,zero,803da8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  803d74:	00802074 	movhi	r2,129
  803d78:	10a19404 	addi	r2,r2,-31152
  803d7c:	e0ffff17 	ldw	r3,-4(fp)
  803d80:	18c00324 	muli	r3,r3,12
  803d84:	18c00204 	addi	r3,r3,8
  803d88:	10c5883a 	add	r2,r2,r3
  803d8c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  803d90:	00802074 	movhi	r2,129
  803d94:	10a19404 	addi	r2,r2,-31152
  803d98:	e0ffff17 	ldw	r3,-4(fp)
  803d9c:	18c00324 	muli	r3,r3,12
  803da0:	10c5883a 	add	r2,r2,r3
  803da4:	10000015 	stw	zero,0(r2)
  }
}
  803da8:	e037883a 	mov	sp,fp
  803dac:	df000017 	ldw	fp,0(sp)
  803db0:	dec00104 	addi	sp,sp,4
  803db4:	f800283a 	ret

00803db8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  803db8:	defffa04 	addi	sp,sp,-24
  803dbc:	df000515 	stw	fp,20(sp)
  803dc0:	df000504 	addi	fp,sp,20
  803dc4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803dc8:	0005303a 	rdctl	r2,status
  803dcc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803dd0:	e0fffc17 	ldw	r3,-16(fp)
  803dd4:	00bfff84 	movi	r2,-2
  803dd8:	1884703a 	and	r2,r3,r2
  803ddc:	1001703a 	wrctl	status,r2
  
  return context;
  803de0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  803de4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  803de8:	e0bfff17 	ldw	r2,-4(fp)
  803dec:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  803df0:	e0bffd17 	ldw	r2,-12(fp)
  803df4:	10800017 	ldw	r2,0(r2)
  803df8:	e0fffd17 	ldw	r3,-12(fp)
  803dfc:	18c00117 	ldw	r3,4(r3)
  803e00:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  803e04:	e0bffd17 	ldw	r2,-12(fp)
  803e08:	10800117 	ldw	r2,4(r2)
  803e0c:	e0fffd17 	ldw	r3,-12(fp)
  803e10:	18c00017 	ldw	r3,0(r3)
  803e14:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  803e18:	e0bffd17 	ldw	r2,-12(fp)
  803e1c:	e0fffd17 	ldw	r3,-12(fp)
  803e20:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  803e24:	e0bffd17 	ldw	r2,-12(fp)
  803e28:	e0fffd17 	ldw	r3,-12(fp)
  803e2c:	10c00015 	stw	r3,0(r2)
  803e30:	e0bffb17 	ldw	r2,-20(fp)
  803e34:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803e38:	e0bffe17 	ldw	r2,-8(fp)
  803e3c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  803e40:	e037883a 	mov	sp,fp
  803e44:	df000017 	ldw	fp,0(sp)
  803e48:	dec00104 	addi	sp,sp,4
  803e4c:	f800283a 	ret

00803e50 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  803e50:	defffb04 	addi	sp,sp,-20
  803e54:	dfc00415 	stw	ra,16(sp)
  803e58:	df000315 	stw	fp,12(sp)
  803e5c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  803e60:	d0a00817 	ldw	r2,-32736(gp)
  803e64:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  803e68:	d0a74317 	ldw	r2,-25332(gp)
  803e6c:	10800044 	addi	r2,r2,1
  803e70:	d0a74315 	stw	r2,-25332(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  803e74:	00002e06 	br	803f30 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  803e78:	e0bffd17 	ldw	r2,-12(fp)
  803e7c:	10800017 	ldw	r2,0(r2)
  803e80:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  803e84:	e0bffd17 	ldw	r2,-12(fp)
  803e88:	10800403 	ldbu	r2,16(r2)
  803e8c:	10803fcc 	andi	r2,r2,255
  803e90:	10000426 	beq	r2,zero,803ea4 <alt_tick+0x54>
  803e94:	d0a74317 	ldw	r2,-25332(gp)
  803e98:	1000021e 	bne	r2,zero,803ea4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  803e9c:	e0bffd17 	ldw	r2,-12(fp)
  803ea0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  803ea4:	e0bffd17 	ldw	r2,-12(fp)
  803ea8:	10800217 	ldw	r2,8(r2)
  803eac:	d0e74317 	ldw	r3,-25332(gp)
  803eb0:	18801d36 	bltu	r3,r2,803f28 <alt_tick+0xd8>
  803eb4:	e0bffd17 	ldw	r2,-12(fp)
  803eb8:	10800403 	ldbu	r2,16(r2)
  803ebc:	10803fcc 	andi	r2,r2,255
  803ec0:	1000191e 	bne	r2,zero,803f28 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  803ec4:	e0bffd17 	ldw	r2,-12(fp)
  803ec8:	10800317 	ldw	r2,12(r2)
  803ecc:	e0fffd17 	ldw	r3,-12(fp)
  803ed0:	18c00517 	ldw	r3,20(r3)
  803ed4:	1809883a 	mov	r4,r3
  803ed8:	103ee83a 	callr	r2
  803edc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  803ee0:	e0bfff17 	ldw	r2,-4(fp)
  803ee4:	1000031e 	bne	r2,zero,803ef4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  803ee8:	e13ffd17 	ldw	r4,-12(fp)
  803eec:	0803db80 	call	803db8 <alt_alarm_stop>
  803ef0:	00000d06 	br	803f28 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  803ef4:	e0bffd17 	ldw	r2,-12(fp)
  803ef8:	10c00217 	ldw	r3,8(r2)
  803efc:	e0bfff17 	ldw	r2,-4(fp)
  803f00:	1887883a 	add	r3,r3,r2
  803f04:	e0bffd17 	ldw	r2,-12(fp)
  803f08:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  803f0c:	e0bffd17 	ldw	r2,-12(fp)
  803f10:	10c00217 	ldw	r3,8(r2)
  803f14:	d0a74317 	ldw	r2,-25332(gp)
  803f18:	1880032e 	bgeu	r3,r2,803f28 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  803f1c:	e0bffd17 	ldw	r2,-12(fp)
  803f20:	00c00044 	movi	r3,1
  803f24:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  803f28:	e0bffe17 	ldw	r2,-8(fp)
  803f2c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  803f30:	e0fffd17 	ldw	r3,-12(fp)
  803f34:	d0a00804 	addi	r2,gp,-32736
  803f38:	18bfcf1e 	bne	r3,r2,803e78 <__alt_data_end+0xff803e78>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  803f3c:	0001883a 	nop
}
  803f40:	e037883a 	mov	sp,fp
  803f44:	dfc00117 	ldw	ra,4(sp)
  803f48:	df000017 	ldw	fp,0(sp)
  803f4c:	dec00204 	addi	sp,sp,8
  803f50:	f800283a 	ret

00803f54 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  803f54:	defffd04 	addi	sp,sp,-12
  803f58:	dfc00215 	stw	ra,8(sp)
  803f5c:	df000115 	stw	fp,4(sp)
  803f60:	df000104 	addi	fp,sp,4
  803f64:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  803f68:	e13fff17 	ldw	r4,-4(fp)
  803f6c:	0803fa40 	call	803fa4 <alt_busy_sleep>
}
  803f70:	e037883a 	mov	sp,fp
  803f74:	dfc00117 	ldw	ra,4(sp)
  803f78:	df000017 	ldw	fp,0(sp)
  803f7c:	dec00204 	addi	sp,sp,8
  803f80:	f800283a 	ret

00803f84 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  803f84:	deffff04 	addi	sp,sp,-4
  803f88:	df000015 	stw	fp,0(sp)
  803f8c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  803f90:	000170fa 	wrctl	ienable,zero
}
  803f94:	e037883a 	mov	sp,fp
  803f98:	df000017 	ldw	fp,0(sp)
  803f9c:	dec00104 	addi	sp,sp,4
  803fa0:	f800283a 	ret

00803fa4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  803fa4:	defffa04 	addi	sp,sp,-24
  803fa8:	dfc00515 	stw	ra,20(sp)
  803fac:	df000415 	stw	fp,16(sp)
  803fb0:	df000404 	addi	fp,sp,16
  803fb4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  803fb8:	008000c4 	movi	r2,3
  803fbc:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  803fc0:	e0fffd17 	ldw	r3,-12(fp)
  803fc4:	008003f4 	movhi	r2,15
  803fc8:	10909004 	addi	r2,r2,16960
  803fcc:	1885383a 	mul	r2,r3,r2
  803fd0:	0100bef4 	movhi	r4,763
  803fd4:	213c2004 	addi	r4,r4,-3968
  803fd8:	100b883a 	mov	r5,r2
  803fdc:	08069580 	call	806958 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  803fe0:	01200034 	movhi	r4,32768
  803fe4:	213fffc4 	addi	r4,r4,-1
  803fe8:	100b883a 	mov	r5,r2
  803fec:	08069580 	call	806958 <__udivsi3>
  803ff0:	e13fff17 	ldw	r4,-4(fp)
  803ff4:	100b883a 	mov	r5,r2
  803ff8:	08069580 	call	806958 <__udivsi3>
  803ffc:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  804000:	e0bffe17 	ldw	r2,-8(fp)
  804004:	10002a26 	beq	r2,zero,8040b0 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  804008:	e03ffc15 	stw	zero,-16(fp)
  80400c:	00001706 	br	80406c <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  804010:	00a00034 	movhi	r2,32768
  804014:	10bfffc4 	addi	r2,r2,-1
  804018:	10bfffc4 	addi	r2,r2,-1
  80401c:	103ffe1e 	bne	r2,zero,804018 <__alt_data_end+0xff804018>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  804020:	e0fffd17 	ldw	r3,-12(fp)
  804024:	008003f4 	movhi	r2,15
  804028:	10909004 	addi	r2,r2,16960
  80402c:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  804030:	0100bef4 	movhi	r4,763
  804034:	213c2004 	addi	r4,r4,-3968
  804038:	100b883a 	mov	r5,r2
  80403c:	08069580 	call	806958 <__udivsi3>
  804040:	01200034 	movhi	r4,32768
  804044:	213fffc4 	addi	r4,r4,-1
  804048:	100b883a 	mov	r5,r2
  80404c:	08069580 	call	806958 <__udivsi3>
  804050:	1007883a 	mov	r3,r2
  804054:	e0bfff17 	ldw	r2,-4(fp)
  804058:	10c5c83a 	sub	r2,r2,r3
  80405c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  804060:	e0bffc17 	ldw	r2,-16(fp)
  804064:	10800044 	addi	r2,r2,1
  804068:	e0bffc15 	stw	r2,-16(fp)
  80406c:	e0fffc17 	ldw	r3,-16(fp)
  804070:	e0bffe17 	ldw	r2,-8(fp)
  804074:	18bfe616 	blt	r3,r2,804010 <__alt_data_end+0xff804010>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  804078:	e0fffd17 	ldw	r3,-12(fp)
  80407c:	008003f4 	movhi	r2,15
  804080:	10909004 	addi	r2,r2,16960
  804084:	1885383a 	mul	r2,r3,r2
  804088:	0100bef4 	movhi	r4,763
  80408c:	213c2004 	addi	r4,r4,-3968
  804090:	100b883a 	mov	r5,r2
  804094:	08069580 	call	806958 <__udivsi3>
  804098:	1007883a 	mov	r3,r2
  80409c:	e0bfff17 	ldw	r2,-4(fp)
  8040a0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8040a4:	10bfffc4 	addi	r2,r2,-1
  8040a8:	103ffe1e 	bne	r2,zero,8040a4 <__alt_data_end+0xff8040a4>
  8040ac:	00000d06 	br	8040e4 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  8040b0:	e0fffd17 	ldw	r3,-12(fp)
  8040b4:	008003f4 	movhi	r2,15
  8040b8:	10909004 	addi	r2,r2,16960
  8040bc:	1885383a 	mul	r2,r3,r2
  8040c0:	0100bef4 	movhi	r4,763
  8040c4:	213c2004 	addi	r4,r4,-3968
  8040c8:	100b883a 	mov	r5,r2
  8040cc:	08069580 	call	806958 <__udivsi3>
  8040d0:	1007883a 	mov	r3,r2
  8040d4:	e0bfff17 	ldw	r2,-4(fp)
  8040d8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8040dc:	10bfffc4 	addi	r2,r2,-1
  8040e0:	00bffe16 	blt	zero,r2,8040dc <__alt_data_end+0xff8040dc>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  8040e4:	0005883a 	mov	r2,zero
}
  8040e8:	e037883a 	mov	sp,fp
  8040ec:	dfc00117 	ldw	ra,4(sp)
  8040f0:	df000017 	ldw	fp,0(sp)
  8040f4:	dec00204 	addi	sp,sp,8
  8040f8:	f800283a 	ret

008040fc <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  8040fc:	defffb04 	addi	sp,sp,-20
  804100:	dfc00415 	stw	ra,16(sp)
  804104:	df000315 	stw	fp,12(sp)
  804108:	df000304 	addi	fp,sp,12
  80410c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  804110:	00802074 	movhi	r2,129
  804114:	10a40004 	addi	r2,r2,-28672
  804118:	10800017 	ldw	r2,0(r2)
  80411c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  804120:	00003106 	br	8041e8 <alt_find_file+0xec>
  {
    len = strlen(next->name);
  804124:	e0bffd17 	ldw	r2,-12(fp)
  804128:	10800217 	ldw	r2,8(r2)
  80412c:	1009883a 	mov	r4,r2
  804130:	080487c0 	call	80487c <strlen>
  804134:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  804138:	e0bffd17 	ldw	r2,-12(fp)
  80413c:	10c00217 	ldw	r3,8(r2)
  804140:	e0bffe17 	ldw	r2,-8(fp)
  804144:	10bfffc4 	addi	r2,r2,-1
  804148:	1885883a 	add	r2,r3,r2
  80414c:	10800003 	ldbu	r2,0(r2)
  804150:	10803fcc 	andi	r2,r2,255
  804154:	1080201c 	xori	r2,r2,128
  804158:	10bfe004 	addi	r2,r2,-128
  80415c:	10800bd8 	cmpnei	r2,r2,47
  804160:	1000031e 	bne	r2,zero,804170 <alt_find_file+0x74>
    {
      len -= 1;
  804164:	e0bffe17 	ldw	r2,-8(fp)
  804168:	10bfffc4 	addi	r2,r2,-1
  80416c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  804170:	e0bffe17 	ldw	r2,-8(fp)
  804174:	e0ffff17 	ldw	r3,-4(fp)
  804178:	1885883a 	add	r2,r3,r2
  80417c:	10800003 	ldbu	r2,0(r2)
  804180:	10803fcc 	andi	r2,r2,255
  804184:	1080201c 	xori	r2,r2,128
  804188:	10bfe004 	addi	r2,r2,-128
  80418c:	10800be0 	cmpeqi	r2,r2,47
  804190:	1000081e 	bne	r2,zero,8041b4 <alt_find_file+0xb8>
  804194:	e0bffe17 	ldw	r2,-8(fp)
  804198:	e0ffff17 	ldw	r3,-4(fp)
  80419c:	1885883a 	add	r2,r3,r2
  8041a0:	10800003 	ldbu	r2,0(r2)
  8041a4:	10803fcc 	andi	r2,r2,255
  8041a8:	1080201c 	xori	r2,r2,128
  8041ac:	10bfe004 	addi	r2,r2,-128
  8041b0:	10000a1e 	bne	r2,zero,8041dc <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
  8041b4:	e0bffd17 	ldw	r2,-12(fp)
  8041b8:	10c00217 	ldw	r3,8(r2)
  8041bc:	e0bffe17 	ldw	r2,-8(fp)
  8041c0:	1809883a 	mov	r4,r3
  8041c4:	e17fff17 	ldw	r5,-4(fp)
  8041c8:	100d883a 	mov	r6,r2
  8041cc:	08044380 	call	804438 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  8041d0:	1000021e 	bne	r2,zero,8041dc <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  8041d4:	e0bffd17 	ldw	r2,-12(fp)
  8041d8:	00000806 	br	8041fc <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
  8041dc:	e0bffd17 	ldw	r2,-12(fp)
  8041e0:	10800017 	ldw	r2,0(r2)
  8041e4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8041e8:	e0fffd17 	ldw	r3,-12(fp)
  8041ec:	00802074 	movhi	r2,129
  8041f0:	10a40004 	addi	r2,r2,-28672
  8041f4:	18bfcb1e 	bne	r3,r2,804124 <__alt_data_end+0xff804124>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  8041f8:	0005883a 	mov	r2,zero
}
  8041fc:	e037883a 	mov	sp,fp
  804200:	dfc00117 	ldw	ra,4(sp)
  804204:	df000017 	ldw	fp,0(sp)
  804208:	dec00204 	addi	sp,sp,8
  80420c:	f800283a 	ret

00804210 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  804210:	defffc04 	addi	sp,sp,-16
  804214:	df000315 	stw	fp,12(sp)
  804218:	df000304 	addi	fp,sp,12
  80421c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  804220:	00bffa04 	movi	r2,-24
  804224:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  804228:	e03ffd15 	stw	zero,-12(fp)
  80422c:	00001d06 	br	8042a4 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
  804230:	00802074 	movhi	r2,129
  804234:	10a19404 	addi	r2,r2,-31152
  804238:	e0fffd17 	ldw	r3,-12(fp)
  80423c:	18c00324 	muli	r3,r3,12
  804240:	10c5883a 	add	r2,r2,r3
  804244:	10800017 	ldw	r2,0(r2)
  804248:	1000131e 	bne	r2,zero,804298 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
  80424c:	00802074 	movhi	r2,129
  804250:	10a19404 	addi	r2,r2,-31152
  804254:	e0fffd17 	ldw	r3,-12(fp)
  804258:	18c00324 	muli	r3,r3,12
  80425c:	10c5883a 	add	r2,r2,r3
  804260:	e0ffff17 	ldw	r3,-4(fp)
  804264:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  804268:	00802074 	movhi	r2,129
  80426c:	10a40404 	addi	r2,r2,-28656
  804270:	10c00017 	ldw	r3,0(r2)
  804274:	e0bffd17 	ldw	r2,-12(fp)
  804278:	1880040e 	bge	r3,r2,80428c <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
  80427c:	00802074 	movhi	r2,129
  804280:	10a40404 	addi	r2,r2,-28656
  804284:	e0fffd17 	ldw	r3,-12(fp)
  804288:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
  80428c:	e0bffd17 	ldw	r2,-12(fp)
  804290:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  804294:	00000606 	br	8042b0 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  804298:	e0bffd17 	ldw	r2,-12(fp)
  80429c:	10800044 	addi	r2,r2,1
  8042a0:	e0bffd15 	stw	r2,-12(fp)
  8042a4:	e0bffd17 	ldw	r2,-12(fp)
  8042a8:	10800810 	cmplti	r2,r2,32
  8042ac:	103fe01e 	bne	r2,zero,804230 <__alt_data_end+0xff804230>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  8042b0:	e0bffe17 	ldw	r2,-8(fp)
}
  8042b4:	e037883a 	mov	sp,fp
  8042b8:	df000017 	ldw	fp,0(sp)
  8042bc:	dec00104 	addi	sp,sp,4
  8042c0:	f800283a 	ret

008042c4 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  8042c4:	defffb04 	addi	sp,sp,-20
  8042c8:	df000415 	stw	fp,16(sp)
  8042cc:	df000404 	addi	fp,sp,16
  8042d0:	e13ffe15 	stw	r4,-8(fp)
  8042d4:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  8042d8:	e0bfff17 	ldw	r2,-4(fp)
  8042dc:	10840070 	cmpltui	r2,r2,4097
  8042e0:	1000021e 	bne	r2,zero,8042ec <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  8042e4:	00840004 	movi	r2,4096
  8042e8:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  8042ec:	e0fffe17 	ldw	r3,-8(fp)
  8042f0:	e0bfff17 	ldw	r2,-4(fp)
  8042f4:	1885883a 	add	r2,r3,r2
  8042f8:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8042fc:	e0bffe17 	ldw	r2,-8(fp)
  804300:	e0bffc15 	stw	r2,-16(fp)
  804304:	00000506 	br	80431c <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  804308:	e0bffc17 	ldw	r2,-16(fp)
  80430c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  804310:	e0bffc17 	ldw	r2,-16(fp)
  804314:	10800804 	addi	r2,r2,32
  804318:	e0bffc15 	stw	r2,-16(fp)
  80431c:	e0fffc17 	ldw	r3,-16(fp)
  804320:	e0bffd17 	ldw	r2,-12(fp)
  804324:	18bff836 	bltu	r3,r2,804308 <__alt_data_end+0xff804308>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  804328:	e0bffe17 	ldw	r2,-8(fp)
  80432c:	108007cc 	andi	r2,r2,31
  804330:	10000226 	beq	r2,zero,80433c <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  804334:	e0bffc17 	ldw	r2,-16(fp)
  804338:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  80433c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  804340:	e037883a 	mov	sp,fp
  804344:	df000017 	ldw	fp,0(sp)
  804348:	dec00104 	addi	sp,sp,4
  80434c:	f800283a 	ret

00804350 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  804350:	defffe04 	addi	sp,sp,-8
  804354:	df000115 	stw	fp,4(sp)
  804358:	df000104 	addi	fp,sp,4
  80435c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  804360:	e0bfff17 	ldw	r2,-4(fp)
  804364:	10bffe84 	addi	r2,r2,-6
  804368:	10c00428 	cmpgeui	r3,r2,16
  80436c:	18001a1e 	bne	r3,zero,8043d8 <alt_exception_cause_generated_bad_addr+0x88>
  804370:	100690ba 	slli	r3,r2,2
  804374:	00802034 	movhi	r2,128
  804378:	1090e204 	addi	r2,r2,17288
  80437c:	1885883a 	add	r2,r3,r2
  804380:	10800017 	ldw	r2,0(r2)
  804384:	1000683a 	jmp	r2
  804388:	008043c8 	cmpgei	r2,zero,271
  80438c:	008043c8 	cmpgei	r2,zero,271
  804390:	008043d8 	cmpnei	r2,zero,271
  804394:	008043d8 	cmpnei	r2,zero,271
  804398:	008043d8 	cmpnei	r2,zero,271
  80439c:	008043c8 	cmpgei	r2,zero,271
  8043a0:	008043d0 	cmplti	r2,zero,271
  8043a4:	008043d8 	cmpnei	r2,zero,271
  8043a8:	008043c8 	cmpgei	r2,zero,271
  8043ac:	008043c8 	cmpgei	r2,zero,271
  8043b0:	008043d8 	cmpnei	r2,zero,271
  8043b4:	008043c8 	cmpgei	r2,zero,271
  8043b8:	008043d0 	cmplti	r2,zero,271
  8043bc:	008043d8 	cmpnei	r2,zero,271
  8043c0:	008043d8 	cmpnei	r2,zero,271
  8043c4:	008043c8 	cmpgei	r2,zero,271
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  8043c8:	00800044 	movi	r2,1
  8043cc:	00000306 	br	8043dc <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  8043d0:	0005883a 	mov	r2,zero
  8043d4:	00000106 	br	8043dc <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  8043d8:	0005883a 	mov	r2,zero
  }
}
  8043dc:	e037883a 	mov	sp,fp
  8043e0:	df000017 	ldw	fp,0(sp)
  8043e4:	dec00104 	addi	sp,sp,4
  8043e8:	f800283a 	ret

008043ec <atexit>:
  8043ec:	200b883a 	mov	r5,r4
  8043f0:	000d883a 	mov	r6,zero
  8043f4:	0009883a 	mov	r4,zero
  8043f8:	000f883a 	mov	r7,zero
  8043fc:	0804bbc1 	jmpi	804bbc <__register_exitproc>

00804400 <exit>:
  804400:	defffe04 	addi	sp,sp,-8
  804404:	000b883a 	mov	r5,zero
  804408:	dc000015 	stw	r16,0(sp)
  80440c:	dfc00115 	stw	ra,4(sp)
  804410:	2021883a 	mov	r16,r4
  804414:	0804cd00 	call	804cd0 <__call_exitprocs>
  804418:	00802074 	movhi	r2,129
  80441c:	10a40a04 	addi	r2,r2,-28632
  804420:	11000017 	ldw	r4,0(r2)
  804424:	20800f17 	ldw	r2,60(r4)
  804428:	10000126 	beq	r2,zero,804430 <exit+0x30>
  80442c:	103ee83a 	callr	r2
  804430:	8009883a 	mov	r4,r16
  804434:	08069680 	call	806968 <_exit>

00804438 <memcmp>:
  804438:	01c000c4 	movi	r7,3
  80443c:	3980192e 	bgeu	r7,r6,8044a4 <memcmp+0x6c>
  804440:	2144b03a 	or	r2,r4,r5
  804444:	11c4703a 	and	r2,r2,r7
  804448:	10000f26 	beq	r2,zero,804488 <memcmp+0x50>
  80444c:	20800003 	ldbu	r2,0(r4)
  804450:	28c00003 	ldbu	r3,0(r5)
  804454:	10c0151e 	bne	r2,r3,8044ac <memcmp+0x74>
  804458:	31bfff84 	addi	r6,r6,-2
  80445c:	01ffffc4 	movi	r7,-1
  804460:	00000406 	br	804474 <memcmp+0x3c>
  804464:	20800003 	ldbu	r2,0(r4)
  804468:	28c00003 	ldbu	r3,0(r5)
  80446c:	31bfffc4 	addi	r6,r6,-1
  804470:	10c00e1e 	bne	r2,r3,8044ac <memcmp+0x74>
  804474:	21000044 	addi	r4,r4,1
  804478:	29400044 	addi	r5,r5,1
  80447c:	31fff91e 	bne	r6,r7,804464 <__alt_data_end+0xff804464>
  804480:	0005883a 	mov	r2,zero
  804484:	f800283a 	ret
  804488:	20c00017 	ldw	r3,0(r4)
  80448c:	28800017 	ldw	r2,0(r5)
  804490:	1880041e 	bne	r3,r2,8044a4 <memcmp+0x6c>
  804494:	31bfff04 	addi	r6,r6,-4
  804498:	21000104 	addi	r4,r4,4
  80449c:	29400104 	addi	r5,r5,4
  8044a0:	39bff936 	bltu	r7,r6,804488 <__alt_data_end+0xff804488>
  8044a4:	303fe91e 	bne	r6,zero,80444c <__alt_data_end+0xff80444c>
  8044a8:	003ff506 	br	804480 <__alt_data_end+0xff804480>
  8044ac:	10c5c83a 	sub	r2,r2,r3
  8044b0:	f800283a 	ret

008044b4 <memcpy>:
  8044b4:	deffff04 	addi	sp,sp,-4
  8044b8:	dc000015 	stw	r16,0(sp)
  8044bc:	00c003c4 	movi	r3,15
  8044c0:	2005883a 	mov	r2,r4
  8044c4:	1980432e 	bgeu	r3,r6,8045d4 <memcpy+0x120>
  8044c8:	2146b03a 	or	r3,r4,r5
  8044cc:	18c000cc 	andi	r3,r3,3
  8044d0:	1800421e 	bne	r3,zero,8045dc <memcpy+0x128>
  8044d4:	343ffc04 	addi	r16,r6,-16
  8044d8:	8020d13a 	srli	r16,r16,4
  8044dc:	28c00104 	addi	r3,r5,4
  8044e0:	23400104 	addi	r13,r4,4
  8044e4:	801e913a 	slli	r15,r16,4
  8044e8:	2b000204 	addi	r12,r5,8
  8044ec:	22c00204 	addi	r11,r4,8
  8044f0:	7bc00504 	addi	r15,r15,20
  8044f4:	2a800304 	addi	r10,r5,12
  8044f8:	22400304 	addi	r9,r4,12
  8044fc:	2bdf883a 	add	r15,r5,r15
  804500:	2811883a 	mov	r8,r5
  804504:	200f883a 	mov	r7,r4
  804508:	41000017 	ldw	r4,0(r8)
  80450c:	39c00404 	addi	r7,r7,16
  804510:	18c00404 	addi	r3,r3,16
  804514:	393ffc15 	stw	r4,-16(r7)
  804518:	1bbffc17 	ldw	r14,-16(r3)
  80451c:	6b400404 	addi	r13,r13,16
  804520:	5ac00404 	addi	r11,r11,16
  804524:	6bbffc15 	stw	r14,-16(r13)
  804528:	63800017 	ldw	r14,0(r12)
  80452c:	4a400404 	addi	r9,r9,16
  804530:	42000404 	addi	r8,r8,16
  804534:	5bbffc15 	stw	r14,-16(r11)
  804538:	53800017 	ldw	r14,0(r10)
  80453c:	63000404 	addi	r12,r12,16
  804540:	52800404 	addi	r10,r10,16
  804544:	4bbffc15 	stw	r14,-16(r9)
  804548:	1bffef1e 	bne	r3,r15,804508 <__alt_data_end+0xff804508>
  80454c:	81c00044 	addi	r7,r16,1
  804550:	380e913a 	slli	r7,r7,4
  804554:	310003cc 	andi	r4,r6,15
  804558:	02c000c4 	movi	r11,3
  80455c:	11c7883a 	add	r3,r2,r7
  804560:	29cb883a 	add	r5,r5,r7
  804564:	59001f2e 	bgeu	r11,r4,8045e4 <memcpy+0x130>
  804568:	1813883a 	mov	r9,r3
  80456c:	2811883a 	mov	r8,r5
  804570:	200f883a 	mov	r7,r4
  804574:	42800017 	ldw	r10,0(r8)
  804578:	4a400104 	addi	r9,r9,4
  80457c:	39ffff04 	addi	r7,r7,-4
  804580:	4abfff15 	stw	r10,-4(r9)
  804584:	42000104 	addi	r8,r8,4
  804588:	59fffa36 	bltu	r11,r7,804574 <__alt_data_end+0xff804574>
  80458c:	213fff04 	addi	r4,r4,-4
  804590:	2008d0ba 	srli	r4,r4,2
  804594:	318000cc 	andi	r6,r6,3
  804598:	21000044 	addi	r4,r4,1
  80459c:	2109883a 	add	r4,r4,r4
  8045a0:	2109883a 	add	r4,r4,r4
  8045a4:	1907883a 	add	r3,r3,r4
  8045a8:	290b883a 	add	r5,r5,r4
  8045ac:	30000626 	beq	r6,zero,8045c8 <memcpy+0x114>
  8045b0:	198d883a 	add	r6,r3,r6
  8045b4:	29c00003 	ldbu	r7,0(r5)
  8045b8:	18c00044 	addi	r3,r3,1
  8045bc:	29400044 	addi	r5,r5,1
  8045c0:	19ffffc5 	stb	r7,-1(r3)
  8045c4:	19bffb1e 	bne	r3,r6,8045b4 <__alt_data_end+0xff8045b4>
  8045c8:	dc000017 	ldw	r16,0(sp)
  8045cc:	dec00104 	addi	sp,sp,4
  8045d0:	f800283a 	ret
  8045d4:	2007883a 	mov	r3,r4
  8045d8:	003ff406 	br	8045ac <__alt_data_end+0xff8045ac>
  8045dc:	2007883a 	mov	r3,r4
  8045e0:	003ff306 	br	8045b0 <__alt_data_end+0xff8045b0>
  8045e4:	200d883a 	mov	r6,r4
  8045e8:	003ff006 	br	8045ac <__alt_data_end+0xff8045ac>

008045ec <memset>:
  8045ec:	20c000cc 	andi	r3,r4,3
  8045f0:	2005883a 	mov	r2,r4
  8045f4:	18004326 	beq	r3,zero,804704 <memset+0x118>
  8045f8:	31ffffc4 	addi	r7,r6,-1
  8045fc:	30004026 	beq	r6,zero,804700 <memset+0x114>
  804600:	2813883a 	mov	r9,r5
  804604:	200d883a 	mov	r6,r4
  804608:	2007883a 	mov	r3,r4
  80460c:	00000406 	br	804620 <memset+0x34>
  804610:	3a3fffc4 	addi	r8,r7,-1
  804614:	31800044 	addi	r6,r6,1
  804618:	38003926 	beq	r7,zero,804700 <memset+0x114>
  80461c:	400f883a 	mov	r7,r8
  804620:	18c00044 	addi	r3,r3,1
  804624:	32400005 	stb	r9,0(r6)
  804628:	1a0000cc 	andi	r8,r3,3
  80462c:	403ff81e 	bne	r8,zero,804610 <__alt_data_end+0xff804610>
  804630:	010000c4 	movi	r4,3
  804634:	21c02d2e 	bgeu	r4,r7,8046ec <memset+0x100>
  804638:	29803fcc 	andi	r6,r5,255
  80463c:	3008923a 	slli	r4,r6,8
  804640:	218cb03a 	or	r6,r4,r6
  804644:	3008943a 	slli	r4,r6,16
  804648:	218cb03a 	or	r6,r4,r6
  80464c:	010003c4 	movi	r4,15
  804650:	21c0182e 	bgeu	r4,r7,8046b4 <memset+0xc8>
  804654:	3b3ffc04 	addi	r12,r7,-16
  804658:	6018d13a 	srli	r12,r12,4
  80465c:	1a000104 	addi	r8,r3,4
  804660:	1ac00204 	addi	r11,r3,8
  804664:	6008913a 	slli	r4,r12,4
  804668:	1a800304 	addi	r10,r3,12
  80466c:	1813883a 	mov	r9,r3
  804670:	21000504 	addi	r4,r4,20
  804674:	1909883a 	add	r4,r3,r4
  804678:	49800015 	stw	r6,0(r9)
  80467c:	41800015 	stw	r6,0(r8)
  804680:	59800015 	stw	r6,0(r11)
  804684:	51800015 	stw	r6,0(r10)
  804688:	42000404 	addi	r8,r8,16
  80468c:	4a400404 	addi	r9,r9,16
  804690:	5ac00404 	addi	r11,r11,16
  804694:	52800404 	addi	r10,r10,16
  804698:	413ff71e 	bne	r8,r4,804678 <__alt_data_end+0xff804678>
  80469c:	63000044 	addi	r12,r12,1
  8046a0:	6018913a 	slli	r12,r12,4
  8046a4:	39c003cc 	andi	r7,r7,15
  8046a8:	010000c4 	movi	r4,3
  8046ac:	1b07883a 	add	r3,r3,r12
  8046b0:	21c00e2e 	bgeu	r4,r7,8046ec <memset+0x100>
  8046b4:	1813883a 	mov	r9,r3
  8046b8:	3811883a 	mov	r8,r7
  8046bc:	010000c4 	movi	r4,3
  8046c0:	49800015 	stw	r6,0(r9)
  8046c4:	423fff04 	addi	r8,r8,-4
  8046c8:	4a400104 	addi	r9,r9,4
  8046cc:	223ffc36 	bltu	r4,r8,8046c0 <__alt_data_end+0xff8046c0>
  8046d0:	393fff04 	addi	r4,r7,-4
  8046d4:	2008d0ba 	srli	r4,r4,2
  8046d8:	39c000cc 	andi	r7,r7,3
  8046dc:	21000044 	addi	r4,r4,1
  8046e0:	2109883a 	add	r4,r4,r4
  8046e4:	2109883a 	add	r4,r4,r4
  8046e8:	1907883a 	add	r3,r3,r4
  8046ec:	38000426 	beq	r7,zero,804700 <memset+0x114>
  8046f0:	19cf883a 	add	r7,r3,r7
  8046f4:	19400005 	stb	r5,0(r3)
  8046f8:	18c00044 	addi	r3,r3,1
  8046fc:	19fffd1e 	bne	r3,r7,8046f4 <__alt_data_end+0xff8046f4>
  804700:	f800283a 	ret
  804704:	2007883a 	mov	r3,r4
  804708:	300f883a 	mov	r7,r6
  80470c:	003fc806 	br	804630 <__alt_data_end+0xff804630>

00804710 <_putc_r>:
  804710:	defffc04 	addi	sp,sp,-16
  804714:	dc000215 	stw	r16,8(sp)
  804718:	dfc00315 	stw	ra,12(sp)
  80471c:	2021883a 	mov	r16,r4
  804720:	20000226 	beq	r4,zero,80472c <_putc_r+0x1c>
  804724:	20800e17 	ldw	r2,56(r4)
  804728:	10001b26 	beq	r2,zero,804798 <_putc_r+0x88>
  80472c:	30800217 	ldw	r2,8(r6)
  804730:	10bfffc4 	addi	r2,r2,-1
  804734:	30800215 	stw	r2,8(r6)
  804738:	10000a16 	blt	r2,zero,804764 <_putc_r+0x54>
  80473c:	30800017 	ldw	r2,0(r6)
  804740:	11400005 	stb	r5,0(r2)
  804744:	30800017 	ldw	r2,0(r6)
  804748:	10c00044 	addi	r3,r2,1
  80474c:	30c00015 	stw	r3,0(r6)
  804750:	10800003 	ldbu	r2,0(r2)
  804754:	dfc00317 	ldw	ra,12(sp)
  804758:	dc000217 	ldw	r16,8(sp)
  80475c:	dec00404 	addi	sp,sp,16
  804760:	f800283a 	ret
  804764:	30c00617 	ldw	r3,24(r6)
  804768:	10c00616 	blt	r2,r3,804784 <_putc_r+0x74>
  80476c:	30800017 	ldw	r2,0(r6)
  804770:	00c00284 	movi	r3,10
  804774:	11400005 	stb	r5,0(r2)
  804778:	30800017 	ldw	r2,0(r6)
  80477c:	11400003 	ldbu	r5,0(r2)
  804780:	28fff11e 	bne	r5,r3,804748 <__alt_data_end+0xff804748>
  804784:	8009883a 	mov	r4,r16
  804788:	dfc00317 	ldw	ra,12(sp)
  80478c:	dc000217 	ldw	r16,8(sp)
  804790:	dec00404 	addi	sp,sp,16
  804794:	08049141 	jmpi	804914 <__swbuf_r>
  804798:	d9400015 	stw	r5,0(sp)
  80479c:	d9800115 	stw	r6,4(sp)
  8047a0:	08054480 	call	805448 <__sinit>
  8047a4:	d9800117 	ldw	r6,4(sp)
  8047a8:	d9400017 	ldw	r5,0(sp)
  8047ac:	003fdf06 	br	80472c <__alt_data_end+0xff80472c>

008047b0 <putc>:
  8047b0:	00802074 	movhi	r2,129
  8047b4:	defffc04 	addi	sp,sp,-16
  8047b8:	10a40b04 	addi	r2,r2,-28628
  8047bc:	dc400115 	stw	r17,4(sp)
  8047c0:	14400017 	ldw	r17,0(r2)
  8047c4:	dc800215 	stw	r18,8(sp)
  8047c8:	dc000015 	stw	r16,0(sp)
  8047cc:	dfc00315 	stw	ra,12(sp)
  8047d0:	2025883a 	mov	r18,r4
  8047d4:	2821883a 	mov	r16,r5
  8047d8:	88000226 	beq	r17,zero,8047e4 <putc+0x34>
  8047dc:	88800e17 	ldw	r2,56(r17)
  8047e0:	10001a26 	beq	r2,zero,80484c <putc+0x9c>
  8047e4:	80800217 	ldw	r2,8(r16)
  8047e8:	10bfffc4 	addi	r2,r2,-1
  8047ec:	80800215 	stw	r2,8(r16)
  8047f0:	10000c16 	blt	r2,zero,804824 <putc+0x74>
  8047f4:	80800017 	ldw	r2,0(r16)
  8047f8:	14800005 	stb	r18,0(r2)
  8047fc:	80800017 	ldw	r2,0(r16)
  804800:	10c00044 	addi	r3,r2,1
  804804:	80c00015 	stw	r3,0(r16)
  804808:	10800003 	ldbu	r2,0(r2)
  80480c:	dfc00317 	ldw	ra,12(sp)
  804810:	dc800217 	ldw	r18,8(sp)
  804814:	dc400117 	ldw	r17,4(sp)
  804818:	dc000017 	ldw	r16,0(sp)
  80481c:	dec00404 	addi	sp,sp,16
  804820:	f800283a 	ret
  804824:	80c00617 	ldw	r3,24(r16)
  804828:	10c00b16 	blt	r2,r3,804858 <putc+0xa8>
  80482c:	80800017 	ldw	r2,0(r16)
  804830:	00c00284 	movi	r3,10
  804834:	14800005 	stb	r18,0(r2)
  804838:	80800017 	ldw	r2,0(r16)
  80483c:	11400003 	ldbu	r5,0(r2)
  804840:	28ffef1e 	bne	r5,r3,804800 <__alt_data_end+0xff804800>
  804844:	8809883a 	mov	r4,r17
  804848:	00000506 	br	804860 <putc+0xb0>
  80484c:	8809883a 	mov	r4,r17
  804850:	08054480 	call	805448 <__sinit>
  804854:	003fe306 	br	8047e4 <__alt_data_end+0xff8047e4>
  804858:	8809883a 	mov	r4,r17
  80485c:	900b883a 	mov	r5,r18
  804860:	800d883a 	mov	r6,r16
  804864:	dfc00317 	ldw	ra,12(sp)
  804868:	dc800217 	ldw	r18,8(sp)
  80486c:	dc400117 	ldw	r17,4(sp)
  804870:	dc000017 	ldw	r16,0(sp)
  804874:	dec00404 	addi	sp,sp,16
  804878:	08049141 	jmpi	804914 <__swbuf_r>

0080487c <strlen>:
  80487c:	208000cc 	andi	r2,r4,3
  804880:	10002026 	beq	r2,zero,804904 <strlen+0x88>
  804884:	20800007 	ldb	r2,0(r4)
  804888:	10002026 	beq	r2,zero,80490c <strlen+0x90>
  80488c:	2005883a 	mov	r2,r4
  804890:	00000206 	br	80489c <strlen+0x20>
  804894:	10c00007 	ldb	r3,0(r2)
  804898:	18001826 	beq	r3,zero,8048fc <strlen+0x80>
  80489c:	10800044 	addi	r2,r2,1
  8048a0:	10c000cc 	andi	r3,r2,3
  8048a4:	183ffb1e 	bne	r3,zero,804894 <__alt_data_end+0xff804894>
  8048a8:	10c00017 	ldw	r3,0(r2)
  8048ac:	01ffbff4 	movhi	r7,65279
  8048b0:	39ffbfc4 	addi	r7,r7,-257
  8048b4:	00ca303a 	nor	r5,zero,r3
  8048b8:	01a02074 	movhi	r6,32897
  8048bc:	19c7883a 	add	r3,r3,r7
  8048c0:	31a02004 	addi	r6,r6,-32640
  8048c4:	1946703a 	and	r3,r3,r5
  8048c8:	1986703a 	and	r3,r3,r6
  8048cc:	1800091e 	bne	r3,zero,8048f4 <strlen+0x78>
  8048d0:	10800104 	addi	r2,r2,4
  8048d4:	10c00017 	ldw	r3,0(r2)
  8048d8:	19cb883a 	add	r5,r3,r7
  8048dc:	00c6303a 	nor	r3,zero,r3
  8048e0:	28c6703a 	and	r3,r5,r3
  8048e4:	1986703a 	and	r3,r3,r6
  8048e8:	183ff926 	beq	r3,zero,8048d0 <__alt_data_end+0xff8048d0>
  8048ec:	00000106 	br	8048f4 <strlen+0x78>
  8048f0:	10800044 	addi	r2,r2,1
  8048f4:	10c00007 	ldb	r3,0(r2)
  8048f8:	183ffd1e 	bne	r3,zero,8048f0 <__alt_data_end+0xff8048f0>
  8048fc:	1105c83a 	sub	r2,r2,r4
  804900:	f800283a 	ret
  804904:	2005883a 	mov	r2,r4
  804908:	003fe706 	br	8048a8 <__alt_data_end+0xff8048a8>
  80490c:	0005883a 	mov	r2,zero
  804910:	f800283a 	ret

00804914 <__swbuf_r>:
  804914:	defffc04 	addi	sp,sp,-16
  804918:	dc800215 	stw	r18,8(sp)
  80491c:	dc400115 	stw	r17,4(sp)
  804920:	dc000015 	stw	r16,0(sp)
  804924:	dfc00315 	stw	ra,12(sp)
  804928:	2025883a 	mov	r18,r4
  80492c:	2823883a 	mov	r17,r5
  804930:	3021883a 	mov	r16,r6
  804934:	20000226 	beq	r4,zero,804940 <__swbuf_r+0x2c>
  804938:	20800e17 	ldw	r2,56(r4)
  80493c:	10004126 	beq	r2,zero,804a44 <__swbuf_r+0x130>
  804940:	80c00617 	ldw	r3,24(r16)
  804944:	8180030b 	ldhu	r6,12(r16)
  804948:	80c00215 	stw	r3,8(r16)
  80494c:	30c0020c 	andi	r3,r6,8
  804950:	18003526 	beq	r3,zero,804a28 <__swbuf_r+0x114>
  804954:	80c00417 	ldw	r3,16(r16)
  804958:	18003326 	beq	r3,zero,804a28 <__swbuf_r+0x114>
  80495c:	3088000c 	andi	r2,r6,8192
  804960:	8c403fcc 	andi	r17,r17,255
  804964:	10001726 	beq	r2,zero,8049c4 <__swbuf_r+0xb0>
  804968:	80800017 	ldw	r2,0(r16)
  80496c:	81000517 	ldw	r4,20(r16)
  804970:	10c7c83a 	sub	r3,r2,r3
  804974:	19001d0e 	bge	r3,r4,8049ec <__swbuf_r+0xd8>
  804978:	18c00044 	addi	r3,r3,1
  80497c:	81400217 	ldw	r5,8(r16)
  804980:	11000044 	addi	r4,r2,1
  804984:	81000015 	stw	r4,0(r16)
  804988:	297fffc4 	addi	r5,r5,-1
  80498c:	81400215 	stw	r5,8(r16)
  804990:	14400005 	stb	r17,0(r2)
  804994:	80800517 	ldw	r2,20(r16)
  804998:	10c01d26 	beq	r2,r3,804a10 <__swbuf_r+0xfc>
  80499c:	8080030b 	ldhu	r2,12(r16)
  8049a0:	1080004c 	andi	r2,r2,1
  8049a4:	1000181e 	bne	r2,zero,804a08 <__swbuf_r+0xf4>
  8049a8:	8805883a 	mov	r2,r17
  8049ac:	dfc00317 	ldw	ra,12(sp)
  8049b0:	dc800217 	ldw	r18,8(sp)
  8049b4:	dc400117 	ldw	r17,4(sp)
  8049b8:	dc000017 	ldw	r16,0(sp)
  8049bc:	dec00404 	addi	sp,sp,16
  8049c0:	f800283a 	ret
  8049c4:	81001917 	ldw	r4,100(r16)
  8049c8:	00b7ffc4 	movi	r2,-8193
  8049cc:	31880014 	ori	r6,r6,8192
  8049d0:	2084703a 	and	r2,r4,r2
  8049d4:	80801915 	stw	r2,100(r16)
  8049d8:	80800017 	ldw	r2,0(r16)
  8049dc:	81000517 	ldw	r4,20(r16)
  8049e0:	8180030d 	sth	r6,12(r16)
  8049e4:	10c7c83a 	sub	r3,r2,r3
  8049e8:	193fe316 	blt	r3,r4,804978 <__alt_data_end+0xff804978>
  8049ec:	9009883a 	mov	r4,r18
  8049f0:	800b883a 	mov	r5,r16
  8049f4:	080506c0 	call	80506c <_fflush_r>
  8049f8:	1000091e 	bne	r2,zero,804a20 <__swbuf_r+0x10c>
  8049fc:	80800017 	ldw	r2,0(r16)
  804a00:	00c00044 	movi	r3,1
  804a04:	003fdd06 	br	80497c <__alt_data_end+0xff80497c>
  804a08:	00800284 	movi	r2,10
  804a0c:	88bfe61e 	bne	r17,r2,8049a8 <__alt_data_end+0xff8049a8>
  804a10:	9009883a 	mov	r4,r18
  804a14:	800b883a 	mov	r5,r16
  804a18:	080506c0 	call	80506c <_fflush_r>
  804a1c:	103fe226 	beq	r2,zero,8049a8 <__alt_data_end+0xff8049a8>
  804a20:	00bfffc4 	movi	r2,-1
  804a24:	003fe106 	br	8049ac <__alt_data_end+0xff8049ac>
  804a28:	9009883a 	mov	r4,r18
  804a2c:	800b883a 	mov	r5,r16
  804a30:	0804a680 	call	804a68 <__swsetup_r>
  804a34:	103ffa1e 	bne	r2,zero,804a20 <__alt_data_end+0xff804a20>
  804a38:	8180030b 	ldhu	r6,12(r16)
  804a3c:	80c00417 	ldw	r3,16(r16)
  804a40:	003fc606 	br	80495c <__alt_data_end+0xff80495c>
  804a44:	08054480 	call	805448 <__sinit>
  804a48:	003fbd06 	br	804940 <__alt_data_end+0xff804940>

00804a4c <__swbuf>:
  804a4c:	00c02074 	movhi	r3,129
  804a50:	18e40b04 	addi	r3,r3,-28628
  804a54:	2005883a 	mov	r2,r4
  804a58:	19000017 	ldw	r4,0(r3)
  804a5c:	280d883a 	mov	r6,r5
  804a60:	100b883a 	mov	r5,r2
  804a64:	08049141 	jmpi	804914 <__swbuf_r>

00804a68 <__swsetup_r>:
  804a68:	00802074 	movhi	r2,129
  804a6c:	defffd04 	addi	sp,sp,-12
  804a70:	10a40b04 	addi	r2,r2,-28628
  804a74:	dc400115 	stw	r17,4(sp)
  804a78:	2023883a 	mov	r17,r4
  804a7c:	11000017 	ldw	r4,0(r2)
  804a80:	dc000015 	stw	r16,0(sp)
  804a84:	dfc00215 	stw	ra,8(sp)
  804a88:	2821883a 	mov	r16,r5
  804a8c:	20000226 	beq	r4,zero,804a98 <__swsetup_r+0x30>
  804a90:	20c00e17 	ldw	r3,56(r4)
  804a94:	18003126 	beq	r3,zero,804b5c <__swsetup_r+0xf4>
  804a98:	8080030b 	ldhu	r2,12(r16)
  804a9c:	10c0020c 	andi	r3,r2,8
  804aa0:	100d883a 	mov	r6,r2
  804aa4:	18000f26 	beq	r3,zero,804ae4 <__swsetup_r+0x7c>
  804aa8:	80c00417 	ldw	r3,16(r16)
  804aac:	18001526 	beq	r3,zero,804b04 <__swsetup_r+0x9c>
  804ab0:	1100004c 	andi	r4,r2,1
  804ab4:	20001c1e 	bne	r4,zero,804b28 <__swsetup_r+0xc0>
  804ab8:	1080008c 	andi	r2,r2,2
  804abc:	1000291e 	bne	r2,zero,804b64 <__swsetup_r+0xfc>
  804ac0:	80800517 	ldw	r2,20(r16)
  804ac4:	80800215 	stw	r2,8(r16)
  804ac8:	18001c26 	beq	r3,zero,804b3c <__swsetup_r+0xd4>
  804acc:	0005883a 	mov	r2,zero
  804ad0:	dfc00217 	ldw	ra,8(sp)
  804ad4:	dc400117 	ldw	r17,4(sp)
  804ad8:	dc000017 	ldw	r16,0(sp)
  804adc:	dec00304 	addi	sp,sp,12
  804ae0:	f800283a 	ret
  804ae4:	3080040c 	andi	r2,r6,16
  804ae8:	10002e26 	beq	r2,zero,804ba4 <__swsetup_r+0x13c>
  804aec:	3080010c 	andi	r2,r6,4
  804af0:	10001e1e 	bne	r2,zero,804b6c <__swsetup_r+0x104>
  804af4:	80c00417 	ldw	r3,16(r16)
  804af8:	30800214 	ori	r2,r6,8
  804afc:	8080030d 	sth	r2,12(r16)
  804b00:	183feb1e 	bne	r3,zero,804ab0 <__alt_data_end+0xff804ab0>
  804b04:	1140a00c 	andi	r5,r2,640
  804b08:	01008004 	movi	r4,512
  804b0c:	293fe826 	beq	r5,r4,804ab0 <__alt_data_end+0xff804ab0>
  804b10:	8809883a 	mov	r4,r17
  804b14:	800b883a 	mov	r5,r16
  804b18:	0805a340 	call	805a34 <__smakebuf_r>
  804b1c:	8080030b 	ldhu	r2,12(r16)
  804b20:	80c00417 	ldw	r3,16(r16)
  804b24:	003fe206 	br	804ab0 <__alt_data_end+0xff804ab0>
  804b28:	80800517 	ldw	r2,20(r16)
  804b2c:	80000215 	stw	zero,8(r16)
  804b30:	0085c83a 	sub	r2,zero,r2
  804b34:	80800615 	stw	r2,24(r16)
  804b38:	183fe41e 	bne	r3,zero,804acc <__alt_data_end+0xff804acc>
  804b3c:	80c0030b 	ldhu	r3,12(r16)
  804b40:	0005883a 	mov	r2,zero
  804b44:	1900200c 	andi	r4,r3,128
  804b48:	203fe126 	beq	r4,zero,804ad0 <__alt_data_end+0xff804ad0>
  804b4c:	18c01014 	ori	r3,r3,64
  804b50:	80c0030d 	sth	r3,12(r16)
  804b54:	00bfffc4 	movi	r2,-1
  804b58:	003fdd06 	br	804ad0 <__alt_data_end+0xff804ad0>
  804b5c:	08054480 	call	805448 <__sinit>
  804b60:	003fcd06 	br	804a98 <__alt_data_end+0xff804a98>
  804b64:	0005883a 	mov	r2,zero
  804b68:	003fd606 	br	804ac4 <__alt_data_end+0xff804ac4>
  804b6c:	81400c17 	ldw	r5,48(r16)
  804b70:	28000626 	beq	r5,zero,804b8c <__swsetup_r+0x124>
  804b74:	80801004 	addi	r2,r16,64
  804b78:	28800326 	beq	r5,r2,804b88 <__swsetup_r+0x120>
  804b7c:	8809883a 	mov	r4,r17
  804b80:	08055bc0 	call	8055bc <_free_r>
  804b84:	8180030b 	ldhu	r6,12(r16)
  804b88:	80000c15 	stw	zero,48(r16)
  804b8c:	80c00417 	ldw	r3,16(r16)
  804b90:	00bff6c4 	movi	r2,-37
  804b94:	118c703a 	and	r6,r2,r6
  804b98:	80000115 	stw	zero,4(r16)
  804b9c:	80c00015 	stw	r3,0(r16)
  804ba0:	003fd506 	br	804af8 <__alt_data_end+0xff804af8>
  804ba4:	00800244 	movi	r2,9
  804ba8:	88800015 	stw	r2,0(r17)
  804bac:	30801014 	ori	r2,r6,64
  804bb0:	8080030d 	sth	r2,12(r16)
  804bb4:	00bfffc4 	movi	r2,-1
  804bb8:	003fc506 	br	804ad0 <__alt_data_end+0xff804ad0>

00804bbc <__register_exitproc>:
  804bbc:	00802074 	movhi	r2,129
  804bc0:	defffa04 	addi	sp,sp,-24
  804bc4:	10a40a04 	addi	r2,r2,-28632
  804bc8:	dc000315 	stw	r16,12(sp)
  804bcc:	14000017 	ldw	r16,0(r2)
  804bd0:	dc400415 	stw	r17,16(sp)
  804bd4:	dfc00515 	stw	ra,20(sp)
  804bd8:	80805217 	ldw	r2,328(r16)
  804bdc:	2023883a 	mov	r17,r4
  804be0:	10003626 	beq	r2,zero,804cbc <__register_exitproc+0x100>
  804be4:	10c00117 	ldw	r3,4(r2)
  804be8:	010007c4 	movi	r4,31
  804bec:	20c00e16 	blt	r4,r3,804c28 <__register_exitproc+0x6c>
  804bf0:	1a400044 	addi	r9,r3,1
  804bf4:	8800211e 	bne	r17,zero,804c7c <__register_exitproc+0xc0>
  804bf8:	18c00084 	addi	r3,r3,2
  804bfc:	18c7883a 	add	r3,r3,r3
  804c00:	18c7883a 	add	r3,r3,r3
  804c04:	12400115 	stw	r9,4(r2)
  804c08:	10c7883a 	add	r3,r2,r3
  804c0c:	19400015 	stw	r5,0(r3)
  804c10:	0005883a 	mov	r2,zero
  804c14:	dfc00517 	ldw	ra,20(sp)
  804c18:	dc400417 	ldw	r17,16(sp)
  804c1c:	dc000317 	ldw	r16,12(sp)
  804c20:	dec00604 	addi	sp,sp,24
  804c24:	f800283a 	ret
  804c28:	00800034 	movhi	r2,0
  804c2c:	10800004 	addi	r2,r2,0
  804c30:	10002526 	beq	r2,zero,804cc8 <__register_exitproc+0x10c>
  804c34:	01006404 	movi	r4,400
  804c38:	d9400015 	stw	r5,0(sp)
  804c3c:	d9800115 	stw	r6,4(sp)
  804c40:	d9c00215 	stw	r7,8(sp)
  804c44:	00000000 	call	0 <__reset-0x800000>
  804c48:	d9400017 	ldw	r5,0(sp)
  804c4c:	d9800117 	ldw	r6,4(sp)
  804c50:	d9c00217 	ldw	r7,8(sp)
  804c54:	10001c26 	beq	r2,zero,804cc8 <__register_exitproc+0x10c>
  804c58:	80c05217 	ldw	r3,328(r16)
  804c5c:	10000115 	stw	zero,4(r2)
  804c60:	02400044 	movi	r9,1
  804c64:	10c00015 	stw	r3,0(r2)
  804c68:	80805215 	stw	r2,328(r16)
  804c6c:	10006215 	stw	zero,392(r2)
  804c70:	10006315 	stw	zero,396(r2)
  804c74:	0007883a 	mov	r3,zero
  804c78:	883fdf26 	beq	r17,zero,804bf8 <__alt_data_end+0xff804bf8>
  804c7c:	18d1883a 	add	r8,r3,r3
  804c80:	4211883a 	add	r8,r8,r8
  804c84:	1211883a 	add	r8,r2,r8
  804c88:	41802215 	stw	r6,136(r8)
  804c8c:	01000044 	movi	r4,1
  804c90:	11806217 	ldw	r6,392(r2)
  804c94:	20c8983a 	sll	r4,r4,r3
  804c98:	310cb03a 	or	r6,r6,r4
  804c9c:	11806215 	stw	r6,392(r2)
  804ca0:	41c04215 	stw	r7,264(r8)
  804ca4:	01800084 	movi	r6,2
  804ca8:	89bfd31e 	bne	r17,r6,804bf8 <__alt_data_end+0xff804bf8>
  804cac:	11806317 	ldw	r6,396(r2)
  804cb0:	3108b03a 	or	r4,r6,r4
  804cb4:	11006315 	stw	r4,396(r2)
  804cb8:	003fcf06 	br	804bf8 <__alt_data_end+0xff804bf8>
  804cbc:	80805304 	addi	r2,r16,332
  804cc0:	80805215 	stw	r2,328(r16)
  804cc4:	003fc706 	br	804be4 <__alt_data_end+0xff804be4>
  804cc8:	00bfffc4 	movi	r2,-1
  804ccc:	003fd106 	br	804c14 <__alt_data_end+0xff804c14>

00804cd0 <__call_exitprocs>:
  804cd0:	00802074 	movhi	r2,129
  804cd4:	10a40a04 	addi	r2,r2,-28632
  804cd8:	10800017 	ldw	r2,0(r2)
  804cdc:	defff404 	addi	sp,sp,-48
  804ce0:	dd800815 	stw	r22,32(sp)
  804ce4:	d8800015 	stw	r2,0(sp)
  804ce8:	10805204 	addi	r2,r2,328
  804cec:	dd000615 	stw	r20,24(sp)
  804cf0:	dc800415 	stw	r18,16(sp)
  804cf4:	dfc00b15 	stw	ra,44(sp)
  804cf8:	df000a15 	stw	fp,40(sp)
  804cfc:	ddc00915 	stw	r23,36(sp)
  804d00:	dd400715 	stw	r21,28(sp)
  804d04:	dcc00515 	stw	r19,20(sp)
  804d08:	dc400315 	stw	r17,12(sp)
  804d0c:	dc000215 	stw	r16,8(sp)
  804d10:	2025883a 	mov	r18,r4
  804d14:	2829883a 	mov	r20,r5
  804d18:	d8800115 	stw	r2,4(sp)
  804d1c:	05bfffc4 	movi	r22,-1
  804d20:	d8800017 	ldw	r2,0(sp)
  804d24:	14c05217 	ldw	r19,328(r2)
  804d28:	98001d26 	beq	r19,zero,804da0 <__call_exitprocs+0xd0>
  804d2c:	dd400117 	ldw	r21,4(sp)
  804d30:	98800117 	ldw	r2,4(r19)
  804d34:	173fffc4 	addi	fp,r2,-1
  804d38:	e0000d16 	blt	fp,zero,804d70 <__call_exitprocs+0xa0>
  804d3c:	14000044 	addi	r16,r2,1
  804d40:	8421883a 	add	r16,r16,r16
  804d44:	8421883a 	add	r16,r16,r16
  804d48:	84402004 	addi	r17,r16,128
  804d4c:	9c63883a 	add	r17,r19,r17
  804d50:	9c21883a 	add	r16,r19,r16
  804d54:	a0001e26 	beq	r20,zero,804dd0 <__call_exitprocs+0x100>
  804d58:	80804017 	ldw	r2,256(r16)
  804d5c:	15001c26 	beq	r2,r20,804dd0 <__call_exitprocs+0x100>
  804d60:	e73fffc4 	addi	fp,fp,-1
  804d64:	843fff04 	addi	r16,r16,-4
  804d68:	8c7fff04 	addi	r17,r17,-4
  804d6c:	e5bff91e 	bne	fp,r22,804d54 <__alt_data_end+0xff804d54>
  804d70:	00800034 	movhi	r2,0
  804d74:	10800004 	addi	r2,r2,0
  804d78:	10000926 	beq	r2,zero,804da0 <__call_exitprocs+0xd0>
  804d7c:	98800117 	ldw	r2,4(r19)
  804d80:	1000311e 	bne	r2,zero,804e48 <__call_exitprocs+0x178>
  804d84:	98800017 	ldw	r2,0(r19)
  804d88:	10003426 	beq	r2,zero,804e5c <__call_exitprocs+0x18c>
  804d8c:	9809883a 	mov	r4,r19
  804d90:	a8800015 	stw	r2,0(r21)
  804d94:	00000000 	call	0 <__reset-0x800000>
  804d98:	acc00017 	ldw	r19,0(r21)
  804d9c:	983fe41e 	bne	r19,zero,804d30 <__alt_data_end+0xff804d30>
  804da0:	dfc00b17 	ldw	ra,44(sp)
  804da4:	df000a17 	ldw	fp,40(sp)
  804da8:	ddc00917 	ldw	r23,36(sp)
  804dac:	dd800817 	ldw	r22,32(sp)
  804db0:	dd400717 	ldw	r21,28(sp)
  804db4:	dd000617 	ldw	r20,24(sp)
  804db8:	dcc00517 	ldw	r19,20(sp)
  804dbc:	dc800417 	ldw	r18,16(sp)
  804dc0:	dc400317 	ldw	r17,12(sp)
  804dc4:	dc000217 	ldw	r16,8(sp)
  804dc8:	dec00c04 	addi	sp,sp,48
  804dcc:	f800283a 	ret
  804dd0:	98800117 	ldw	r2,4(r19)
  804dd4:	80c00017 	ldw	r3,0(r16)
  804dd8:	10bfffc4 	addi	r2,r2,-1
  804ddc:	17001526 	beq	r2,fp,804e34 <__call_exitprocs+0x164>
  804de0:	80000015 	stw	zero,0(r16)
  804de4:	183fde26 	beq	r3,zero,804d60 <__alt_data_end+0xff804d60>
  804de8:	00800044 	movi	r2,1
  804dec:	1708983a 	sll	r4,r2,fp
  804df0:	98806217 	ldw	r2,392(r19)
  804df4:	9dc00117 	ldw	r23,4(r19)
  804df8:	2084703a 	and	r2,r4,r2
  804dfc:	1000061e 	bne	r2,zero,804e18 <__call_exitprocs+0x148>
  804e00:	183ee83a 	callr	r3
  804e04:	98800117 	ldw	r2,4(r19)
  804e08:	15ffc51e 	bne	r2,r23,804d20 <__alt_data_end+0xff804d20>
  804e0c:	a8800017 	ldw	r2,0(r21)
  804e10:	14ffd326 	beq	r2,r19,804d60 <__alt_data_end+0xff804d60>
  804e14:	003fc206 	br	804d20 <__alt_data_end+0xff804d20>
  804e18:	98806317 	ldw	r2,396(r19)
  804e1c:	2084703a 	and	r2,r4,r2
  804e20:	1000061e 	bne	r2,zero,804e3c <__call_exitprocs+0x16c>
  804e24:	89400017 	ldw	r5,0(r17)
  804e28:	9009883a 	mov	r4,r18
  804e2c:	183ee83a 	callr	r3
  804e30:	003ff406 	br	804e04 <__alt_data_end+0xff804e04>
  804e34:	9f000115 	stw	fp,4(r19)
  804e38:	003fea06 	br	804de4 <__alt_data_end+0xff804de4>
  804e3c:	89000017 	ldw	r4,0(r17)
  804e40:	183ee83a 	callr	r3
  804e44:	003fef06 	br	804e04 <__alt_data_end+0xff804e04>
  804e48:	98800017 	ldw	r2,0(r19)
  804e4c:	982b883a 	mov	r21,r19
  804e50:	1027883a 	mov	r19,r2
  804e54:	983fb61e 	bne	r19,zero,804d30 <__alt_data_end+0xff804d30>
  804e58:	003fd106 	br	804da0 <__alt_data_end+0xff804da0>
  804e5c:	0005883a 	mov	r2,zero
  804e60:	003ffa06 	br	804e4c <__alt_data_end+0xff804e4c>

00804e64 <__sflush_r>:
  804e64:	2880030b 	ldhu	r2,12(r5)
  804e68:	defffb04 	addi	sp,sp,-20
  804e6c:	dcc00315 	stw	r19,12(sp)
  804e70:	dc400115 	stw	r17,4(sp)
  804e74:	dfc00415 	stw	ra,16(sp)
  804e78:	dc800215 	stw	r18,8(sp)
  804e7c:	dc000015 	stw	r16,0(sp)
  804e80:	10c0020c 	andi	r3,r2,8
  804e84:	2823883a 	mov	r17,r5
  804e88:	2027883a 	mov	r19,r4
  804e8c:	1800311e 	bne	r3,zero,804f54 <__sflush_r+0xf0>
  804e90:	28c00117 	ldw	r3,4(r5)
  804e94:	10820014 	ori	r2,r2,2048
  804e98:	2880030d 	sth	r2,12(r5)
  804e9c:	00c04b0e 	bge	zero,r3,804fcc <__sflush_r+0x168>
  804ea0:	8a000a17 	ldw	r8,40(r17)
  804ea4:	40002326 	beq	r8,zero,804f34 <__sflush_r+0xd0>
  804ea8:	9c000017 	ldw	r16,0(r19)
  804eac:	10c4000c 	andi	r3,r2,4096
  804eb0:	98000015 	stw	zero,0(r19)
  804eb4:	18004826 	beq	r3,zero,804fd8 <__sflush_r+0x174>
  804eb8:	89801417 	ldw	r6,80(r17)
  804ebc:	10c0010c 	andi	r3,r2,4
  804ec0:	18000626 	beq	r3,zero,804edc <__sflush_r+0x78>
  804ec4:	88c00117 	ldw	r3,4(r17)
  804ec8:	88800c17 	ldw	r2,48(r17)
  804ecc:	30cdc83a 	sub	r6,r6,r3
  804ed0:	10000226 	beq	r2,zero,804edc <__sflush_r+0x78>
  804ed4:	88800f17 	ldw	r2,60(r17)
  804ed8:	308dc83a 	sub	r6,r6,r2
  804edc:	89400717 	ldw	r5,28(r17)
  804ee0:	9809883a 	mov	r4,r19
  804ee4:	000f883a 	mov	r7,zero
  804ee8:	403ee83a 	callr	r8
  804eec:	00ffffc4 	movi	r3,-1
  804ef0:	10c04426 	beq	r2,r3,805004 <__sflush_r+0x1a0>
  804ef4:	88c0030b 	ldhu	r3,12(r17)
  804ef8:	89000417 	ldw	r4,16(r17)
  804efc:	88000115 	stw	zero,4(r17)
  804f00:	197dffcc 	andi	r5,r3,63487
  804f04:	8940030d 	sth	r5,12(r17)
  804f08:	89000015 	stw	r4,0(r17)
  804f0c:	18c4000c 	andi	r3,r3,4096
  804f10:	18002c1e 	bne	r3,zero,804fc4 <__sflush_r+0x160>
  804f14:	89400c17 	ldw	r5,48(r17)
  804f18:	9c000015 	stw	r16,0(r19)
  804f1c:	28000526 	beq	r5,zero,804f34 <__sflush_r+0xd0>
  804f20:	88801004 	addi	r2,r17,64
  804f24:	28800226 	beq	r5,r2,804f30 <__sflush_r+0xcc>
  804f28:	9809883a 	mov	r4,r19
  804f2c:	08055bc0 	call	8055bc <_free_r>
  804f30:	88000c15 	stw	zero,48(r17)
  804f34:	0005883a 	mov	r2,zero
  804f38:	dfc00417 	ldw	ra,16(sp)
  804f3c:	dcc00317 	ldw	r19,12(sp)
  804f40:	dc800217 	ldw	r18,8(sp)
  804f44:	dc400117 	ldw	r17,4(sp)
  804f48:	dc000017 	ldw	r16,0(sp)
  804f4c:	dec00504 	addi	sp,sp,20
  804f50:	f800283a 	ret
  804f54:	2c800417 	ldw	r18,16(r5)
  804f58:	903ff626 	beq	r18,zero,804f34 <__alt_data_end+0xff804f34>
  804f5c:	2c000017 	ldw	r16,0(r5)
  804f60:	108000cc 	andi	r2,r2,3
  804f64:	2c800015 	stw	r18,0(r5)
  804f68:	84a1c83a 	sub	r16,r16,r18
  804f6c:	1000131e 	bne	r2,zero,804fbc <__sflush_r+0x158>
  804f70:	28800517 	ldw	r2,20(r5)
  804f74:	88800215 	stw	r2,8(r17)
  804f78:	04000316 	blt	zero,r16,804f88 <__sflush_r+0x124>
  804f7c:	003fed06 	br	804f34 <__alt_data_end+0xff804f34>
  804f80:	90a5883a 	add	r18,r18,r2
  804f84:	043feb0e 	bge	zero,r16,804f34 <__alt_data_end+0xff804f34>
  804f88:	88800917 	ldw	r2,36(r17)
  804f8c:	89400717 	ldw	r5,28(r17)
  804f90:	800f883a 	mov	r7,r16
  804f94:	900d883a 	mov	r6,r18
  804f98:	9809883a 	mov	r4,r19
  804f9c:	103ee83a 	callr	r2
  804fa0:	80a1c83a 	sub	r16,r16,r2
  804fa4:	00bff616 	blt	zero,r2,804f80 <__alt_data_end+0xff804f80>
  804fa8:	88c0030b 	ldhu	r3,12(r17)
  804fac:	00bfffc4 	movi	r2,-1
  804fb0:	18c01014 	ori	r3,r3,64
  804fb4:	88c0030d 	sth	r3,12(r17)
  804fb8:	003fdf06 	br	804f38 <__alt_data_end+0xff804f38>
  804fbc:	0005883a 	mov	r2,zero
  804fc0:	003fec06 	br	804f74 <__alt_data_end+0xff804f74>
  804fc4:	88801415 	stw	r2,80(r17)
  804fc8:	003fd206 	br	804f14 <__alt_data_end+0xff804f14>
  804fcc:	28c00f17 	ldw	r3,60(r5)
  804fd0:	00ffb316 	blt	zero,r3,804ea0 <__alt_data_end+0xff804ea0>
  804fd4:	003fd706 	br	804f34 <__alt_data_end+0xff804f34>
  804fd8:	89400717 	ldw	r5,28(r17)
  804fdc:	000d883a 	mov	r6,zero
  804fe0:	9809883a 	mov	r4,r19
  804fe4:	01c00044 	movi	r7,1
  804fe8:	403ee83a 	callr	r8
  804fec:	100d883a 	mov	r6,r2
  804ff0:	00bfffc4 	movi	r2,-1
  804ff4:	30801426 	beq	r6,r2,805048 <__sflush_r+0x1e4>
  804ff8:	8880030b 	ldhu	r2,12(r17)
  804ffc:	8a000a17 	ldw	r8,40(r17)
  805000:	003fae06 	br	804ebc <__alt_data_end+0xff804ebc>
  805004:	98c00017 	ldw	r3,0(r19)
  805008:	183fba26 	beq	r3,zero,804ef4 <__alt_data_end+0xff804ef4>
  80500c:	01000744 	movi	r4,29
  805010:	19000626 	beq	r3,r4,80502c <__sflush_r+0x1c8>
  805014:	01000584 	movi	r4,22
  805018:	19000426 	beq	r3,r4,80502c <__sflush_r+0x1c8>
  80501c:	88c0030b 	ldhu	r3,12(r17)
  805020:	18c01014 	ori	r3,r3,64
  805024:	88c0030d 	sth	r3,12(r17)
  805028:	003fc306 	br	804f38 <__alt_data_end+0xff804f38>
  80502c:	8880030b 	ldhu	r2,12(r17)
  805030:	88c00417 	ldw	r3,16(r17)
  805034:	88000115 	stw	zero,4(r17)
  805038:	10bdffcc 	andi	r2,r2,63487
  80503c:	8880030d 	sth	r2,12(r17)
  805040:	88c00015 	stw	r3,0(r17)
  805044:	003fb306 	br	804f14 <__alt_data_end+0xff804f14>
  805048:	98800017 	ldw	r2,0(r19)
  80504c:	103fea26 	beq	r2,zero,804ff8 <__alt_data_end+0xff804ff8>
  805050:	00c00744 	movi	r3,29
  805054:	10c00226 	beq	r2,r3,805060 <__sflush_r+0x1fc>
  805058:	00c00584 	movi	r3,22
  80505c:	10ffd21e 	bne	r2,r3,804fa8 <__alt_data_end+0xff804fa8>
  805060:	9c000015 	stw	r16,0(r19)
  805064:	0005883a 	mov	r2,zero
  805068:	003fb306 	br	804f38 <__alt_data_end+0xff804f38>

0080506c <_fflush_r>:
  80506c:	defffd04 	addi	sp,sp,-12
  805070:	dc000115 	stw	r16,4(sp)
  805074:	dfc00215 	stw	ra,8(sp)
  805078:	2021883a 	mov	r16,r4
  80507c:	20000226 	beq	r4,zero,805088 <_fflush_r+0x1c>
  805080:	20800e17 	ldw	r2,56(r4)
  805084:	10000c26 	beq	r2,zero,8050b8 <_fflush_r+0x4c>
  805088:	2880030f 	ldh	r2,12(r5)
  80508c:	1000051e 	bne	r2,zero,8050a4 <_fflush_r+0x38>
  805090:	0005883a 	mov	r2,zero
  805094:	dfc00217 	ldw	ra,8(sp)
  805098:	dc000117 	ldw	r16,4(sp)
  80509c:	dec00304 	addi	sp,sp,12
  8050a0:	f800283a 	ret
  8050a4:	8009883a 	mov	r4,r16
  8050a8:	dfc00217 	ldw	ra,8(sp)
  8050ac:	dc000117 	ldw	r16,4(sp)
  8050b0:	dec00304 	addi	sp,sp,12
  8050b4:	0804e641 	jmpi	804e64 <__sflush_r>
  8050b8:	d9400015 	stw	r5,0(sp)
  8050bc:	08054480 	call	805448 <__sinit>
  8050c0:	d9400017 	ldw	r5,0(sp)
  8050c4:	003ff006 	br	805088 <__alt_data_end+0xff805088>

008050c8 <fflush>:
  8050c8:	20000526 	beq	r4,zero,8050e0 <fflush+0x18>
  8050cc:	00802074 	movhi	r2,129
  8050d0:	10a40b04 	addi	r2,r2,-28628
  8050d4:	200b883a 	mov	r5,r4
  8050d8:	11000017 	ldw	r4,0(r2)
  8050dc:	080506c1 	jmpi	80506c <_fflush_r>
  8050e0:	00802074 	movhi	r2,129
  8050e4:	10a40a04 	addi	r2,r2,-28632
  8050e8:	11000017 	ldw	r4,0(r2)
  8050ec:	01402034 	movhi	r5,128
  8050f0:	29541b04 	addi	r5,r5,20588
  8050f4:	08059701 	jmpi	805970 <_fwalk_reent>

008050f8 <__fp_lock>:
  8050f8:	0005883a 	mov	r2,zero
  8050fc:	f800283a 	ret

00805100 <__fp_unlock>:
  805100:	0005883a 	mov	r2,zero
  805104:	f800283a 	ret

00805108 <_cleanup_r>:
  805108:	01402034 	movhi	r5,128
  80510c:	29597504 	addi	r5,r5,26068
  805110:	08059701 	jmpi	805970 <_fwalk_reent>

00805114 <__sinit.part.1>:
  805114:	defff704 	addi	sp,sp,-36
  805118:	00c02034 	movhi	r3,128
  80511c:	dfc00815 	stw	ra,32(sp)
  805120:	ddc00715 	stw	r23,28(sp)
  805124:	dd800615 	stw	r22,24(sp)
  805128:	dd400515 	stw	r21,20(sp)
  80512c:	dd000415 	stw	r20,16(sp)
  805130:	dcc00315 	stw	r19,12(sp)
  805134:	dc800215 	stw	r18,8(sp)
  805138:	dc400115 	stw	r17,4(sp)
  80513c:	dc000015 	stw	r16,0(sp)
  805140:	18d44204 	addi	r3,r3,20744
  805144:	24000117 	ldw	r16,4(r4)
  805148:	20c00f15 	stw	r3,60(r4)
  80514c:	2080bb04 	addi	r2,r4,748
  805150:	00c000c4 	movi	r3,3
  805154:	20c0b915 	stw	r3,740(r4)
  805158:	2080ba15 	stw	r2,744(r4)
  80515c:	2000b815 	stw	zero,736(r4)
  805160:	05c00204 	movi	r23,8
  805164:	00800104 	movi	r2,4
  805168:	2025883a 	mov	r18,r4
  80516c:	b80d883a 	mov	r6,r23
  805170:	81001704 	addi	r4,r16,92
  805174:	000b883a 	mov	r5,zero
  805178:	80000015 	stw	zero,0(r16)
  80517c:	80000115 	stw	zero,4(r16)
  805180:	80000215 	stw	zero,8(r16)
  805184:	8080030d 	sth	r2,12(r16)
  805188:	80001915 	stw	zero,100(r16)
  80518c:	8000038d 	sth	zero,14(r16)
  805190:	80000415 	stw	zero,16(r16)
  805194:	80000515 	stw	zero,20(r16)
  805198:	80000615 	stw	zero,24(r16)
  80519c:	08045ec0 	call	8045ec <memset>
  8051a0:	05802034 	movhi	r22,128
  8051a4:	94400217 	ldw	r17,8(r18)
  8051a8:	05402034 	movhi	r21,128
  8051ac:	05002034 	movhi	r20,128
  8051b0:	04c02034 	movhi	r19,128
  8051b4:	b598fa04 	addi	r22,r22,25576
  8051b8:	ad591104 	addi	r21,r21,25668
  8051bc:	a5193004 	addi	r20,r20,25792
  8051c0:	9cd94704 	addi	r19,r19,25884
  8051c4:	85800815 	stw	r22,32(r16)
  8051c8:	85400915 	stw	r21,36(r16)
  8051cc:	85000a15 	stw	r20,40(r16)
  8051d0:	84c00b15 	stw	r19,44(r16)
  8051d4:	84000715 	stw	r16,28(r16)
  8051d8:	00800284 	movi	r2,10
  8051dc:	8880030d 	sth	r2,12(r17)
  8051e0:	00800044 	movi	r2,1
  8051e4:	89001704 	addi	r4,r17,92
  8051e8:	b80d883a 	mov	r6,r23
  8051ec:	000b883a 	mov	r5,zero
  8051f0:	88000015 	stw	zero,0(r17)
  8051f4:	88000115 	stw	zero,4(r17)
  8051f8:	88000215 	stw	zero,8(r17)
  8051fc:	88001915 	stw	zero,100(r17)
  805200:	8880038d 	sth	r2,14(r17)
  805204:	88000415 	stw	zero,16(r17)
  805208:	88000515 	stw	zero,20(r17)
  80520c:	88000615 	stw	zero,24(r17)
  805210:	08045ec0 	call	8045ec <memset>
  805214:	94000317 	ldw	r16,12(r18)
  805218:	00800484 	movi	r2,18
  80521c:	8c400715 	stw	r17,28(r17)
  805220:	8d800815 	stw	r22,32(r17)
  805224:	8d400915 	stw	r21,36(r17)
  805228:	8d000a15 	stw	r20,40(r17)
  80522c:	8cc00b15 	stw	r19,44(r17)
  805230:	8080030d 	sth	r2,12(r16)
  805234:	00800084 	movi	r2,2
  805238:	80000015 	stw	zero,0(r16)
  80523c:	80000115 	stw	zero,4(r16)
  805240:	80000215 	stw	zero,8(r16)
  805244:	80001915 	stw	zero,100(r16)
  805248:	8080038d 	sth	r2,14(r16)
  80524c:	80000415 	stw	zero,16(r16)
  805250:	80000515 	stw	zero,20(r16)
  805254:	80000615 	stw	zero,24(r16)
  805258:	81001704 	addi	r4,r16,92
  80525c:	000b883a 	mov	r5,zero
  805260:	b80d883a 	mov	r6,r23
  805264:	08045ec0 	call	8045ec <memset>
  805268:	00800044 	movi	r2,1
  80526c:	84000715 	stw	r16,28(r16)
  805270:	85800815 	stw	r22,32(r16)
  805274:	85400915 	stw	r21,36(r16)
  805278:	85000a15 	stw	r20,40(r16)
  80527c:	84c00b15 	stw	r19,44(r16)
  805280:	90800e15 	stw	r2,56(r18)
  805284:	dfc00817 	ldw	ra,32(sp)
  805288:	ddc00717 	ldw	r23,28(sp)
  80528c:	dd800617 	ldw	r22,24(sp)
  805290:	dd400517 	ldw	r21,20(sp)
  805294:	dd000417 	ldw	r20,16(sp)
  805298:	dcc00317 	ldw	r19,12(sp)
  80529c:	dc800217 	ldw	r18,8(sp)
  8052a0:	dc400117 	ldw	r17,4(sp)
  8052a4:	dc000017 	ldw	r16,0(sp)
  8052a8:	dec00904 	addi	sp,sp,36
  8052ac:	f800283a 	ret

008052b0 <__sfmoreglue>:
  8052b0:	defffc04 	addi	sp,sp,-16
  8052b4:	dc400115 	stw	r17,4(sp)
  8052b8:	2c7fffc4 	addi	r17,r5,-1
  8052bc:	8c401a24 	muli	r17,r17,104
  8052c0:	dc800215 	stw	r18,8(sp)
  8052c4:	2825883a 	mov	r18,r5
  8052c8:	89401d04 	addi	r5,r17,116
  8052cc:	dc000015 	stw	r16,0(sp)
  8052d0:	dfc00315 	stw	ra,12(sp)
  8052d4:	0805bec0 	call	805bec <_malloc_r>
  8052d8:	1021883a 	mov	r16,r2
  8052dc:	10000726 	beq	r2,zero,8052fc <__sfmoreglue+0x4c>
  8052e0:	11000304 	addi	r4,r2,12
  8052e4:	10000015 	stw	zero,0(r2)
  8052e8:	14800115 	stw	r18,4(r2)
  8052ec:	11000215 	stw	r4,8(r2)
  8052f0:	000b883a 	mov	r5,zero
  8052f4:	89801a04 	addi	r6,r17,104
  8052f8:	08045ec0 	call	8045ec <memset>
  8052fc:	8005883a 	mov	r2,r16
  805300:	dfc00317 	ldw	ra,12(sp)
  805304:	dc800217 	ldw	r18,8(sp)
  805308:	dc400117 	ldw	r17,4(sp)
  80530c:	dc000017 	ldw	r16,0(sp)
  805310:	dec00404 	addi	sp,sp,16
  805314:	f800283a 	ret

00805318 <__sfp>:
  805318:	00802074 	movhi	r2,129
  80531c:	defffb04 	addi	sp,sp,-20
  805320:	10a40a04 	addi	r2,r2,-28632
  805324:	dc800215 	stw	r18,8(sp)
  805328:	14800017 	ldw	r18,0(r2)
  80532c:	dcc00315 	stw	r19,12(sp)
  805330:	dfc00415 	stw	ra,16(sp)
  805334:	90800e17 	ldw	r2,56(r18)
  805338:	dc400115 	stw	r17,4(sp)
  80533c:	dc000015 	stw	r16,0(sp)
  805340:	2027883a 	mov	r19,r4
  805344:	1000021e 	bne	r2,zero,805350 <__sfp+0x38>
  805348:	9009883a 	mov	r4,r18
  80534c:	08051140 	call	805114 <__sinit.part.1>
  805350:	9480b804 	addi	r18,r18,736
  805354:	047fffc4 	movi	r17,-1
  805358:	91400117 	ldw	r5,4(r18)
  80535c:	94000217 	ldw	r16,8(r18)
  805360:	297fffc4 	addi	r5,r5,-1
  805364:	28000a16 	blt	r5,zero,805390 <__sfp+0x78>
  805368:	8080030f 	ldh	r2,12(r16)
  80536c:	10000c26 	beq	r2,zero,8053a0 <__sfp+0x88>
  805370:	80c01d04 	addi	r3,r16,116
  805374:	00000206 	br	805380 <__sfp+0x68>
  805378:	18bfe60f 	ldh	r2,-104(r3)
  80537c:	10000826 	beq	r2,zero,8053a0 <__sfp+0x88>
  805380:	297fffc4 	addi	r5,r5,-1
  805384:	1c3ffd04 	addi	r16,r3,-12
  805388:	18c01a04 	addi	r3,r3,104
  80538c:	2c7ffa1e 	bne	r5,r17,805378 <__alt_data_end+0xff805378>
  805390:	90800017 	ldw	r2,0(r18)
  805394:	10001d26 	beq	r2,zero,80540c <__sfp+0xf4>
  805398:	1025883a 	mov	r18,r2
  80539c:	003fee06 	br	805358 <__alt_data_end+0xff805358>
  8053a0:	00bfffc4 	movi	r2,-1
  8053a4:	8080038d 	sth	r2,14(r16)
  8053a8:	00800044 	movi	r2,1
  8053ac:	8080030d 	sth	r2,12(r16)
  8053b0:	80001915 	stw	zero,100(r16)
  8053b4:	80000015 	stw	zero,0(r16)
  8053b8:	80000215 	stw	zero,8(r16)
  8053bc:	80000115 	stw	zero,4(r16)
  8053c0:	80000415 	stw	zero,16(r16)
  8053c4:	80000515 	stw	zero,20(r16)
  8053c8:	80000615 	stw	zero,24(r16)
  8053cc:	81001704 	addi	r4,r16,92
  8053d0:	000b883a 	mov	r5,zero
  8053d4:	01800204 	movi	r6,8
  8053d8:	08045ec0 	call	8045ec <memset>
  8053dc:	8005883a 	mov	r2,r16
  8053e0:	80000c15 	stw	zero,48(r16)
  8053e4:	80000d15 	stw	zero,52(r16)
  8053e8:	80001115 	stw	zero,68(r16)
  8053ec:	80001215 	stw	zero,72(r16)
  8053f0:	dfc00417 	ldw	ra,16(sp)
  8053f4:	dcc00317 	ldw	r19,12(sp)
  8053f8:	dc800217 	ldw	r18,8(sp)
  8053fc:	dc400117 	ldw	r17,4(sp)
  805400:	dc000017 	ldw	r16,0(sp)
  805404:	dec00504 	addi	sp,sp,20
  805408:	f800283a 	ret
  80540c:	9809883a 	mov	r4,r19
  805410:	01400104 	movi	r5,4
  805414:	08052b00 	call	8052b0 <__sfmoreglue>
  805418:	90800015 	stw	r2,0(r18)
  80541c:	103fde1e 	bne	r2,zero,805398 <__alt_data_end+0xff805398>
  805420:	00800304 	movi	r2,12
  805424:	98800015 	stw	r2,0(r19)
  805428:	0005883a 	mov	r2,zero
  80542c:	003ff006 	br	8053f0 <__alt_data_end+0xff8053f0>

00805430 <_cleanup>:
  805430:	00802074 	movhi	r2,129
  805434:	10a40a04 	addi	r2,r2,-28632
  805438:	11000017 	ldw	r4,0(r2)
  80543c:	01402034 	movhi	r5,128
  805440:	29597504 	addi	r5,r5,26068
  805444:	08059701 	jmpi	805970 <_fwalk_reent>

00805448 <__sinit>:
  805448:	20800e17 	ldw	r2,56(r4)
  80544c:	10000126 	beq	r2,zero,805454 <__sinit+0xc>
  805450:	f800283a 	ret
  805454:	08051141 	jmpi	805114 <__sinit.part.1>

00805458 <__sfp_lock_acquire>:
  805458:	f800283a 	ret

0080545c <__sfp_lock_release>:
  80545c:	f800283a 	ret

00805460 <__sinit_lock_acquire>:
  805460:	f800283a 	ret

00805464 <__sinit_lock_release>:
  805464:	f800283a 	ret

00805468 <__fp_lock_all>:
  805468:	00802074 	movhi	r2,129
  80546c:	10a40b04 	addi	r2,r2,-28628
  805470:	11000017 	ldw	r4,0(r2)
  805474:	01402034 	movhi	r5,128
  805478:	29543e04 	addi	r5,r5,20728
  80547c:	08058ac1 	jmpi	8058ac <_fwalk>

00805480 <__fp_unlock_all>:
  805480:	00802074 	movhi	r2,129
  805484:	10a40b04 	addi	r2,r2,-28628
  805488:	11000017 	ldw	r4,0(r2)
  80548c:	01402034 	movhi	r5,128
  805490:	29544004 	addi	r5,r5,20736
  805494:	08058ac1 	jmpi	8058ac <_fwalk>

00805498 <_malloc_trim_r>:
  805498:	defffb04 	addi	sp,sp,-20
  80549c:	dcc00315 	stw	r19,12(sp)
  8054a0:	04c02074 	movhi	r19,129
  8054a4:	dc800215 	stw	r18,8(sp)
  8054a8:	dc400115 	stw	r17,4(sp)
  8054ac:	dc000015 	stw	r16,0(sp)
  8054b0:	dfc00415 	stw	ra,16(sp)
  8054b4:	2821883a 	mov	r16,r5
  8054b8:	9ce2fd04 	addi	r19,r19,-29708
  8054bc:	2025883a 	mov	r18,r4
  8054c0:	0806cb40 	call	806cb4 <__malloc_lock>
  8054c4:	98800217 	ldw	r2,8(r19)
  8054c8:	14400117 	ldw	r17,4(r2)
  8054cc:	00bfff04 	movi	r2,-4
  8054d0:	88a2703a 	and	r17,r17,r2
  8054d4:	8c21c83a 	sub	r16,r17,r16
  8054d8:	8403fbc4 	addi	r16,r16,4079
  8054dc:	8020d33a 	srli	r16,r16,12
  8054e0:	0083ffc4 	movi	r2,4095
  8054e4:	843fffc4 	addi	r16,r16,-1
  8054e8:	8020933a 	slli	r16,r16,12
  8054ec:	1400060e 	bge	r2,r16,805508 <_malloc_trim_r+0x70>
  8054f0:	9009883a 	mov	r4,r18
  8054f4:	000b883a 	mov	r5,zero
  8054f8:	08063940 	call	806394 <_sbrk_r>
  8054fc:	98c00217 	ldw	r3,8(r19)
  805500:	1c47883a 	add	r3,r3,r17
  805504:	10c00a26 	beq	r2,r3,805530 <_malloc_trim_r+0x98>
  805508:	9009883a 	mov	r4,r18
  80550c:	0806cd40 	call	806cd4 <__malloc_unlock>
  805510:	0005883a 	mov	r2,zero
  805514:	dfc00417 	ldw	ra,16(sp)
  805518:	dcc00317 	ldw	r19,12(sp)
  80551c:	dc800217 	ldw	r18,8(sp)
  805520:	dc400117 	ldw	r17,4(sp)
  805524:	dc000017 	ldw	r16,0(sp)
  805528:	dec00504 	addi	sp,sp,20
  80552c:	f800283a 	ret
  805530:	9009883a 	mov	r4,r18
  805534:	040bc83a 	sub	r5,zero,r16
  805538:	08063940 	call	806394 <_sbrk_r>
  80553c:	00ffffc4 	movi	r3,-1
  805540:	10c00d26 	beq	r2,r3,805578 <_malloc_trim_r+0xe0>
  805544:	00c02074 	movhi	r3,129
  805548:	18eb4804 	addi	r3,r3,-21216
  80554c:	18800017 	ldw	r2,0(r3)
  805550:	99000217 	ldw	r4,8(r19)
  805554:	8c23c83a 	sub	r17,r17,r16
  805558:	8c400054 	ori	r17,r17,1
  80555c:	1421c83a 	sub	r16,r2,r16
  805560:	24400115 	stw	r17,4(r4)
  805564:	9009883a 	mov	r4,r18
  805568:	1c000015 	stw	r16,0(r3)
  80556c:	0806cd40 	call	806cd4 <__malloc_unlock>
  805570:	00800044 	movi	r2,1
  805574:	003fe706 	br	805514 <__alt_data_end+0xff805514>
  805578:	9009883a 	mov	r4,r18
  80557c:	000b883a 	mov	r5,zero
  805580:	08063940 	call	806394 <_sbrk_r>
  805584:	99000217 	ldw	r4,8(r19)
  805588:	014003c4 	movi	r5,15
  80558c:	1107c83a 	sub	r3,r2,r4
  805590:	28ffdd0e 	bge	r5,r3,805508 <__alt_data_end+0xff805508>
  805594:	01402074 	movhi	r5,129
  805598:	29640c04 	addi	r5,r5,-28624
  80559c:	29400017 	ldw	r5,0(r5)
  8055a0:	18c00054 	ori	r3,r3,1
  8055a4:	20c00115 	stw	r3,4(r4)
  8055a8:	00c02074 	movhi	r3,129
  8055ac:	1145c83a 	sub	r2,r2,r5
  8055b0:	18eb4804 	addi	r3,r3,-21216
  8055b4:	18800015 	stw	r2,0(r3)
  8055b8:	003fd306 	br	805508 <__alt_data_end+0xff805508>

008055bc <_free_r>:
  8055bc:	28004c26 	beq	r5,zero,8056f0 <_free_r+0x134>
  8055c0:	defffd04 	addi	sp,sp,-12
  8055c4:	dc400115 	stw	r17,4(sp)
  8055c8:	dc000015 	stw	r16,0(sp)
  8055cc:	2023883a 	mov	r17,r4
  8055d0:	2821883a 	mov	r16,r5
  8055d4:	dfc00215 	stw	ra,8(sp)
  8055d8:	0806cb40 	call	806cb4 <__malloc_lock>
  8055dc:	813fff17 	ldw	r4,-4(r16)
  8055e0:	00bfff84 	movi	r2,-2
  8055e4:	02402074 	movhi	r9,129
  8055e8:	81bffe04 	addi	r6,r16,-8
  8055ec:	2084703a 	and	r2,r4,r2
  8055f0:	4a62fd04 	addi	r9,r9,-29708
  8055f4:	308b883a 	add	r5,r6,r2
  8055f8:	2a000117 	ldw	r8,4(r5)
  8055fc:	49c00217 	ldw	r7,8(r9)
  805600:	00ffff04 	movi	r3,-4
  805604:	40c6703a 	and	r3,r8,r3
  805608:	39405326 	beq	r7,r5,805758 <_free_r+0x19c>
  80560c:	28c00115 	stw	r3,4(r5)
  805610:	2100004c 	andi	r4,r4,1
  805614:	2000091e 	bne	r4,zero,80563c <_free_r+0x80>
  805618:	81fffe17 	ldw	r7,-8(r16)
  80561c:	4a000204 	addi	r8,r9,8
  805620:	31cdc83a 	sub	r6,r6,r7
  805624:	31000217 	ldw	r4,8(r6)
  805628:	11c5883a 	add	r2,r2,r7
  80562c:	22006126 	beq	r4,r8,8057b4 <_free_r+0x1f8>
  805630:	31c00317 	ldw	r7,12(r6)
  805634:	21c00315 	stw	r7,12(r4)
  805638:	39000215 	stw	r4,8(r7)
  80563c:	28c9883a 	add	r4,r5,r3
  805640:	21c00117 	ldw	r7,4(r4)
  805644:	39c0004c 	andi	r7,r7,1
  805648:	38000d1e 	bne	r7,zero,805680 <_free_r+0xc4>
  80564c:	29000217 	ldw	r4,8(r5)
  805650:	10c5883a 	add	r2,r2,r3
  805654:	00c02074 	movhi	r3,129
  805658:	18e2ff04 	addi	r3,r3,-29700
  80565c:	20c07526 	beq	r4,r3,805834 <_free_r+0x278>
  805660:	29c00317 	ldw	r7,12(r5)
  805664:	11400054 	ori	r5,r2,1
  805668:	3087883a 	add	r3,r6,r2
  80566c:	21c00315 	stw	r7,12(r4)
  805670:	39000215 	stw	r4,8(r7)
  805674:	31400115 	stw	r5,4(r6)
  805678:	18800015 	stw	r2,0(r3)
  80567c:	00000406 	br	805690 <_free_r+0xd4>
  805680:	10c00054 	ori	r3,r2,1
  805684:	30c00115 	stw	r3,4(r6)
  805688:	3087883a 	add	r3,r6,r2
  80568c:	18800015 	stw	r2,0(r3)
  805690:	00c07fc4 	movi	r3,511
  805694:	18801736 	bltu	r3,r2,8056f4 <_free_r+0x138>
  805698:	1004d0fa 	srli	r2,r2,3
  80569c:	01400044 	movi	r5,1
  8056a0:	49000117 	ldw	r4,4(r9)
  8056a4:	1087883a 	add	r3,r2,r2
  8056a8:	18c7883a 	add	r3,r3,r3
  8056ac:	1005d0ba 	srai	r2,r2,2
  8056b0:	18c7883a 	add	r3,r3,r3
  8056b4:	1a47883a 	add	r3,r3,r9
  8056b8:	19c00217 	ldw	r7,8(r3)
  8056bc:	2884983a 	sll	r2,r5,r2
  8056c0:	30c00315 	stw	r3,12(r6)
  8056c4:	31c00215 	stw	r7,8(r6)
  8056c8:	1104b03a 	or	r2,r2,r4
  8056cc:	19800215 	stw	r6,8(r3)
  8056d0:	48800115 	stw	r2,4(r9)
  8056d4:	39800315 	stw	r6,12(r7)
  8056d8:	8809883a 	mov	r4,r17
  8056dc:	dfc00217 	ldw	ra,8(sp)
  8056e0:	dc400117 	ldw	r17,4(sp)
  8056e4:	dc000017 	ldw	r16,0(sp)
  8056e8:	dec00304 	addi	sp,sp,12
  8056ec:	0806cd41 	jmpi	806cd4 <__malloc_unlock>
  8056f0:	f800283a 	ret
  8056f4:	1006d27a 	srli	r3,r2,9
  8056f8:	01000104 	movi	r4,4
  8056fc:	20c04036 	bltu	r4,r3,805800 <_free_r+0x244>
  805700:	1006d1ba 	srli	r3,r2,6
  805704:	19400e04 	addi	r5,r3,56
  805708:	2947883a 	add	r3,r5,r5
  80570c:	18c7883a 	add	r3,r3,r3
  805710:	18c7883a 	add	r3,r3,r3
  805714:	1a49883a 	add	r4,r3,r9
  805718:	20c00217 	ldw	r3,8(r4)
  80571c:	01c02074 	movhi	r7,129
  805720:	39e2fd04 	addi	r7,r7,-29708
  805724:	19003b26 	beq	r3,r4,805814 <_free_r+0x258>
  805728:	01ffff04 	movi	r7,-4
  80572c:	19400117 	ldw	r5,4(r3)
  805730:	29ca703a 	and	r5,r5,r7
  805734:	1140022e 	bgeu	r2,r5,805740 <_free_r+0x184>
  805738:	18c00217 	ldw	r3,8(r3)
  80573c:	20fffb1e 	bne	r4,r3,80572c <__alt_data_end+0xff80572c>
  805740:	18800317 	ldw	r2,12(r3)
  805744:	30800315 	stw	r2,12(r6)
  805748:	30c00215 	stw	r3,8(r6)
  80574c:	11800215 	stw	r6,8(r2)
  805750:	19800315 	stw	r6,12(r3)
  805754:	003fe006 	br	8056d8 <__alt_data_end+0xff8056d8>
  805758:	2100004c 	andi	r4,r4,1
  80575c:	1885883a 	add	r2,r3,r2
  805760:	2000071e 	bne	r4,zero,805780 <_free_r+0x1c4>
  805764:	817ffe17 	ldw	r5,-8(r16)
  805768:	314dc83a 	sub	r6,r6,r5
  80576c:	30c00317 	ldw	r3,12(r6)
  805770:	31000217 	ldw	r4,8(r6)
  805774:	1145883a 	add	r2,r2,r5
  805778:	20c00315 	stw	r3,12(r4)
  80577c:	19000215 	stw	r4,8(r3)
  805780:	10c00054 	ori	r3,r2,1
  805784:	30c00115 	stw	r3,4(r6)
  805788:	00c02074 	movhi	r3,129
  80578c:	18e40d04 	addi	r3,r3,-28620
  805790:	18c00017 	ldw	r3,0(r3)
  805794:	49800215 	stw	r6,8(r9)
  805798:	10ffcf36 	bltu	r2,r3,8056d8 <__alt_data_end+0xff8056d8>
  80579c:	00802074 	movhi	r2,129
  8057a0:	10ab4704 	addi	r2,r2,-21220
  8057a4:	11400017 	ldw	r5,0(r2)
  8057a8:	8809883a 	mov	r4,r17
  8057ac:	08054980 	call	805498 <_malloc_trim_r>
  8057b0:	003fc906 	br	8056d8 <__alt_data_end+0xff8056d8>
  8057b4:	28c9883a 	add	r4,r5,r3
  8057b8:	21000117 	ldw	r4,4(r4)
  8057bc:	2100004c 	andi	r4,r4,1
  8057c0:	20000a1e 	bne	r4,zero,8057ec <_free_r+0x230>
  8057c4:	29000317 	ldw	r4,12(r5)
  8057c8:	29400217 	ldw	r5,8(r5)
  8057cc:	10c5883a 	add	r2,r2,r3
  8057d0:	10c00054 	ori	r3,r2,1
  8057d4:	29000315 	stw	r4,12(r5)
  8057d8:	21400215 	stw	r5,8(r4)
  8057dc:	30c00115 	stw	r3,4(r6)
  8057e0:	308d883a 	add	r6,r6,r2
  8057e4:	30800015 	stw	r2,0(r6)
  8057e8:	003fbb06 	br	8056d8 <__alt_data_end+0xff8056d8>
  8057ec:	10c00054 	ori	r3,r2,1
  8057f0:	30c00115 	stw	r3,4(r6)
  8057f4:	308d883a 	add	r6,r6,r2
  8057f8:	30800015 	stw	r2,0(r6)
  8057fc:	003fb606 	br	8056d8 <__alt_data_end+0xff8056d8>
  805800:	01000504 	movi	r4,20
  805804:	20c01436 	bltu	r4,r3,805858 <_free_r+0x29c>
  805808:	194016c4 	addi	r5,r3,91
  80580c:	2947883a 	add	r3,r5,r5
  805810:	003fbe06 	br	80570c <__alt_data_end+0xff80570c>
  805814:	280bd0ba 	srai	r5,r5,2
  805818:	00800044 	movi	r2,1
  80581c:	39000117 	ldw	r4,4(r7)
  805820:	114a983a 	sll	r5,r2,r5
  805824:	1805883a 	mov	r2,r3
  805828:	2908b03a 	or	r4,r5,r4
  80582c:	39000115 	stw	r4,4(r7)
  805830:	003fc406 	br	805744 <__alt_data_end+0xff805744>
  805834:	49800515 	stw	r6,20(r9)
  805838:	49800415 	stw	r6,16(r9)
  80583c:	10c00054 	ori	r3,r2,1
  805840:	31000315 	stw	r4,12(r6)
  805844:	31000215 	stw	r4,8(r6)
  805848:	30c00115 	stw	r3,4(r6)
  80584c:	308d883a 	add	r6,r6,r2
  805850:	30800015 	stw	r2,0(r6)
  805854:	003fa006 	br	8056d8 <__alt_data_end+0xff8056d8>
  805858:	01001504 	movi	r4,84
  80585c:	20c00436 	bltu	r4,r3,805870 <_free_r+0x2b4>
  805860:	1006d33a 	srli	r3,r2,12
  805864:	19401b84 	addi	r5,r3,110
  805868:	2947883a 	add	r3,r5,r5
  80586c:	003fa706 	br	80570c <__alt_data_end+0xff80570c>
  805870:	01005504 	movi	r4,340
  805874:	20c00436 	bltu	r4,r3,805888 <_free_r+0x2cc>
  805878:	1006d3fa 	srli	r3,r2,15
  80587c:	19401dc4 	addi	r5,r3,119
  805880:	2947883a 	add	r3,r5,r5
  805884:	003fa106 	br	80570c <__alt_data_end+0xff80570c>
  805888:	01015504 	movi	r4,1364
  80588c:	20c00436 	bltu	r4,r3,8058a0 <_free_r+0x2e4>
  805890:	1006d4ba 	srli	r3,r2,18
  805894:	19401f04 	addi	r5,r3,124
  805898:	2947883a 	add	r3,r5,r5
  80589c:	003f9b06 	br	80570c <__alt_data_end+0xff80570c>
  8058a0:	00c03f04 	movi	r3,252
  8058a4:	01401f84 	movi	r5,126
  8058a8:	003f9806 	br	80570c <__alt_data_end+0xff80570c>

008058ac <_fwalk>:
  8058ac:	defff704 	addi	sp,sp,-36
  8058b0:	dd000415 	stw	r20,16(sp)
  8058b4:	dfc00815 	stw	ra,32(sp)
  8058b8:	ddc00715 	stw	r23,28(sp)
  8058bc:	dd800615 	stw	r22,24(sp)
  8058c0:	dd400515 	stw	r21,20(sp)
  8058c4:	dcc00315 	stw	r19,12(sp)
  8058c8:	dc800215 	stw	r18,8(sp)
  8058cc:	dc400115 	stw	r17,4(sp)
  8058d0:	dc000015 	stw	r16,0(sp)
  8058d4:	2500b804 	addi	r20,r4,736
  8058d8:	a0002326 	beq	r20,zero,805968 <_fwalk+0xbc>
  8058dc:	282b883a 	mov	r21,r5
  8058e0:	002f883a 	mov	r23,zero
  8058e4:	05800044 	movi	r22,1
  8058e8:	04ffffc4 	movi	r19,-1
  8058ec:	a4400117 	ldw	r17,4(r20)
  8058f0:	a4800217 	ldw	r18,8(r20)
  8058f4:	8c7fffc4 	addi	r17,r17,-1
  8058f8:	88000d16 	blt	r17,zero,805930 <_fwalk+0x84>
  8058fc:	94000304 	addi	r16,r18,12
  805900:	94800384 	addi	r18,r18,14
  805904:	80c0000b 	ldhu	r3,0(r16)
  805908:	8c7fffc4 	addi	r17,r17,-1
  80590c:	813ffd04 	addi	r4,r16,-12
  805910:	b0c0042e 	bgeu	r22,r3,805924 <_fwalk+0x78>
  805914:	90c0000f 	ldh	r3,0(r18)
  805918:	1cc00226 	beq	r3,r19,805924 <_fwalk+0x78>
  80591c:	a83ee83a 	callr	r21
  805920:	b8aeb03a 	or	r23,r23,r2
  805924:	84001a04 	addi	r16,r16,104
  805928:	94801a04 	addi	r18,r18,104
  80592c:	8cfff51e 	bne	r17,r19,805904 <__alt_data_end+0xff805904>
  805930:	a5000017 	ldw	r20,0(r20)
  805934:	a03fed1e 	bne	r20,zero,8058ec <__alt_data_end+0xff8058ec>
  805938:	b805883a 	mov	r2,r23
  80593c:	dfc00817 	ldw	ra,32(sp)
  805940:	ddc00717 	ldw	r23,28(sp)
  805944:	dd800617 	ldw	r22,24(sp)
  805948:	dd400517 	ldw	r21,20(sp)
  80594c:	dd000417 	ldw	r20,16(sp)
  805950:	dcc00317 	ldw	r19,12(sp)
  805954:	dc800217 	ldw	r18,8(sp)
  805958:	dc400117 	ldw	r17,4(sp)
  80595c:	dc000017 	ldw	r16,0(sp)
  805960:	dec00904 	addi	sp,sp,36
  805964:	f800283a 	ret
  805968:	002f883a 	mov	r23,zero
  80596c:	003ff206 	br	805938 <__alt_data_end+0xff805938>

00805970 <_fwalk_reent>:
  805970:	defff704 	addi	sp,sp,-36
  805974:	dd400515 	stw	r21,20(sp)
  805978:	dfc00815 	stw	ra,32(sp)
  80597c:	ddc00715 	stw	r23,28(sp)
  805980:	dd800615 	stw	r22,24(sp)
  805984:	dd000415 	stw	r20,16(sp)
  805988:	dcc00315 	stw	r19,12(sp)
  80598c:	dc800215 	stw	r18,8(sp)
  805990:	dc400115 	stw	r17,4(sp)
  805994:	dc000015 	stw	r16,0(sp)
  805998:	2540b804 	addi	r21,r4,736
  80599c:	a8002326 	beq	r21,zero,805a2c <_fwalk_reent+0xbc>
  8059a0:	2829883a 	mov	r20,r5
  8059a4:	202d883a 	mov	r22,r4
  8059a8:	002f883a 	mov	r23,zero
  8059ac:	04c00044 	movi	r19,1
  8059b0:	04bfffc4 	movi	r18,-1
  8059b4:	ac400117 	ldw	r17,4(r21)
  8059b8:	ac000217 	ldw	r16,8(r21)
  8059bc:	8c7fffc4 	addi	r17,r17,-1
  8059c0:	88000c16 	blt	r17,zero,8059f4 <_fwalk_reent+0x84>
  8059c4:	84000304 	addi	r16,r16,12
  8059c8:	80c0000b 	ldhu	r3,0(r16)
  8059cc:	8c7fffc4 	addi	r17,r17,-1
  8059d0:	817ffd04 	addi	r5,r16,-12
  8059d4:	98c0052e 	bgeu	r19,r3,8059ec <_fwalk_reent+0x7c>
  8059d8:	80c0008f 	ldh	r3,2(r16)
  8059dc:	b009883a 	mov	r4,r22
  8059e0:	1c800226 	beq	r3,r18,8059ec <_fwalk_reent+0x7c>
  8059e4:	a03ee83a 	callr	r20
  8059e8:	b8aeb03a 	or	r23,r23,r2
  8059ec:	84001a04 	addi	r16,r16,104
  8059f0:	8cbff51e 	bne	r17,r18,8059c8 <__alt_data_end+0xff8059c8>
  8059f4:	ad400017 	ldw	r21,0(r21)
  8059f8:	a83fee1e 	bne	r21,zero,8059b4 <__alt_data_end+0xff8059b4>
  8059fc:	b805883a 	mov	r2,r23
  805a00:	dfc00817 	ldw	ra,32(sp)
  805a04:	ddc00717 	ldw	r23,28(sp)
  805a08:	dd800617 	ldw	r22,24(sp)
  805a0c:	dd400517 	ldw	r21,20(sp)
  805a10:	dd000417 	ldw	r20,16(sp)
  805a14:	dcc00317 	ldw	r19,12(sp)
  805a18:	dc800217 	ldw	r18,8(sp)
  805a1c:	dc400117 	ldw	r17,4(sp)
  805a20:	dc000017 	ldw	r16,0(sp)
  805a24:	dec00904 	addi	sp,sp,36
  805a28:	f800283a 	ret
  805a2c:	002f883a 	mov	r23,zero
  805a30:	003ff206 	br	8059fc <__alt_data_end+0xff8059fc>

00805a34 <__smakebuf_r>:
  805a34:	2880030b 	ldhu	r2,12(r5)
  805a38:	10c0008c 	andi	r3,r2,2
  805a3c:	1800401e 	bne	r3,zero,805b40 <__smakebuf_r+0x10c>
  805a40:	deffec04 	addi	sp,sp,-80
  805a44:	dc000f15 	stw	r16,60(sp)
  805a48:	2821883a 	mov	r16,r5
  805a4c:	2940038f 	ldh	r5,14(r5)
  805a50:	dc401015 	stw	r17,64(sp)
  805a54:	dfc01315 	stw	ra,76(sp)
  805a58:	dcc01215 	stw	r19,72(sp)
  805a5c:	dc801115 	stw	r18,68(sp)
  805a60:	2023883a 	mov	r17,r4
  805a64:	28001b16 	blt	r5,zero,805ad4 <__smakebuf_r+0xa0>
  805a68:	d80d883a 	mov	r6,sp
  805a6c:	08066d80 	call	8066d8 <_fstat_r>
  805a70:	10001716 	blt	r2,zero,805ad0 <__smakebuf_r+0x9c>
  805a74:	d8800117 	ldw	r2,4(sp)
  805a78:	00e00014 	movui	r3,32768
  805a7c:	10bc000c 	andi	r2,r2,61440
  805a80:	10c03726 	beq	r2,r3,805b60 <__smakebuf_r+0x12c>
  805a84:	80c0030b 	ldhu	r3,12(r16)
  805a88:	18c20014 	ori	r3,r3,2048
  805a8c:	80c0030d 	sth	r3,12(r16)
  805a90:	00c80004 	movi	r3,8192
  805a94:	10c03c1e 	bne	r2,r3,805b88 <__smakebuf_r+0x154>
  805a98:	8140038f 	ldh	r5,14(r16)
  805a9c:	8809883a 	mov	r4,r17
  805aa0:	08067300 	call	806730 <_isatty_r>
  805aa4:	10004e26 	beq	r2,zero,805be0 <__smakebuf_r+0x1ac>
  805aa8:	8080030b 	ldhu	r2,12(r16)
  805aac:	04c00044 	movi	r19,1
  805ab0:	80c010c4 	addi	r3,r16,67
  805ab4:	14c4b03a 	or	r2,r2,r19
  805ab8:	8080030d 	sth	r2,12(r16)
  805abc:	80c00015 	stw	r3,0(r16)
  805ac0:	80c00415 	stw	r3,16(r16)
  805ac4:	84c00515 	stw	r19,20(r16)
  805ac8:	04810004 	movi	r18,1024
  805acc:	00000706 	br	805aec <__smakebuf_r+0xb8>
  805ad0:	8080030b 	ldhu	r2,12(r16)
  805ad4:	10c0200c 	andi	r3,r2,128
  805ad8:	18001f1e 	bne	r3,zero,805b58 <__smakebuf_r+0x124>
  805adc:	04810004 	movi	r18,1024
  805ae0:	10820014 	ori	r2,r2,2048
  805ae4:	8080030d 	sth	r2,12(r16)
  805ae8:	0027883a 	mov	r19,zero
  805aec:	8809883a 	mov	r4,r17
  805af0:	900b883a 	mov	r5,r18
  805af4:	0805bec0 	call	805bec <_malloc_r>
  805af8:	10002e26 	beq	r2,zero,805bb4 <__smakebuf_r+0x180>
  805afc:	80c0030b 	ldhu	r3,12(r16)
  805b00:	01002034 	movhi	r4,128
  805b04:	21144204 	addi	r4,r4,20744
  805b08:	89000f15 	stw	r4,60(r17)
  805b0c:	18c02014 	ori	r3,r3,128
  805b10:	80c0030d 	sth	r3,12(r16)
  805b14:	80800015 	stw	r2,0(r16)
  805b18:	80800415 	stw	r2,16(r16)
  805b1c:	84800515 	stw	r18,20(r16)
  805b20:	98001c1e 	bne	r19,zero,805b94 <__smakebuf_r+0x160>
  805b24:	dfc01317 	ldw	ra,76(sp)
  805b28:	dcc01217 	ldw	r19,72(sp)
  805b2c:	dc801117 	ldw	r18,68(sp)
  805b30:	dc401017 	ldw	r17,64(sp)
  805b34:	dc000f17 	ldw	r16,60(sp)
  805b38:	dec01404 	addi	sp,sp,80
  805b3c:	f800283a 	ret
  805b40:	288010c4 	addi	r2,r5,67
  805b44:	28800015 	stw	r2,0(r5)
  805b48:	28800415 	stw	r2,16(r5)
  805b4c:	00800044 	movi	r2,1
  805b50:	28800515 	stw	r2,20(r5)
  805b54:	f800283a 	ret
  805b58:	04801004 	movi	r18,64
  805b5c:	003fe006 	br	805ae0 <__alt_data_end+0xff805ae0>
  805b60:	81000a17 	ldw	r4,40(r16)
  805b64:	00c02034 	movhi	r3,128
  805b68:	18d93004 	addi	r3,r3,25792
  805b6c:	20ffc51e 	bne	r4,r3,805a84 <__alt_data_end+0xff805a84>
  805b70:	80c0030b 	ldhu	r3,12(r16)
  805b74:	01010004 	movi	r4,1024
  805b78:	81001315 	stw	r4,76(r16)
  805b7c:	1906b03a 	or	r3,r3,r4
  805b80:	80c0030d 	sth	r3,12(r16)
  805b84:	003fc206 	br	805a90 <__alt_data_end+0xff805a90>
  805b88:	0027883a 	mov	r19,zero
  805b8c:	04810004 	movi	r18,1024
  805b90:	003fd606 	br	805aec <__alt_data_end+0xff805aec>
  805b94:	8140038f 	ldh	r5,14(r16)
  805b98:	8809883a 	mov	r4,r17
  805b9c:	08067300 	call	806730 <_isatty_r>
  805ba0:	103fe026 	beq	r2,zero,805b24 <__alt_data_end+0xff805b24>
  805ba4:	8080030b 	ldhu	r2,12(r16)
  805ba8:	10800054 	ori	r2,r2,1
  805bac:	8080030d 	sth	r2,12(r16)
  805bb0:	003fdc06 	br	805b24 <__alt_data_end+0xff805b24>
  805bb4:	8080030b 	ldhu	r2,12(r16)
  805bb8:	10c0800c 	andi	r3,r2,512
  805bbc:	183fd91e 	bne	r3,zero,805b24 <__alt_data_end+0xff805b24>
  805bc0:	10800094 	ori	r2,r2,2
  805bc4:	80c010c4 	addi	r3,r16,67
  805bc8:	8080030d 	sth	r2,12(r16)
  805bcc:	00800044 	movi	r2,1
  805bd0:	80c00015 	stw	r3,0(r16)
  805bd4:	80c00415 	stw	r3,16(r16)
  805bd8:	80800515 	stw	r2,20(r16)
  805bdc:	003fd106 	br	805b24 <__alt_data_end+0xff805b24>
  805be0:	04c00044 	movi	r19,1
  805be4:	04810004 	movi	r18,1024
  805be8:	003fc006 	br	805aec <__alt_data_end+0xff805aec>

00805bec <_malloc_r>:
  805bec:	defff504 	addi	sp,sp,-44
  805bf0:	dc800315 	stw	r18,12(sp)
  805bf4:	dfc00a15 	stw	ra,40(sp)
  805bf8:	df000915 	stw	fp,36(sp)
  805bfc:	ddc00815 	stw	r23,32(sp)
  805c00:	dd800715 	stw	r22,28(sp)
  805c04:	dd400615 	stw	r21,24(sp)
  805c08:	dd000515 	stw	r20,20(sp)
  805c0c:	dcc00415 	stw	r19,16(sp)
  805c10:	dc400215 	stw	r17,8(sp)
  805c14:	dc000115 	stw	r16,4(sp)
  805c18:	288002c4 	addi	r2,r5,11
  805c1c:	00c00584 	movi	r3,22
  805c20:	2025883a 	mov	r18,r4
  805c24:	18802a2e 	bgeu	r3,r2,805cd0 <_malloc_r+0xe4>
  805c28:	047ffe04 	movi	r17,-8
  805c2c:	1462703a 	and	r17,r2,r17
  805c30:	88009e16 	blt	r17,zero,805eac <_malloc_r+0x2c0>
  805c34:	89409d36 	bltu	r17,r5,805eac <_malloc_r+0x2c0>
  805c38:	0806cb40 	call	806cb4 <__malloc_lock>
  805c3c:	00807dc4 	movi	r2,503
  805c40:	14402736 	bltu	r2,r17,805ce0 <_malloc_r+0xf4>
  805c44:	8806d0fa 	srli	r3,r17,3
  805c48:	04c02074 	movhi	r19,129
  805c4c:	9ce2fd04 	addi	r19,r19,-29708
  805c50:	18c5883a 	add	r2,r3,r3
  805c54:	1085883a 	add	r2,r2,r2
  805c58:	1085883a 	add	r2,r2,r2
  805c5c:	9885883a 	add	r2,r19,r2
  805c60:	14000317 	ldw	r16,12(r2)
  805c64:	80814a26 	beq	r16,r2,806190 <_malloc_r+0x5a4>
  805c68:	80c00117 	ldw	r3,4(r16)
  805c6c:	81000317 	ldw	r4,12(r16)
  805c70:	00bfff04 	movi	r2,-4
  805c74:	1884703a 	and	r2,r3,r2
  805c78:	81400217 	ldw	r5,8(r16)
  805c7c:	8085883a 	add	r2,r16,r2
  805c80:	10c00117 	ldw	r3,4(r2)
  805c84:	29000315 	stw	r4,12(r5)
  805c88:	21400215 	stw	r5,8(r4)
  805c8c:	18c00054 	ori	r3,r3,1
  805c90:	10c00115 	stw	r3,4(r2)
  805c94:	9009883a 	mov	r4,r18
  805c98:	0806cd40 	call	806cd4 <__malloc_unlock>
  805c9c:	80800204 	addi	r2,r16,8
  805ca0:	dfc00a17 	ldw	ra,40(sp)
  805ca4:	df000917 	ldw	fp,36(sp)
  805ca8:	ddc00817 	ldw	r23,32(sp)
  805cac:	dd800717 	ldw	r22,28(sp)
  805cb0:	dd400617 	ldw	r21,24(sp)
  805cb4:	dd000517 	ldw	r20,20(sp)
  805cb8:	dcc00417 	ldw	r19,16(sp)
  805cbc:	dc800317 	ldw	r18,12(sp)
  805cc0:	dc400217 	ldw	r17,8(sp)
  805cc4:	dc000117 	ldw	r16,4(sp)
  805cc8:	dec00b04 	addi	sp,sp,44
  805ccc:	f800283a 	ret
  805cd0:	04400404 	movi	r17,16
  805cd4:	89407536 	bltu	r17,r5,805eac <_malloc_r+0x2c0>
  805cd8:	0806cb40 	call	806cb4 <__malloc_lock>
  805cdc:	003fd906 	br	805c44 <__alt_data_end+0xff805c44>
  805ce0:	8806d27a 	srli	r3,r17,9
  805ce4:	18007526 	beq	r3,zero,805ebc <_malloc_r+0x2d0>
  805ce8:	00800104 	movi	r2,4
  805cec:	10c0ef36 	bltu	r2,r3,8060ac <_malloc_r+0x4c0>
  805cf0:	8806d1ba 	srli	r3,r17,6
  805cf4:	19c00e04 	addi	r7,r3,56
  805cf8:	39cb883a 	add	r5,r7,r7
  805cfc:	04c02074 	movhi	r19,129
  805d00:	294b883a 	add	r5,r5,r5
  805d04:	9ce2fd04 	addi	r19,r19,-29708
  805d08:	294b883a 	add	r5,r5,r5
  805d0c:	994b883a 	add	r5,r19,r5
  805d10:	2c000317 	ldw	r16,12(r5)
  805d14:	2c000e26 	beq	r5,r16,805d50 <_malloc_r+0x164>
  805d18:	80800117 	ldw	r2,4(r16)
  805d1c:	01bfff04 	movi	r6,-4
  805d20:	010003c4 	movi	r4,15
  805d24:	1184703a 	and	r2,r2,r6
  805d28:	1447c83a 	sub	r3,r2,r17
  805d2c:	20c00716 	blt	r4,r3,805d4c <_malloc_r+0x160>
  805d30:	1800650e 	bge	r3,zero,805ec8 <_malloc_r+0x2dc>
  805d34:	84000317 	ldw	r16,12(r16)
  805d38:	2c000526 	beq	r5,r16,805d50 <_malloc_r+0x164>
  805d3c:	80800117 	ldw	r2,4(r16)
  805d40:	1184703a 	and	r2,r2,r6
  805d44:	1447c83a 	sub	r3,r2,r17
  805d48:	20fff90e 	bge	r4,r3,805d30 <__alt_data_end+0xff805d30>
  805d4c:	39ffffc4 	addi	r7,r7,-1
  805d50:	38c00044 	addi	r3,r7,1
  805d54:	01802074 	movhi	r6,129
  805d58:	9c000417 	ldw	r16,16(r19)
  805d5c:	31a2fd04 	addi	r6,r6,-29708
  805d60:	32400204 	addi	r9,r6,8
  805d64:	82410326 	beq	r16,r9,806174 <_malloc_r+0x588>
  805d68:	81000117 	ldw	r4,4(r16)
  805d6c:	00bfff04 	movi	r2,-4
  805d70:	208e703a 	and	r7,r4,r2
  805d74:	3c45c83a 	sub	r2,r7,r17
  805d78:	010003c4 	movi	r4,15
  805d7c:	2080ee16 	blt	r4,r2,806138 <_malloc_r+0x54c>
  805d80:	32400515 	stw	r9,20(r6)
  805d84:	32400415 	stw	r9,16(r6)
  805d88:	1000510e 	bge	r2,zero,805ed0 <_malloc_r+0x2e4>
  805d8c:	00807fc4 	movi	r2,511
  805d90:	11c0ce36 	bltu	r2,r7,8060cc <_malloc_r+0x4e0>
  805d94:	3808d0fa 	srli	r4,r7,3
  805d98:	01c00044 	movi	r7,1
  805d9c:	30800117 	ldw	r2,4(r6)
  805da0:	210b883a 	add	r5,r4,r4
  805da4:	294b883a 	add	r5,r5,r5
  805da8:	2009d0ba 	srai	r4,r4,2
  805dac:	294b883a 	add	r5,r5,r5
  805db0:	298b883a 	add	r5,r5,r6
  805db4:	2a000217 	ldw	r8,8(r5)
  805db8:	3908983a 	sll	r4,r7,r4
  805dbc:	81400315 	stw	r5,12(r16)
  805dc0:	82000215 	stw	r8,8(r16)
  805dc4:	2088b03a 	or	r4,r4,r2
  805dc8:	2c000215 	stw	r16,8(r5)
  805dcc:	31000115 	stw	r4,4(r6)
  805dd0:	44000315 	stw	r16,12(r8)
  805dd4:	1805d0ba 	srai	r2,r3,2
  805dd8:	01400044 	movi	r5,1
  805ddc:	288a983a 	sll	r5,r5,r2
  805de0:	21404336 	bltu	r4,r5,805ef0 <_malloc_r+0x304>
  805de4:	2144703a 	and	r2,r4,r5
  805de8:	10000a1e 	bne	r2,zero,805e14 <_malloc_r+0x228>
  805dec:	00bfff04 	movi	r2,-4
  805df0:	294b883a 	add	r5,r5,r5
  805df4:	1886703a 	and	r3,r3,r2
  805df8:	2144703a 	and	r2,r4,r5
  805dfc:	18c00104 	addi	r3,r3,4
  805e00:	1000041e 	bne	r2,zero,805e14 <_malloc_r+0x228>
  805e04:	294b883a 	add	r5,r5,r5
  805e08:	2144703a 	and	r2,r4,r5
  805e0c:	18c00104 	addi	r3,r3,4
  805e10:	103ffc26 	beq	r2,zero,805e04 <__alt_data_end+0xff805e04>
  805e14:	023fff04 	movi	r8,-4
  805e18:	01c003c4 	movi	r7,15
  805e1c:	18c5883a 	add	r2,r3,r3
  805e20:	1085883a 	add	r2,r2,r2
  805e24:	1085883a 	add	r2,r2,r2
  805e28:	9895883a 	add	r10,r19,r2
  805e2c:	52c00304 	addi	r11,r10,12
  805e30:	1819883a 	mov	r12,r3
  805e34:	5c000017 	ldw	r16,0(r11)
  805e38:	59bffd04 	addi	r6,r11,-12
  805e3c:	8180041e 	bne	r16,r6,805e50 <_malloc_r+0x264>
  805e40:	0000ce06 	br	80617c <_malloc_r+0x590>
  805e44:	2000d70e 	bge	r4,zero,8061a4 <_malloc_r+0x5b8>
  805e48:	84000317 	ldw	r16,12(r16)
  805e4c:	8180cb26 	beq	r16,r6,80617c <_malloc_r+0x590>
  805e50:	80800117 	ldw	r2,4(r16)
  805e54:	1204703a 	and	r2,r2,r8
  805e58:	1449c83a 	sub	r4,r2,r17
  805e5c:	393ff90e 	bge	r7,r4,805e44 <__alt_data_end+0xff805e44>
  805e60:	80800317 	ldw	r2,12(r16)
  805e64:	80c00217 	ldw	r3,8(r16)
  805e68:	89400054 	ori	r5,r17,1
  805e6c:	81400115 	stw	r5,4(r16)
  805e70:	18800315 	stw	r2,12(r3)
  805e74:	10c00215 	stw	r3,8(r2)
  805e78:	8463883a 	add	r17,r16,r17
  805e7c:	9c400515 	stw	r17,20(r19)
  805e80:	9c400415 	stw	r17,16(r19)
  805e84:	20800054 	ori	r2,r4,1
  805e88:	88800115 	stw	r2,4(r17)
  805e8c:	8a400315 	stw	r9,12(r17)
  805e90:	8a400215 	stw	r9,8(r17)
  805e94:	8923883a 	add	r17,r17,r4
  805e98:	89000015 	stw	r4,0(r17)
  805e9c:	9009883a 	mov	r4,r18
  805ea0:	0806cd40 	call	806cd4 <__malloc_unlock>
  805ea4:	80800204 	addi	r2,r16,8
  805ea8:	003f7d06 	br	805ca0 <__alt_data_end+0xff805ca0>
  805eac:	00800304 	movi	r2,12
  805eb0:	90800015 	stw	r2,0(r18)
  805eb4:	0005883a 	mov	r2,zero
  805eb8:	003f7906 	br	805ca0 <__alt_data_end+0xff805ca0>
  805ebc:	01401f84 	movi	r5,126
  805ec0:	01c00fc4 	movi	r7,63
  805ec4:	003f8d06 	br	805cfc <__alt_data_end+0xff805cfc>
  805ec8:	81000317 	ldw	r4,12(r16)
  805ecc:	003f6a06 	br	805c78 <__alt_data_end+0xff805c78>
  805ed0:	81c5883a 	add	r2,r16,r7
  805ed4:	10c00117 	ldw	r3,4(r2)
  805ed8:	9009883a 	mov	r4,r18
  805edc:	18c00054 	ori	r3,r3,1
  805ee0:	10c00115 	stw	r3,4(r2)
  805ee4:	0806cd40 	call	806cd4 <__malloc_unlock>
  805ee8:	80800204 	addi	r2,r16,8
  805eec:	003f6c06 	br	805ca0 <__alt_data_end+0xff805ca0>
  805ef0:	9c000217 	ldw	r16,8(r19)
  805ef4:	00bfff04 	movi	r2,-4
  805ef8:	85800117 	ldw	r22,4(r16)
  805efc:	b0ac703a 	and	r22,r22,r2
  805f00:	b4400336 	bltu	r22,r17,805f10 <_malloc_r+0x324>
  805f04:	b445c83a 	sub	r2,r22,r17
  805f08:	00c003c4 	movi	r3,15
  805f0c:	18805d16 	blt	r3,r2,806084 <_malloc_r+0x498>
  805f10:	05c02074 	movhi	r23,129
  805f14:	00802074 	movhi	r2,129
  805f18:	bde40c04 	addi	r23,r23,-28624
  805f1c:	10ab4704 	addi	r2,r2,-21220
  805f20:	15400017 	ldw	r21,0(r2)
  805f24:	b9000017 	ldw	r4,0(r23)
  805f28:	00ffffc4 	movi	r3,-1
  805f2c:	858d883a 	add	r6,r16,r22
  805f30:	8d6b883a 	add	r21,r17,r21
  805f34:	20c0e426 	beq	r4,r3,8062c8 <_malloc_r+0x6dc>
  805f38:	ad4403c4 	addi	r21,r21,4111
  805f3c:	00fc0004 	movi	r3,-4096
  805f40:	a8ea703a 	and	r21,r21,r3
  805f44:	9009883a 	mov	r4,r18
  805f48:	a80b883a 	mov	r5,r21
  805f4c:	d9800015 	stw	r6,0(sp)
  805f50:	08063940 	call	806394 <_sbrk_r>
  805f54:	00ffffc4 	movi	r3,-1
  805f58:	1029883a 	mov	r20,r2
  805f5c:	d9800017 	ldw	r6,0(sp)
  805f60:	10c0a426 	beq	r2,r3,8061f4 <_malloc_r+0x608>
  805f64:	1180a236 	bltu	r2,r6,8061f0 <_malloc_r+0x604>
  805f68:	07002074 	movhi	fp,129
  805f6c:	e72b4804 	addi	fp,fp,-21216
  805f70:	e0c00017 	ldw	r3,0(fp)
  805f74:	a8c7883a 	add	r3,r21,r3
  805f78:	e0c00015 	stw	r3,0(fp)
  805f7c:	3500da26 	beq	r6,r20,8062e8 <_malloc_r+0x6fc>
  805f80:	b9000017 	ldw	r4,0(r23)
  805f84:	00bfffc4 	movi	r2,-1
  805f88:	2080e426 	beq	r4,r2,80631c <_malloc_r+0x730>
  805f8c:	a185c83a 	sub	r2,r20,r6
  805f90:	1885883a 	add	r2,r3,r2
  805f94:	e0800015 	stw	r2,0(fp)
  805f98:	a0c001cc 	andi	r3,r20,7
  805f9c:	1800b526 	beq	r3,zero,806274 <_malloc_r+0x688>
  805fa0:	a0e9c83a 	sub	r20,r20,r3
  805fa4:	00840204 	movi	r2,4104
  805fa8:	a5000204 	addi	r20,r20,8
  805fac:	10c7c83a 	sub	r3,r2,r3
  805fb0:	a545883a 	add	r2,r20,r21
  805fb4:	1083ffcc 	andi	r2,r2,4095
  805fb8:	18abc83a 	sub	r21,r3,r2
  805fbc:	9009883a 	mov	r4,r18
  805fc0:	a80b883a 	mov	r5,r21
  805fc4:	08063940 	call	806394 <_sbrk_r>
  805fc8:	00ffffc4 	movi	r3,-1
  805fcc:	10c0d026 	beq	r2,r3,806310 <_malloc_r+0x724>
  805fd0:	1507c83a 	sub	r3,r2,r20
  805fd4:	a8c7883a 	add	r3,r21,r3
  805fd8:	18c00054 	ori	r3,r3,1
  805fdc:	e0800017 	ldw	r2,0(fp)
  805fe0:	9d000215 	stw	r20,8(r19)
  805fe4:	a0c00115 	stw	r3,4(r20)
  805fe8:	a887883a 	add	r3,r21,r2
  805fec:	e0c00015 	stw	r3,0(fp)
  805ff0:	84c00e26 	beq	r16,r19,80602c <_malloc_r+0x440>
  805ff4:	018003c4 	movi	r6,15
  805ff8:	3580a02e 	bgeu	r6,r22,80627c <_malloc_r+0x690>
  805ffc:	81400117 	ldw	r5,4(r16)
  806000:	013ffe04 	movi	r4,-8
  806004:	b0bffd04 	addi	r2,r22,-12
  806008:	1104703a 	and	r2,r2,r4
  80600c:	2900004c 	andi	r4,r5,1
  806010:	1108b03a 	or	r4,r2,r4
  806014:	81000115 	stw	r4,4(r16)
  806018:	01400144 	movi	r5,5
  80601c:	8089883a 	add	r4,r16,r2
  806020:	21400115 	stw	r5,4(r4)
  806024:	21400215 	stw	r5,8(r4)
  806028:	3080c036 	bltu	r6,r2,80632c <_malloc_r+0x740>
  80602c:	00802074 	movhi	r2,129
  806030:	10ab4604 	addi	r2,r2,-21224
  806034:	11000017 	ldw	r4,0(r2)
  806038:	20c0012e 	bgeu	r4,r3,806040 <_malloc_r+0x454>
  80603c:	10c00015 	stw	r3,0(r2)
  806040:	00802074 	movhi	r2,129
  806044:	10ab4504 	addi	r2,r2,-21228
  806048:	11000017 	ldw	r4,0(r2)
  80604c:	9c000217 	ldw	r16,8(r19)
  806050:	20c0012e 	bgeu	r4,r3,806058 <_malloc_r+0x46c>
  806054:	10c00015 	stw	r3,0(r2)
  806058:	80c00117 	ldw	r3,4(r16)
  80605c:	00bfff04 	movi	r2,-4
  806060:	1886703a 	and	r3,r3,r2
  806064:	1c45c83a 	sub	r2,r3,r17
  806068:	1c400236 	bltu	r3,r17,806074 <_malloc_r+0x488>
  80606c:	00c003c4 	movi	r3,15
  806070:	18800416 	blt	r3,r2,806084 <_malloc_r+0x498>
  806074:	9009883a 	mov	r4,r18
  806078:	0806cd40 	call	806cd4 <__malloc_unlock>
  80607c:	0005883a 	mov	r2,zero
  806080:	003f0706 	br	805ca0 <__alt_data_end+0xff805ca0>
  806084:	88c00054 	ori	r3,r17,1
  806088:	80c00115 	stw	r3,4(r16)
  80608c:	8463883a 	add	r17,r16,r17
  806090:	10800054 	ori	r2,r2,1
  806094:	9c400215 	stw	r17,8(r19)
  806098:	88800115 	stw	r2,4(r17)
  80609c:	9009883a 	mov	r4,r18
  8060a0:	0806cd40 	call	806cd4 <__malloc_unlock>
  8060a4:	80800204 	addi	r2,r16,8
  8060a8:	003efd06 	br	805ca0 <__alt_data_end+0xff805ca0>
  8060ac:	00800504 	movi	r2,20
  8060b0:	10c0482e 	bgeu	r2,r3,8061d4 <_malloc_r+0x5e8>
  8060b4:	00801504 	movi	r2,84
  8060b8:	10c06836 	bltu	r2,r3,80625c <_malloc_r+0x670>
  8060bc:	8806d33a 	srli	r3,r17,12
  8060c0:	19c01b84 	addi	r7,r3,110
  8060c4:	39cb883a 	add	r5,r7,r7
  8060c8:	003f0c06 	br	805cfc <__alt_data_end+0xff805cfc>
  8060cc:	3804d27a 	srli	r2,r7,9
  8060d0:	01000104 	movi	r4,4
  8060d4:	2080422e 	bgeu	r4,r2,8061e0 <_malloc_r+0x5f4>
  8060d8:	01000504 	movi	r4,20
  8060dc:	20807c36 	bltu	r4,r2,8062d0 <_malloc_r+0x6e4>
  8060e0:	110016c4 	addi	r4,r2,91
  8060e4:	210b883a 	add	r5,r4,r4
  8060e8:	294b883a 	add	r5,r5,r5
  8060ec:	294b883a 	add	r5,r5,r5
  8060f0:	994b883a 	add	r5,r19,r5
  8060f4:	28800217 	ldw	r2,8(r5)
  8060f8:	02002074 	movhi	r8,129
  8060fc:	4222fd04 	addi	r8,r8,-29708
  806100:	11406326 	beq	r2,r5,806290 <_malloc_r+0x6a4>
  806104:	01bfff04 	movi	r6,-4
  806108:	11000117 	ldw	r4,4(r2)
  80610c:	2188703a 	and	r4,r4,r6
  806110:	3900022e 	bgeu	r7,r4,80611c <_malloc_r+0x530>
  806114:	10800217 	ldw	r2,8(r2)
  806118:	28bffb1e 	bne	r5,r2,806108 <__alt_data_end+0xff806108>
  80611c:	11800317 	ldw	r6,12(r2)
  806120:	99000117 	ldw	r4,4(r19)
  806124:	81800315 	stw	r6,12(r16)
  806128:	80800215 	stw	r2,8(r16)
  80612c:	34000215 	stw	r16,8(r6)
  806130:	14000315 	stw	r16,12(r2)
  806134:	003f2706 	br	805dd4 <__alt_data_end+0xff805dd4>
  806138:	88c00054 	ori	r3,r17,1
  80613c:	80c00115 	stw	r3,4(r16)
  806140:	8463883a 	add	r17,r16,r17
  806144:	34400515 	stw	r17,20(r6)
  806148:	34400415 	stw	r17,16(r6)
  80614c:	10c00054 	ori	r3,r2,1
  806150:	8a400315 	stw	r9,12(r17)
  806154:	8a400215 	stw	r9,8(r17)
  806158:	88c00115 	stw	r3,4(r17)
  80615c:	88a3883a 	add	r17,r17,r2
  806160:	88800015 	stw	r2,0(r17)
  806164:	9009883a 	mov	r4,r18
  806168:	0806cd40 	call	806cd4 <__malloc_unlock>
  80616c:	80800204 	addi	r2,r16,8
  806170:	003ecb06 	br	805ca0 <__alt_data_end+0xff805ca0>
  806174:	31000117 	ldw	r4,4(r6)
  806178:	003f1606 	br	805dd4 <__alt_data_end+0xff805dd4>
  80617c:	63000044 	addi	r12,r12,1
  806180:	608000cc 	andi	r2,r12,3
  806184:	5ac00204 	addi	r11,r11,8
  806188:	103f2a1e 	bne	r2,zero,805e34 <__alt_data_end+0xff805e34>
  80618c:	00002106 	br	806214 <_malloc_r+0x628>
  806190:	80800204 	addi	r2,r16,8
  806194:	84000517 	ldw	r16,20(r16)
  806198:	143eb31e 	bne	r2,r16,805c68 <__alt_data_end+0xff805c68>
  80619c:	18c00084 	addi	r3,r3,2
  8061a0:	003eec06 	br	805d54 <__alt_data_end+0xff805d54>
  8061a4:	8085883a 	add	r2,r16,r2
  8061a8:	10c00117 	ldw	r3,4(r2)
  8061ac:	81000317 	ldw	r4,12(r16)
  8061b0:	81400217 	ldw	r5,8(r16)
  8061b4:	18c00054 	ori	r3,r3,1
  8061b8:	10c00115 	stw	r3,4(r2)
  8061bc:	29000315 	stw	r4,12(r5)
  8061c0:	21400215 	stw	r5,8(r4)
  8061c4:	9009883a 	mov	r4,r18
  8061c8:	0806cd40 	call	806cd4 <__malloc_unlock>
  8061cc:	80800204 	addi	r2,r16,8
  8061d0:	003eb306 	br	805ca0 <__alt_data_end+0xff805ca0>
  8061d4:	19c016c4 	addi	r7,r3,91
  8061d8:	39cb883a 	add	r5,r7,r7
  8061dc:	003ec706 	br	805cfc <__alt_data_end+0xff805cfc>
  8061e0:	3804d1ba 	srli	r2,r7,6
  8061e4:	11000e04 	addi	r4,r2,56
  8061e8:	210b883a 	add	r5,r4,r4
  8061ec:	003fbe06 	br	8060e8 <__alt_data_end+0xff8060e8>
  8061f0:	84ff5d26 	beq	r16,r19,805f68 <__alt_data_end+0xff805f68>
  8061f4:	9c000217 	ldw	r16,8(r19)
  8061f8:	00bfff04 	movi	r2,-4
  8061fc:	80c00117 	ldw	r3,4(r16)
  806200:	1886703a 	and	r3,r3,r2
  806204:	003f9706 	br	806064 <__alt_data_end+0xff806064>
  806208:	52800017 	ldw	r10,0(r10)
  80620c:	18ffffc4 	addi	r3,r3,-1
  806210:	50805c1e 	bne	r10,r2,806384 <_malloc_r+0x798>
  806214:	190000cc 	andi	r4,r3,3
  806218:	50bffe04 	addi	r2,r10,-8
  80621c:	203ffa1e 	bne	r4,zero,806208 <__alt_data_end+0xff806208>
  806220:	98800117 	ldw	r2,4(r19)
  806224:	0146303a 	nor	r3,zero,r5
  806228:	1884703a 	and	r2,r3,r2
  80622c:	98800115 	stw	r2,4(r19)
  806230:	294b883a 	add	r5,r5,r5
  806234:	117f2e36 	bltu	r2,r5,805ef0 <__alt_data_end+0xff805ef0>
  806238:	283f2d26 	beq	r5,zero,805ef0 <__alt_data_end+0xff805ef0>
  80623c:	1146703a 	and	r3,r2,r5
  806240:	1800521e 	bne	r3,zero,80638c <_malloc_r+0x7a0>
  806244:	6007883a 	mov	r3,r12
  806248:	294b883a 	add	r5,r5,r5
  80624c:	1148703a 	and	r4,r2,r5
  806250:	18c00104 	addi	r3,r3,4
  806254:	203ffc26 	beq	r4,zero,806248 <__alt_data_end+0xff806248>
  806258:	003ef006 	br	805e1c <__alt_data_end+0xff805e1c>
  80625c:	00805504 	movi	r2,340
  806260:	10c01336 	bltu	r2,r3,8062b0 <_malloc_r+0x6c4>
  806264:	8806d3fa 	srli	r3,r17,15
  806268:	19c01dc4 	addi	r7,r3,119
  80626c:	39cb883a 	add	r5,r7,r7
  806270:	003ea206 	br	805cfc <__alt_data_end+0xff805cfc>
  806274:	00c40004 	movi	r3,4096
  806278:	003f4d06 	br	805fb0 <__alt_data_end+0xff805fb0>
  80627c:	00800044 	movi	r2,1
  806280:	a0800115 	stw	r2,4(r20)
  806284:	a021883a 	mov	r16,r20
  806288:	0007883a 	mov	r3,zero
  80628c:	003f7506 	br	806064 <__alt_data_end+0xff806064>
  806290:	200bd0ba 	srai	r5,r4,2
  806294:	01800044 	movi	r6,1
  806298:	41000117 	ldw	r4,4(r8)
  80629c:	314a983a 	sll	r5,r6,r5
  8062a0:	100d883a 	mov	r6,r2
  8062a4:	2908b03a 	or	r4,r5,r4
  8062a8:	41000115 	stw	r4,4(r8)
  8062ac:	003f9d06 	br	806124 <__alt_data_end+0xff806124>
  8062b0:	00815504 	movi	r2,1364
  8062b4:	10c01336 	bltu	r2,r3,806304 <_malloc_r+0x718>
  8062b8:	8806d4ba 	srli	r3,r17,18
  8062bc:	19c01f04 	addi	r7,r3,124
  8062c0:	39cb883a 	add	r5,r7,r7
  8062c4:	003e8d06 	br	805cfc <__alt_data_end+0xff805cfc>
  8062c8:	ad400404 	addi	r21,r21,16
  8062cc:	003f1d06 	br	805f44 <__alt_data_end+0xff805f44>
  8062d0:	01001504 	movi	r4,84
  8062d4:	20801c36 	bltu	r4,r2,806348 <_malloc_r+0x75c>
  8062d8:	3804d33a 	srli	r2,r7,12
  8062dc:	11001b84 	addi	r4,r2,110
  8062e0:	210b883a 	add	r5,r4,r4
  8062e4:	003f8006 	br	8060e8 <__alt_data_end+0xff8060e8>
  8062e8:	3083ffcc 	andi	r2,r6,4095
  8062ec:	103f241e 	bne	r2,zero,805f80 <__alt_data_end+0xff805f80>
  8062f0:	99000217 	ldw	r4,8(r19)
  8062f4:	ad85883a 	add	r2,r21,r22
  8062f8:	10800054 	ori	r2,r2,1
  8062fc:	20800115 	stw	r2,4(r4)
  806300:	003f4a06 	br	80602c <__alt_data_end+0xff80602c>
  806304:	01403f04 	movi	r5,252
  806308:	01c01f84 	movi	r7,126
  80630c:	003e7b06 	br	805cfc <__alt_data_end+0xff805cfc>
  806310:	00c00044 	movi	r3,1
  806314:	002b883a 	mov	r21,zero
  806318:	003f3006 	br	805fdc <__alt_data_end+0xff805fdc>
  80631c:	00802074 	movhi	r2,129
  806320:	10a40c04 	addi	r2,r2,-28624
  806324:	15000015 	stw	r20,0(r2)
  806328:	003f1b06 	br	805f98 <__alt_data_end+0xff805f98>
  80632c:	9009883a 	mov	r4,r18
  806330:	81400204 	addi	r5,r16,8
  806334:	08055bc0 	call	8055bc <_free_r>
  806338:	00802074 	movhi	r2,129
  80633c:	10ab4804 	addi	r2,r2,-21216
  806340:	10c00017 	ldw	r3,0(r2)
  806344:	003f3906 	br	80602c <__alt_data_end+0xff80602c>
  806348:	01005504 	movi	r4,340
  80634c:	20800436 	bltu	r4,r2,806360 <_malloc_r+0x774>
  806350:	3804d3fa 	srli	r2,r7,15
  806354:	11001dc4 	addi	r4,r2,119
  806358:	210b883a 	add	r5,r4,r4
  80635c:	003f6206 	br	8060e8 <__alt_data_end+0xff8060e8>
  806360:	01015504 	movi	r4,1364
  806364:	20800436 	bltu	r4,r2,806378 <_malloc_r+0x78c>
  806368:	3804d4ba 	srli	r2,r7,18
  80636c:	11001f04 	addi	r4,r2,124
  806370:	210b883a 	add	r5,r4,r4
  806374:	003f5c06 	br	8060e8 <__alt_data_end+0xff8060e8>
  806378:	01403f04 	movi	r5,252
  80637c:	01001f84 	movi	r4,126
  806380:	003f5906 	br	8060e8 <__alt_data_end+0xff8060e8>
  806384:	98800117 	ldw	r2,4(r19)
  806388:	003fa906 	br	806230 <__alt_data_end+0xff806230>
  80638c:	6007883a 	mov	r3,r12
  806390:	003ea206 	br	805e1c <__alt_data_end+0xff805e1c>

00806394 <_sbrk_r>:
  806394:	defffd04 	addi	sp,sp,-12
  806398:	dc000015 	stw	r16,0(sp)
  80639c:	04002074 	movhi	r16,129
  8063a0:	dc400115 	stw	r17,4(sp)
  8063a4:	842b4404 	addi	r16,r16,-21232
  8063a8:	2023883a 	mov	r17,r4
  8063ac:	2809883a 	mov	r4,r5
  8063b0:	dfc00215 	stw	ra,8(sp)
  8063b4:	80000015 	stw	zero,0(r16)
  8063b8:	0806e400 	call	806e40 <sbrk>
  8063bc:	00ffffc4 	movi	r3,-1
  8063c0:	10c00526 	beq	r2,r3,8063d8 <_sbrk_r+0x44>
  8063c4:	dfc00217 	ldw	ra,8(sp)
  8063c8:	dc400117 	ldw	r17,4(sp)
  8063cc:	dc000017 	ldw	r16,0(sp)
  8063d0:	dec00304 	addi	sp,sp,12
  8063d4:	f800283a 	ret
  8063d8:	80c00017 	ldw	r3,0(r16)
  8063dc:	183ff926 	beq	r3,zero,8063c4 <__alt_data_end+0xff8063c4>
  8063e0:	88c00015 	stw	r3,0(r17)
  8063e4:	003ff706 	br	8063c4 <__alt_data_end+0xff8063c4>

008063e8 <__sread>:
  8063e8:	defffe04 	addi	sp,sp,-8
  8063ec:	dc000015 	stw	r16,0(sp)
  8063f0:	2821883a 	mov	r16,r5
  8063f4:	2940038f 	ldh	r5,14(r5)
  8063f8:	dfc00115 	stw	ra,4(sp)
  8063fc:	08067e00 	call	8067e0 <_read_r>
  806400:	10000716 	blt	r2,zero,806420 <__sread+0x38>
  806404:	80c01417 	ldw	r3,80(r16)
  806408:	1887883a 	add	r3,r3,r2
  80640c:	80c01415 	stw	r3,80(r16)
  806410:	dfc00117 	ldw	ra,4(sp)
  806414:	dc000017 	ldw	r16,0(sp)
  806418:	dec00204 	addi	sp,sp,8
  80641c:	f800283a 	ret
  806420:	80c0030b 	ldhu	r3,12(r16)
  806424:	18fbffcc 	andi	r3,r3,61439
  806428:	80c0030d 	sth	r3,12(r16)
  80642c:	dfc00117 	ldw	ra,4(sp)
  806430:	dc000017 	ldw	r16,0(sp)
  806434:	dec00204 	addi	sp,sp,8
  806438:	f800283a 	ret

0080643c <__seofread>:
  80643c:	0005883a 	mov	r2,zero
  806440:	f800283a 	ret

00806444 <__swrite>:
  806444:	2880030b 	ldhu	r2,12(r5)
  806448:	defffb04 	addi	sp,sp,-20
  80644c:	dcc00315 	stw	r19,12(sp)
  806450:	dc800215 	stw	r18,8(sp)
  806454:	dc400115 	stw	r17,4(sp)
  806458:	dc000015 	stw	r16,0(sp)
  80645c:	dfc00415 	stw	ra,16(sp)
  806460:	10c0400c 	andi	r3,r2,256
  806464:	2821883a 	mov	r16,r5
  806468:	2027883a 	mov	r19,r4
  80646c:	3025883a 	mov	r18,r6
  806470:	3823883a 	mov	r17,r7
  806474:	18000526 	beq	r3,zero,80648c <__swrite+0x48>
  806478:	2940038f 	ldh	r5,14(r5)
  80647c:	000d883a 	mov	r6,zero
  806480:	01c00084 	movi	r7,2
  806484:	08067840 	call	806784 <_lseek_r>
  806488:	8080030b 	ldhu	r2,12(r16)
  80648c:	8140038f 	ldh	r5,14(r16)
  806490:	10bbffcc 	andi	r2,r2,61439
  806494:	9809883a 	mov	r4,r19
  806498:	900d883a 	mov	r6,r18
  80649c:	880f883a 	mov	r7,r17
  8064a0:	8080030d 	sth	r2,12(r16)
  8064a4:	dfc00417 	ldw	ra,16(sp)
  8064a8:	dcc00317 	ldw	r19,12(sp)
  8064ac:	dc800217 	ldw	r18,8(sp)
  8064b0:	dc400117 	ldw	r17,4(sp)
  8064b4:	dc000017 	ldw	r16,0(sp)
  8064b8:	dec00504 	addi	sp,sp,20
  8064bc:	08065241 	jmpi	806524 <_write_r>

008064c0 <__sseek>:
  8064c0:	defffe04 	addi	sp,sp,-8
  8064c4:	dc000015 	stw	r16,0(sp)
  8064c8:	2821883a 	mov	r16,r5
  8064cc:	2940038f 	ldh	r5,14(r5)
  8064d0:	dfc00115 	stw	ra,4(sp)
  8064d4:	08067840 	call	806784 <_lseek_r>
  8064d8:	00ffffc4 	movi	r3,-1
  8064dc:	10c00826 	beq	r2,r3,806500 <__sseek+0x40>
  8064e0:	80c0030b 	ldhu	r3,12(r16)
  8064e4:	80801415 	stw	r2,80(r16)
  8064e8:	18c40014 	ori	r3,r3,4096
  8064ec:	80c0030d 	sth	r3,12(r16)
  8064f0:	dfc00117 	ldw	ra,4(sp)
  8064f4:	dc000017 	ldw	r16,0(sp)
  8064f8:	dec00204 	addi	sp,sp,8
  8064fc:	f800283a 	ret
  806500:	80c0030b 	ldhu	r3,12(r16)
  806504:	18fbffcc 	andi	r3,r3,61439
  806508:	80c0030d 	sth	r3,12(r16)
  80650c:	dfc00117 	ldw	ra,4(sp)
  806510:	dc000017 	ldw	r16,0(sp)
  806514:	dec00204 	addi	sp,sp,8
  806518:	f800283a 	ret

0080651c <__sclose>:
  80651c:	2940038f 	ldh	r5,14(r5)
  806520:	08065801 	jmpi	806580 <_close_r>

00806524 <_write_r>:
  806524:	defffd04 	addi	sp,sp,-12
  806528:	dc000015 	stw	r16,0(sp)
  80652c:	04002074 	movhi	r16,129
  806530:	dc400115 	stw	r17,4(sp)
  806534:	842b4404 	addi	r16,r16,-21232
  806538:	2023883a 	mov	r17,r4
  80653c:	2809883a 	mov	r4,r5
  806540:	300b883a 	mov	r5,r6
  806544:	380d883a 	mov	r6,r7
  806548:	dfc00215 	stw	ra,8(sp)
  80654c:	80000015 	stw	zero,0(r16)
  806550:	0806f400 	call	806f40 <write>
  806554:	00ffffc4 	movi	r3,-1
  806558:	10c00526 	beq	r2,r3,806570 <_write_r+0x4c>
  80655c:	dfc00217 	ldw	ra,8(sp)
  806560:	dc400117 	ldw	r17,4(sp)
  806564:	dc000017 	ldw	r16,0(sp)
  806568:	dec00304 	addi	sp,sp,12
  80656c:	f800283a 	ret
  806570:	80c00017 	ldw	r3,0(r16)
  806574:	183ff926 	beq	r3,zero,80655c <__alt_data_end+0xff80655c>
  806578:	88c00015 	stw	r3,0(r17)
  80657c:	003ff706 	br	80655c <__alt_data_end+0xff80655c>

00806580 <_close_r>:
  806580:	defffd04 	addi	sp,sp,-12
  806584:	dc000015 	stw	r16,0(sp)
  806588:	04002074 	movhi	r16,129
  80658c:	dc400115 	stw	r17,4(sp)
  806590:	842b4404 	addi	r16,r16,-21232
  806594:	2023883a 	mov	r17,r4
  806598:	2809883a 	mov	r4,r5
  80659c:	dfc00215 	stw	ra,8(sp)
  8065a0:	80000015 	stw	zero,0(r16)
  8065a4:	08034500 	call	803450 <close>
  8065a8:	00ffffc4 	movi	r3,-1
  8065ac:	10c00526 	beq	r2,r3,8065c4 <_close_r+0x44>
  8065b0:	dfc00217 	ldw	ra,8(sp)
  8065b4:	dc400117 	ldw	r17,4(sp)
  8065b8:	dc000017 	ldw	r16,0(sp)
  8065bc:	dec00304 	addi	sp,sp,12
  8065c0:	f800283a 	ret
  8065c4:	80c00017 	ldw	r3,0(r16)
  8065c8:	183ff926 	beq	r3,zero,8065b0 <__alt_data_end+0xff8065b0>
  8065cc:	88c00015 	stw	r3,0(r17)
  8065d0:	003ff706 	br	8065b0 <__alt_data_end+0xff8065b0>

008065d4 <_fclose_r>:
  8065d4:	28003926 	beq	r5,zero,8066bc <_fclose_r+0xe8>
  8065d8:	defffc04 	addi	sp,sp,-16
  8065dc:	dc400115 	stw	r17,4(sp)
  8065e0:	dc000015 	stw	r16,0(sp)
  8065e4:	dfc00315 	stw	ra,12(sp)
  8065e8:	dc800215 	stw	r18,8(sp)
  8065ec:	2023883a 	mov	r17,r4
  8065f0:	2821883a 	mov	r16,r5
  8065f4:	20000226 	beq	r4,zero,806600 <_fclose_r+0x2c>
  8065f8:	20800e17 	ldw	r2,56(r4)
  8065fc:	10002726 	beq	r2,zero,80669c <_fclose_r+0xc8>
  806600:	8080030f 	ldh	r2,12(r16)
  806604:	1000071e 	bne	r2,zero,806624 <_fclose_r+0x50>
  806608:	0005883a 	mov	r2,zero
  80660c:	dfc00317 	ldw	ra,12(sp)
  806610:	dc800217 	ldw	r18,8(sp)
  806614:	dc400117 	ldw	r17,4(sp)
  806618:	dc000017 	ldw	r16,0(sp)
  80661c:	dec00404 	addi	sp,sp,16
  806620:	f800283a 	ret
  806624:	8809883a 	mov	r4,r17
  806628:	800b883a 	mov	r5,r16
  80662c:	0804e640 	call	804e64 <__sflush_r>
  806630:	1025883a 	mov	r18,r2
  806634:	80800b17 	ldw	r2,44(r16)
  806638:	10000426 	beq	r2,zero,80664c <_fclose_r+0x78>
  80663c:	81400717 	ldw	r5,28(r16)
  806640:	8809883a 	mov	r4,r17
  806644:	103ee83a 	callr	r2
  806648:	10001616 	blt	r2,zero,8066a4 <_fclose_r+0xd0>
  80664c:	8080030b 	ldhu	r2,12(r16)
  806650:	1080200c 	andi	r2,r2,128
  806654:	1000151e 	bne	r2,zero,8066ac <_fclose_r+0xd8>
  806658:	81400c17 	ldw	r5,48(r16)
  80665c:	28000526 	beq	r5,zero,806674 <_fclose_r+0xa0>
  806660:	80801004 	addi	r2,r16,64
  806664:	28800226 	beq	r5,r2,806670 <_fclose_r+0x9c>
  806668:	8809883a 	mov	r4,r17
  80666c:	08055bc0 	call	8055bc <_free_r>
  806670:	80000c15 	stw	zero,48(r16)
  806674:	81401117 	ldw	r5,68(r16)
  806678:	28000326 	beq	r5,zero,806688 <_fclose_r+0xb4>
  80667c:	8809883a 	mov	r4,r17
  806680:	08055bc0 	call	8055bc <_free_r>
  806684:	80001115 	stw	zero,68(r16)
  806688:	08054580 	call	805458 <__sfp_lock_acquire>
  80668c:	8000030d 	sth	zero,12(r16)
  806690:	080545c0 	call	80545c <__sfp_lock_release>
  806694:	9005883a 	mov	r2,r18
  806698:	003fdc06 	br	80660c <__alt_data_end+0xff80660c>
  80669c:	08054480 	call	805448 <__sinit>
  8066a0:	003fd706 	br	806600 <__alt_data_end+0xff806600>
  8066a4:	04bfffc4 	movi	r18,-1
  8066a8:	003fe806 	br	80664c <__alt_data_end+0xff80664c>
  8066ac:	81400417 	ldw	r5,16(r16)
  8066b0:	8809883a 	mov	r4,r17
  8066b4:	08055bc0 	call	8055bc <_free_r>
  8066b8:	003fe706 	br	806658 <__alt_data_end+0xff806658>
  8066bc:	0005883a 	mov	r2,zero
  8066c0:	f800283a 	ret

008066c4 <fclose>:
  8066c4:	00802074 	movhi	r2,129
  8066c8:	10a40b04 	addi	r2,r2,-28628
  8066cc:	200b883a 	mov	r5,r4
  8066d0:	11000017 	ldw	r4,0(r2)
  8066d4:	08065d41 	jmpi	8065d4 <_fclose_r>

008066d8 <_fstat_r>:
  8066d8:	defffd04 	addi	sp,sp,-12
  8066dc:	dc000015 	stw	r16,0(sp)
  8066e0:	04002074 	movhi	r16,129
  8066e4:	dc400115 	stw	r17,4(sp)
  8066e8:	842b4404 	addi	r16,r16,-21232
  8066ec:	2023883a 	mov	r17,r4
  8066f0:	2809883a 	mov	r4,r5
  8066f4:	300b883a 	mov	r5,r6
  8066f8:	dfc00215 	stw	ra,8(sp)
  8066fc:	80000015 	stw	zero,0(r16)
  806700:	08069ec0 	call	8069ec <fstat>
  806704:	00ffffc4 	movi	r3,-1
  806708:	10c00526 	beq	r2,r3,806720 <_fstat_r+0x48>
  80670c:	dfc00217 	ldw	ra,8(sp)
  806710:	dc400117 	ldw	r17,4(sp)
  806714:	dc000017 	ldw	r16,0(sp)
  806718:	dec00304 	addi	sp,sp,12
  80671c:	f800283a 	ret
  806720:	80c00017 	ldw	r3,0(r16)
  806724:	183ff926 	beq	r3,zero,80670c <__alt_data_end+0xff80670c>
  806728:	88c00015 	stw	r3,0(r17)
  80672c:	003ff706 	br	80670c <__alt_data_end+0xff80670c>

00806730 <_isatty_r>:
  806730:	defffd04 	addi	sp,sp,-12
  806734:	dc000015 	stw	r16,0(sp)
  806738:	04002074 	movhi	r16,129
  80673c:	dc400115 	stw	r17,4(sp)
  806740:	842b4404 	addi	r16,r16,-21232
  806744:	2023883a 	mov	r17,r4
  806748:	2809883a 	mov	r4,r5
  80674c:	dfc00215 	stw	ra,8(sp)
  806750:	80000015 	stw	zero,0(r16)
  806754:	0806aec0 	call	806aec <isatty>
  806758:	00ffffc4 	movi	r3,-1
  80675c:	10c00526 	beq	r2,r3,806774 <_isatty_r+0x44>
  806760:	dfc00217 	ldw	ra,8(sp)
  806764:	dc400117 	ldw	r17,4(sp)
  806768:	dc000017 	ldw	r16,0(sp)
  80676c:	dec00304 	addi	sp,sp,12
  806770:	f800283a 	ret
  806774:	80c00017 	ldw	r3,0(r16)
  806778:	183ff926 	beq	r3,zero,806760 <__alt_data_end+0xff806760>
  80677c:	88c00015 	stw	r3,0(r17)
  806780:	003ff706 	br	806760 <__alt_data_end+0xff806760>

00806784 <_lseek_r>:
  806784:	defffd04 	addi	sp,sp,-12
  806788:	dc000015 	stw	r16,0(sp)
  80678c:	04002074 	movhi	r16,129
  806790:	dc400115 	stw	r17,4(sp)
  806794:	842b4404 	addi	r16,r16,-21232
  806798:	2023883a 	mov	r17,r4
  80679c:	2809883a 	mov	r4,r5
  8067a0:	300b883a 	mov	r5,r6
  8067a4:	380d883a 	mov	r6,r7
  8067a8:	dfc00215 	stw	ra,8(sp)
  8067ac:	80000015 	stw	zero,0(r16)
  8067b0:	0806be00 	call	806be0 <lseek>
  8067b4:	00ffffc4 	movi	r3,-1
  8067b8:	10c00526 	beq	r2,r3,8067d0 <_lseek_r+0x4c>
  8067bc:	dfc00217 	ldw	ra,8(sp)
  8067c0:	dc400117 	ldw	r17,4(sp)
  8067c4:	dc000017 	ldw	r16,0(sp)
  8067c8:	dec00304 	addi	sp,sp,12
  8067cc:	f800283a 	ret
  8067d0:	80c00017 	ldw	r3,0(r16)
  8067d4:	183ff926 	beq	r3,zero,8067bc <__alt_data_end+0xff8067bc>
  8067d8:	88c00015 	stw	r3,0(r17)
  8067dc:	003ff706 	br	8067bc <__alt_data_end+0xff8067bc>

008067e0 <_read_r>:
  8067e0:	defffd04 	addi	sp,sp,-12
  8067e4:	dc000015 	stw	r16,0(sp)
  8067e8:	04002074 	movhi	r16,129
  8067ec:	dc400115 	stw	r17,4(sp)
  8067f0:	842b4404 	addi	r16,r16,-21232
  8067f4:	2023883a 	mov	r17,r4
  8067f8:	2809883a 	mov	r4,r5
  8067fc:	300b883a 	mov	r5,r6
  806800:	380d883a 	mov	r6,r7
  806804:	dfc00215 	stw	ra,8(sp)
  806808:	80000015 	stw	zero,0(r16)
  80680c:	0806d440 	call	806d44 <read>
  806810:	00ffffc4 	movi	r3,-1
  806814:	10c00526 	beq	r2,r3,80682c <_read_r+0x4c>
  806818:	dfc00217 	ldw	ra,8(sp)
  80681c:	dc400117 	ldw	r17,4(sp)
  806820:	dc000017 	ldw	r16,0(sp)
  806824:	dec00304 	addi	sp,sp,12
  806828:	f800283a 	ret
  80682c:	80c00017 	ldw	r3,0(r16)
  806830:	183ff926 	beq	r3,zero,806818 <__alt_data_end+0xff806818>
  806834:	88c00015 	stw	r3,0(r17)
  806838:	003ff706 	br	806818 <__alt_data_end+0xff806818>

0080683c <udivmodsi4>:
  80683c:	2900182e 	bgeu	r5,r4,8068a0 <udivmodsi4+0x64>
  806840:	28001716 	blt	r5,zero,8068a0 <udivmodsi4+0x64>
  806844:	00800804 	movi	r2,32
  806848:	00c00044 	movi	r3,1
  80684c:	00000206 	br	806858 <udivmodsi4+0x1c>
  806850:	10001126 	beq	r2,zero,806898 <udivmodsi4+0x5c>
  806854:	28000516 	blt	r5,zero,80686c <udivmodsi4+0x30>
  806858:	294b883a 	add	r5,r5,r5
  80685c:	10bfffc4 	addi	r2,r2,-1
  806860:	18c7883a 	add	r3,r3,r3
  806864:	293ffa36 	bltu	r5,r4,806850 <__alt_data_end+0xff806850>
  806868:	18000b26 	beq	r3,zero,806898 <udivmodsi4+0x5c>
  80686c:	0005883a 	mov	r2,zero
  806870:	21400236 	bltu	r4,r5,80687c <udivmodsi4+0x40>
  806874:	2149c83a 	sub	r4,r4,r5
  806878:	10c4b03a 	or	r2,r2,r3
  80687c:	1806d07a 	srli	r3,r3,1
  806880:	280ad07a 	srli	r5,r5,1
  806884:	183ffa1e 	bne	r3,zero,806870 <__alt_data_end+0xff806870>
  806888:	3000011e 	bne	r6,zero,806890 <udivmodsi4+0x54>
  80688c:	f800283a 	ret
  806890:	2005883a 	mov	r2,r4
  806894:	f800283a 	ret
  806898:	0005883a 	mov	r2,zero
  80689c:	003ffa06 	br	806888 <__alt_data_end+0xff806888>
  8068a0:	00c00044 	movi	r3,1
  8068a4:	003ff106 	br	80686c <__alt_data_end+0xff80686c>

008068a8 <__divsi3>:
  8068a8:	defffe04 	addi	sp,sp,-8
  8068ac:	dfc00115 	stw	ra,4(sp)
  8068b0:	dc000015 	stw	r16,0(sp)
  8068b4:	20000b16 	blt	r4,zero,8068e4 <__divsi3+0x3c>
  8068b8:	0021883a 	mov	r16,zero
  8068bc:	28000c16 	blt	r5,zero,8068f0 <__divsi3+0x48>
  8068c0:	000d883a 	mov	r6,zero
  8068c4:	080683c0 	call	80683c <udivmodsi4>
  8068c8:	0407c83a 	sub	r3,zero,r16
  8068cc:	1884f03a 	xor	r2,r3,r2
  8068d0:	1405883a 	add	r2,r2,r16
  8068d4:	dfc00117 	ldw	ra,4(sp)
  8068d8:	dc000017 	ldw	r16,0(sp)
  8068dc:	dec00204 	addi	sp,sp,8
  8068e0:	f800283a 	ret
  8068e4:	0109c83a 	sub	r4,zero,r4
  8068e8:	04000044 	movi	r16,1
  8068ec:	283ff40e 	bge	r5,zero,8068c0 <__alt_data_end+0xff8068c0>
  8068f0:	014bc83a 	sub	r5,zero,r5
  8068f4:	8400005c 	xori	r16,r16,1
  8068f8:	003ff106 	br	8068c0 <__alt_data_end+0xff8068c0>

008068fc <__modsi3>:
  8068fc:	defffd04 	addi	sp,sp,-12
  806900:	dfc00215 	stw	ra,8(sp)
  806904:	dc400115 	stw	r17,4(sp)
  806908:	dc000015 	stw	r16,0(sp)
  80690c:	20000c16 	blt	r4,zero,806940 <__modsi3+0x44>
  806910:	0023883a 	mov	r17,zero
  806914:	0021883a 	mov	r16,zero
  806918:	28000d16 	blt	r5,zero,806950 <__modsi3+0x54>
  80691c:	01800044 	movi	r6,1
  806920:	080683c0 	call	80683c <udivmodsi4>
  806924:	1404f03a 	xor	r2,r2,r16
  806928:	8885883a 	add	r2,r17,r2
  80692c:	dfc00217 	ldw	ra,8(sp)
  806930:	dc400117 	ldw	r17,4(sp)
  806934:	dc000017 	ldw	r16,0(sp)
  806938:	dec00304 	addi	sp,sp,12
  80693c:	f800283a 	ret
  806940:	0109c83a 	sub	r4,zero,r4
  806944:	04400044 	movi	r17,1
  806948:	043fffc4 	movi	r16,-1
  80694c:	283ff30e 	bge	r5,zero,80691c <__alt_data_end+0xff80691c>
  806950:	014bc83a 	sub	r5,zero,r5
  806954:	003ff106 	br	80691c <__alt_data_end+0xff80691c>

00806958 <__udivsi3>:
  806958:	000d883a 	mov	r6,zero
  80695c:	080683c1 	jmpi	80683c <udivmodsi4>

00806960 <__umodsi3>:
  806960:	01800044 	movi	r6,1
  806964:	080683c1 	jmpi	80683c <udivmodsi4>

00806968 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  806968:	defffd04 	addi	sp,sp,-12
  80696c:	df000215 	stw	fp,8(sp)
  806970:	df000204 	addi	fp,sp,8
  806974:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  806978:	0001883a 	nop
  80697c:	e0bfff17 	ldw	r2,-4(fp)
  806980:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  806984:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  806988:	10000226 	beq	r2,zero,806994 <_exit+0x2c>
    ALT_SIM_FAIL();
  80698c:	002af070 	cmpltui	zero,zero,43969
  806990:	00000106 	br	806998 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  806994:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  806998:	003fff06 	br	806998 <__alt_data_end+0xff806998>

0080699c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80699c:	defffe04 	addi	sp,sp,-8
  8069a0:	dfc00115 	stw	ra,4(sp)
  8069a4:	df000015 	stw	fp,0(sp)
  8069a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8069ac:	00802074 	movhi	r2,129
  8069b0:	10a40504 	addi	r2,r2,-28652
  8069b4:	10800017 	ldw	r2,0(r2)
  8069b8:	10000526 	beq	r2,zero,8069d0 <alt_get_errno+0x34>
  8069bc:	00802074 	movhi	r2,129
  8069c0:	10a40504 	addi	r2,r2,-28652
  8069c4:	10800017 	ldw	r2,0(r2)
  8069c8:	103ee83a 	callr	r2
  8069cc:	00000206 	br	8069d8 <alt_get_errno+0x3c>
  8069d0:	00802074 	movhi	r2,129
  8069d4:	10ab4404 	addi	r2,r2,-21232
}
  8069d8:	e037883a 	mov	sp,fp
  8069dc:	dfc00117 	ldw	ra,4(sp)
  8069e0:	df000017 	ldw	fp,0(sp)
  8069e4:	dec00204 	addi	sp,sp,8
  8069e8:	f800283a 	ret

008069ec <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  8069ec:	defffb04 	addi	sp,sp,-20
  8069f0:	dfc00415 	stw	ra,16(sp)
  8069f4:	df000315 	stw	fp,12(sp)
  8069f8:	df000304 	addi	fp,sp,12
  8069fc:	e13ffe15 	stw	r4,-8(fp)
  806a00:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806a04:	e0bffe17 	ldw	r2,-8(fp)
  806a08:	10000616 	blt	r2,zero,806a24 <fstat+0x38>
  806a0c:	e0bffe17 	ldw	r2,-8(fp)
  806a10:	10c00324 	muli	r3,r2,12
  806a14:	00802074 	movhi	r2,129
  806a18:	10a19404 	addi	r2,r2,-31152
  806a1c:	1885883a 	add	r2,r3,r2
  806a20:	00000106 	br	806a28 <fstat+0x3c>
  806a24:	0005883a 	mov	r2,zero
  806a28:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  806a2c:	e0bffd17 	ldw	r2,-12(fp)
  806a30:	10001026 	beq	r2,zero,806a74 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  806a34:	e0bffd17 	ldw	r2,-12(fp)
  806a38:	10800017 	ldw	r2,0(r2)
  806a3c:	10800817 	ldw	r2,32(r2)
  806a40:	10000726 	beq	r2,zero,806a60 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  806a44:	e0bffd17 	ldw	r2,-12(fp)
  806a48:	10800017 	ldw	r2,0(r2)
  806a4c:	10800817 	ldw	r2,32(r2)
  806a50:	e13ffd17 	ldw	r4,-12(fp)
  806a54:	e17fff17 	ldw	r5,-4(fp)
  806a58:	103ee83a 	callr	r2
  806a5c:	00000a06 	br	806a88 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  806a60:	e0bfff17 	ldw	r2,-4(fp)
  806a64:	00c80004 	movi	r3,8192
  806a68:	10c00115 	stw	r3,4(r2)
      return 0;
  806a6c:	0005883a 	mov	r2,zero
  806a70:	00000506 	br	806a88 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  806a74:	080699c0 	call	80699c <alt_get_errno>
  806a78:	1007883a 	mov	r3,r2
  806a7c:	00801444 	movi	r2,81
  806a80:	18800015 	stw	r2,0(r3)
    return -1;
  806a84:	00bfffc4 	movi	r2,-1
  }
}
  806a88:	e037883a 	mov	sp,fp
  806a8c:	dfc00117 	ldw	ra,4(sp)
  806a90:	df000017 	ldw	fp,0(sp)
  806a94:	dec00204 	addi	sp,sp,8
  806a98:	f800283a 	ret

00806a9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806a9c:	defffe04 	addi	sp,sp,-8
  806aa0:	dfc00115 	stw	ra,4(sp)
  806aa4:	df000015 	stw	fp,0(sp)
  806aa8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806aac:	00802074 	movhi	r2,129
  806ab0:	10a40504 	addi	r2,r2,-28652
  806ab4:	10800017 	ldw	r2,0(r2)
  806ab8:	10000526 	beq	r2,zero,806ad0 <alt_get_errno+0x34>
  806abc:	00802074 	movhi	r2,129
  806ac0:	10a40504 	addi	r2,r2,-28652
  806ac4:	10800017 	ldw	r2,0(r2)
  806ac8:	103ee83a 	callr	r2
  806acc:	00000206 	br	806ad8 <alt_get_errno+0x3c>
  806ad0:	00802074 	movhi	r2,129
  806ad4:	10ab4404 	addi	r2,r2,-21232
}
  806ad8:	e037883a 	mov	sp,fp
  806adc:	dfc00117 	ldw	ra,4(sp)
  806ae0:	df000017 	ldw	fp,0(sp)
  806ae4:	dec00204 	addi	sp,sp,8
  806ae8:	f800283a 	ret

00806aec <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  806aec:	deffed04 	addi	sp,sp,-76
  806af0:	dfc01215 	stw	ra,72(sp)
  806af4:	df001115 	stw	fp,68(sp)
  806af8:	df001104 	addi	fp,sp,68
  806afc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806b00:	e0bfff17 	ldw	r2,-4(fp)
  806b04:	10000616 	blt	r2,zero,806b20 <isatty+0x34>
  806b08:	e0bfff17 	ldw	r2,-4(fp)
  806b0c:	10c00324 	muli	r3,r2,12
  806b10:	00802074 	movhi	r2,129
  806b14:	10a19404 	addi	r2,r2,-31152
  806b18:	1885883a 	add	r2,r3,r2
  806b1c:	00000106 	br	806b24 <isatty+0x38>
  806b20:	0005883a 	mov	r2,zero
  806b24:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  806b28:	e0bfef17 	ldw	r2,-68(fp)
  806b2c:	10000e26 	beq	r2,zero,806b68 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  806b30:	e0bfef17 	ldw	r2,-68(fp)
  806b34:	10800017 	ldw	r2,0(r2)
  806b38:	10800817 	ldw	r2,32(r2)
  806b3c:	1000021e 	bne	r2,zero,806b48 <isatty+0x5c>
    {
      return 1;
  806b40:	00800044 	movi	r2,1
  806b44:	00000d06 	br	806b7c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  806b48:	e0bff004 	addi	r2,fp,-64
  806b4c:	e13fff17 	ldw	r4,-4(fp)
  806b50:	100b883a 	mov	r5,r2
  806b54:	08069ec0 	call	8069ec <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  806b58:	e0bff117 	ldw	r2,-60(fp)
  806b5c:	10880020 	cmpeqi	r2,r2,8192
  806b60:	10803fcc 	andi	r2,r2,255
  806b64:	00000506 	br	806b7c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  806b68:	0806a9c0 	call	806a9c <alt_get_errno>
  806b6c:	1007883a 	mov	r3,r2
  806b70:	00801444 	movi	r2,81
  806b74:	18800015 	stw	r2,0(r3)
    return 0;
  806b78:	0005883a 	mov	r2,zero
  }
}
  806b7c:	e037883a 	mov	sp,fp
  806b80:	dfc00117 	ldw	ra,4(sp)
  806b84:	df000017 	ldw	fp,0(sp)
  806b88:	dec00204 	addi	sp,sp,8
  806b8c:	f800283a 	ret

00806b90 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806b90:	defffe04 	addi	sp,sp,-8
  806b94:	dfc00115 	stw	ra,4(sp)
  806b98:	df000015 	stw	fp,0(sp)
  806b9c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806ba0:	00802074 	movhi	r2,129
  806ba4:	10a40504 	addi	r2,r2,-28652
  806ba8:	10800017 	ldw	r2,0(r2)
  806bac:	10000526 	beq	r2,zero,806bc4 <alt_get_errno+0x34>
  806bb0:	00802074 	movhi	r2,129
  806bb4:	10a40504 	addi	r2,r2,-28652
  806bb8:	10800017 	ldw	r2,0(r2)
  806bbc:	103ee83a 	callr	r2
  806bc0:	00000206 	br	806bcc <alt_get_errno+0x3c>
  806bc4:	00802074 	movhi	r2,129
  806bc8:	10ab4404 	addi	r2,r2,-21232
}
  806bcc:	e037883a 	mov	sp,fp
  806bd0:	dfc00117 	ldw	ra,4(sp)
  806bd4:	df000017 	ldw	fp,0(sp)
  806bd8:	dec00204 	addi	sp,sp,8
  806bdc:	f800283a 	ret

00806be0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  806be0:	defff904 	addi	sp,sp,-28
  806be4:	dfc00615 	stw	ra,24(sp)
  806be8:	df000515 	stw	fp,20(sp)
  806bec:	df000504 	addi	fp,sp,20
  806bf0:	e13ffd15 	stw	r4,-12(fp)
  806bf4:	e17ffe15 	stw	r5,-8(fp)
  806bf8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  806bfc:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806c00:	e0bffd17 	ldw	r2,-12(fp)
  806c04:	10000616 	blt	r2,zero,806c20 <lseek+0x40>
  806c08:	e0bffd17 	ldw	r2,-12(fp)
  806c0c:	10c00324 	muli	r3,r2,12
  806c10:	00802074 	movhi	r2,129
  806c14:	10a19404 	addi	r2,r2,-31152
  806c18:	1885883a 	add	r2,r3,r2
  806c1c:	00000106 	br	806c24 <lseek+0x44>
  806c20:	0005883a 	mov	r2,zero
  806c24:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  806c28:	e0bffc17 	ldw	r2,-16(fp)
  806c2c:	10001026 	beq	r2,zero,806c70 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  806c30:	e0bffc17 	ldw	r2,-16(fp)
  806c34:	10800017 	ldw	r2,0(r2)
  806c38:	10800717 	ldw	r2,28(r2)
  806c3c:	10000926 	beq	r2,zero,806c64 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  806c40:	e0bffc17 	ldw	r2,-16(fp)
  806c44:	10800017 	ldw	r2,0(r2)
  806c48:	10800717 	ldw	r2,28(r2)
  806c4c:	e13ffc17 	ldw	r4,-16(fp)
  806c50:	e17ffe17 	ldw	r5,-8(fp)
  806c54:	e1bfff17 	ldw	r6,-4(fp)
  806c58:	103ee83a 	callr	r2
  806c5c:	e0bffb15 	stw	r2,-20(fp)
  806c60:	00000506 	br	806c78 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  806c64:	00bfde84 	movi	r2,-134
  806c68:	e0bffb15 	stw	r2,-20(fp)
  806c6c:	00000206 	br	806c78 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  806c70:	00bfebc4 	movi	r2,-81
  806c74:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  806c78:	e0bffb17 	ldw	r2,-20(fp)
  806c7c:	1000070e 	bge	r2,zero,806c9c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
  806c80:	0806b900 	call	806b90 <alt_get_errno>
  806c84:	1007883a 	mov	r3,r2
  806c88:	e0bffb17 	ldw	r2,-20(fp)
  806c8c:	0085c83a 	sub	r2,zero,r2
  806c90:	18800015 	stw	r2,0(r3)
    rc = -1;
  806c94:	00bfffc4 	movi	r2,-1
  806c98:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  806c9c:	e0bffb17 	ldw	r2,-20(fp)
}
  806ca0:	e037883a 	mov	sp,fp
  806ca4:	dfc00117 	ldw	ra,4(sp)
  806ca8:	df000017 	ldw	fp,0(sp)
  806cac:	dec00204 	addi	sp,sp,8
  806cb0:	f800283a 	ret

00806cb4 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  806cb4:	defffe04 	addi	sp,sp,-8
  806cb8:	df000115 	stw	fp,4(sp)
  806cbc:	df000104 	addi	fp,sp,4
  806cc0:	e13fff15 	stw	r4,-4(fp)
}
  806cc4:	e037883a 	mov	sp,fp
  806cc8:	df000017 	ldw	fp,0(sp)
  806ccc:	dec00104 	addi	sp,sp,4
  806cd0:	f800283a 	ret

00806cd4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  806cd4:	defffe04 	addi	sp,sp,-8
  806cd8:	df000115 	stw	fp,4(sp)
  806cdc:	df000104 	addi	fp,sp,4
  806ce0:	e13fff15 	stw	r4,-4(fp)
}
  806ce4:	e037883a 	mov	sp,fp
  806ce8:	df000017 	ldw	fp,0(sp)
  806cec:	dec00104 	addi	sp,sp,4
  806cf0:	f800283a 	ret

00806cf4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806cf4:	defffe04 	addi	sp,sp,-8
  806cf8:	dfc00115 	stw	ra,4(sp)
  806cfc:	df000015 	stw	fp,0(sp)
  806d00:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806d04:	00802074 	movhi	r2,129
  806d08:	10a40504 	addi	r2,r2,-28652
  806d0c:	10800017 	ldw	r2,0(r2)
  806d10:	10000526 	beq	r2,zero,806d28 <alt_get_errno+0x34>
  806d14:	00802074 	movhi	r2,129
  806d18:	10a40504 	addi	r2,r2,-28652
  806d1c:	10800017 	ldw	r2,0(r2)
  806d20:	103ee83a 	callr	r2
  806d24:	00000206 	br	806d30 <alt_get_errno+0x3c>
  806d28:	00802074 	movhi	r2,129
  806d2c:	10ab4404 	addi	r2,r2,-21232
}
  806d30:	e037883a 	mov	sp,fp
  806d34:	dfc00117 	ldw	ra,4(sp)
  806d38:	df000017 	ldw	fp,0(sp)
  806d3c:	dec00204 	addi	sp,sp,8
  806d40:	f800283a 	ret

00806d44 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  806d44:	defff904 	addi	sp,sp,-28
  806d48:	dfc00615 	stw	ra,24(sp)
  806d4c:	df000515 	stw	fp,20(sp)
  806d50:	df000504 	addi	fp,sp,20
  806d54:	e13ffd15 	stw	r4,-12(fp)
  806d58:	e17ffe15 	stw	r5,-8(fp)
  806d5c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806d60:	e0bffd17 	ldw	r2,-12(fp)
  806d64:	10000616 	blt	r2,zero,806d80 <read+0x3c>
  806d68:	e0bffd17 	ldw	r2,-12(fp)
  806d6c:	10c00324 	muli	r3,r2,12
  806d70:	00802074 	movhi	r2,129
  806d74:	10a19404 	addi	r2,r2,-31152
  806d78:	1885883a 	add	r2,r3,r2
  806d7c:	00000106 	br	806d84 <read+0x40>
  806d80:	0005883a 	mov	r2,zero
  806d84:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  806d88:	e0bffb17 	ldw	r2,-20(fp)
  806d8c:	10002226 	beq	r2,zero,806e18 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  806d90:	e0bffb17 	ldw	r2,-20(fp)
  806d94:	10800217 	ldw	r2,8(r2)
  806d98:	108000cc 	andi	r2,r2,3
  806d9c:	10800060 	cmpeqi	r2,r2,1
  806da0:	1000181e 	bne	r2,zero,806e04 <read+0xc0>
        (fd->dev->read))
  806da4:	e0bffb17 	ldw	r2,-20(fp)
  806da8:	10800017 	ldw	r2,0(r2)
  806dac:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  806db0:	10001426 	beq	r2,zero,806e04 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  806db4:	e0bffb17 	ldw	r2,-20(fp)
  806db8:	10800017 	ldw	r2,0(r2)
  806dbc:	10800517 	ldw	r2,20(r2)
  806dc0:	e0ffff17 	ldw	r3,-4(fp)
  806dc4:	e13ffb17 	ldw	r4,-20(fp)
  806dc8:	e17ffe17 	ldw	r5,-8(fp)
  806dcc:	180d883a 	mov	r6,r3
  806dd0:	103ee83a 	callr	r2
  806dd4:	e0bffc15 	stw	r2,-16(fp)
  806dd8:	e0bffc17 	ldw	r2,-16(fp)
  806ddc:	1000070e 	bge	r2,zero,806dfc <read+0xb8>
        {
          ALT_ERRNO = -rval;
  806de0:	0806cf40 	call	806cf4 <alt_get_errno>
  806de4:	1007883a 	mov	r3,r2
  806de8:	e0bffc17 	ldw	r2,-16(fp)
  806dec:	0085c83a 	sub	r2,zero,r2
  806df0:	18800015 	stw	r2,0(r3)
          return -1;
  806df4:	00bfffc4 	movi	r2,-1
  806df8:	00000c06 	br	806e2c <read+0xe8>
        }
        return rval;
  806dfc:	e0bffc17 	ldw	r2,-16(fp)
  806e00:	00000a06 	br	806e2c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
  806e04:	0806cf40 	call	806cf4 <alt_get_errno>
  806e08:	1007883a 	mov	r3,r2
  806e0c:	00800344 	movi	r2,13
  806e10:	18800015 	stw	r2,0(r3)
  806e14:	00000406 	br	806e28 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  806e18:	0806cf40 	call	806cf4 <alt_get_errno>
  806e1c:	1007883a 	mov	r3,r2
  806e20:	00801444 	movi	r2,81
  806e24:	18800015 	stw	r2,0(r3)
  }
  return -1;
  806e28:	00bfffc4 	movi	r2,-1
}
  806e2c:	e037883a 	mov	sp,fp
  806e30:	dfc00117 	ldw	ra,4(sp)
  806e34:	df000017 	ldw	fp,0(sp)
  806e38:	dec00204 	addi	sp,sp,8
  806e3c:	f800283a 	ret

00806e40 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  806e40:	defff904 	addi	sp,sp,-28
  806e44:	df000615 	stw	fp,24(sp)
  806e48:	df000604 	addi	fp,sp,24
  806e4c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806e50:	0005303a 	rdctl	r2,status
  806e54:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806e58:	e0fffc17 	ldw	r3,-16(fp)
  806e5c:	00bfff84 	movi	r2,-2
  806e60:	1884703a 	and	r2,r3,r2
  806e64:	1001703a 	wrctl	status,r2
  
  return context;
  806e68:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  806e6c:	e0bffa15 	stw	r2,-24(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  806e70:	d0a00f17 	ldw	r2,-32708(gp)
  806e74:	10c000c4 	addi	r3,r2,3
  806e78:	00bfff04 	movi	r2,-4
  806e7c:	1884703a 	and	r2,r3,r2
  806e80:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  806e84:	d0e00f17 	ldw	r3,-32708(gp)
  806e88:	e0bfff17 	ldw	r2,-4(fp)
  806e8c:	1887883a 	add	r3,r3,r2
  806e90:	00804034 	movhi	r2,256
  806e94:	10800004 	addi	r2,r2,0
  806e98:	10c0062e 	bgeu	r2,r3,806eb4 <sbrk+0x74>
  806e9c:	e0bffa17 	ldw	r2,-24(fp)
  806ea0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806ea4:	e0bffd17 	ldw	r2,-12(fp)
  806ea8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  806eac:	00bfffc4 	movi	r2,-1
  806eb0:	00000b06 	br	806ee0 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  806eb4:	d0a00f17 	ldw	r2,-32708(gp)
  806eb8:	e0bffb15 	stw	r2,-20(fp)
  heap_end += incr; 
  806ebc:	d0e00f17 	ldw	r3,-32708(gp)
  806ec0:	e0bfff17 	ldw	r2,-4(fp)
  806ec4:	1885883a 	add	r2,r3,r2
  806ec8:	d0a00f15 	stw	r2,-32708(gp)
  806ecc:	e0bffa17 	ldw	r2,-24(fp)
  806ed0:	e0bffe15 	stw	r2,-8(fp)
  806ed4:	e0bffe17 	ldw	r2,-8(fp)
  806ed8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  806edc:	e0bffb17 	ldw	r2,-20(fp)
} 
  806ee0:	e037883a 	mov	sp,fp
  806ee4:	df000017 	ldw	fp,0(sp)
  806ee8:	dec00104 	addi	sp,sp,4
  806eec:	f800283a 	ret

00806ef0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806ef0:	defffe04 	addi	sp,sp,-8
  806ef4:	dfc00115 	stw	ra,4(sp)
  806ef8:	df000015 	stw	fp,0(sp)
  806efc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806f00:	00802074 	movhi	r2,129
  806f04:	10a40504 	addi	r2,r2,-28652
  806f08:	10800017 	ldw	r2,0(r2)
  806f0c:	10000526 	beq	r2,zero,806f24 <alt_get_errno+0x34>
  806f10:	00802074 	movhi	r2,129
  806f14:	10a40504 	addi	r2,r2,-28652
  806f18:	10800017 	ldw	r2,0(r2)
  806f1c:	103ee83a 	callr	r2
  806f20:	00000206 	br	806f2c <alt_get_errno+0x3c>
  806f24:	00802074 	movhi	r2,129
  806f28:	10ab4404 	addi	r2,r2,-21232
}
  806f2c:	e037883a 	mov	sp,fp
  806f30:	dfc00117 	ldw	ra,4(sp)
  806f34:	df000017 	ldw	fp,0(sp)
  806f38:	dec00204 	addi	sp,sp,8
  806f3c:	f800283a 	ret

00806f40 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  806f40:	defff904 	addi	sp,sp,-28
  806f44:	dfc00615 	stw	ra,24(sp)
  806f48:	df000515 	stw	fp,20(sp)
  806f4c:	df000504 	addi	fp,sp,20
  806f50:	e13ffd15 	stw	r4,-12(fp)
  806f54:	e17ffe15 	stw	r5,-8(fp)
  806f58:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806f5c:	e0bffd17 	ldw	r2,-12(fp)
  806f60:	10000616 	blt	r2,zero,806f7c <write+0x3c>
  806f64:	e0bffd17 	ldw	r2,-12(fp)
  806f68:	10c00324 	muli	r3,r2,12
  806f6c:	00802074 	movhi	r2,129
  806f70:	10a19404 	addi	r2,r2,-31152
  806f74:	1885883a 	add	r2,r3,r2
  806f78:	00000106 	br	806f80 <write+0x40>
  806f7c:	0005883a 	mov	r2,zero
  806f80:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  806f84:	e0bffb17 	ldw	r2,-20(fp)
  806f88:	10002126 	beq	r2,zero,807010 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  806f8c:	e0bffb17 	ldw	r2,-20(fp)
  806f90:	10800217 	ldw	r2,8(r2)
  806f94:	108000cc 	andi	r2,r2,3
  806f98:	10001826 	beq	r2,zero,806ffc <write+0xbc>
  806f9c:	e0bffb17 	ldw	r2,-20(fp)
  806fa0:	10800017 	ldw	r2,0(r2)
  806fa4:	10800617 	ldw	r2,24(r2)
  806fa8:	10001426 	beq	r2,zero,806ffc <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  806fac:	e0bffb17 	ldw	r2,-20(fp)
  806fb0:	10800017 	ldw	r2,0(r2)
  806fb4:	10800617 	ldw	r2,24(r2)
  806fb8:	e0ffff17 	ldw	r3,-4(fp)
  806fbc:	e13ffb17 	ldw	r4,-20(fp)
  806fc0:	e17ffe17 	ldw	r5,-8(fp)
  806fc4:	180d883a 	mov	r6,r3
  806fc8:	103ee83a 	callr	r2
  806fcc:	e0bffc15 	stw	r2,-16(fp)
  806fd0:	e0bffc17 	ldw	r2,-16(fp)
  806fd4:	1000070e 	bge	r2,zero,806ff4 <write+0xb4>
      {
        ALT_ERRNO = -rval;
  806fd8:	0806ef00 	call	806ef0 <alt_get_errno>
  806fdc:	1007883a 	mov	r3,r2
  806fe0:	e0bffc17 	ldw	r2,-16(fp)
  806fe4:	0085c83a 	sub	r2,zero,r2
  806fe8:	18800015 	stw	r2,0(r3)
        return -1;
  806fec:	00bfffc4 	movi	r2,-1
  806ff0:	00000c06 	br	807024 <write+0xe4>
      }
      return rval;
  806ff4:	e0bffc17 	ldw	r2,-16(fp)
  806ff8:	00000a06 	br	807024 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
  806ffc:	0806ef00 	call	806ef0 <alt_get_errno>
  807000:	1007883a 	mov	r3,r2
  807004:	00800344 	movi	r2,13
  807008:	18800015 	stw	r2,0(r3)
  80700c:	00000406 	br	807020 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  807010:	0806ef00 	call	806ef0 <alt_get_errno>
  807014:	1007883a 	mov	r3,r2
  807018:	00801444 	movi	r2,81
  80701c:	18800015 	stw	r2,0(r3)
  }
  return -1;
  807020:	00bfffc4 	movi	r2,-1
}
  807024:	e037883a 	mov	sp,fp
  807028:	dfc00117 	ldw	ra,4(sp)
  80702c:	df000017 	ldw	fp,0(sp)
  807030:	dec00204 	addi	sp,sp,8
  807034:	f800283a 	ret
