
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.214907                       # Number of seconds simulated
sim_ticks                                214906874000                       # Number of ticks simulated
final_tick                               267003408000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23600                       # Simulator instruction rate (inst/s)
host_op_rate                                    43695                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50717537                       # Simulator tick rate (ticks/s)
host_mem_usage                                2374800                       # Number of bytes of host memory used
host_seconds                                  4237.33                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     185148305                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst       462080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data    100376896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total            100839168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst       462080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          462144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     98129280                       # Number of bytes written to this memory
system.physmem.bytes_written::total          98129280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst         7220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data      1568389                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1575612                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1533270                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1533270                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      2150141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    467071593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               469222627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      2150141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2150438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         456613035                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              456613035                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         456613035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      2150141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    467071593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              925835662                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                   60                       # Number of system calls
system.switch_cpus.numCycles                214906865                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         25638575                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25638575                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1641148                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      17696952                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         16330775                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     24725271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              144264494                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            25638575                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     16330775                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              44568613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10231091                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      136813823                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          211                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          17394321                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        491442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    214695098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.255084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.672511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        170629893     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2365069      1.10%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1611123      0.75%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1671690      0.78%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7584950      3.53%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3480547      1.62%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2179421      1.02%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3340346      1.56%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         21832059     10.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    214695098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.119301                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.671288                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         40652766                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     122410861                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          32236940                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10807359                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8587168                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      262790906                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        8587168                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         46967276                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        67984178                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1430                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          35647458                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      55507584                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      255953914                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2879                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        8962484                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      44933372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          477                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    295749944                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     600732141                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    600579159                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       152982                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     214891347                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         80858581                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          133                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          119                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          86353368                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     32124959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     30017820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       483170                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       193676                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          246805149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         196155331                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     18171296                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61519685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    126887478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          523                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    214695098                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.913646                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.895312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     96118437     44.77%     44.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     40997991     19.10%     63.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     77578670     36.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    214695098                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1103005      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     142834544     72.82%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        30034      0.02%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     25936698     13.22%     86.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     26251050     13.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      196155331                       # Type of FU issued
system.switch_cpus.iq.rate                   0.912746                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    625091627                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    308245966                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    194826027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        85427                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        82458                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        39217                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      195012762                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           39564                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       294344                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7908434                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3047                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4079949                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           82                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8587168                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        22026222                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1603190                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    246805732                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       263200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      32124959                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     30017820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          116                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1599747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3047                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       730284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1028478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1758762                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     195422239                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      25473030                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       733090                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             51608988                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         17393119                       # Number of branches executed
system.switch_cpus.iew.exec_stores           26135958                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.909335                       # Inst execution rate
system.switch_cpus.iew.wb_sent              195072453                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             194865244                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         111292012                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         155582123                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.906743                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.715326                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     61657509                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1641160                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    206107930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.898307                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.264212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    105461522     51.17%     51.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     55470383     26.91%     78.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     22795068     11.06%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     13287111      6.45%     95.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5181468      2.51%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1909019      0.93%     99.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       860281      0.42%     99.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       350830      0.17%     99.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       792248      0.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    206107930                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      185148299                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               50154394                       # Number of memory references committed
system.switch_cpus.commit.loads              24216524                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           16886424                       # Number of branches committed
system.switch_cpus.commit.fp_insts              36856                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         185005115                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        792248                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            452121490                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           502208818                       # The number of ROB writes
system.switch_cpus.timesIdled                   30225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  211767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             185148299                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.149069                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.149069                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.465318                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465318                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        367253344                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       226171449                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             58913                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            32391                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        87252179                       # number of misc regfile reads
system.l2.replacements                        1542848                       # number of replacements
system.l2.tagsinuse                      29453.138673                       # Cycle average of tags in use
system.l2.total_refs                          2364132                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1574593                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.501424                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         27024.928141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     772.373514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1655.749699                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.087319                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.824735                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.023571                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.050529                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000003                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.898838                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       604992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        49301                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  654293                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3264426                       # number of Writeback hits
system.l2.Writeback_hits::total               3264426                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1667696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1667696                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        604992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1716997                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2321989                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       604992                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1716997                       # number of overall hits
system.l2.overall_hits::total                 2321989                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        12785                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20006                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1555604                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1555606                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1568389                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                1575612                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7220                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1568389                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total               1575612                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    378047000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    671827000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1049874000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  80893821500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80893821500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    378047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  81565648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81943695500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    378047000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  81565648500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81943695500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       612212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        62086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              674299                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3264426                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3264426                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3223300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3223302                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       612212                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3285386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3897601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       612212                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3285386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3897601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.011793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.205924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.029669                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.375000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.482612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482613                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.011793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.477383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404252                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.011793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.477383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404252                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52361.080332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52548.064138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52477.956613                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52001.551487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52001.484630                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52361.080332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52006.006482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52007.534533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52361.080332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52006.006482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52007.534533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1533270                       # number of writebacks
system.l2.writebacks::total                   1533270                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        12785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20005                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1555604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1555604                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1568389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1575609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1568389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1575609                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    291397000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    518394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    809791000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       120000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  62226573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62226573500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    291397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  62744967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63036364500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    291397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  62744967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63036364500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.205924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.029668                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.482612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.482612                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.011793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.477383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404251                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.011793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.477383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404251                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40359.695291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40547.047321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40479.430142                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40001.551487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40001.551487                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40359.695291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40005.998193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40007.618959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40359.695291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40005.998193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40007.618959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                             6                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          6                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 611701                       # number of replacements
system.cpu.icache.tagsinuse                435.705405                       # Cycle average of tags in use
system.cpu.icache.total_refs                 16773152                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 612213                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  27.397576                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle            92483396000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   435.517935                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.187470                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.850621                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000366                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.850987                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16773143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16773152                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16773143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16773152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16773143                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::total        16773152                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       621178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        621179                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       621178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         621179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       621178                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total        621179                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9578529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9578529000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9578529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9578529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9578529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9578529000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     17394321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17394331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     17394321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17394331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     17394321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17394331                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.035712                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035712                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.035712                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035712                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.035712                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035712                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15419.942432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15419.917608                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15419.942432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15419.917608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15419.942432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15419.917608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         8959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8959                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         8959                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8959                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         8959                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8959                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       612219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       612219                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       612219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       612219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       612219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       612219                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7654463500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7654463500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7654463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7654463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7654463500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7654463500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.035196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.035196                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035196                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.035196                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035196                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12502.819253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12502.819253                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12502.819253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12502.819253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12502.819253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12502.819253                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                3284364                       # number of replacements
system.cpu.dcache.tagsinuse               1023.826934                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 47771798                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                3285388                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  14.540687                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            52169172000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.826257                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000677                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999831                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     25057303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25057303                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     22714483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22714487                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     47771786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47771790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     47771786                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::total        47771790                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        88684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88684                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3223373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3223375                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3312057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3312059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3312057                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total       3312059                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1877443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1877443000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 113689136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113689136000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 115566579000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115566579000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 115566579000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115566579000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     25145987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25145987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     25937856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25937862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     51083843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51083849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     51083843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51083849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.124273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124273                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.064836                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.064836                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064836                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21170.030671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21170.030671                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35270.238970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35270.217086                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34892.690253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34892.669183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34892.690253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34892.669183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1747                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               348                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.020115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3264426                       # number of writebacks
system.cpu.dcache.writebacks::total           3264426                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26138                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26663                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26663                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        62546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        62546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3222848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3222848                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3285394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3285394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3285394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3285394                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1296313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1296313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 104012363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 104012363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 105308676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105308676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 105308676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105308676000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.124253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.064314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.064314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064314                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20725.753845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20725.753845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 32273.431139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32273.431139                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 32053.591137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32053.591137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 32053.591137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32053.591137                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
