@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\cloud\dev\verilog\tok\tok.v":151:2:151:7|Found counter in view:work.TOK(verilog) instance idx[7:0] 
@N: MF179 :"c:\cloud\dev\verilog\tok\tok.v":81:46:81:57|Found 16 by 16 bit equality operator ('==') un1_key_rd_17 (in view: work.TOK(verilog))
@N: MF179 :"c:\cloud\dev\verilog\tok\tok.v":116:19:116:26|Found 16 by 16 bit equality operator ('==') un35_A_ (in view: work.TOK(verilog))
@N: FX1017 :|SB_GB inserted on the net tok.A_stk.head3_0_i.
@N: FX1017 :|SB_GB inserted on the net tok.C_stk.head8_0_i.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
