// Seed: 299261631
module module_0 (
    input uwire id_0
    , id_20,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output wand id_8,
    output wire id_9,
    output uwire id_10,
    input wand id_11,
    input wand id_12,
    input tri1 id_13,
    output supply1 id_14,
    input uwire id_15,
    output wire id_16,
    output wire id_17,
    output tri0 id_18
);
  wire id_21;
  assign module_1.id_3 = 0;
  logic id_22;
  ;
  wire id_23;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  logic id_3 = {1{-1'b0}};
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
