<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>top</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_kernel0_x0_fu_90</InstName>
<ModuleName>kernel0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>90</ID>
<InstancesList>
<Instance>
<InstName>A_IO_L2_in_0_x0_U0</InstName>
<ModuleName>A_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2218</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_1_x0_U0</InstName>
<ModuleName>A_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2225</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x0_U0</InstName>
<ModuleName>A_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2232</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_3_x0_U0</InstName>
<ModuleName>A_IO_L2_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2239</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_4_x0_U0</InstName>
<ModuleName>A_IO_L2_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2246</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_5_x0_U0</InstName>
<ModuleName>A_IO_L2_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2253</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_6_x0_U0</InstName>
<ModuleName>A_IO_L2_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2260</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_0_x0_U0</InstName>
<ModuleName>PE_wrapper_0_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2267</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x0_U0</InstName>
<ModuleName>PE_wrapper_0_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2276</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x0_U0</InstName>
<ModuleName>PE_wrapper_1_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2285</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_2_x0_U0</InstName>
<ModuleName>PE_wrapper_0_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2294</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x0_U0</InstName>
<ModuleName>PE_wrapper_1_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2303</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x0_U0</InstName>
<ModuleName>PE_wrapper_2_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2312</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_3_x0_U0</InstName>
<ModuleName>PE_wrapper_0_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2321</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_2_x0_U0</InstName>
<ModuleName>PE_wrapper_1_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2330</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x0_U0</InstName>
<ModuleName>PE_wrapper_2_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2339</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x0_U0</InstName>
<ModuleName>PE_wrapper_3_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2348</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_4_x0_U0</InstName>
<ModuleName>PE_wrapper_0_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2357</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_3_x0_U0</InstName>
<ModuleName>PE_wrapper_1_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2366</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_2_x0_U0</InstName>
<ModuleName>PE_wrapper_2_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2375</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x0_U0</InstName>
<ModuleName>PE_wrapper_3_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2384</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_0_x0_U0</InstName>
<ModuleName>PE_wrapper_4_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2393</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_5_x0_U0</InstName>
<ModuleName>PE_wrapper_0_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2402</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_4_x0_U0</InstName>
<ModuleName>PE_wrapper_1_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2411</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_3_x0_U0</InstName>
<ModuleName>PE_wrapper_2_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2420</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_2_x0_U0</InstName>
<ModuleName>PE_wrapper_3_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2429</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_1_x0_U0</InstName>
<ModuleName>PE_wrapper_4_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2438</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_0_x0_U0</InstName>
<ModuleName>PE_wrapper_5_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2447</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_6_x0_U0</InstName>
<ModuleName>PE_wrapper_0_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2456</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_5_x0_U0</InstName>
<ModuleName>PE_wrapper_1_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2465</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_4_x0_U0</InstName>
<ModuleName>PE_wrapper_2_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2474</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_3_x0_U0</InstName>
<ModuleName>PE_wrapper_3_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2483</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_2_x0_U0</InstName>
<ModuleName>PE_wrapper_4_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2492</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_1_x0_U0</InstName>
<ModuleName>PE_wrapper_5_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2501</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_0_x0_U0</InstName>
<ModuleName>PE_wrapper_6_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2510</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_7_x0_U0</InstName>
<ModuleName>PE_wrapper_0_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2519</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_6_x0_U0</InstName>
<ModuleName>PE_wrapper_1_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2528</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_5_x0_U0</InstName>
<ModuleName>PE_wrapper_2_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2537</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_4_x0_U0</InstName>
<ModuleName>PE_wrapper_3_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2546</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_3_x0_U0</InstName>
<ModuleName>PE_wrapper_4_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2555</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_2_x0_U0</InstName>
<ModuleName>PE_wrapper_5_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2564</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_1_x0_U0</InstName>
<ModuleName>PE_wrapper_6_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2573</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_0_x0_U0</InstName>
<ModuleName>PE_wrapper_7_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2582</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_7_x0_U0</InstName>
<ModuleName>PE_wrapper_1_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2591</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_6_x0_U0</InstName>
<ModuleName>PE_wrapper_2_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2600</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_5_x0_U0</InstName>
<ModuleName>PE_wrapper_3_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2609</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_4_x0_U0</InstName>
<ModuleName>PE_wrapper_4_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2618</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_3_x0_U0</InstName>
<ModuleName>PE_wrapper_5_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2627</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_2_x0_U0</InstName>
<ModuleName>PE_wrapper_6_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2636</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_1_x0_U0</InstName>
<ModuleName>PE_wrapper_7_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2645</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_7_x0_U0</InstName>
<ModuleName>PE_wrapper_2_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2654</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_6_x0_U0</InstName>
<ModuleName>PE_wrapper_3_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2663</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_5_x0_U0</InstName>
<ModuleName>PE_wrapper_4_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2672</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_4_x0_U0</InstName>
<ModuleName>PE_wrapper_5_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2681</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_3_x0_U0</InstName>
<ModuleName>PE_wrapper_6_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2690</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_2_x0_U0</InstName>
<ModuleName>PE_wrapper_7_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2699</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_7_x0_U0</InstName>
<ModuleName>PE_wrapper_3_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2708</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_6_x0_U0</InstName>
<ModuleName>PE_wrapper_4_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2717</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_5_x0_U0</InstName>
<ModuleName>PE_wrapper_5_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2726</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_4_x0_U0</InstName>
<ModuleName>PE_wrapper_6_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2735</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_3_x0_U0</InstName>
<ModuleName>PE_wrapper_7_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2744</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_7_x0_U0</InstName>
<ModuleName>PE_wrapper_4_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2753</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_6_x0_U0</InstName>
<ModuleName>PE_wrapper_5_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2762</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_5_x0_U0</InstName>
<ModuleName>PE_wrapper_6_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2771</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_4_x0_U0</InstName>
<ModuleName>PE_wrapper_7_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2780</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_7_x0_U0</InstName>
<ModuleName>PE_wrapper_5_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2789</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_6_x0_U0</InstName>
<ModuleName>PE_wrapper_6_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2798</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_5_x0_U0</InstName>
<ModuleName>PE_wrapper_7_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2807</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_7_x0_U0</InstName>
<ModuleName>PE_wrapper_6_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2816</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_6_x0_U0</InstName>
<ModuleName>PE_wrapper_7_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2825</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_7_x0_U0</InstName>
<ModuleName>PE_wrapper_7_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2834</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_1_x0_U0</InstName>
<ModuleName>B_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2843</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_2_x0_U0</InstName>
<ModuleName>B_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2850</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_3_x0_U0</InstName>
<ModuleName>B_IO_L2_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2857</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_4_x0_U0</InstName>
<ModuleName>B_IO_L2_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2864</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_5_x0_U0</InstName>
<ModuleName>B_IO_L2_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2871</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_6_x0_U0</InstName>
<ModuleName>B_IO_L2_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2878</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_0_x0_U0</InstName>
<ModuleName>B_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2885</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2892</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L3_out_serialize_x0_U0</InstName>
<ModuleName>C_drain_IO_L3_out_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2898</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2906</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2913</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2920</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2927</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2934</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2941</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2948</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2955</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2962</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2969</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2976</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2983</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2990</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2997</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3004</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3011</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3018</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3025</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3032</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3039</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3046</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3053</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3060</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3067</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3074</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3081</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3088</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3095</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3102</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3109</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3116</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3123</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3130</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3137</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3144</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3151</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3158</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3165</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3172</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3179</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3186</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3193</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3200</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3207</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3214</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3221</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3228</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3235</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_0_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_0_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3242</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_1_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_1_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3249</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_2_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_2_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3256</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_3_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_3_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3263</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_4_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_4_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3270</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_5_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_5_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3277</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_6_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_6_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3284</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_wrapper_7_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_wrapper_7_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3291</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3298</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3304</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3310</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3316</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3322</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3328</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3334</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_wrapper_7_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_wrapper_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3340</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3346</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3352</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3359</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3366</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3373</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3380</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3387</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3394</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_serialize_x0_U0</InstName>
<ModuleName>A_IO_L3_in_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3401</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_serialize_x0_U0</InstName>
<ModuleName>B_IO_L3_in_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3408</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x0_U0</InstName>
<ModuleName>A_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3415</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x0_U0</InstName>
<ModuleName>B_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3421</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_0_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3427</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_0_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3432</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_1_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3437</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_1_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3442</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_2_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3447</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_2_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3452</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_3_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3457</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_3_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3462</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_4_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3467</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_4_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3472</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_5_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3477</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_5_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3482</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_6_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3487</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_6_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3492</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_7_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3497</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_7_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3502</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L3_out_x0_U0</InstName>
<ModuleName>C_drain_IO_L3_out_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3507</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_boundary_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3513</ID>
</Instance>
<Instance>
<InstName>kernel0_x0_entry5_U0</InstName>
<ModuleName>kernel0_x0_entry5</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3519</ID>
</Instance>
<Instance>
<InstName>kernel0_x0_entry12_U0</InstName>
<ModuleName>kernel0_x0_entry12</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3526</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_cov_x0_fu_99</InstName>
<ModuleName>nondf_kernel_cov_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>99</ID>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_cov_x1_fu_107</InstName>
<ModuleName>nondf_kernel_cov_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>107</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>nondf_kernel_cov_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>557409</Best-caseLatency>
<Average-caseLatency>557409</Average-caseLatency>
<Worst-caseLatency>557409</Worst-caseLatency>
<Best-caseRealTimeLatency>1.858 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.858 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.858 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>557409</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_cov_x0_loop_1>
<Name>nondf_kernel_cov_x0_loop_1</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x0_loop_2>
<Name>nondf_kernel_cov_x0_loop_2</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x0_loop_2>
</nondf_kernel_cov_x0_loop_1>
<nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4>
<Name>nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4</Name>
<TripCount>4096</TripCount>
<Latency>4098</Latency>
<AbsoluteTimeLatency>13.659 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4>
<nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6>
<Name>nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6</Name>
<TripCount>4096</TripCount>
<Latency>4099</Latency>
<AbsoluteTimeLatency>13.662 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6>
<nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9>
<Name>nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9</Name>
<TripCount>262144</TripCount>
<Latency>524303</Latency>
<AbsoluteTimeLatency>1.748 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>18</PipelineDepth>
</nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9>
<nondf_kernel_cov_x0_loop_10>
<Name>nondf_kernel_cov_x0_loop_10</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x0_loop_11>
<Name>nondf_kernel_cov_x0_loop_11</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x0_loop_11>
</nondf_kernel_cov_x0_loop_10>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>72</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3608</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>3132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout</name>
<Object>xout</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>nondf_kernel_cov_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>557409</Best-caseLatency>
<Average-caseLatency>557409</Average-caseLatency>
<Worst-caseLatency>557409</Worst-caseLatency>
<Best-caseRealTimeLatency>1.858 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.858 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.858 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>557409</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_cov_x1_loop_1>
<Name>nondf_kernel_cov_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x1_loop_2>
<Name>nondf_kernel_cov_x1_loop_2</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x1_loop_2>
</nondf_kernel_cov_x1_loop_1>
<nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4>
<Name>nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4</Name>
<TripCount>4096</TripCount>
<Latency>4098</Latency>
<AbsoluteTimeLatency>13.659 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4>
<nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6>
<Name>nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6</Name>
<TripCount>4096</TripCount>
<Latency>4099</Latency>
<AbsoluteTimeLatency>13.662 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6>
<nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9>
<Name>nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9</Name>
<TripCount>262144</TripCount>
<Latency>524303</Latency>
<AbsoluteTimeLatency>1.748 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>18</PipelineDepth>
</nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9>
<nondf_kernel_cov_x1_loop_10>
<Name>nondf_kernel_cov_x1_loop_10</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x1_loop_11>
<Name>nondf_kernel_cov_x1_loop_11</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x1_loop_11>
</nondf_kernel_cov_x1_loop_10>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>72</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3608</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>3132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout</name>
<Object>xout</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x0_entry5</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>20</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0.entry5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x0_entry12</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.347</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>29</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0.entry12</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12289</Best-caseLatency>
<Average-caseLatency>12289</Average-caseLatency>
<Worst-caseLatency>12289</Worst-caseLatency>
<Best-caseRealTimeLatency>40.959 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.959 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.959 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_serialize_x0_loop_1>
<Name>A_IO_L3_in_serialize_x0_loop_1</Name>
<TripCount>4096</TripCount>
<Latency>12288</Latency>
<AbsoluteTimeLatency>40.956 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</A_IO_L3_in_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>150</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>87</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x01_din</name>
<Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x01_full_n</name>
<Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x01_write</name>
<Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1196577</Best-caseLatency>
<Average-caseLatency>1196577</Average-caseLatency>
<Worst-caseLatency>1196577</Worst-caseLatency>
<Best-caseRealTimeLatency>3.988 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.988 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.988 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1196577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x0_loop_1>
<Name>A_IO_L3_in_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>1196576</Latency>
<AbsoluteTimeLatency>3.988 ms</AbsoluteTimeLatency>
<IterationLatency>74786</IterationLatency>
<PipelineDepth>74786</PipelineDepth>
<A_IO_L3_in_x0_loop_2>
<Name>A_IO_L3_in_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>74784</Latency>
<AbsoluteTimeLatency>0.249 ms</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_IO_L3_in_x0_loop_3>
<Name>A_IO_L3_in_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_IO_L3_in_x0_loop_4>
<Name>A_IO_L3_in_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_IO_L3_in_x0_loop_5>
<Name>A_IO_L3_in_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L3_in_x0_loop_5>
</A_IO_L3_in_x0_loop_4>
</A_IO_L3_in_x0_loop_3>
</A_IO_L3_in_x0_loop_2>
</A_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>56</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>228</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_dout</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_empty_n</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_read</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_din</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_full_n</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_write</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>557123</Best-caseLatency>
<Average-caseLatency>827459</Average-caseLatency>
<Worst-caseLatency>1089603</Worst-caseLatency>
<Best-caseRealTimeLatency>1.857 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.758 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.632 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>557123 ~ 1089603</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<Name>A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>557056 ~ 1089536</Latency>
<AbsoluteTimeLatency>1.857 ms ~ 3.631 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>68</min>
<max>133</max>
</range>
</IterationLatency>
<PipelineDepth>68 ~ 133</PipelineDepth>
<A_IO_L2_in_0_x0_loop_4>
<Name>A_IO_L2_in_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_4>
<A_IO_L2_in_0_x0_loop_7>
<Name>A_IO_L2_in_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_7>
<A_IO_L2_in_0_x0_loop_9>
<Name>A_IO_L2_in_0_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_9>
<A_IO_L2_in_0_x0_loop_12>
<Name>A_IO_L2_in_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_0_x0_loop_12>
</A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15>
<Name>A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x04_read</name>
<Object>fifo_A_A_IO_L2_in_0_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_din</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_write</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_din</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_full_n</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_write</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>491587</Best-caseLatency>
<Average-caseLatency>761923</Average-caseLatency>
<Worst-caseLatency>1024067</Worst-caseLatency>
<Best-caseRealTimeLatency>1.638 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.539 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.413 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>491587 ~ 1024067</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3>
<Name>A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>491520 ~ 1024000</Latency>
<AbsoluteTimeLatency>1.638 ms ~ 3.413 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>60</min>
<max>125</max>
</range>
</IterationLatency>
<PipelineDepth>60 ~ 125</PipelineDepth>
<A_IO_L2_in_1_x0_loop_4>
<Name>A_IO_L2_in_1_x0_loop_4</Name>
<TripCount>7</TripCount>
<Latency>56</Latency>
<AbsoluteTimeLatency>0.187 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_1_x0_loop_4>
<A_IO_L2_in_1_x0_loop_7>
<Name>A_IO_L2_in_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_1_x0_loop_7>
<A_IO_L2_in_1_x0_loop_9>
<Name>A_IO_L2_in_1_x0_loop_9</Name>
<TripCount>7</TripCount>
<Latency>56</Latency>
<AbsoluteTimeLatency>0.187 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_1_x0_loop_9>
<A_IO_L2_in_1_x0_loop_12>
<Name>A_IO_L2_in_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_1_x0_loop_12>
</A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3>
<A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15>
<Name>A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x05_read</name>
<Object>fifo_A_A_IO_L2_in_1_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_din</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_write</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_din</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_full_n</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_write</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>426051</Best-caseLatency>
<Average-caseLatency>696387</Average-caseLatency>
<Worst-caseLatency>958531</Worst-caseLatency>
<Best-caseRealTimeLatency>1.420 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.321 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.195 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>426051 ~ 958531</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3>
<Name>A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>425984 ~ 958464</Latency>
<AbsoluteTimeLatency>1.420 ms ~ 3.195 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>52</min>
<max>117</max>
</range>
</IterationLatency>
<PipelineDepth>52 ~ 117</PipelineDepth>
<A_IO_L2_in_2_x0_loop_4>
<Name>A_IO_L2_in_2_x0_loop_4</Name>
<TripCount>6</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_2_x0_loop_4>
<A_IO_L2_in_2_x0_loop_7>
<Name>A_IO_L2_in_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_2_x0_loop_7>
<A_IO_L2_in_2_x0_loop_9>
<Name>A_IO_L2_in_2_x0_loop_9</Name>
<TripCount>6</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_2_x0_loop_9>
<A_IO_L2_in_2_x0_loop_12>
<Name>A_IO_L2_in_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_2_x0_loop_12>
</A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3>
<A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15>
<Name>A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x06_read</name>
<Object>fifo_A_A_IO_L2_in_2_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_din</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_write</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_din</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_full_n</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_write</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>360515</Best-caseLatency>
<Average-caseLatency>630851</Average-caseLatency>
<Worst-caseLatency>892995</Worst-caseLatency>
<Best-caseRealTimeLatency>1.202 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.103 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.976 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>360515 ~ 892995</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3>
<Name>A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>360448 ~ 892928</Latency>
<AbsoluteTimeLatency>1.201 ms ~ 2.976 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>44</min>
<max>109</max>
</range>
</IterationLatency>
<PipelineDepth>44 ~ 109</PipelineDepth>
<A_IO_L2_in_3_x0_loop_4>
<Name>A_IO_L2_in_3_x0_loop_4</Name>
<TripCount>5</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.133 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_3_x0_loop_4>
<A_IO_L2_in_3_x0_loop_7>
<Name>A_IO_L2_in_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_3_x0_loop_7>
<A_IO_L2_in_3_x0_loop_9>
<Name>A_IO_L2_in_3_x0_loop_9</Name>
<TripCount>5</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.133 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_3_x0_loop_9>
<A_IO_L2_in_3_x0_loop_12>
<Name>A_IO_L2_in_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_3_x0_loop_12>
</A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3>
<A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15>
<Name>A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x07_read</name>
<Object>fifo_A_A_IO_L2_in_3_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_din</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_full_n</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_write</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_din</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_full_n</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_write</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294979</Best-caseLatency>
<Average-caseLatency>565315</Average-caseLatency>
<Worst-caseLatency>827459</Worst-caseLatency>
<Best-caseRealTimeLatency>0.983 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.884 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.758 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294979 ~ 827459</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3>
<Name>A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>294912 ~ 827392</Latency>
<AbsoluteTimeLatency>0.983 ms ~ 2.758 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>36</min>
<max>101</max>
</range>
</IterationLatency>
<PipelineDepth>36 ~ 101</PipelineDepth>
<A_IO_L2_in_4_x0_loop_4>
<Name>A_IO_L2_in_4_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_4_x0_loop_4>
<A_IO_L2_in_4_x0_loop_7>
<Name>A_IO_L2_in_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_4_x0_loop_7>
<A_IO_L2_in_4_x0_loop_9>
<Name>A_IO_L2_in_4_x0_loop_9</Name>
<TripCount>4</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_4_x0_loop_9>
<A_IO_L2_in_4_x0_loop_12>
<Name>A_IO_L2_in_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_4_x0_loop_12>
</A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3>
<A_IO_L2_in_4_x0_loop_14_A_IO_L2_in_4_x0_loop_15>
<Name>A_IO_L2_in_4_x0_loop_14_A_IO_L2_in_4_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_4_x0_loop_14_A_IO_L2_in_4_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_dout</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_empty_n</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x08_read</name>
<Object>fifo_A_A_IO_L2_in_4_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_din</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_full_n</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_write</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_din</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_full_n</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_write</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>229443</Best-caseLatency>
<Average-caseLatency>499779</Average-caseLatency>
<Worst-caseLatency>761923</Worst-caseLatency>
<Best-caseRealTimeLatency>0.765 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.666 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.539 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>229443 ~ 761923</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3>
<Name>A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>229376 ~ 761856</Latency>
<AbsoluteTimeLatency>0.765 ms ~ 2.539 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>28</min>
<max>93</max>
</range>
</IterationLatency>
<PipelineDepth>28 ~ 93</PipelineDepth>
<A_IO_L2_in_5_x0_loop_4>
<Name>A_IO_L2_in_5_x0_loop_4</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>79.992 ns</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_5_x0_loop_4>
<A_IO_L2_in_5_x0_loop_7>
<Name>A_IO_L2_in_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_5_x0_loop_7>
<A_IO_L2_in_5_x0_loop_9>
<Name>A_IO_L2_in_5_x0_loop_9</Name>
<TripCount>3</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>79.992 ns</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_5_x0_loop_9>
<A_IO_L2_in_5_x0_loop_12>
<Name>A_IO_L2_in_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_5_x0_loop_12>
</A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3>
<A_IO_L2_in_5_x0_loop_14_A_IO_L2_in_5_x0_loop_15>
<Name>A_IO_L2_in_5_x0_loop_14_A_IO_L2_in_5_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_5_x0_loop_14_A_IO_L2_in_5_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_dout</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_empty_n</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x09_read</name>
<Object>fifo_A_A_IO_L2_in_5_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_din</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_full_n</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_write</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_din</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_full_n</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_write</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>163907</Best-caseLatency>
<Average-caseLatency>434243</Average-caseLatency>
<Worst-caseLatency>696387</Worst-caseLatency>
<Best-caseRealTimeLatency>0.546 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.447 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.321 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>163907 ~ 696387</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3>
<Name>A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3</Name>
<TripCount>8192</TripCount>
<Latency>163840 ~ 696320</Latency>
<AbsoluteTimeLatency>0.546 ms ~ 2.321 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>20</min>
<max>85</max>
</range>
</IterationLatency>
<PipelineDepth>20 ~ 85</PipelineDepth>
<A_IO_L2_in_6_x0_loop_4>
<Name>A_IO_L2_in_6_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_6_x0_loop_4>
<A_IO_L2_in_6_x0_loop_7>
<Name>A_IO_L2_in_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_6_x0_loop_7>
<A_IO_L2_in_6_x0_loop_9>
<Name>A_IO_L2_in_6_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_6_x0_loop_9>
<A_IO_L2_in_6_x0_loop_12>
<Name>A_IO_L2_in_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>9</PipelineDepth>
</A_IO_L2_in_6_x0_loop_12>
</A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3>
<A_IO_L2_in_6_x0_loop_14_A_IO_L2_in_6_x0_loop_15>
<Name>A_IO_L2_in_6_x0_loop_14_A_IO_L2_in_6_x0_loop_15</Name>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_6_x0_loop_14_A_IO_L2_in_6_x0_loop_15>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>4247</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1021</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_dout</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_empty_n</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x010_read</name>
<Object>fifo_A_A_IO_L2_in_6_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_din</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_full_n</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_write</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_din</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_full_n</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_write</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.963</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>156338</Best-caseLatency>
<Average-caseLatency>746162</Average-caseLatency>
<Worst-caseLatency>1335986</Worst-caseLatency>
<Best-caseRealTimeLatency>0.521 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.487 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.453 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>156338 ~ 1335986</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x0_loop_1>
<Name>A_IO_L2_in_boundary_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>156192 ~ 1335840</Latency>
<AbsoluteTimeLatency>0.521 ms ~ 4.452 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>9762</min>
<max>83490</max>
</range>
</IterationLatency>
<PipelineDepth>9762 ~ 83490</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_2>
<Name>A_IO_L2_in_boundary_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>9760 ~ 83488</Latency>
<AbsoluteTimeLatency>32.530 us ~ 0.278 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>610</min>
<max>5218</max>
</range>
</IterationLatency>
<PipelineDepth>610 ~ 5218</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_3>
<Name>A_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>608 ~ 5216</Latency>
<AbsoluteTimeLatency>2.026 us ~ 17.385 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>19</min>
<max>163</max>
</range>
</IterationLatency>
<PipelineDepth>19 ~ 163</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_5>
<Name>A_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_5>
<A_IO_L2_in_boundary_x0_loop_6>
<Name>A_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_7>
<Name>A_IO_L2_in_boundary_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_7>
</A_IO_L2_in_boundary_x0_loop_6>
<A_IO_L2_in_boundary_x0_loop_9>
<Name>A_IO_L2_in_boundary_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_9>
<A_IO_L2_in_boundary_x0_loop_10>
<Name>A_IO_L2_in_boundary_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_11>
<Name>A_IO_L2_in_boundary_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_11>
</A_IO_L2_in_boundary_x0_loop_10>
</A_IO_L2_in_boundary_x0_loop_3>
</A_IO_L2_in_boundary_x0_loop_2>
</A_IO_L2_in_boundary_x0_loop_1>
<A_IO_L2_in_boundary_x0_loop_12>
<Name>A_IO_L2_in_boundary_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_13>
<Name>A_IO_L2_in_boundary_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_13>
</A_IO_L2_in_boundary_x0_loop_12>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>637</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1035</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_dout</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_empty_n</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_read</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_din</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_full_n</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_write</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12289</Best-caseLatency>
<Average-caseLatency>12289</Average-caseLatency>
<Worst-caseLatency>12289</Worst-caseLatency>
<Best-caseRealTimeLatency>40.959 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.959 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.959 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_serialize_x0_loop_1>
<Name>B_IO_L3_in_serialize_x0_loop_1</Name>
<TripCount>4096</TripCount>
<Latency>12288</Latency>
<AbsoluteTimeLatency>40.956 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</B_IO_L3_in_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>150</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>87</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x02_din</name>
<Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x02_full_n</name>
<Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x02_write</name>
<Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1196577</Best-caseLatency>
<Average-caseLatency>1196577</Average-caseLatency>
<Worst-caseLatency>1196577</Worst-caseLatency>
<Best-caseRealTimeLatency>3.988 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.988 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.988 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1196577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x0_loop_1>
<Name>B_IO_L3_in_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>1196576</Latency>
<AbsoluteTimeLatency>3.988 ms</AbsoluteTimeLatency>
<IterationLatency>74786</IterationLatency>
<PipelineDepth>74786</PipelineDepth>
<B_IO_L3_in_x0_loop_2>
<Name>B_IO_L3_in_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>74784</Latency>
<AbsoluteTimeLatency>0.249 ms</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_IO_L3_in_x0_loop_3>
<Name>B_IO_L3_in_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_IO_L3_in_x0_loop_4>
<Name>B_IO_L3_in_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_IO_L3_in_x0_loop_5>
<Name>B_IO_L3_in_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L3_in_x0_loop_5>
</B_IO_L3_in_x0_loop_4>
</B_IO_L3_in_x0_loop_3>
</B_IO_L3_in_x0_loop_2>
</B_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>56</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>228</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_dout</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_empty_n</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_read</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_din</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_full_n</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_write</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1270394</Best-caseLatency>
<Average-caseLatency>1630842</Average-caseLatency>
<Worst-caseLatency>1991290</Worst-caseLatency>
<Best-caseRealTimeLatency>4.234 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.436 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.637 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1270394 ~ 1991290</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_0_x0_loop_1>
<Name>B_IO_L2_in_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>1270304 ~ 1991200</Latency>
<AbsoluteTimeLatency>4.234 ms ~ 6.637 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>79394</min>
<max>124450</max>
</range>
</IterationLatency>
<PipelineDepth>79394 ~ 124450</PipelineDepth>
<B_IO_L2_in_0_x0_loop_2>
<Name>B_IO_L2_in_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>79392 ~ 124448</Latency>
<AbsoluteTimeLatency>0.265 ms ~ 0.415 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4962</min>
<max>7778</max>
</range>
</IterationLatency>
<PipelineDepth>4962 ~ 7778</PipelineDepth>
<B_IO_L2_in_0_x0_loop_3>
<Name>B_IO_L2_in_0_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>4960 ~ 7776</Latency>
<AbsoluteTimeLatency>16.532 us ~ 25.917 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>155</min>
<max>243</max>
</range>
</IterationLatency>
<PipelineDepth>155 ~ 243</PipelineDepth>
<B_IO_L2_in_0_x0_loop_4>
<Name>B_IO_L2_in_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>152</Latency>
<AbsoluteTimeLatency>0.507 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_0_x0_loop_5>
<Name>B_IO_L2_in_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_5>
<B_IO_L2_in_0_x0_loop_6>
<Name>B_IO_L2_in_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_6>
</B_IO_L2_in_0_x0_loop_4>
<B_IO_L2_in_0_x0_loop_7>
<Name>B_IO_L2_in_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_8>
<Name>B_IO_L2_in_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_8>
</B_IO_L2_in_0_x0_loop_7>
<B_IO_L2_in_0_x0_loop_9>
<Name>B_IO_L2_in_0_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>152</Latency>
<AbsoluteTimeLatency>0.507 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_0_x0_loop_10>
<Name>B_IO_L2_in_0_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_10>
<B_IO_L2_in_0_x0_loop_11>
<Name>B_IO_L2_in_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_11>
</B_IO_L2_in_0_x0_loop_9>
<B_IO_L2_in_0_x0_loop_12>
<Name>B_IO_L2_in_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_13>
<Name>B_IO_L2_in_0_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_13>
</B_IO_L2_in_0_x0_loop_12>
</B_IO_L2_in_0_x0_loop_3>
</B_IO_L2_in_0_x0_loop_2>
</B_IO_L2_in_0_x0_loop_1>
<B_IO_L2_in_0_x0_loop_14>
<Name>B_IO_L2_in_0_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_15>
<Name>B_IO_L2_in_0_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_15>
</B_IO_L2_in_0_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1683</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x012_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x012_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x012_read</name>
<Object>fifo_B_B_IO_L2_in_0_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_din</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_write</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_din</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_full_n</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_write</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1114746</Best-caseLatency>
<Average-caseLatency>1475194</Average-caseLatency>
<Worst-caseLatency>1835642</Worst-caseLatency>
<Best-caseRealTimeLatency>3.715 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>4.917 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.118 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1114746 ~ 1835642</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_1_x0_loop_1>
<Name>B_IO_L2_in_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>1114656 ~ 1835552</Latency>
<AbsoluteTimeLatency>3.715 ms ~ 6.118 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>69666</min>
<max>114722</max>
</range>
</IterationLatency>
<PipelineDepth>69666 ~ 114722</PipelineDepth>
<B_IO_L2_in_1_x0_loop_2>
<Name>B_IO_L2_in_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>69664 ~ 114720</Latency>
<AbsoluteTimeLatency>0.232 ms ~ 0.382 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4354</min>
<max>7170</max>
</range>
</IterationLatency>
<PipelineDepth>4354 ~ 7170</PipelineDepth>
<B_IO_L2_in_1_x0_loop_3>
<Name>B_IO_L2_in_1_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>4352 ~ 7168</Latency>
<AbsoluteTimeLatency>14.505 us ~ 23.891 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>136</min>
<max>224</max>
</range>
</IterationLatency>
<PipelineDepth>136 ~ 224</PipelineDepth>
<B_IO_L2_in_1_x0_loop_4>
<Name>B_IO_L2_in_1_x0_loop_4</Name>
<TripCount>7</TripCount>
<Latency>133</Latency>
<AbsoluteTimeLatency>0.443 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_1_x0_loop_5>
<Name>B_IO_L2_in_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_5>
<B_IO_L2_in_1_x0_loop_6>
<Name>B_IO_L2_in_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_6>
</B_IO_L2_in_1_x0_loop_4>
<B_IO_L2_in_1_x0_loop_7>
<Name>B_IO_L2_in_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_8>
<Name>B_IO_L2_in_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_8>
</B_IO_L2_in_1_x0_loop_7>
<B_IO_L2_in_1_x0_loop_9>
<Name>B_IO_L2_in_1_x0_loop_9</Name>
<TripCount>7</TripCount>
<Latency>133</Latency>
<AbsoluteTimeLatency>0.443 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_1_x0_loop_10>
<Name>B_IO_L2_in_1_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_10>
<B_IO_L2_in_1_x0_loop_11>
<Name>B_IO_L2_in_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_11>
</B_IO_L2_in_1_x0_loop_9>
<B_IO_L2_in_1_x0_loop_12>
<Name>B_IO_L2_in_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_13>
<Name>B_IO_L2_in_1_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_13>
</B_IO_L2_in_1_x0_loop_12>
</B_IO_L2_in_1_x0_loop_3>
</B_IO_L2_in_1_x0_loop_2>
</B_IO_L2_in_1_x0_loop_1>
<B_IO_L2_in_1_x0_loop_14>
<Name>B_IO_L2_in_1_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_15>
<Name>B_IO_L2_in_1_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_15>
</B_IO_L2_in_1_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x013_read</name>
<Object>fifo_B_B_IO_L2_in_1_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_din</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_full_n</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_write</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_din</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_full_n</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_write</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>959098</Best-caseLatency>
<Average-caseLatency>1319546</Average-caseLatency>
<Worst-caseLatency>1679994</Worst-caseLatency>
<Best-caseRealTimeLatency>3.197 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>4.398 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.599 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>959098 ~ 1679994</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_2_x0_loop_1>
<Name>B_IO_L2_in_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>959008 ~ 1679904</Latency>
<AbsoluteTimeLatency>3.196 ms ~ 5.599 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>59938</min>
<max>104994</max>
</range>
</IterationLatency>
<PipelineDepth>59938 ~ 104994</PipelineDepth>
<B_IO_L2_in_2_x0_loop_2>
<Name>B_IO_L2_in_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>59936 ~ 104992</Latency>
<AbsoluteTimeLatency>0.200 ms ~ 0.350 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3746</min>
<max>6562</max>
</range>
</IterationLatency>
<PipelineDepth>3746 ~ 6562</PipelineDepth>
<B_IO_L2_in_2_x0_loop_3>
<Name>B_IO_L2_in_2_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>3744 ~ 6560</Latency>
<AbsoluteTimeLatency>12.479 us ~ 21.864 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>117</min>
<max>205</max>
</range>
</IterationLatency>
<PipelineDepth>117 ~ 205</PipelineDepth>
<B_IO_L2_in_2_x0_loop_4>
<Name>B_IO_L2_in_2_x0_loop_4</Name>
<TripCount>6</TripCount>
<Latency>114</Latency>
<AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_2_x0_loop_5>
<Name>B_IO_L2_in_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_5>
<B_IO_L2_in_2_x0_loop_6>
<Name>B_IO_L2_in_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_6>
</B_IO_L2_in_2_x0_loop_4>
<B_IO_L2_in_2_x0_loop_7>
<Name>B_IO_L2_in_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_8>
<Name>B_IO_L2_in_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_8>
</B_IO_L2_in_2_x0_loop_7>
<B_IO_L2_in_2_x0_loop_9>
<Name>B_IO_L2_in_2_x0_loop_9</Name>
<TripCount>6</TripCount>
<Latency>114</Latency>
<AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_2_x0_loop_10>
<Name>B_IO_L2_in_2_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_10>
<B_IO_L2_in_2_x0_loop_11>
<Name>B_IO_L2_in_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_11>
</B_IO_L2_in_2_x0_loop_9>
<B_IO_L2_in_2_x0_loop_12>
<Name>B_IO_L2_in_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_13>
<Name>B_IO_L2_in_2_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_13>
</B_IO_L2_in_2_x0_loop_12>
</B_IO_L2_in_2_x0_loop_3>
</B_IO_L2_in_2_x0_loop_2>
</B_IO_L2_in_2_x0_loop_1>
<B_IO_L2_in_2_x0_loop_14>
<Name>B_IO_L2_in_2_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_15>
<Name>B_IO_L2_in_2_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_15>
</B_IO_L2_in_2_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_dout</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_empty_n</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x014_read</name>
<Object>fifo_B_B_IO_L2_in_2_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_din</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_full_n</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_write</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_din</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_full_n</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_write</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>803450</Best-caseLatency>
<Average-caseLatency>1163898</Average-caseLatency>
<Worst-caseLatency>1524346</Worst-caseLatency>
<Best-caseRealTimeLatency>2.678 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.879 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.081 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>803450 ~ 1524346</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_3_x0_loop_1>
<Name>B_IO_L2_in_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>803360 ~ 1524256</Latency>
<AbsoluteTimeLatency>2.678 ms ~ 5.080 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>50210</min>
<max>95266</max>
</range>
</IterationLatency>
<PipelineDepth>50210 ~ 95266</PipelineDepth>
<B_IO_L2_in_3_x0_loop_2>
<Name>B_IO_L2_in_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>50208 ~ 95264</Latency>
<AbsoluteTimeLatency>0.167 ms ~ 0.318 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3138</min>
<max>5954</max>
</range>
</IterationLatency>
<PipelineDepth>3138 ~ 5954</PipelineDepth>
<B_IO_L2_in_3_x0_loop_3>
<Name>B_IO_L2_in_3_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>3136 ~ 5952</Latency>
<AbsoluteTimeLatency>10.452 us ~ 19.838 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>98</min>
<max>186</max>
</range>
</IterationLatency>
<PipelineDepth>98 ~ 186</PipelineDepth>
<B_IO_L2_in_3_x0_loop_4>
<Name>B_IO_L2_in_3_x0_loop_4</Name>
<TripCount>5</TripCount>
<Latency>95</Latency>
<AbsoluteTimeLatency>0.317 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_3_x0_loop_5>
<Name>B_IO_L2_in_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_5>
<B_IO_L2_in_3_x0_loop_6>
<Name>B_IO_L2_in_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_6>
</B_IO_L2_in_3_x0_loop_4>
<B_IO_L2_in_3_x0_loop_7>
<Name>B_IO_L2_in_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_8>
<Name>B_IO_L2_in_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_8>
</B_IO_L2_in_3_x0_loop_7>
<B_IO_L2_in_3_x0_loop_9>
<Name>B_IO_L2_in_3_x0_loop_9</Name>
<TripCount>5</TripCount>
<Latency>95</Latency>
<AbsoluteTimeLatency>0.317 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_3_x0_loop_10>
<Name>B_IO_L2_in_3_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_10>
<B_IO_L2_in_3_x0_loop_11>
<Name>B_IO_L2_in_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_11>
</B_IO_L2_in_3_x0_loop_9>
<B_IO_L2_in_3_x0_loop_12>
<Name>B_IO_L2_in_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_13>
<Name>B_IO_L2_in_3_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_13>
</B_IO_L2_in_3_x0_loop_12>
</B_IO_L2_in_3_x0_loop_3>
</B_IO_L2_in_3_x0_loop_2>
</B_IO_L2_in_3_x0_loop_1>
<B_IO_L2_in_3_x0_loop_14>
<Name>B_IO_L2_in_3_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_15>
<Name>B_IO_L2_in_3_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_15>
</B_IO_L2_in_3_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_dout</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_empty_n</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x015_read</name>
<Object>fifo_B_B_IO_L2_in_3_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_din</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_full_n</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_write</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_din</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_full_n</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_write</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>647802</Best-caseLatency>
<Average-caseLatency>1008250</Average-caseLatency>
<Worst-caseLatency>1368698</Worst-caseLatency>
<Best-caseRealTimeLatency>2.159 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.360 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.562 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>647802 ~ 1368698</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_4_x0_loop_1>
<Name>B_IO_L2_in_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>647712 ~ 1368608</Latency>
<AbsoluteTimeLatency>2.159 ms ~ 4.562 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>40482</min>
<max>85538</max>
</range>
</IterationLatency>
<PipelineDepth>40482 ~ 85538</PipelineDepth>
<B_IO_L2_in_4_x0_loop_2>
<Name>B_IO_L2_in_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>40480 ~ 85536</Latency>
<AbsoluteTimeLatency>0.135 ms ~ 0.285 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2530</min>
<max>5346</max>
</range>
</IterationLatency>
<PipelineDepth>2530 ~ 5346</PipelineDepth>
<B_IO_L2_in_4_x0_loop_3>
<Name>B_IO_L2_in_4_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2528 ~ 5344</Latency>
<AbsoluteTimeLatency>8.426 us ~ 17.812 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>79</min>
<max>167</max>
</range>
</IterationLatency>
<PipelineDepth>79 ~ 167</PipelineDepth>
<B_IO_L2_in_4_x0_loop_4>
<Name>B_IO_L2_in_4_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>76</Latency>
<AbsoluteTimeLatency>0.253 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_4_x0_loop_5>
<Name>B_IO_L2_in_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_5>
<B_IO_L2_in_4_x0_loop_6>
<Name>B_IO_L2_in_4_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_6>
</B_IO_L2_in_4_x0_loop_4>
<B_IO_L2_in_4_x0_loop_7>
<Name>B_IO_L2_in_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_8>
<Name>B_IO_L2_in_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_8>
</B_IO_L2_in_4_x0_loop_7>
<B_IO_L2_in_4_x0_loop_9>
<Name>B_IO_L2_in_4_x0_loop_9</Name>
<TripCount>4</TripCount>
<Latency>76</Latency>
<AbsoluteTimeLatency>0.253 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_4_x0_loop_10>
<Name>B_IO_L2_in_4_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_10>
<B_IO_L2_in_4_x0_loop_11>
<Name>B_IO_L2_in_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_11>
</B_IO_L2_in_4_x0_loop_9>
<B_IO_L2_in_4_x0_loop_12>
<Name>B_IO_L2_in_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_13>
<Name>B_IO_L2_in_4_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_13>
</B_IO_L2_in_4_x0_loop_12>
</B_IO_L2_in_4_x0_loop_3>
</B_IO_L2_in_4_x0_loop_2>
</B_IO_L2_in_4_x0_loop_1>
<B_IO_L2_in_4_x0_loop_14>
<Name>B_IO_L2_in_4_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_15>
<Name>B_IO_L2_in_4_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_15>
</B_IO_L2_in_4_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_dout</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_empty_n</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x016_read</name>
<Object>fifo_B_B_IO_L2_in_4_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_din</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_full_n</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_write</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_din</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_full_n</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_write</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>492154</Best-caseLatency>
<Average-caseLatency>852602</Average-caseLatency>
<Worst-caseLatency>1213050</Worst-caseLatency>
<Best-caseRealTimeLatency>1.640 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.842 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.043 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>492154 ~ 1213050</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_5_x0_loop_1>
<Name>B_IO_L2_in_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>492064 ~ 1212960</Latency>
<AbsoluteTimeLatency>1.640 ms ~ 4.043 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>30754</min>
<max>75810</max>
</range>
</IterationLatency>
<PipelineDepth>30754 ~ 75810</PipelineDepth>
<B_IO_L2_in_5_x0_loop_2>
<Name>B_IO_L2_in_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>30752 ~ 75808</Latency>
<AbsoluteTimeLatency>0.102 ms ~ 0.253 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1922</min>
<max>4738</max>
</range>
</IterationLatency>
<PipelineDepth>1922 ~ 4738</PipelineDepth>
<B_IO_L2_in_5_x0_loop_3>
<Name>B_IO_L2_in_5_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>1920 ~ 4736</Latency>
<AbsoluteTimeLatency>6.399 us ~ 15.785 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>60</min>
<max>148</max>
</range>
</IterationLatency>
<PipelineDepth>60 ~ 148</PipelineDepth>
<B_IO_L2_in_5_x0_loop_4>
<Name>B_IO_L2_in_5_x0_loop_4</Name>
<TripCount>3</TripCount>
<Latency>57</Latency>
<AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_5_x0_loop_5>
<Name>B_IO_L2_in_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_5>
<B_IO_L2_in_5_x0_loop_6>
<Name>B_IO_L2_in_5_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_6>
</B_IO_L2_in_5_x0_loop_4>
<B_IO_L2_in_5_x0_loop_7>
<Name>B_IO_L2_in_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_8>
<Name>B_IO_L2_in_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_8>
</B_IO_L2_in_5_x0_loop_7>
<B_IO_L2_in_5_x0_loop_9>
<Name>B_IO_L2_in_5_x0_loop_9</Name>
<TripCount>3</TripCount>
<Latency>57</Latency>
<AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_5_x0_loop_10>
<Name>B_IO_L2_in_5_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_10>
<B_IO_L2_in_5_x0_loop_11>
<Name>B_IO_L2_in_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_11>
</B_IO_L2_in_5_x0_loop_9>
<B_IO_L2_in_5_x0_loop_12>
<Name>B_IO_L2_in_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_13>
<Name>B_IO_L2_in_5_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_13>
</B_IO_L2_in_5_x0_loop_12>
</B_IO_L2_in_5_x0_loop_3>
</B_IO_L2_in_5_x0_loop_2>
</B_IO_L2_in_5_x0_loop_1>
<B_IO_L2_in_5_x0_loop_14>
<Name>B_IO_L2_in_5_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_15>
<Name>B_IO_L2_in_5_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_15>
</B_IO_L2_in_5_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_dout</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_empty_n</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x017_read</name>
<Object>fifo_B_B_IO_L2_in_5_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_din</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_full_n</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_write</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_din</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_full_n</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_write</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>336506</Best-caseLatency>
<Average-caseLatency>696954</Average-caseLatency>
<Worst-caseLatency>1057402</Worst-caseLatency>
<Best-caseRealTimeLatency>1.122 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.323 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.524 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>336506 ~ 1057402</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_6_x0_loop_1>
<Name>B_IO_L2_in_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>336416 ~ 1057312</Latency>
<AbsoluteTimeLatency>1.121 ms ~ 3.524 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>21026</min>
<max>66082</max>
</range>
</IterationLatency>
<PipelineDepth>21026 ~ 66082</PipelineDepth>
<B_IO_L2_in_6_x0_loop_2>
<Name>B_IO_L2_in_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>21024 ~ 66080</Latency>
<AbsoluteTimeLatency>70.073 us ~ 0.220 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1314</min>
<max>4130</max>
</range>
</IterationLatency>
<PipelineDepth>1314 ~ 4130</PipelineDepth>
<B_IO_L2_in_6_x0_loop_3>
<Name>B_IO_L2_in_6_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>1312 ~ 4128</Latency>
<AbsoluteTimeLatency>4.373 us ~ 13.759 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>41</min>
<max>129</max>
</range>
</IterationLatency>
<PipelineDepth>41 ~ 129</PipelineDepth>
<B_IO_L2_in_6_x0_loop_4>
<Name>B_IO_L2_in_6_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.127 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_6_x0_loop_5>
<Name>B_IO_L2_in_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_5>
<B_IO_L2_in_6_x0_loop_6>
<Name>B_IO_L2_in_6_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_6>
</B_IO_L2_in_6_x0_loop_4>
<B_IO_L2_in_6_x0_loop_7>
<Name>B_IO_L2_in_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_8>
<Name>B_IO_L2_in_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_8>
</B_IO_L2_in_6_x0_loop_7>
<B_IO_L2_in_6_x0_loop_9>
<Name>B_IO_L2_in_6_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.127 us</AbsoluteTimeLatency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
<B_IO_L2_in_6_x0_loop_10>
<Name>B_IO_L2_in_6_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>17</Latency>
<AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_10>
<B_IO_L2_in_6_x0_loop_11>
<Name>B_IO_L2_in_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_11>
</B_IO_L2_in_6_x0_loop_9>
<B_IO_L2_in_6_x0_loop_12>
<Name>B_IO_L2_in_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_13>
<Name>B_IO_L2_in_6_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_13>
</B_IO_L2_in_6_x0_loop_12>
</B_IO_L2_in_6_x0_loop_3>
</B_IO_L2_in_6_x0_loop_2>
</B_IO_L2_in_6_x0_loop_1>
<B_IO_L2_in_6_x0_loop_14>
<Name>B_IO_L2_in_6_x0_loop_14</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_15>
<Name>B_IO_L2_in_6_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_15>
</B_IO_L2_in_6_x0_loop_14>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1675</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1230</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_dout</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_empty_n</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x018_read</name>
<Object>fifo_B_B_IO_L2_in_6_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_din</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_full_n</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_write</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_din</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_full_n</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_write</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.963</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>156282</Best-caseLatency>
<Average-caseLatency>516730</Average-caseLatency>
<Worst-caseLatency>877178</Worst-caseLatency>
<Best-caseRealTimeLatency>0.521 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.722 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.924 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>156282 ~ 877178</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x0_loop_1>
<Name>B_IO_L2_in_boundary_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>156192 ~ 877088</Latency>
<AbsoluteTimeLatency>0.521 ms ~ 2.923 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>9762</min>
<max>54818</max>
</range>
</IterationLatency>
<PipelineDepth>9762 ~ 54818</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_2>
<Name>B_IO_L2_in_boundary_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>9760 ~ 54816</Latency>
<AbsoluteTimeLatency>32.530 us ~ 0.183 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>610</min>
<max>3426</max>
</range>
</IterationLatency>
<PipelineDepth>610 ~ 3426</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_3>
<Name>B_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>608 ~ 3424</Latency>
<AbsoluteTimeLatency>2.026 us ~ 11.412 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>19</min>
<max>107</max>
</range>
</IterationLatency>
<PipelineDepth>19 ~ 107</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_5>
<Name>B_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_5>
<B_IO_L2_in_boundary_x0_loop_6>
<Name>B_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_7>
<Name>B_IO_L2_in_boundary_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_7>
</B_IO_L2_in_boundary_x0_loop_6>
<B_IO_L2_in_boundary_x0_loop_9>
<Name>B_IO_L2_in_boundary_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_9>
<B_IO_L2_in_boundary_x0_loop_10>
<Name>B_IO_L2_in_boundary_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_11>
<Name>B_IO_L2_in_boundary_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_11>
</B_IO_L2_in_boundary_x0_loop_10>
</B_IO_L2_in_boundary_x0_loop_3>
</B_IO_L2_in_boundary_x0_loop_2>
</B_IO_L2_in_boundary_x0_loop_1>
<B_IO_L2_in_boundary_x0_loop_12>
<Name>B_IO_L2_in_boundary_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>88</Latency>
<AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_13>
<Name>B_IO_L2_in_boundary_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_13>
</B_IO_L2_in_boundary_x0_loop_12>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1041</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_dout</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_empty_n</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x019_read</name>
<Object>fifo_B_B_IO_L2_in_7_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_din</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_full_n</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_write</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5>
<Name>PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_dout</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_empty_n</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x020_read</name>
<Object>fifo_A_PE_0_0_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_din</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_full_n</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_write</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_dout</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_empty_n</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x092_read</name>
<Object>fifo_B_PE_0_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_din</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_full_n</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_write</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_din</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_full_n</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_write</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5>
<Name>PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_dout</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_empty_n</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x021_read</name>
<Object>fifo_A_PE_0_1_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_din</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_full_n</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_write</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_dout</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_empty_n</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x0101_read</name>
<Object>fifo_B_PE_0_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_din</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_full_n</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_write</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_din</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_full_n</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_write</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_2_x0_loop_1_PE_wrapper_0_2_x0_loop_3_PE_wrapper_0_2_x0_loop_4_PE_wrapper_0_2_x0_loop_5>
<Name>PE_wrapper_0_2_x0_loop_1_PE_wrapper_0_2_x0_loop_3_PE_wrapper_0_2_x0_loop_4_PE_wrapper_0_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_2_x0_loop_1_PE_wrapper_0_2_x0_loop_3_PE_wrapper_0_2_x0_loop_4_PE_wrapper_0_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_dout</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_empty_n</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x022_read</name>
<Object>fifo_A_PE_0_2_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_din</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_full_n</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_write</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_dout</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_empty_n</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x0110_read</name>
<Object>fifo_B_PE_0_2_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_din</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_full_n</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_write</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_din</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_full_n</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_write</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_3_PE_wrapper_0_3_x0_loop_4_PE_wrapper_0_3_x0_loop_5>
<Name>PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_3_PE_wrapper_0_3_x0_loop_4_PE_wrapper_0_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_3_PE_wrapper_0_3_x0_loop_4_PE_wrapper_0_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_dout</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_empty_n</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x023_read</name>
<Object>fifo_A_PE_0_3_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_din</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_full_n</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_write</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_dout</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_empty_n</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x0119_read</name>
<Object>fifo_B_PE_0_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_din</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_full_n</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_write</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_din</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_full_n</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_write</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_4_x0_loop_1_PE_wrapper_0_4_x0_loop_3_PE_wrapper_0_4_x0_loop_4_PE_wrapper_0_4_x0_loop_5>
<Name>PE_wrapper_0_4_x0_loop_1_PE_wrapper_0_4_x0_loop_3_PE_wrapper_0_4_x0_loop_4_PE_wrapper_0_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_4_x0_loop_1_PE_wrapper_0_4_x0_loop_3_PE_wrapper_0_4_x0_loop_4_PE_wrapper_0_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_dout</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_empty_n</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x024_read</name>
<Object>fifo_A_PE_0_4_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_din</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_full_n</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_write</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_dout</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_empty_n</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x0128_read</name>
<Object>fifo_B_PE_0_4_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_din</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_full_n</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_write</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_din</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_full_n</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_write</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_5_x0_loop_1_PE_wrapper_0_5_x0_loop_3_PE_wrapper_0_5_x0_loop_4_PE_wrapper_0_5_x0_loop_5>
<Name>PE_wrapper_0_5_x0_loop_1_PE_wrapper_0_5_x0_loop_3_PE_wrapper_0_5_x0_loop_4_PE_wrapper_0_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_5_x0_loop_1_PE_wrapper_0_5_x0_loop_3_PE_wrapper_0_5_x0_loop_4_PE_wrapper_0_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_dout</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_empty_n</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x025_read</name>
<Object>fifo_A_PE_0_5_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_din</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_full_n</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_write</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_dout</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_empty_n</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x0137_read</name>
<Object>fifo_B_PE_0_5_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_din</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_full_n</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_write</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_din</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_full_n</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_write</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_6_x0_loop_1_PE_wrapper_0_6_x0_loop_3_PE_wrapper_0_6_x0_loop_4_PE_wrapper_0_6_x0_loop_5>
<Name>PE_wrapper_0_6_x0_loop_1_PE_wrapper_0_6_x0_loop_3_PE_wrapper_0_6_x0_loop_4_PE_wrapper_0_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_6_x0_loop_1_PE_wrapper_0_6_x0_loop_3_PE_wrapper_0_6_x0_loop_4_PE_wrapper_0_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_dout</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_empty_n</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x026_read</name>
<Object>fifo_A_PE_0_6_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_din</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_full_n</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_write</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_dout</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_empty_n</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x0146_read</name>
<Object>fifo_B_PE_0_6_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_din</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_full_n</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_write</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_din</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_full_n</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_write</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_7_x0_loop_1_PE_wrapper_0_7_x0_loop_3_PE_wrapper_0_7_x0_loop_4_PE_wrapper_0_7_x0_loop_5>
<Name>PE_wrapper_0_7_x0_loop_1_PE_wrapper_0_7_x0_loop_3_PE_wrapper_0_7_x0_loop_4_PE_wrapper_0_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_0_7_x0_loop_1_PE_wrapper_0_7_x0_loop_3_PE_wrapper_0_7_x0_loop_4_PE_wrapper_0_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_dout</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_empty_n</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x027_read</name>
<Object>fifo_A_PE_0_7_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_din</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_full_n</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_write</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_dout</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_empty_n</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x0155_read</name>
<Object>fifo_B_PE_0_7_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_din</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_full_n</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_write</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_din</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_full_n</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_write</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5>
<Name>PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_dout</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_empty_n</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x029_read</name>
<Object>fifo_A_PE_1_0_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_din</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_full_n</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_write</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_dout</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_empty_n</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x093_read</name>
<Object>fifo_B_PE_1_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_din</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_full_n</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_write</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_din</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_full_n</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_write</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5>
<Name>PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_dout</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_empty_n</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x030_read</name>
<Object>fifo_A_PE_1_1_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_din</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_full_n</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_write</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_dout</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_empty_n</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x0102_read</name>
<Object>fifo_B_PE_1_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_din</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_full_n</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_write</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_din</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_full_n</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_write</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5>
<Name>PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_dout</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_empty_n</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x031_read</name>
<Object>fifo_A_PE_1_2_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_din</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_full_n</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_write</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_dout</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_empty_n</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x0111_read</name>
<Object>fifo_B_PE_1_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_din</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_full_n</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_write</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_din</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_full_n</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_write</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_3_x0_loop_1_PE_wrapper_1_3_x0_loop_3_PE_wrapper_1_3_x0_loop_4_PE_wrapper_1_3_x0_loop_5>
<Name>PE_wrapper_1_3_x0_loop_1_PE_wrapper_1_3_x0_loop_3_PE_wrapper_1_3_x0_loop_4_PE_wrapper_1_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_3_x0_loop_1_PE_wrapper_1_3_x0_loop_3_PE_wrapper_1_3_x0_loop_4_PE_wrapper_1_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_dout</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_empty_n</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x032_read</name>
<Object>fifo_A_PE_1_3_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_din</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_full_n</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_write</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_dout</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_empty_n</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x0120_read</name>
<Object>fifo_B_PE_1_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_din</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_full_n</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_write</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_din</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_full_n</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_write</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5>
<Name>PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_dout</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_empty_n</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x033_read</name>
<Object>fifo_A_PE_1_4_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_din</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_full_n</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_write</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_dout</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_empty_n</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x0129_read</name>
<Object>fifo_B_PE_1_4_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_din</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_full_n</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_write</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_din</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_full_n</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_write</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_5_x0_loop_1_PE_wrapper_1_5_x0_loop_3_PE_wrapper_1_5_x0_loop_4_PE_wrapper_1_5_x0_loop_5>
<Name>PE_wrapper_1_5_x0_loop_1_PE_wrapper_1_5_x0_loop_3_PE_wrapper_1_5_x0_loop_4_PE_wrapper_1_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_5_x0_loop_1_PE_wrapper_1_5_x0_loop_3_PE_wrapper_1_5_x0_loop_4_PE_wrapper_1_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_dout</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_empty_n</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x034_read</name>
<Object>fifo_A_PE_1_5_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_din</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_full_n</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_write</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_dout</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_empty_n</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x0138_read</name>
<Object>fifo_B_PE_1_5_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_din</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_full_n</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_write</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_din</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_full_n</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_write</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_6_x0_loop_1_PE_wrapper_1_6_x0_loop_3_PE_wrapper_1_6_x0_loop_4_PE_wrapper_1_6_x0_loop_5>
<Name>PE_wrapper_1_6_x0_loop_1_PE_wrapper_1_6_x0_loop_3_PE_wrapper_1_6_x0_loop_4_PE_wrapper_1_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_6_x0_loop_1_PE_wrapper_1_6_x0_loop_3_PE_wrapper_1_6_x0_loop_4_PE_wrapper_1_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_dout</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_empty_n</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x035_read</name>
<Object>fifo_A_PE_1_6_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_din</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_full_n</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_write</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_dout</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_empty_n</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x0147_read</name>
<Object>fifo_B_PE_1_6_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_din</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_full_n</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_write</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_din</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_full_n</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_write</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_7_x0_loop_1_PE_wrapper_1_7_x0_loop_3_PE_wrapper_1_7_x0_loop_4_PE_wrapper_1_7_x0_loop_5>
<Name>PE_wrapper_1_7_x0_loop_1_PE_wrapper_1_7_x0_loop_3_PE_wrapper_1_7_x0_loop_4_PE_wrapper_1_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_1_7_x0_loop_1_PE_wrapper_1_7_x0_loop_3_PE_wrapper_1_7_x0_loop_4_PE_wrapper_1_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_dout</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_empty_n</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x036_read</name>
<Object>fifo_A_PE_1_7_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_din</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_full_n</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_write</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_dout</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_empty_n</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x0156_read</name>
<Object>fifo_B_PE_1_7_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_din</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_full_n</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_write</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_din</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_full_n</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_write</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5>
<Name>PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_dout</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_empty_n</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x038_read</name>
<Object>fifo_A_PE_2_0_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_din</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_full_n</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_write</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_dout</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_empty_n</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x094_read</name>
<Object>fifo_B_PE_2_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_din</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_full_n</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_write</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_din</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_full_n</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_write</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5>
<Name>PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_dout</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_empty_n</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x039_read</name>
<Object>fifo_A_PE_2_1_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_din</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_full_n</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_write</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_dout</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_empty_n</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x0103_read</name>
<Object>fifo_B_PE_2_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_din</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_full_n</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_write</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_din</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_full_n</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_write</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_2_x0_loop_1_PE_wrapper_2_2_x0_loop_3_PE_wrapper_2_2_x0_loop_4_PE_wrapper_2_2_x0_loop_5>
<Name>PE_wrapper_2_2_x0_loop_1_PE_wrapper_2_2_x0_loop_3_PE_wrapper_2_2_x0_loop_4_PE_wrapper_2_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_2_x0_loop_1_PE_wrapper_2_2_x0_loop_3_PE_wrapper_2_2_x0_loop_4_PE_wrapper_2_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_dout</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_empty_n</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x040_read</name>
<Object>fifo_A_PE_2_2_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_din</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_full_n</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_write</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_dout</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_empty_n</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x0112_read</name>
<Object>fifo_B_PE_2_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_din</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_full_n</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_write</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_din</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_full_n</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_write</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_3_x0_loop_1_PE_wrapper_2_3_x0_loop_3_PE_wrapper_2_3_x0_loop_4_PE_wrapper_2_3_x0_loop_5>
<Name>PE_wrapper_2_3_x0_loop_1_PE_wrapper_2_3_x0_loop_3_PE_wrapper_2_3_x0_loop_4_PE_wrapper_2_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_3_x0_loop_1_PE_wrapper_2_3_x0_loop_3_PE_wrapper_2_3_x0_loop_4_PE_wrapper_2_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_dout</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_empty_n</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x041_read</name>
<Object>fifo_A_PE_2_3_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_din</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_full_n</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_write</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_dout</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_empty_n</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x0121_read</name>
<Object>fifo_B_PE_2_3_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_din</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_full_n</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_write</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_din</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_full_n</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_write</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5>
<Name>PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_dout</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_empty_n</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x042_read</name>
<Object>fifo_A_PE_2_4_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_din</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_full_n</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_write</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_dout</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_empty_n</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x0130_read</name>
<Object>fifo_B_PE_2_4_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_din</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_full_n</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_write</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_din</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_full_n</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_write</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_5_x0_loop_1_PE_wrapper_2_5_x0_loop_3_PE_wrapper_2_5_x0_loop_4_PE_wrapper_2_5_x0_loop_5>
<Name>PE_wrapper_2_5_x0_loop_1_PE_wrapper_2_5_x0_loop_3_PE_wrapper_2_5_x0_loop_4_PE_wrapper_2_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_5_x0_loop_1_PE_wrapper_2_5_x0_loop_3_PE_wrapper_2_5_x0_loop_4_PE_wrapper_2_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_dout</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_empty_n</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x043_read</name>
<Object>fifo_A_PE_2_5_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_din</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_full_n</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_write</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_dout</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_empty_n</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x0139_read</name>
<Object>fifo_B_PE_2_5_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_din</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_full_n</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_write</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_din</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_full_n</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_write</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_6_x0_loop_1_PE_wrapper_2_6_x0_loop_3_PE_wrapper_2_6_x0_loop_4_PE_wrapper_2_6_x0_loop_5>
<Name>PE_wrapper_2_6_x0_loop_1_PE_wrapper_2_6_x0_loop_3_PE_wrapper_2_6_x0_loop_4_PE_wrapper_2_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_6_x0_loop_1_PE_wrapper_2_6_x0_loop_3_PE_wrapper_2_6_x0_loop_4_PE_wrapper_2_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_dout</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_empty_n</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x044_read</name>
<Object>fifo_A_PE_2_6_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_din</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_full_n</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_write</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_dout</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_empty_n</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x0148_read</name>
<Object>fifo_B_PE_2_6_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_din</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_full_n</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_write</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_din</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_full_n</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_write</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_7_x0_loop_1_PE_wrapper_2_7_x0_loop_3_PE_wrapper_2_7_x0_loop_4_PE_wrapper_2_7_x0_loop_5>
<Name>PE_wrapper_2_7_x0_loop_1_PE_wrapper_2_7_x0_loop_3_PE_wrapper_2_7_x0_loop_4_PE_wrapper_2_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_2_7_x0_loop_1_PE_wrapper_2_7_x0_loop_3_PE_wrapper_2_7_x0_loop_4_PE_wrapper_2_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_dout</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_empty_n</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x045_read</name>
<Object>fifo_A_PE_2_7_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_din</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_full_n</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_write</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_dout</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_empty_n</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x0157_read</name>
<Object>fifo_B_PE_2_7_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_din</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_full_n</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_write</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_din</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_full_n</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_write</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5>
<Name>PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_dout</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_empty_n</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x047_read</name>
<Object>fifo_A_PE_3_0_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_din</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_full_n</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_write</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_dout</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_empty_n</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x095_read</name>
<Object>fifo_B_PE_3_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_din</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_full_n</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_write</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_din</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_full_n</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_write</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5>
<Name>PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_dout</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_empty_n</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x048_read</name>
<Object>fifo_A_PE_3_1_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_din</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_full_n</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_write</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_dout</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_empty_n</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x0104_read</name>
<Object>fifo_B_PE_3_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_din</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_full_n</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_write</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_din</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_full_n</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_write</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_2_x0_loop_1_PE_wrapper_3_2_x0_loop_3_PE_wrapper_3_2_x0_loop_4_PE_wrapper_3_2_x0_loop_5>
<Name>PE_wrapper_3_2_x0_loop_1_PE_wrapper_3_2_x0_loop_3_PE_wrapper_3_2_x0_loop_4_PE_wrapper_3_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_2_x0_loop_1_PE_wrapper_3_2_x0_loop_3_PE_wrapper_3_2_x0_loop_4_PE_wrapper_3_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_dout</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_empty_n</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x049_read</name>
<Object>fifo_A_PE_3_2_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_din</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_full_n</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_write</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_dout</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_empty_n</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x0113_read</name>
<Object>fifo_B_PE_3_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_din</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_full_n</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_write</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_din</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_full_n</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_write</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_3_x0_loop_1_PE_wrapper_3_3_x0_loop_3_PE_wrapper_3_3_x0_loop_4_PE_wrapper_3_3_x0_loop_5>
<Name>PE_wrapper_3_3_x0_loop_1_PE_wrapper_3_3_x0_loop_3_PE_wrapper_3_3_x0_loop_4_PE_wrapper_3_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_3_x0_loop_1_PE_wrapper_3_3_x0_loop_3_PE_wrapper_3_3_x0_loop_4_PE_wrapper_3_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_dout</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_empty_n</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x050_read</name>
<Object>fifo_A_PE_3_3_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_din</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_full_n</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_write</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_dout</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_empty_n</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x0122_read</name>
<Object>fifo_B_PE_3_3_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_din</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_full_n</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_write</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_din</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_full_n</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_write</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_4_x0_loop_1_PE_wrapper_3_4_x0_loop_3_PE_wrapper_3_4_x0_loop_4_PE_wrapper_3_4_x0_loop_5>
<Name>PE_wrapper_3_4_x0_loop_1_PE_wrapper_3_4_x0_loop_3_PE_wrapper_3_4_x0_loop_4_PE_wrapper_3_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_4_x0_loop_1_PE_wrapper_3_4_x0_loop_3_PE_wrapper_3_4_x0_loop_4_PE_wrapper_3_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_dout</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_empty_n</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x051_read</name>
<Object>fifo_A_PE_3_4_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_din</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_full_n</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_write</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_dout</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_empty_n</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x0131_read</name>
<Object>fifo_B_PE_3_4_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_din</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_full_n</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_write</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_din</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_full_n</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_write</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_5_x0_loop_1_PE_wrapper_3_5_x0_loop_3_PE_wrapper_3_5_x0_loop_4_PE_wrapper_3_5_x0_loop_5>
<Name>PE_wrapper_3_5_x0_loop_1_PE_wrapper_3_5_x0_loop_3_PE_wrapper_3_5_x0_loop_4_PE_wrapper_3_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_5_x0_loop_1_PE_wrapper_3_5_x0_loop_3_PE_wrapper_3_5_x0_loop_4_PE_wrapper_3_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_dout</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_empty_n</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x052_read</name>
<Object>fifo_A_PE_3_5_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_din</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_full_n</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_write</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_dout</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_empty_n</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x0140_read</name>
<Object>fifo_B_PE_3_5_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_din</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_full_n</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_write</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_din</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_full_n</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_write</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_6_x0_loop_1_PE_wrapper_3_6_x0_loop_3_PE_wrapper_3_6_x0_loop_4_PE_wrapper_3_6_x0_loop_5>
<Name>PE_wrapper_3_6_x0_loop_1_PE_wrapper_3_6_x0_loop_3_PE_wrapper_3_6_x0_loop_4_PE_wrapper_3_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_6_x0_loop_1_PE_wrapper_3_6_x0_loop_3_PE_wrapper_3_6_x0_loop_4_PE_wrapper_3_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_dout</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_empty_n</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x053_read</name>
<Object>fifo_A_PE_3_6_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_din</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_full_n</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_write</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_dout</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_empty_n</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x0149_read</name>
<Object>fifo_B_PE_3_6_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_din</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_full_n</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_write</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_din</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_full_n</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_write</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_7_x0_loop_1_PE_wrapper_3_7_x0_loop_3_PE_wrapper_3_7_x0_loop_4_PE_wrapper_3_7_x0_loop_5>
<Name>PE_wrapper_3_7_x0_loop_1_PE_wrapper_3_7_x0_loop_3_PE_wrapper_3_7_x0_loop_4_PE_wrapper_3_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_3_7_x0_loop_1_PE_wrapper_3_7_x0_loop_3_PE_wrapper_3_7_x0_loop_4_PE_wrapper_3_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_dout</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_empty_n</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x054_read</name>
<Object>fifo_A_PE_3_7_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_din</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_full_n</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_write</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_dout</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_empty_n</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x0158_read</name>
<Object>fifo_B_PE_3_7_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_din</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_full_n</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_write</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_din</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_full_n</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_write</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5>
<Name>PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_dout</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_empty_n</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x056_read</name>
<Object>fifo_A_PE_4_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_din</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_full_n</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_write</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_dout</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_empty_n</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x096_read</name>
<Object>fifo_B_PE_4_0_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_din</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_full_n</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_write</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_din</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_full_n</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_write</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5>
<Name>PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_dout</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_empty_n</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x057_read</name>
<Object>fifo_A_PE_4_1_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_din</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_full_n</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_write</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_dout</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_empty_n</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x0105_read</name>
<Object>fifo_B_PE_4_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_din</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_full_n</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_write</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_din</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_full_n</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_write</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_2_x0_loop_1_PE_wrapper_4_2_x0_loop_3_PE_wrapper_4_2_x0_loop_4_PE_wrapper_4_2_x0_loop_5>
<Name>PE_wrapper_4_2_x0_loop_1_PE_wrapper_4_2_x0_loop_3_PE_wrapper_4_2_x0_loop_4_PE_wrapper_4_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_2_x0_loop_1_PE_wrapper_4_2_x0_loop_3_PE_wrapper_4_2_x0_loop_4_PE_wrapper_4_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_dout</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_empty_n</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x058_read</name>
<Object>fifo_A_PE_4_2_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_din</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_full_n</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_write</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_dout</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_empty_n</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x0114_read</name>
<Object>fifo_B_PE_4_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_din</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_full_n</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_write</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_din</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_full_n</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_write</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_3_x0_loop_1_PE_wrapper_4_3_x0_loop_3_PE_wrapper_4_3_x0_loop_4_PE_wrapper_4_3_x0_loop_5>
<Name>PE_wrapper_4_3_x0_loop_1_PE_wrapper_4_3_x0_loop_3_PE_wrapper_4_3_x0_loop_4_PE_wrapper_4_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_3_x0_loop_1_PE_wrapper_4_3_x0_loop_3_PE_wrapper_4_3_x0_loop_4_PE_wrapper_4_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_dout</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_empty_n</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_3_x059_read</name>
<Object>fifo_A_PE_4_3_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_din</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_full_n</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_write</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_dout</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_empty_n</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x0123_read</name>
<Object>fifo_B_PE_4_3_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_din</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_full_n</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_write</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_din</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_full_n</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_write</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_4_x0_loop_1_PE_wrapper_4_4_x0_loop_3_PE_wrapper_4_4_x0_loop_4_PE_wrapper_4_4_x0_loop_5>
<Name>PE_wrapper_4_4_x0_loop_1_PE_wrapper_4_4_x0_loop_3_PE_wrapper_4_4_x0_loop_4_PE_wrapper_4_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_4_x0_loop_1_PE_wrapper_4_4_x0_loop_3_PE_wrapper_4_4_x0_loop_4_PE_wrapper_4_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_dout</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_empty_n</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_4_x060_read</name>
<Object>fifo_A_PE_4_4_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_din</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_full_n</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_write</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_dout</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_empty_n</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x0132_read</name>
<Object>fifo_B_PE_4_4_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_din</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_full_n</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_write</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_din</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_full_n</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_write</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_5_x0_loop_1_PE_wrapper_4_5_x0_loop_3_PE_wrapper_4_5_x0_loop_4_PE_wrapper_4_5_x0_loop_5>
<Name>PE_wrapper_4_5_x0_loop_1_PE_wrapper_4_5_x0_loop_3_PE_wrapper_4_5_x0_loop_4_PE_wrapper_4_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_5_x0_loop_1_PE_wrapper_4_5_x0_loop_3_PE_wrapper_4_5_x0_loop_4_PE_wrapper_4_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_dout</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_empty_n</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_5_x061_read</name>
<Object>fifo_A_PE_4_5_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_din</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_full_n</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_write</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_dout</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_empty_n</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x0141_read</name>
<Object>fifo_B_PE_4_5_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_din</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_full_n</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_write</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_din</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_full_n</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_write</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_6_x0_loop_1_PE_wrapper_4_6_x0_loop_3_PE_wrapper_4_6_x0_loop_4_PE_wrapper_4_6_x0_loop_5>
<Name>PE_wrapper_4_6_x0_loop_1_PE_wrapper_4_6_x0_loop_3_PE_wrapper_4_6_x0_loop_4_PE_wrapper_4_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_6_x0_loop_1_PE_wrapper_4_6_x0_loop_3_PE_wrapper_4_6_x0_loop_4_PE_wrapper_4_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_dout</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_empty_n</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_6_x062_read</name>
<Object>fifo_A_PE_4_6_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_din</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_full_n</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_write</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_dout</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_empty_n</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x0150_read</name>
<Object>fifo_B_PE_4_6_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_din</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_full_n</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_write</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_din</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_full_n</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_write</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_7_x0_loop_1_PE_wrapper_4_7_x0_loop_3_PE_wrapper_4_7_x0_loop_4_PE_wrapper_4_7_x0_loop_5>
<Name>PE_wrapper_4_7_x0_loop_1_PE_wrapper_4_7_x0_loop_3_PE_wrapper_4_7_x0_loop_4_PE_wrapper_4_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_4_7_x0_loop_1_PE_wrapper_4_7_x0_loop_3_PE_wrapper_4_7_x0_loop_4_PE_wrapper_4_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_dout</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_empty_n</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_7_x063_read</name>
<Object>fifo_A_PE_4_7_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_din</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_full_n</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_write</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_dout</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_empty_n</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0159_read</name>
<Object>fifo_B_PE_4_7_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_din</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_full_n</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_write</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_din</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_full_n</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_write</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5>
<Name>PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_dout</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_empty_n</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x065_read</name>
<Object>fifo_A_PE_5_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_din</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_full_n</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_write</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_dout</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_empty_n</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x097_read</name>
<Object>fifo_B_PE_5_0_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_din</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_full_n</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_write</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_din</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_full_n</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_write</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5>
<Name>PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_dout</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_empty_n</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x066_read</name>
<Object>fifo_A_PE_5_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_din</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_full_n</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_write</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_dout</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_empty_n</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x0106_read</name>
<Object>fifo_B_PE_5_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_din</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_full_n</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_write</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_din</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_full_n</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_write</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_2_x0_loop_1_PE_wrapper_5_2_x0_loop_3_PE_wrapper_5_2_x0_loop_4_PE_wrapper_5_2_x0_loop_5>
<Name>PE_wrapper_5_2_x0_loop_1_PE_wrapper_5_2_x0_loop_3_PE_wrapper_5_2_x0_loop_4_PE_wrapper_5_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_2_x0_loop_1_PE_wrapper_5_2_x0_loop_3_PE_wrapper_5_2_x0_loop_4_PE_wrapper_5_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_dout</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_empty_n</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x067_read</name>
<Object>fifo_A_PE_5_2_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_din</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_full_n</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_write</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_dout</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_empty_n</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_2_x0115_read</name>
<Object>fifo_B_PE_5_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_din</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_full_n</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_write</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_din</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_full_n</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_write</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_3_x0_loop_1_PE_wrapper_5_3_x0_loop_3_PE_wrapper_5_3_x0_loop_4_PE_wrapper_5_3_x0_loop_5>
<Name>PE_wrapper_5_3_x0_loop_1_PE_wrapper_5_3_x0_loop_3_PE_wrapper_5_3_x0_loop_4_PE_wrapper_5_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_3_x0_loop_1_PE_wrapper_5_3_x0_loop_3_PE_wrapper_5_3_x0_loop_4_PE_wrapper_5_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_dout</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_empty_n</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_3_x068_read</name>
<Object>fifo_A_PE_5_3_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_din</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_full_n</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_write</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_dout</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_empty_n</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_3_x0124_read</name>
<Object>fifo_B_PE_5_3_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_din</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_full_n</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_write</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_din</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_full_n</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_write</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_4_x0_loop_1_PE_wrapper_5_4_x0_loop_3_PE_wrapper_5_4_x0_loop_4_PE_wrapper_5_4_x0_loop_5>
<Name>PE_wrapper_5_4_x0_loop_1_PE_wrapper_5_4_x0_loop_3_PE_wrapper_5_4_x0_loop_4_PE_wrapper_5_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_4_x0_loop_1_PE_wrapper_5_4_x0_loop_3_PE_wrapper_5_4_x0_loop_4_PE_wrapper_5_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_dout</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_empty_n</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_4_x069_read</name>
<Object>fifo_A_PE_5_4_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_din</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_full_n</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_write</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_dout</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_empty_n</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_4_x0133_read</name>
<Object>fifo_B_PE_5_4_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_din</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_full_n</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_write</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_din</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_full_n</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_write</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_5_x0_loop_1_PE_wrapper_5_5_x0_loop_3_PE_wrapper_5_5_x0_loop_4_PE_wrapper_5_5_x0_loop_5>
<Name>PE_wrapper_5_5_x0_loop_1_PE_wrapper_5_5_x0_loop_3_PE_wrapper_5_5_x0_loop_4_PE_wrapper_5_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_5_x0_loop_1_PE_wrapper_5_5_x0_loop_3_PE_wrapper_5_5_x0_loop_4_PE_wrapper_5_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_dout</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_empty_n</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_5_x070_read</name>
<Object>fifo_A_PE_5_5_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_din</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_full_n</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_write</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_dout</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_empty_n</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_5_x0142_read</name>
<Object>fifo_B_PE_5_5_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_din</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_full_n</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_write</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_din</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_full_n</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_write</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_6_x0_loop_1_PE_wrapper_5_6_x0_loop_3_PE_wrapper_5_6_x0_loop_4_PE_wrapper_5_6_x0_loop_5>
<Name>PE_wrapper_5_6_x0_loop_1_PE_wrapper_5_6_x0_loop_3_PE_wrapper_5_6_x0_loop_4_PE_wrapper_5_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_6_x0_loop_1_PE_wrapper_5_6_x0_loop_3_PE_wrapper_5_6_x0_loop_4_PE_wrapper_5_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_dout</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_empty_n</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_6_x071_read</name>
<Object>fifo_A_PE_5_6_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_din</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_full_n</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_write</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_dout</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_empty_n</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_6_x0151_read</name>
<Object>fifo_B_PE_5_6_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_din</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_full_n</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_write</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_din</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_full_n</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_write</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_7_x0_loop_1_PE_wrapper_5_7_x0_loop_3_PE_wrapper_5_7_x0_loop_4_PE_wrapper_5_7_x0_loop_5>
<Name>PE_wrapper_5_7_x0_loop_1_PE_wrapper_5_7_x0_loop_3_PE_wrapper_5_7_x0_loop_4_PE_wrapper_5_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_5_7_x0_loop_1_PE_wrapper_5_7_x0_loop_3_PE_wrapper_5_7_x0_loop_4_PE_wrapper_5_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_dout</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_empty_n</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_7_x072_read</name>
<Object>fifo_A_PE_5_7_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_din</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_full_n</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_write</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_dout</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_empty_n</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_7_x0160_read</name>
<Object>fifo_B_PE_5_7_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_din</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_full_n</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_write</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_din</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_full_n</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_write</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5>
<Name>PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_dout</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_empty_n</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x074_read</name>
<Object>fifo_A_PE_6_0_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_din</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_full_n</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_write</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_dout</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_empty_n</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x098_read</name>
<Object>fifo_B_PE_6_0_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_din</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_full_n</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_write</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_din</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_full_n</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_write</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5>
<Name>PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_dout</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_empty_n</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x075_read</name>
<Object>fifo_A_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_din</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_full_n</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_write</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_dout</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_empty_n</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x0107_read</name>
<Object>fifo_B_PE_6_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_din</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_full_n</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_write</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_din</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_full_n</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_write</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_2_x0_loop_1_PE_wrapper_6_2_x0_loop_3_PE_wrapper_6_2_x0_loop_4_PE_wrapper_6_2_x0_loop_5>
<Name>PE_wrapper_6_2_x0_loop_1_PE_wrapper_6_2_x0_loop_3_PE_wrapper_6_2_x0_loop_4_PE_wrapper_6_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_2_x0_loop_1_PE_wrapper_6_2_x0_loop_3_PE_wrapper_6_2_x0_loop_4_PE_wrapper_6_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_dout</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_empty_n</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x076_read</name>
<Object>fifo_A_PE_6_2_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_din</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_full_n</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_write</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_dout</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_empty_n</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_2_x0116_read</name>
<Object>fifo_B_PE_6_2_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_din</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_full_n</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_write</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_din</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_full_n</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_write</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_3_x0_loop_1_PE_wrapper_6_3_x0_loop_3_PE_wrapper_6_3_x0_loop_4_PE_wrapper_6_3_x0_loop_5>
<Name>PE_wrapper_6_3_x0_loop_1_PE_wrapper_6_3_x0_loop_3_PE_wrapper_6_3_x0_loop_4_PE_wrapper_6_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_3_x0_loop_1_PE_wrapper_6_3_x0_loop_3_PE_wrapper_6_3_x0_loop_4_PE_wrapper_6_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_dout</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_empty_n</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_3_x077_read</name>
<Object>fifo_A_PE_6_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_din</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_full_n</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_write</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_dout</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_empty_n</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_3_x0125_read</name>
<Object>fifo_B_PE_6_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_din</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_full_n</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_write</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_din</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_full_n</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_write</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_4_x0_loop_1_PE_wrapper_6_4_x0_loop_3_PE_wrapper_6_4_x0_loop_4_PE_wrapper_6_4_x0_loop_5>
<Name>PE_wrapper_6_4_x0_loop_1_PE_wrapper_6_4_x0_loop_3_PE_wrapper_6_4_x0_loop_4_PE_wrapper_6_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_4_x0_loop_1_PE_wrapper_6_4_x0_loop_3_PE_wrapper_6_4_x0_loop_4_PE_wrapper_6_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_dout</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_empty_n</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_4_x078_read</name>
<Object>fifo_A_PE_6_4_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_din</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_full_n</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_write</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_dout</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_empty_n</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_4_x0134_read</name>
<Object>fifo_B_PE_6_4_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_din</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_full_n</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_write</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_din</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_full_n</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_write</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_5_x0_loop_1_PE_wrapper_6_5_x0_loop_3_PE_wrapper_6_5_x0_loop_4_PE_wrapper_6_5_x0_loop_5>
<Name>PE_wrapper_6_5_x0_loop_1_PE_wrapper_6_5_x0_loop_3_PE_wrapper_6_5_x0_loop_4_PE_wrapper_6_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_5_x0_loop_1_PE_wrapper_6_5_x0_loop_3_PE_wrapper_6_5_x0_loop_4_PE_wrapper_6_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_dout</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_empty_n</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_5_x079_read</name>
<Object>fifo_A_PE_6_5_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_din</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_full_n</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_write</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_dout</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_empty_n</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_5_x0143_read</name>
<Object>fifo_B_PE_6_5_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_din</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_full_n</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_write</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_din</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_full_n</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_write</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_6_x0_loop_1_PE_wrapper_6_6_x0_loop_3_PE_wrapper_6_6_x0_loop_4_PE_wrapper_6_6_x0_loop_5>
<Name>PE_wrapper_6_6_x0_loop_1_PE_wrapper_6_6_x0_loop_3_PE_wrapper_6_6_x0_loop_4_PE_wrapper_6_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_6_x0_loop_1_PE_wrapper_6_6_x0_loop_3_PE_wrapper_6_6_x0_loop_4_PE_wrapper_6_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_dout</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_empty_n</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_6_x080_read</name>
<Object>fifo_A_PE_6_6_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_din</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_full_n</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_write</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_dout</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_empty_n</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_6_x0152_read</name>
<Object>fifo_B_PE_6_6_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_din</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_full_n</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_write</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_din</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_full_n</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_write</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_7_x0_loop_1_PE_wrapper_6_7_x0_loop_3_PE_wrapper_6_7_x0_loop_4_PE_wrapper_6_7_x0_loop_5>
<Name>PE_wrapper_6_7_x0_loop_1_PE_wrapper_6_7_x0_loop_3_PE_wrapper_6_7_x0_loop_4_PE_wrapper_6_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_6_7_x0_loop_1_PE_wrapper_6_7_x0_loop_3_PE_wrapper_6_7_x0_loop_4_PE_wrapper_6_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_dout</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_empty_n</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_7_x081_read</name>
<Object>fifo_A_PE_6_7_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_din</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_full_n</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_write</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_dout</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_empty_n</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_7_x0161_read</name>
<Object>fifo_B_PE_6_7_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_din</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_full_n</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_write</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_din</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_full_n</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_write</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5>
<Name>PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_dout</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_empty_n</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_read</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_din</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_full_n</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_write</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_dout</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_empty_n</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x099_read</name>
<Object>fifo_B_PE_7_0_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_din</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_full_n</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_write</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_din</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_full_n</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_write</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5>
<Name>PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_dout</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_empty_n</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x084_read</name>
<Object>fifo_A_PE_7_1_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_din</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_full_n</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_write</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_dout</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_empty_n</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x0108_read</name>
<Object>fifo_B_PE_7_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_din</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_full_n</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_write</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_din</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_full_n</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_write</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_2_x0_loop_1_PE_wrapper_7_2_x0_loop_3_PE_wrapper_7_2_x0_loop_4_PE_wrapper_7_2_x0_loop_5>
<Name>PE_wrapper_7_2_x0_loop_1_PE_wrapper_7_2_x0_loop_3_PE_wrapper_7_2_x0_loop_4_PE_wrapper_7_2_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_2_x0_loop_1_PE_wrapper_7_2_x0_loop_3_PE_wrapper_7_2_x0_loop_4_PE_wrapper_7_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_dout</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_empty_n</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x085_read</name>
<Object>fifo_A_PE_7_2_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_din</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_full_n</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_write</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_dout</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_empty_n</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_2_x0117_read</name>
<Object>fifo_B_PE_7_2_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_din</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_full_n</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_write</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_din</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_full_n</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_write</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_3_x0_loop_1_PE_wrapper_7_3_x0_loop_3_PE_wrapper_7_3_x0_loop_4_PE_wrapper_7_3_x0_loop_5>
<Name>PE_wrapper_7_3_x0_loop_1_PE_wrapper_7_3_x0_loop_3_PE_wrapper_7_3_x0_loop_4_PE_wrapper_7_3_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_3_x0_loop_1_PE_wrapper_7_3_x0_loop_3_PE_wrapper_7_3_x0_loop_4_PE_wrapper_7_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_dout</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_empty_n</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_3_x086_read</name>
<Object>fifo_A_PE_7_3_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_din</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_full_n</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_write</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_dout</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_empty_n</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_3_x0126_read</name>
<Object>fifo_B_PE_7_3_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_din</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_full_n</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_write</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_din</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_full_n</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_write</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_4_x0_loop_1_PE_wrapper_7_4_x0_loop_3_PE_wrapper_7_4_x0_loop_4_PE_wrapper_7_4_x0_loop_5>
<Name>PE_wrapper_7_4_x0_loop_1_PE_wrapper_7_4_x0_loop_3_PE_wrapper_7_4_x0_loop_4_PE_wrapper_7_4_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_4_x0_loop_1_PE_wrapper_7_4_x0_loop_3_PE_wrapper_7_4_x0_loop_4_PE_wrapper_7_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_dout</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_empty_n</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_4_x087_read</name>
<Object>fifo_A_PE_7_4_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_din</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_full_n</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_write</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_dout</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_empty_n</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_4_x0135_read</name>
<Object>fifo_B_PE_7_4_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_din</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_full_n</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_write</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_din</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_full_n</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_write</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_5_x0_loop_1_PE_wrapper_7_5_x0_loop_3_PE_wrapper_7_5_x0_loop_4_PE_wrapper_7_5_x0_loop_5>
<Name>PE_wrapper_7_5_x0_loop_1_PE_wrapper_7_5_x0_loop_3_PE_wrapper_7_5_x0_loop_4_PE_wrapper_7_5_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_5_x0_loop_1_PE_wrapper_7_5_x0_loop_3_PE_wrapper_7_5_x0_loop_4_PE_wrapper_7_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_dout</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_empty_n</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_5_x088_read</name>
<Object>fifo_A_PE_7_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_din</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_full_n</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_write</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_dout</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_empty_n</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_5_x0144_read</name>
<Object>fifo_B_PE_7_5_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_din</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_full_n</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_write</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_din</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_full_n</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_write</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_6_x0_loop_1_PE_wrapper_7_6_x0_loop_3_PE_wrapper_7_6_x0_loop_4_PE_wrapper_7_6_x0_loop_5>
<Name>PE_wrapper_7_6_x0_loop_1_PE_wrapper_7_6_x0_loop_3_PE_wrapper_7_6_x0_loop_4_PE_wrapper_7_6_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_6_x0_loop_1_PE_wrapper_7_6_x0_loop_3_PE_wrapper_7_6_x0_loop_4_PE_wrapper_7_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_dout</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_empty_n</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_6_x089_read</name>
<Object>fifo_A_PE_7_6_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_din</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_full_n</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_write</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_dout</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_empty_n</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_6_x0153_read</name>
<Object>fifo_B_PE_7_6_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_din</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_full_n</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_write</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_din</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_full_n</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_write</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>524297</Best-caseLatency>
<Average-caseLatency>524297</Average-caseLatency>
<Worst-caseLatency>524297</Worst-caseLatency>
<Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>524297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_7_x0_loop_1_PE_wrapper_7_7_x0_loop_3_PE_wrapper_7_7_x0_loop_4_PE_wrapper_7_7_x0_loop_5>
<Name>PE_wrapper_7_7_x0_loop_1_PE_wrapper_7_7_x0_loop_3_PE_wrapper_7_7_x0_loop_4_PE_wrapper_7_7_x0_loop_5</Name>
<TripCount>524288</TripCount>
<Latency>524295</Latency>
<AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</PE_wrapper_7_7_x0_loop_1_PE_wrapper_7_7_x0_loop_3_PE_wrapper_7_7_x0_loop_4_PE_wrapper_7_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1374</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1061</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_dout</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_empty_n</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_7_x090_read</name>
<Object>fifo_A_PE_7_7_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_din</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_full_n</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_write</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_dout</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_empty_n</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_7_x0162_read</name>
<Object>fifo_B_PE_7_7_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_din</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_full_n</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_write</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_din</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_full_n</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_write</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_0_x0_loop_1>
<Name>A_PE_dummy_in_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_2>
<Name>A_PE_dummy_in_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_3>
<Name>A_PE_dummy_in_0_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_4>
<Name>A_PE_dummy_in_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_5>
<Name>A_PE_dummy_in_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_0_x0_loop_5>
</A_PE_dummy_in_0_x0_loop_4>
</A_PE_dummy_in_0_x0_loop_3>
</A_PE_dummy_in_0_x0_loop_2>
</A_PE_dummy_in_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_dout</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_empty_n</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x028_read</name>
<Object>fifo_A_PE_0_8_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_1_x0_loop_1>
<Name>A_PE_dummy_in_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_2>
<Name>A_PE_dummy_in_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_3>
<Name>A_PE_dummy_in_1_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_4>
<Name>A_PE_dummy_in_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_5>
<Name>A_PE_dummy_in_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_1_x0_loop_5>
</A_PE_dummy_in_1_x0_loop_4>
</A_PE_dummy_in_1_x0_loop_3>
</A_PE_dummy_in_1_x0_loop_2>
</A_PE_dummy_in_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_dout</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_empty_n</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x037_read</name>
<Object>fifo_A_PE_1_8_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_2_x0_loop_1>
<Name>A_PE_dummy_in_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_2>
<Name>A_PE_dummy_in_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_3>
<Name>A_PE_dummy_in_2_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_4>
<Name>A_PE_dummy_in_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_5>
<Name>A_PE_dummy_in_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_2_x0_loop_5>
</A_PE_dummy_in_2_x0_loop_4>
</A_PE_dummy_in_2_x0_loop_3>
</A_PE_dummy_in_2_x0_loop_2>
</A_PE_dummy_in_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_dout</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_empty_n</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x046_read</name>
<Object>fifo_A_PE_2_8_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_3_x0_loop_1>
<Name>A_PE_dummy_in_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_2>
<Name>A_PE_dummy_in_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_3>
<Name>A_PE_dummy_in_3_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_4>
<Name>A_PE_dummy_in_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_5>
<Name>A_PE_dummy_in_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_3_x0_loop_5>
</A_PE_dummy_in_3_x0_loop_4>
</A_PE_dummy_in_3_x0_loop_3>
</A_PE_dummy_in_3_x0_loop_2>
</A_PE_dummy_in_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_dout</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_empty_n</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x055_read</name>
<Object>fifo_A_PE_3_8_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_4_x0_loop_1>
<Name>A_PE_dummy_in_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_4_x0_loop_2>
<Name>A_PE_dummy_in_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_4_x0_loop_3>
<Name>A_PE_dummy_in_4_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_4_x0_loop_4>
<Name>A_PE_dummy_in_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_4_x0_loop_5>
<Name>A_PE_dummy_in_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_4_x0_loop_5>
</A_PE_dummy_in_4_x0_loop_4>
</A_PE_dummy_in_4_x0_loop_3>
</A_PE_dummy_in_4_x0_loop_2>
</A_PE_dummy_in_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_dout</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_empty_n</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_8_x064_read</name>
<Object>fifo_A_PE_4_8_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_5_x0_loop_1>
<Name>A_PE_dummy_in_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_5_x0_loop_2>
<Name>A_PE_dummy_in_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_5_x0_loop_3>
<Name>A_PE_dummy_in_5_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_5_x0_loop_4>
<Name>A_PE_dummy_in_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_5_x0_loop_5>
<Name>A_PE_dummy_in_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_5_x0_loop_5>
</A_PE_dummy_in_5_x0_loop_4>
</A_PE_dummy_in_5_x0_loop_3>
</A_PE_dummy_in_5_x0_loop_2>
</A_PE_dummy_in_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_dout</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_empty_n</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_8_x073_read</name>
<Object>fifo_A_PE_5_8_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_6_x0_loop_1>
<Name>A_PE_dummy_in_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_6_x0_loop_2>
<Name>A_PE_dummy_in_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_6_x0_loop_3>
<Name>A_PE_dummy_in_6_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_6_x0_loop_4>
<Name>A_PE_dummy_in_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_6_x0_loop_5>
<Name>A_PE_dummy_in_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_6_x0_loop_5>
</A_PE_dummy_in_6_x0_loop_4>
</A_PE_dummy_in_6_x0_loop_3>
</A_PE_dummy_in_6_x0_loop_2>
</A_PE_dummy_in_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_dout</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_empty_n</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_8_x082_read</name>
<Object>fifo_A_PE_6_8_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_7_x0_loop_1>
<Name>A_PE_dummy_in_7_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<A_PE_dummy_in_7_x0_loop_2>
<Name>A_PE_dummy_in_7_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<A_PE_dummy_in_7_x0_loop_3>
<Name>A_PE_dummy_in_7_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<A_PE_dummy_in_7_x0_loop_4>
<Name>A_PE_dummy_in_7_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<A_PE_dummy_in_7_x0_loop_5>
<Name>A_PE_dummy_in_7_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_7_x0_loop_5>
</A_PE_dummy_in_7_x0_loop_4>
</A_PE_dummy_in_7_x0_loop_3>
</A_PE_dummy_in_7_x0_loop_2>
</A_PE_dummy_in_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_dout</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_empty_n</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_8_x091_read</name>
<Object>fifo_A_PE_7_8_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_0_x0_loop_1>
<Name>B_PE_dummy_in_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_2>
<Name>B_PE_dummy_in_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_3>
<Name>B_PE_dummy_in_0_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_4>
<Name>B_PE_dummy_in_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_5>
<Name>B_PE_dummy_in_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_0_x0_loop_5>
</B_PE_dummy_in_0_x0_loop_4>
</B_PE_dummy_in_0_x0_loop_3>
</B_PE_dummy_in_0_x0_loop_2>
</B_PE_dummy_in_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_dout</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_empty_n</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x0100_read</name>
<Object>fifo_B_PE_8_0_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_1_x0_loop_1>
<Name>B_PE_dummy_in_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_2>
<Name>B_PE_dummy_in_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_3>
<Name>B_PE_dummy_in_1_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_4>
<Name>B_PE_dummy_in_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_5>
<Name>B_PE_dummy_in_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_1_x0_loop_5>
</B_PE_dummy_in_1_x0_loop_4>
</B_PE_dummy_in_1_x0_loop_3>
</B_PE_dummy_in_1_x0_loop_2>
</B_PE_dummy_in_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_dout</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_empty_n</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x0109_read</name>
<Object>fifo_B_PE_8_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_2_x0_loop_1>
<Name>B_PE_dummy_in_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_2>
<Name>B_PE_dummy_in_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_3>
<Name>B_PE_dummy_in_2_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_4>
<Name>B_PE_dummy_in_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_5>
<Name>B_PE_dummy_in_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_2_x0_loop_5>
</B_PE_dummy_in_2_x0_loop_4>
</B_PE_dummy_in_2_x0_loop_3>
</B_PE_dummy_in_2_x0_loop_2>
</B_PE_dummy_in_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_dout</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_empty_n</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_2_x0118_read</name>
<Object>fifo_B_PE_8_2_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_3_x0_loop_1>
<Name>B_PE_dummy_in_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_2>
<Name>B_PE_dummy_in_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_3>
<Name>B_PE_dummy_in_3_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_4>
<Name>B_PE_dummy_in_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_5>
<Name>B_PE_dummy_in_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_3_x0_loop_5>
</B_PE_dummy_in_3_x0_loop_4>
</B_PE_dummy_in_3_x0_loop_3>
</B_PE_dummy_in_3_x0_loop_2>
</B_PE_dummy_in_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_dout</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_empty_n</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_3_x0127_read</name>
<Object>fifo_B_PE_8_3_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_4_x0_loop_1>
<Name>B_PE_dummy_in_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_2>
<Name>B_PE_dummy_in_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_3>
<Name>B_PE_dummy_in_4_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_4>
<Name>B_PE_dummy_in_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_5>
<Name>B_PE_dummy_in_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_4_x0_loop_5>
</B_PE_dummy_in_4_x0_loop_4>
</B_PE_dummy_in_4_x0_loop_3>
</B_PE_dummy_in_4_x0_loop_2>
</B_PE_dummy_in_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_dout</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_empty_n</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_4_x0136_read</name>
<Object>fifo_B_PE_8_4_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_5_x0_loop_1>
<Name>B_PE_dummy_in_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_2>
<Name>B_PE_dummy_in_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_3>
<Name>B_PE_dummy_in_5_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_4>
<Name>B_PE_dummy_in_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_5>
<Name>B_PE_dummy_in_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_5_x0_loop_5>
</B_PE_dummy_in_5_x0_loop_4>
</B_PE_dummy_in_5_x0_loop_3>
</B_PE_dummy_in_5_x0_loop_2>
</B_PE_dummy_in_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_dout</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_empty_n</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_5_x0145_read</name>
<Object>fifo_B_PE_8_5_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_6_x0_loop_1>
<Name>B_PE_dummy_in_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_2>
<Name>B_PE_dummy_in_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_3>
<Name>B_PE_dummy_in_6_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_4>
<Name>B_PE_dummy_in_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_5>
<Name>B_PE_dummy_in_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_6_x0_loop_5>
</B_PE_dummy_in_6_x0_loop_4>
</B_PE_dummy_in_6_x0_loop_3>
</B_PE_dummy_in_6_x0_loop_2>
</B_PE_dummy_in_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_dout</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_empty_n</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_6_x0154_read</name>
<Object>fifo_B_PE_8_6_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.873</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>672289</Best-caseLatency>
<Average-caseLatency>672289</Average-caseLatency>
<Worst-caseLatency>672289</Worst-caseLatency>
<Best-caseRealTimeLatency>2.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.241 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>672289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_7_x0_loop_1>
<Name>B_PE_dummy_in_7_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>672288</Latency>
<AbsoluteTimeLatency>2.241 ms</AbsoluteTimeLatency>
<IterationLatency>42018</IterationLatency>
<PipelineDepth>42018</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_2>
<Name>B_PE_dummy_in_7_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>42016</Latency>
<AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
<IterationLatency>2626</IterationLatency>
<PipelineDepth>2626</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_3>
<Name>B_PE_dummy_in_7_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>2624</Latency>
<AbsoluteTimeLatency>8.746 us</AbsoluteTimeLatency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_4>
<Name>B_PE_dummy_in_7_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_5>
<Name>B_PE_dummy_in_7_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_7_x0_loop_5>
</B_PE_dummy_in_7_x0_loop_4>
</B_PE_dummy_in_7_x0_loop_3>
</B_PE_dummy_in_7_x0_loop_2>
</B_PE_dummy_in_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_dout</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_empty_n</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_7_x0163_read</name>
<Object>fifo_B_PE_8_7_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_dout</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_empty_n</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x0171_read</name>
<Object>fifo_C_drain_PE_7_0_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_dout</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_empty_n</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x0170_read</name>
<Object>fifo_C_drain_PE_6_0_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_dout</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_empty_n</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x0169_read</name>
<Object>fifo_C_drain_PE_5_0_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_dout</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_empty_n</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x0168_read</name>
<Object>fifo_C_drain_PE_4_0_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_dout</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_empty_n</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x0167_read</name>
<Object>fifo_C_drain_PE_3_0_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_dout</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_empty_n</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x0166_read</name>
<Object>fifo_C_drain_PE_2_0_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_dout</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_empty_n</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_read</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_dout</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_empty_n</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x0164_read</name>
<Object>fifo_C_drain_PE_0_0_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_dout</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_empty_n</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0179_read</name>
<Object>fifo_C_drain_PE_7_1_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_dout</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_empty_n</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0178_read</name>
<Object>fifo_C_drain_PE_6_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_dout</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_empty_n</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0177_read</name>
<Object>fifo_C_drain_PE_5_1_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_dout</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_empty_n</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0176_read</name>
<Object>fifo_C_drain_PE_4_1_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_dout</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_empty_n</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x0175_read</name>
<Object>fifo_C_drain_PE_3_1_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_dout</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_empty_n</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x0174_read</name>
<Object>fifo_C_drain_PE_2_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_dout</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_empty_n</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x0173_read</name>
<Object>fifo_C_drain_PE_1_1_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_dout</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_empty_n</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x0172_read</name>
<Object>fifo_C_drain_PE_0_1_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_dout</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_empty_n</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_2_x0187_read</name>
<Object>fifo_C_drain_PE_7_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_dout</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_empty_n</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_2_x0186_read</name>
<Object>fifo_C_drain_PE_6_2_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_dout</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_empty_n</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_2_x0185_read</name>
<Object>fifo_C_drain_PE_5_2_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_dout</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_empty_n</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_2_x0184_read</name>
<Object>fifo_C_drain_PE_4_2_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_dout</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_empty_n</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_2_x0183_read</name>
<Object>fifo_C_drain_PE_3_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_dout</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_empty_n</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_2_x0182_read</name>
<Object>fifo_C_drain_PE_2_2_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_dout</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_empty_n</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_2_x0181_read</name>
<Object>fifo_C_drain_PE_1_2_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_dout</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_empty_n</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_2_x0180_read</name>
<Object>fifo_C_drain_PE_0_2_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_dout</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_empty_n</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_3_x0195_read</name>
<Object>fifo_C_drain_PE_7_3_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_dout</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_empty_n</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_3_x0194_read</name>
<Object>fifo_C_drain_PE_6_3_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_dout</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_empty_n</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_3_x0193_read</name>
<Object>fifo_C_drain_PE_5_3_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_dout</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_empty_n</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_3_x0192_read</name>
<Object>fifo_C_drain_PE_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_dout</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_empty_n</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_3_x0191_read</name>
<Object>fifo_C_drain_PE_3_3_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_dout</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_empty_n</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_3_x0190_read</name>
<Object>fifo_C_drain_PE_2_3_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_dout</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_empty_n</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_3_x0189_read</name>
<Object>fifo_C_drain_PE_1_3_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_dout</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_empty_n</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_3_x0188_read</name>
<Object>fifo_C_drain_PE_0_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_dout</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_empty_n</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_4_x0203_read</name>
<Object>fifo_C_drain_PE_7_4_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_dout</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_empty_n</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_4_x0202_read</name>
<Object>fifo_C_drain_PE_6_4_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_dout</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_empty_n</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_4_x0201_read</name>
<Object>fifo_C_drain_PE_5_4_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_dout</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_empty_n</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_4_x0200_read</name>
<Object>fifo_C_drain_PE_4_4_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_dout</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_empty_n</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_4_x0199_read</name>
<Object>fifo_C_drain_PE_3_4_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_dout</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_empty_n</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_4_x0198_read</name>
<Object>fifo_C_drain_PE_2_4_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_dout</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_empty_n</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_4_x0197_read</name>
<Object>fifo_C_drain_PE_1_4_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_dout</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_empty_n</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_4_x0196_read</name>
<Object>fifo_C_drain_PE_0_4_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_dout</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_empty_n</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_5_x0211_read</name>
<Object>fifo_C_drain_PE_7_5_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_dout</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_empty_n</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_5_x0210_read</name>
<Object>fifo_C_drain_PE_6_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_dout</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_empty_n</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x0209_read</name>
<Object>fifo_C_drain_PE_5_5_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_dout</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_empty_n</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_5_x0208_read</name>
<Object>fifo_C_drain_PE_4_5_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_dout</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_empty_n</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_5_x0207_read</name>
<Object>fifo_C_drain_PE_3_5_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_dout</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_empty_n</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_5_x0206_read</name>
<Object>fifo_C_drain_PE_2_5_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_dout</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_empty_n</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_5_x0205_read</name>
<Object>fifo_C_drain_PE_1_5_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_dout</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_empty_n</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_5_x0204_read</name>
<Object>fifo_C_drain_PE_0_5_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_dout</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_empty_n</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_6_x0219_read</name>
<Object>fifo_C_drain_PE_7_6_x0219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_dout</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_empty_n</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_6_x0218_read</name>
<Object>fifo_C_drain_PE_6_6_x0218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_dout</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_empty_n</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_6_x0217_read</name>
<Object>fifo_C_drain_PE_5_6_x0217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_dout</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_empty_n</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_6_x0216_read</name>
<Object>fifo_C_drain_PE_4_6_x0216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_dout</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_empty_n</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_6_x0215_read</name>
<Object>fifo_C_drain_PE_3_6_x0215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_dout</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_empty_n</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_6_x0214_read</name>
<Object>fifo_C_drain_PE_2_6_x0214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_dout</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_empty_n</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_6_x0213_read</name>
<Object>fifo_C_drain_PE_1_6_x0213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_dout</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_empty_n</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_6_x0212_read</name>
<Object>fifo_C_drain_PE_0_6_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>271137</Best-caseLatency>
<Average-caseLatency>271137</Average-caseLatency>
<Worst-caseLatency>271137</Worst-caseLatency>
<Best-caseRealTimeLatency>0.904 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.904 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.904 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>271137</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>271136</Latency>
<AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
<IterationLatency>16946</IterationLatency>
<PipelineDepth>16946</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16944</Latency>
<AbsoluteTimeLatency>56.474 us</AbsoluteTimeLatency>
<IterationLatency>1059</IterationLatency>
<PipelineDepth>1059</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3>
<C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7>
<Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
</C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>453</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>528</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_dout</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_empty_n</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_7_x0227_read</name>
<Object>fifo_C_drain_PE_7_7_x0227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>276257</Best-caseLatency>
<Average-caseLatency>276257</Average-caseLatency>
<Worst-caseLatency>276257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>276256</Latency>
<AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
<IterationLatency>17266</IterationLatency>
<PipelineDepth>17266</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17264</Latency>
<AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
<IterationLatency>1079</IterationLatency>
<PipelineDepth>1079</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_6_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_dout</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_empty_n</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_7_x0226_read</name>
<Object>fifo_C_drain_PE_6_7_x0226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>280865</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<PipelineDepth>17554</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<PipelineDepth>1097</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_5_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_dout</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_empty_n</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_7_x0225_read</name>
<Object>fifo_C_drain_PE_5_7_x0225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>285473</Best-caseLatency>
<Average-caseLatency>285473</Average-caseLatency>
<Worst-caseLatency>285473</Worst-caseLatency>
<Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>285473</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>285472</Latency>
<AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
<IterationLatency>17842</IterationLatency>
<PipelineDepth>17842</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>17840</Latency>
<AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
<IterationLatency>1115</IterationLatency>
<PipelineDepth>1115</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>72</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_4_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_dout</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_empty_n</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_7_x0224_read</name>
<Object>fifo_C_drain_PE_4_7_x0224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>290081</Best-caseLatency>
<Average-caseLatency>290081</Average-caseLatency>
<Worst-caseLatency>290081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>290081</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>290080</Latency>
<AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
<IterationLatency>18130</IterationLatency>
<PipelineDepth>18130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18128</Latency>
<AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
<IterationLatency>1133</IterationLatency>
<PipelineDepth>1133</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_6</Name>
<TripCount>5</TripCount>
<Latency>90</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_3_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_dout</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_empty_n</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_7_x0223_read</name>
<Object>fifo_C_drain_PE_3_7_x0223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>294689</Best-caseLatency>
<Average-caseLatency>294689</Average-caseLatency>
<Worst-caseLatency>294689</Worst-caseLatency>
<Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>294689</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>294688</Latency>
<AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
<IterationLatency>18418</IterationLatency>
<PipelineDepth>18418</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18416</Latency>
<AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
<IterationLatency>1151</IterationLatency>
<PipelineDepth>1151</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_6</Name>
<TripCount>6</TripCount>
<Latency>108</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_dout</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_empty_n</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_7_x0222_read</name>
<Object>fifo_C_drain_PE_2_7_x0222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<PipelineDepth>18706</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<PipelineDepth>1169</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_6</Name>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>468</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_dout</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_empty_n</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_7_x0221_read</name>
<Object>fifo_C_drain_PE_1_7_x0221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>303905</Best-caseLatency>
<Average-caseLatency>303905</Average-caseLatency>
<Worst-caseLatency>303905</Worst-caseLatency>
<Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>303905</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>303904</Latency>
<AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
<IterationLatency>18994</IterationLatency>
<PipelineDepth>18994</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18992</Latency>
<AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
<IterationLatency>1187</IterationLatency>
<PipelineDepth>1187</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
<C_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
<Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
</C_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>472</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>638</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_dout</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_empty_n</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_7_x0220_read</name>
<Object>fifo_C_drain_PE_0_7_x0220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37409</Best-caseLatency>
<Average-caseLatency>37409</Average-caseLatency>
<Worst-caseLatency>37409</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37409</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_boundary_x0_loop_1>
<Name>C_drain_IO_L2_out_boundary_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>37408</Latency>
<AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
<IterationLatency>2338</IterationLatency>
<PipelineDepth>2338</PipelineDepth>
<C_drain_IO_L2_out_boundary_x0_loop_2>
<Name>C_drain_IO_L2_out_boundary_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>2336</Latency>
<AbsoluteTimeLatency>7.786 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_boundary_x0_loop_4>
<Name>C_drain_IO_L2_out_boundary_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_boundary_x0_loop_5>
<Name>C_drain_IO_L2_out_boundary_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_boundary_x0_loop_5>
</C_drain_IO_L2_out_boundary_x0_loop_4>
</C_drain_IO_L2_out_boundary_x0_loop_2>
</C_drain_IO_L2_out_boundary_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>43</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>190</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>75297</Best-caseLatency>
<Average-caseLatency>75297</Average-caseLatency>
<Worst-caseLatency>75297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.251 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.251 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.251 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>75297</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_6_x0_loop_1>
<Name>C_drain_IO_L2_out_6_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>75296</Latency>
<AbsoluteTimeLatency>0.251 ms</AbsoluteTimeLatency>
<IterationLatency>4706</IterationLatency>
<PipelineDepth>4706</PipelineDepth>
<C_drain_IO_L2_out_6_x0_loop_2>
<Name>C_drain_IO_L2_out_6_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>4704</Latency>
<AbsoluteTimeLatency>15.678 us</AbsoluteTimeLatency>
<IterationLatency>294</IterationLatency>
<PipelineDepth>294</PipelineDepth>
<C_drain_IO_L2_out_6_x0_loop_3>
<Name>C_drain_IO_L2_out_6_x0_loop_3</Name>
<TripCount>2</TripCount>
<Latency>292</Latency>
<AbsoluteTimeLatency>0.973 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_6_x0_loop_4>
<Name>C_drain_IO_L2_out_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_6_x0_loop_5>
<Name>C_drain_IO_L2_out_6_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_6_x0_loop_5>
</C_drain_IO_L2_out_6_x0_loop_4>
<C_drain_IO_L2_out_6_x0_loop_6>
<Name>C_drain_IO_L2_out_6_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_6_x0_loop_7>
<Name>C_drain_IO_L2_out_6_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_6_x0_loop_7>
</C_drain_IO_L2_out_6_x0_loop_6>
</C_drain_IO_L2_out_6_x0_loop_3>
</C_drain_IO_L2_out_6_x0_loop_2>
</C_drain_IO_L2_out_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>112673</Best-caseLatency>
<Average-caseLatency>112673</Average-caseLatency>
<Worst-caseLatency>112673</Worst-caseLatency>
<Best-caseRealTimeLatency>0.376 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.376 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.376 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>112673</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_5_x0_loop_1>
<Name>C_drain_IO_L2_out_5_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>112672</Latency>
<AbsoluteTimeLatency>0.376 ms</AbsoluteTimeLatency>
<IterationLatency>7042</IterationLatency>
<PipelineDepth>7042</PipelineDepth>
<C_drain_IO_L2_out_5_x0_loop_2>
<Name>C_drain_IO_L2_out_5_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>7040</Latency>
<AbsoluteTimeLatency>23.464 us</AbsoluteTimeLatency>
<IterationLatency>440</IterationLatency>
<PipelineDepth>440</PipelineDepth>
<C_drain_IO_L2_out_5_x0_loop_3>
<Name>C_drain_IO_L2_out_5_x0_loop_3</Name>
<TripCount>3</TripCount>
<Latency>438</Latency>
<AbsoluteTimeLatency>1.460 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_5_x0_loop_4>
<Name>C_drain_IO_L2_out_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_5_x0_loop_5>
<Name>C_drain_IO_L2_out_5_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_5_x0_loop_5>
</C_drain_IO_L2_out_5_x0_loop_4>
<C_drain_IO_L2_out_5_x0_loop_6>
<Name>C_drain_IO_L2_out_5_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_5_x0_loop_7>
<Name>C_drain_IO_L2_out_5_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_5_x0_loop_7>
</C_drain_IO_L2_out_5_x0_loop_6>
</C_drain_IO_L2_out_5_x0_loop_3>
</C_drain_IO_L2_out_5_x0_loop_2>
</C_drain_IO_L2_out_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>150049</Best-caseLatency>
<Average-caseLatency>150049</Average-caseLatency>
<Worst-caseLatency>150049</Worst-caseLatency>
<Best-caseRealTimeLatency>0.500 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.500 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.500 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>150049</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_4_x0_loop_1>
<Name>C_drain_IO_L2_out_4_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>150048</Latency>
<AbsoluteTimeLatency>0.500 ms</AbsoluteTimeLatency>
<IterationLatency>9378</IterationLatency>
<PipelineDepth>9378</PipelineDepth>
<C_drain_IO_L2_out_4_x0_loop_2>
<Name>C_drain_IO_L2_out_4_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>9376</Latency>
<AbsoluteTimeLatency>31.250 us</AbsoluteTimeLatency>
<IterationLatency>586</IterationLatency>
<PipelineDepth>586</PipelineDepth>
<C_drain_IO_L2_out_4_x0_loop_3>
<Name>C_drain_IO_L2_out_4_x0_loop_3</Name>
<TripCount>4</TripCount>
<Latency>584</Latency>
<AbsoluteTimeLatency>1.946 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_4_x0_loop_4>
<Name>C_drain_IO_L2_out_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_4_x0_loop_5>
<Name>C_drain_IO_L2_out_4_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_4_x0_loop_5>
</C_drain_IO_L2_out_4_x0_loop_4>
<C_drain_IO_L2_out_4_x0_loop_6>
<Name>C_drain_IO_L2_out_4_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_4_x0_loop_7>
<Name>C_drain_IO_L2_out_4_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_4_x0_loop_7>
</C_drain_IO_L2_out_4_x0_loop_6>
</C_drain_IO_L2_out_4_x0_loop_3>
</C_drain_IO_L2_out_4_x0_loop_2>
</C_drain_IO_L2_out_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>187425</Best-caseLatency>
<Average-caseLatency>187425</Average-caseLatency>
<Worst-caseLatency>187425</Worst-caseLatency>
<Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>187425</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_3_x0_loop_1>
<Name>C_drain_IO_L2_out_3_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>187424</Latency>
<AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
<IterationLatency>11714</IterationLatency>
<PipelineDepth>11714</PipelineDepth>
<C_drain_IO_L2_out_3_x0_loop_2>
<Name>C_drain_IO_L2_out_3_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>11712</Latency>
<AbsoluteTimeLatency>39.036 us</AbsoluteTimeLatency>
<IterationLatency>732</IterationLatency>
<PipelineDepth>732</PipelineDepth>
<C_drain_IO_L2_out_3_x0_loop_3>
<Name>C_drain_IO_L2_out_3_x0_loop_3</Name>
<TripCount>5</TripCount>
<Latency>730</Latency>
<AbsoluteTimeLatency>2.433 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_3_x0_loop_4>
<Name>C_drain_IO_L2_out_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_3_x0_loop_5>
<Name>C_drain_IO_L2_out_3_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_3_x0_loop_5>
</C_drain_IO_L2_out_3_x0_loop_4>
<C_drain_IO_L2_out_3_x0_loop_6>
<Name>C_drain_IO_L2_out_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_3_x0_loop_7>
<Name>C_drain_IO_L2_out_3_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_3_x0_loop_7>
</C_drain_IO_L2_out_3_x0_loop_6>
</C_drain_IO_L2_out_3_x0_loop_3>
</C_drain_IO_L2_out_3_x0_loop_2>
</C_drain_IO_L2_out_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>224801</Best-caseLatency>
<Average-caseLatency>224801</Average-caseLatency>
<Worst-caseLatency>224801</Worst-caseLatency>
<Best-caseRealTimeLatency>0.749 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.749 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.749 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>224801</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_2_x0_loop_1>
<Name>C_drain_IO_L2_out_2_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>224800</Latency>
<AbsoluteTimeLatency>0.749 ms</AbsoluteTimeLatency>
<IterationLatency>14050</IterationLatency>
<PipelineDepth>14050</PipelineDepth>
<C_drain_IO_L2_out_2_x0_loop_2>
<Name>C_drain_IO_L2_out_2_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>14048</Latency>
<AbsoluteTimeLatency>46.822 us</AbsoluteTimeLatency>
<IterationLatency>878</IterationLatency>
<PipelineDepth>878</PipelineDepth>
<C_drain_IO_L2_out_2_x0_loop_3>
<Name>C_drain_IO_L2_out_2_x0_loop_3</Name>
<TripCount>6</TripCount>
<Latency>876</Latency>
<AbsoluteTimeLatency>2.920 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_2_x0_loop_4>
<Name>C_drain_IO_L2_out_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_2_x0_loop_5>
<Name>C_drain_IO_L2_out_2_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_2_x0_loop_5>
</C_drain_IO_L2_out_2_x0_loop_4>
<C_drain_IO_L2_out_2_x0_loop_6>
<Name>C_drain_IO_L2_out_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_2_x0_loop_7>
<Name>C_drain_IO_L2_out_2_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_2_x0_loop_7>
</C_drain_IO_L2_out_2_x0_loop_6>
</C_drain_IO_L2_out_2_x0_loop_3>
</C_drain_IO_L2_out_2_x0_loop_2>
</C_drain_IO_L2_out_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>262177</Best-caseLatency>
<Average-caseLatency>262177</Average-caseLatency>
<Worst-caseLatency>262177</Worst-caseLatency>
<Best-caseRealTimeLatency>0.874 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.874 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.874 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>262177</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_1_x0_loop_1>
<Name>C_drain_IO_L2_out_1_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>262176</Latency>
<AbsoluteTimeLatency>0.874 ms</AbsoluteTimeLatency>
<IterationLatency>16386</IterationLatency>
<PipelineDepth>16386</PipelineDepth>
<C_drain_IO_L2_out_1_x0_loop_2>
<Name>C_drain_IO_L2_out_1_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16384</Latency>
<AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
<IterationLatency>1024</IterationLatency>
<PipelineDepth>1024</PipelineDepth>
<C_drain_IO_L2_out_1_x0_loop_3>
<Name>C_drain_IO_L2_out_1_x0_loop_3</Name>
<TripCount>7</TripCount>
<Latency>1022</Latency>
<AbsoluteTimeLatency>3.406 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_1_x0_loop_4>
<Name>C_drain_IO_L2_out_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_1_x0_loop_5>
<Name>C_drain_IO_L2_out_1_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_1_x0_loop_5>
</C_drain_IO_L2_out_1_x0_loop_4>
<C_drain_IO_L2_out_1_x0_loop_6>
<Name>C_drain_IO_L2_out_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_1_x0_loop_7>
<Name>C_drain_IO_L2_out_1_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_1_x0_loop_7>
</C_drain_IO_L2_out_1_x0_loop_6>
</C_drain_IO_L2_out_1_x0_loop_3>
</C_drain_IO_L2_out_1_x0_loop_2>
</C_drain_IO_L2_out_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299553</Best-caseLatency>
<Average-caseLatency>299553</Average-caseLatency>
<Worst-caseLatency>299553</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299553</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_0_x0_loop_1>
<Name>C_drain_IO_L2_out_0_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299552</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18722</IterationLatency>
<PipelineDepth>18722</PipelineDepth>
<C_drain_IO_L2_out_0_x0_loop_2>
<Name>C_drain_IO_L2_out_0_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18720</Latency>
<AbsoluteTimeLatency>62.394 us</AbsoluteTimeLatency>
<IterationLatency>1170</IterationLatency>
<PipelineDepth>1170</PipelineDepth>
<C_drain_IO_L2_out_0_x0_loop_3>
<Name>C_drain_IO_L2_out_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1168</Latency>
<AbsoluteTimeLatency>3.893 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L2_out_0_x0_loop_4>
<Name>C_drain_IO_L2_out_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_0_x0_loop_5>
<Name>C_drain_IO_L2_out_0_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_0_x0_loop_5>
</C_drain_IO_L2_out_0_x0_loop_4>
<C_drain_IO_L2_out_0_x0_loop_6>
<Name>C_drain_IO_L2_out_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L2_out_0_x0_loop_7>
<Name>C_drain_IO_L2_out_0_x0_loop_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_0_x0_loop_7>
</C_drain_IO_L2_out_0_x0_loop_6>
</C_drain_IO_L2_out_0_x0_loop_3>
</C_drain_IO_L2_out_0_x0_loop_2>
</C_drain_IO_L2_out_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>71</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>331</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L3_out_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>299553</Best-caseLatency>
<Average-caseLatency>299553</Average-caseLatency>
<Worst-caseLatency>299553</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>299553</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L3_out_x0_loop_1>
<Name>C_drain_IO_L3_out_x0_loop_1</Name>
<TripCount>16</TripCount>
<Latency>299552</Latency>
<AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
<IterationLatency>18722</IterationLatency>
<PipelineDepth>18722</PipelineDepth>
<C_drain_IO_L3_out_x0_loop_2>
<Name>C_drain_IO_L3_out_x0_loop_2</Name>
<TripCount>16</TripCount>
<Latency>18720</Latency>
<AbsoluteTimeLatency>62.394 us</AbsoluteTimeLatency>
<IterationLatency>1170</IterationLatency>
<PipelineDepth>1170</PipelineDepth>
<C_drain_IO_L3_out_x0_loop_3>
<Name>C_drain_IO_L3_out_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1168</Latency>
<AbsoluteTimeLatency>3.893 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_drain_IO_L3_out_x0_loop_4>
<Name>C_drain_IO_L3_out_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_drain_IO_L3_out_x0_loop_5>
<Name>C_drain_IO_L3_out_x0_loop_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L3_out_x0_loop_5>
</C_drain_IO_L3_out_x0_loop_4>
</C_drain_IO_L3_out_x0_loop_3>
</C_drain_IO_L3_out_x0_loop_2>
</C_drain_IO_L3_out_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>52</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>226</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_out_din</name>
<Object>fifo_C_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_out_full_n</name>
<Object>fifo_C_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_out_write</name>
<Object>fifo_C_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_dout</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_empty_n</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_read</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L3_out_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>53318</Best-caseLatency>
<Average-caseLatency>53318</Average-caseLatency>
<Worst-caseLatency>53318</Worst-caseLatency>
<Best-caseRealTimeLatency>0.178 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.178 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.178 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>53318</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L3_out_serialize_x0_loop_1>
<Name>C_drain_IO_L3_out_serialize_x0_loop_1</Name>
<TripCount>4096</TripCount>
<Latency>53248</Latency>
<AbsoluteTimeLatency>0.177 ms</AbsoluteTimeLatency>
<IterationLatency>13</IterationLatency>
<PipelineDepth>13</PipelineDepth>
<C_drain_IO_L3_out_serialize_x0_loop_2>
<Name>C_drain_IO_L3_out_serialize_x0_loop_2</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L3_out_serialize_x0_loop_2>
</C_drain_IO_L3_out_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>810</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>645</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_dout</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_empty_n</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_read</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1908789</Best-caseLatency>
<Average-caseLatency>1908789</Average-caseLatency>
<Worst-caseLatency>1991291</Worst-caseLatency>
<Best-caseRealTimeLatency>6.362 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.362 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.637 ms</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>
<range>
<min>1270395</min>
<max>1991291</max>
</range>
</DataflowPipelineThroughput>
<PipelineInitiationInterval>1270395 ~ 1991291</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>176</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>3</UTIL_BRAM>
<DSP>2048</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>16</UTIL_DSP>
<FF>352505</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>10</UTIL_FF>
<LUT>229204</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>13</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>119</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ap_vld</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>top</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2466202</Best-caseLatency>
<Average-caseLatency>2466202</Average-caseLatency>
<Worst-caseLatency>2548704</Worst-caseLatency>
<Best-caseRealTimeLatency>8.220 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>8.220 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>8.495 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2466203 ~ 2548705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>266</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>2192</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>17</UTIL_DSP>
<FF>364418</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>10</UTIL_FF>
<LUT>240832</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>13</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
<FIFOInst>
<Name>fifo_A_A_IO_L3_in_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L3_in_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L3_out_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_90</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
</FIFOInformation>

</profile>
