// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_dataflow_in_loop_TRA_1_HH_
#define _a0_dataflow_in_loop_TRA_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_dataflow_in_loop_TRA_2.h"
#include "a0_dataflow_in_loop_TRA_1_1.h"
#include "a0_aesl_mux_load_4_1125.h"
#include "a0_READ_TRAINING_DATA_p.h"
#include "a0_compute.h"
#include "a0_dataflow_in_loop_IfE.h"
#include "a0_fifo_w13_d2_A.h"
#include "a0_fifo_w8_d2_A.h"
#include "a0_start_for_dataflobek.h"

namespace ap_rtl {

struct a0_dataflow_in_loop_TRA_1 : public sc_module {
    // Port declarations 372
    sc_in< sc_lv<13> > training_id;
    sc_in< sc_lv<64> > data_V_dout;
    sc_in< sc_logic > data_V_empty_n;
    sc_out< sc_logic > data_V_read;
    sc_out< sc_lv<11> > label_local_V_0_address0;
    sc_out< sc_logic > label_local_V_0_ce0;
    sc_out< sc_lv<8> > label_local_V_0_d0;
    sc_in< sc_lv<8> > label_local_V_0_q0;
    sc_out< sc_logic > label_local_V_0_we0;
    sc_out< sc_lv<11> > label_local_V_0_address1;
    sc_out< sc_logic > label_local_V_0_ce1;
    sc_out< sc_lv<8> > label_local_V_0_d1;
    sc_in< sc_lv<8> > label_local_V_0_q1;
    sc_out< sc_logic > label_local_V_0_we1;
    sc_out< sc_lv<11> > label_local_V_1_address0;
    sc_out< sc_logic > label_local_V_1_ce0;
    sc_out< sc_lv<8> > label_local_V_1_d0;
    sc_in< sc_lv<8> > label_local_V_1_q0;
    sc_out< sc_logic > label_local_V_1_we0;
    sc_out< sc_lv<11> > label_local_V_1_address1;
    sc_out< sc_logic > label_local_V_1_ce1;
    sc_out< sc_lv<8> > label_local_V_1_d1;
    sc_in< sc_lv<8> > label_local_V_1_q1;
    sc_out< sc_logic > label_local_V_1_we1;
    sc_out< sc_lv<11> > label_local_V_2_address0;
    sc_out< sc_logic > label_local_V_2_ce0;
    sc_out< sc_lv<8> > label_local_V_2_d0;
    sc_in< sc_lv<8> > label_local_V_2_q0;
    sc_out< sc_logic > label_local_V_2_we0;
    sc_out< sc_lv<11> > label_local_V_2_address1;
    sc_out< sc_logic > label_local_V_2_ce1;
    sc_out< sc_lv<8> > label_local_V_2_d1;
    sc_in< sc_lv<8> > label_local_V_2_q1;
    sc_out< sc_logic > label_local_V_2_we1;
    sc_out< sc_lv<11> > label_local_V_3_address0;
    sc_out< sc_logic > label_local_V_3_ce0;
    sc_out< sc_lv<8> > label_local_V_3_d0;
    sc_in< sc_lv<8> > label_local_V_3_q0;
    sc_out< sc_logic > label_local_V_3_we0;
    sc_out< sc_lv<11> > label_local_V_3_address1;
    sc_out< sc_logic > label_local_V_3_ce1;
    sc_out< sc_lv<8> > label_local_V_3_d1;
    sc_in< sc_lv<8> > label_local_V_3_q1;
    sc_out< sc_logic > label_local_V_3_we1;
    sc_out< sc_lv<5> > theta_local_V_0_address0;
    sc_out< sc_logic > theta_local_V_0_ce0;
    sc_out< sc_lv<32> > theta_local_V_0_d0;
    sc_in< sc_lv<32> > theta_local_V_0_q0;
    sc_out< sc_logic > theta_local_V_0_we0;
    sc_out< sc_lv<5> > theta_local_V_0_address1;
    sc_out< sc_logic > theta_local_V_0_ce1;
    sc_out< sc_lv<32> > theta_local_V_0_d1;
    sc_in< sc_lv<32> > theta_local_V_0_q1;
    sc_out< sc_logic > theta_local_V_0_we1;
    sc_out< sc_lv<5> > theta_local_V_1_address0;
    sc_out< sc_logic > theta_local_V_1_ce0;
    sc_out< sc_lv<32> > theta_local_V_1_d0;
    sc_in< sc_lv<32> > theta_local_V_1_q0;
    sc_out< sc_logic > theta_local_V_1_we0;
    sc_out< sc_lv<5> > theta_local_V_1_address1;
    sc_out< sc_logic > theta_local_V_1_ce1;
    sc_out< sc_lv<32> > theta_local_V_1_d1;
    sc_in< sc_lv<32> > theta_local_V_1_q1;
    sc_out< sc_logic > theta_local_V_1_we1;
    sc_out< sc_lv<5> > theta_local_V_2_address0;
    sc_out< sc_logic > theta_local_V_2_ce0;
    sc_out< sc_lv<32> > theta_local_V_2_d0;
    sc_in< sc_lv<32> > theta_local_V_2_q0;
    sc_out< sc_logic > theta_local_V_2_we0;
    sc_out< sc_lv<5> > theta_local_V_2_address1;
    sc_out< sc_logic > theta_local_V_2_ce1;
    sc_out< sc_lv<32> > theta_local_V_2_d1;
    sc_in< sc_lv<32> > theta_local_V_2_q1;
    sc_out< sc_logic > theta_local_V_2_we1;
    sc_out< sc_lv<5> > theta_local_V_3_address0;
    sc_out< sc_logic > theta_local_V_3_ce0;
    sc_out< sc_lv<32> > theta_local_V_3_d0;
    sc_in< sc_lv<32> > theta_local_V_3_q0;
    sc_out< sc_logic > theta_local_V_3_we0;
    sc_out< sc_lv<5> > theta_local_V_3_address1;
    sc_out< sc_logic > theta_local_V_3_ce1;
    sc_out< sc_lv<32> > theta_local_V_3_d1;
    sc_in< sc_lv<32> > theta_local_V_3_q1;
    sc_out< sc_logic > theta_local_V_3_we1;
    sc_out< sc_lv<5> > theta_local_V_4_address0;
    sc_out< sc_logic > theta_local_V_4_ce0;
    sc_out< sc_lv<32> > theta_local_V_4_d0;
    sc_in< sc_lv<32> > theta_local_V_4_q0;
    sc_out< sc_logic > theta_local_V_4_we0;
    sc_out< sc_lv<5> > theta_local_V_4_address1;
    sc_out< sc_logic > theta_local_V_4_ce1;
    sc_out< sc_lv<32> > theta_local_V_4_d1;
    sc_in< sc_lv<32> > theta_local_V_4_q1;
    sc_out< sc_logic > theta_local_V_4_we1;
    sc_out< sc_lv<5> > theta_local_V_5_address0;
    sc_out< sc_logic > theta_local_V_5_ce0;
    sc_out< sc_lv<32> > theta_local_V_5_d0;
    sc_in< sc_lv<32> > theta_local_V_5_q0;
    sc_out< sc_logic > theta_local_V_5_we0;
    sc_out< sc_lv<5> > theta_local_V_5_address1;
    sc_out< sc_logic > theta_local_V_5_ce1;
    sc_out< sc_lv<32> > theta_local_V_5_d1;
    sc_in< sc_lv<32> > theta_local_V_5_q1;
    sc_out< sc_logic > theta_local_V_5_we1;
    sc_out< sc_lv<5> > theta_local_V_6_address0;
    sc_out< sc_logic > theta_local_V_6_ce0;
    sc_out< sc_lv<32> > theta_local_V_6_d0;
    sc_in< sc_lv<32> > theta_local_V_6_q0;
    sc_out< sc_logic > theta_local_V_6_we0;
    sc_out< sc_lv<5> > theta_local_V_6_address1;
    sc_out< sc_logic > theta_local_V_6_ce1;
    sc_out< sc_lv<32> > theta_local_V_6_d1;
    sc_in< sc_lv<32> > theta_local_V_6_q1;
    sc_out< sc_logic > theta_local_V_6_we1;
    sc_out< sc_lv<5> > theta_local_V_7_address0;
    sc_out< sc_logic > theta_local_V_7_ce0;
    sc_out< sc_lv<32> > theta_local_V_7_d0;
    sc_in< sc_lv<32> > theta_local_V_7_q0;
    sc_out< sc_logic > theta_local_V_7_we0;
    sc_out< sc_lv<5> > theta_local_V_7_address1;
    sc_out< sc_logic > theta_local_V_7_ce1;
    sc_out< sc_lv<32> > theta_local_V_7_d1;
    sc_in< sc_lv<32> > theta_local_V_7_q1;
    sc_out< sc_logic > theta_local_V_7_we1;
    sc_out< sc_lv<5> > theta_local_V_8_address0;
    sc_out< sc_logic > theta_local_V_8_ce0;
    sc_out< sc_lv<32> > theta_local_V_8_d0;
    sc_in< sc_lv<32> > theta_local_V_8_q0;
    sc_out< sc_logic > theta_local_V_8_we0;
    sc_out< sc_lv<5> > theta_local_V_8_address1;
    sc_out< sc_logic > theta_local_V_8_ce1;
    sc_out< sc_lv<32> > theta_local_V_8_d1;
    sc_in< sc_lv<32> > theta_local_V_8_q1;
    sc_out< sc_logic > theta_local_V_8_we1;
    sc_out< sc_lv<5> > theta_local_V_9_address0;
    sc_out< sc_logic > theta_local_V_9_ce0;
    sc_out< sc_lv<32> > theta_local_V_9_d0;
    sc_in< sc_lv<32> > theta_local_V_9_q0;
    sc_out< sc_logic > theta_local_V_9_we0;
    sc_out< sc_lv<5> > theta_local_V_9_address1;
    sc_out< sc_logic > theta_local_V_9_ce1;
    sc_out< sc_lv<32> > theta_local_V_9_d1;
    sc_in< sc_lv<32> > theta_local_V_9_q1;
    sc_out< sc_logic > theta_local_V_9_we1;
    sc_out< sc_lv<5> > theta_local_V_10_address0;
    sc_out< sc_logic > theta_local_V_10_ce0;
    sc_out< sc_lv<32> > theta_local_V_10_d0;
    sc_in< sc_lv<32> > theta_local_V_10_q0;
    sc_out< sc_logic > theta_local_V_10_we0;
    sc_out< sc_lv<5> > theta_local_V_10_address1;
    sc_out< sc_logic > theta_local_V_10_ce1;
    sc_out< sc_lv<32> > theta_local_V_10_d1;
    sc_in< sc_lv<32> > theta_local_V_10_q1;
    sc_out< sc_logic > theta_local_V_10_we1;
    sc_out< sc_lv<5> > theta_local_V_11_address0;
    sc_out< sc_logic > theta_local_V_11_ce0;
    sc_out< sc_lv<32> > theta_local_V_11_d0;
    sc_in< sc_lv<32> > theta_local_V_11_q0;
    sc_out< sc_logic > theta_local_V_11_we0;
    sc_out< sc_lv<5> > theta_local_V_11_address1;
    sc_out< sc_logic > theta_local_V_11_ce1;
    sc_out< sc_lv<32> > theta_local_V_11_d1;
    sc_in< sc_lv<32> > theta_local_V_11_q1;
    sc_out< sc_logic > theta_local_V_11_we1;
    sc_out< sc_lv<5> > theta_local_V_12_address0;
    sc_out< sc_logic > theta_local_V_12_ce0;
    sc_out< sc_lv<32> > theta_local_V_12_d0;
    sc_in< sc_lv<32> > theta_local_V_12_q0;
    sc_out< sc_logic > theta_local_V_12_we0;
    sc_out< sc_lv<5> > theta_local_V_12_address1;
    sc_out< sc_logic > theta_local_V_12_ce1;
    sc_out< sc_lv<32> > theta_local_V_12_d1;
    sc_in< sc_lv<32> > theta_local_V_12_q1;
    sc_out< sc_logic > theta_local_V_12_we1;
    sc_out< sc_lv<5> > theta_local_V_13_address0;
    sc_out< sc_logic > theta_local_V_13_ce0;
    sc_out< sc_lv<32> > theta_local_V_13_d0;
    sc_in< sc_lv<32> > theta_local_V_13_q0;
    sc_out< sc_logic > theta_local_V_13_we0;
    sc_out< sc_lv<5> > theta_local_V_13_address1;
    sc_out< sc_logic > theta_local_V_13_ce1;
    sc_out< sc_lv<32> > theta_local_V_13_d1;
    sc_in< sc_lv<32> > theta_local_V_13_q1;
    sc_out< sc_logic > theta_local_V_13_we1;
    sc_out< sc_lv<5> > theta_local_V_14_address0;
    sc_out< sc_logic > theta_local_V_14_ce0;
    sc_out< sc_lv<32> > theta_local_V_14_d0;
    sc_in< sc_lv<32> > theta_local_V_14_q0;
    sc_out< sc_logic > theta_local_V_14_we0;
    sc_out< sc_lv<5> > theta_local_V_14_address1;
    sc_out< sc_logic > theta_local_V_14_ce1;
    sc_out< sc_lv<32> > theta_local_V_14_d1;
    sc_in< sc_lv<32> > theta_local_V_14_q1;
    sc_out< sc_logic > theta_local_V_14_we1;
    sc_out< sc_lv<5> > theta_local_V_15_address0;
    sc_out< sc_logic > theta_local_V_15_ce0;
    sc_out< sc_lv<32> > theta_local_V_15_d0;
    sc_in< sc_lv<32> > theta_local_V_15_q0;
    sc_out< sc_logic > theta_local_V_15_we0;
    sc_out< sc_lv<5> > theta_local_V_15_address1;
    sc_out< sc_logic > theta_local_V_15_ce1;
    sc_out< sc_lv<32> > theta_local_V_15_d1;
    sc_in< sc_lv<32> > theta_local_V_15_q1;
    sc_out< sc_logic > theta_local_V_15_we1;
    sc_out< sc_lv<5> > theta_local_V_16_address0;
    sc_out< sc_logic > theta_local_V_16_ce0;
    sc_out< sc_lv<32> > theta_local_V_16_d0;
    sc_in< sc_lv<32> > theta_local_V_16_q0;
    sc_out< sc_logic > theta_local_V_16_we0;
    sc_out< sc_lv<5> > theta_local_V_16_address1;
    sc_out< sc_logic > theta_local_V_16_ce1;
    sc_out< sc_lv<32> > theta_local_V_16_d1;
    sc_in< sc_lv<32> > theta_local_V_16_q1;
    sc_out< sc_logic > theta_local_V_16_we1;
    sc_out< sc_lv<5> > theta_local_V_17_address0;
    sc_out< sc_logic > theta_local_V_17_ce0;
    sc_out< sc_lv<32> > theta_local_V_17_d0;
    sc_in< sc_lv<32> > theta_local_V_17_q0;
    sc_out< sc_logic > theta_local_V_17_we0;
    sc_out< sc_lv<5> > theta_local_V_17_address1;
    sc_out< sc_logic > theta_local_V_17_ce1;
    sc_out< sc_lv<32> > theta_local_V_17_d1;
    sc_in< sc_lv<32> > theta_local_V_17_q1;
    sc_out< sc_logic > theta_local_V_17_we1;
    sc_out< sc_lv<5> > theta_local_V_18_address0;
    sc_out< sc_logic > theta_local_V_18_ce0;
    sc_out< sc_lv<32> > theta_local_V_18_d0;
    sc_in< sc_lv<32> > theta_local_V_18_q0;
    sc_out< sc_logic > theta_local_V_18_we0;
    sc_out< sc_lv<5> > theta_local_V_18_address1;
    sc_out< sc_logic > theta_local_V_18_ce1;
    sc_out< sc_lv<32> > theta_local_V_18_d1;
    sc_in< sc_lv<32> > theta_local_V_18_q1;
    sc_out< sc_logic > theta_local_V_18_we1;
    sc_out< sc_lv<5> > theta_local_V_19_address0;
    sc_out< sc_logic > theta_local_V_19_ce0;
    sc_out< sc_lv<32> > theta_local_V_19_d0;
    sc_in< sc_lv<32> > theta_local_V_19_q0;
    sc_out< sc_logic > theta_local_V_19_we0;
    sc_out< sc_lv<5> > theta_local_V_19_address1;
    sc_out< sc_logic > theta_local_V_19_ce1;
    sc_out< sc_lv<32> > theta_local_V_19_d1;
    sc_in< sc_lv<32> > theta_local_V_19_q1;
    sc_out< sc_logic > theta_local_V_19_we1;
    sc_out< sc_lv<5> > theta_local_V_20_address0;
    sc_out< sc_logic > theta_local_V_20_ce0;
    sc_out< sc_lv<32> > theta_local_V_20_d0;
    sc_in< sc_lv<32> > theta_local_V_20_q0;
    sc_out< sc_logic > theta_local_V_20_we0;
    sc_out< sc_lv<5> > theta_local_V_20_address1;
    sc_out< sc_logic > theta_local_V_20_ce1;
    sc_out< sc_lv<32> > theta_local_V_20_d1;
    sc_in< sc_lv<32> > theta_local_V_20_q1;
    sc_out< sc_logic > theta_local_V_20_we1;
    sc_out< sc_lv<5> > theta_local_V_21_address0;
    sc_out< sc_logic > theta_local_V_21_ce0;
    sc_out< sc_lv<32> > theta_local_V_21_d0;
    sc_in< sc_lv<32> > theta_local_V_21_q0;
    sc_out< sc_logic > theta_local_V_21_we0;
    sc_out< sc_lv<5> > theta_local_V_21_address1;
    sc_out< sc_logic > theta_local_V_21_ce1;
    sc_out< sc_lv<32> > theta_local_V_21_d1;
    sc_in< sc_lv<32> > theta_local_V_21_q1;
    sc_out< sc_logic > theta_local_V_21_we1;
    sc_out< sc_lv<5> > theta_local_V_22_address0;
    sc_out< sc_logic > theta_local_V_22_ce0;
    sc_out< sc_lv<32> > theta_local_V_22_d0;
    sc_in< sc_lv<32> > theta_local_V_22_q0;
    sc_out< sc_logic > theta_local_V_22_we0;
    sc_out< sc_lv<5> > theta_local_V_22_address1;
    sc_out< sc_logic > theta_local_V_22_ce1;
    sc_out< sc_lv<32> > theta_local_V_22_d1;
    sc_in< sc_lv<32> > theta_local_V_22_q1;
    sc_out< sc_logic > theta_local_V_22_we1;
    sc_out< sc_lv<5> > theta_local_V_23_address0;
    sc_out< sc_logic > theta_local_V_23_ce0;
    sc_out< sc_lv<32> > theta_local_V_23_d0;
    sc_in< sc_lv<32> > theta_local_V_23_q0;
    sc_out< sc_logic > theta_local_V_23_we0;
    sc_out< sc_lv<5> > theta_local_V_23_address1;
    sc_out< sc_logic > theta_local_V_23_ce1;
    sc_out< sc_lv<32> > theta_local_V_23_d1;
    sc_in< sc_lv<32> > theta_local_V_23_q1;
    sc_out< sc_logic > theta_local_V_23_we1;
    sc_out< sc_lv<5> > theta_local_V_24_address0;
    sc_out< sc_logic > theta_local_V_24_ce0;
    sc_out< sc_lv<32> > theta_local_V_24_d0;
    sc_in< sc_lv<32> > theta_local_V_24_q0;
    sc_out< sc_logic > theta_local_V_24_we0;
    sc_out< sc_lv<5> > theta_local_V_24_address1;
    sc_out< sc_logic > theta_local_V_24_ce1;
    sc_out< sc_lv<32> > theta_local_V_24_d1;
    sc_in< sc_lv<32> > theta_local_V_24_q1;
    sc_out< sc_logic > theta_local_V_24_we1;
    sc_out< sc_lv<5> > theta_local_V_25_address0;
    sc_out< sc_logic > theta_local_V_25_ce0;
    sc_out< sc_lv<32> > theta_local_V_25_d0;
    sc_in< sc_lv<32> > theta_local_V_25_q0;
    sc_out< sc_logic > theta_local_V_25_we0;
    sc_out< sc_lv<5> > theta_local_V_25_address1;
    sc_out< sc_logic > theta_local_V_25_ce1;
    sc_out< sc_lv<32> > theta_local_V_25_d1;
    sc_in< sc_lv<32> > theta_local_V_25_q1;
    sc_out< sc_logic > theta_local_V_25_we1;
    sc_out< sc_lv<5> > theta_local_V_26_address0;
    sc_out< sc_logic > theta_local_V_26_ce0;
    sc_out< sc_lv<32> > theta_local_V_26_d0;
    sc_in< sc_lv<32> > theta_local_V_26_q0;
    sc_out< sc_logic > theta_local_V_26_we0;
    sc_out< sc_lv<5> > theta_local_V_26_address1;
    sc_out< sc_logic > theta_local_V_26_ce1;
    sc_out< sc_lv<32> > theta_local_V_26_d1;
    sc_in< sc_lv<32> > theta_local_V_26_q1;
    sc_out< sc_logic > theta_local_V_26_we1;
    sc_out< sc_lv<5> > theta_local_V_27_address0;
    sc_out< sc_logic > theta_local_V_27_ce0;
    sc_out< sc_lv<32> > theta_local_V_27_d0;
    sc_in< sc_lv<32> > theta_local_V_27_q0;
    sc_out< sc_logic > theta_local_V_27_we0;
    sc_out< sc_lv<5> > theta_local_V_27_address1;
    sc_out< sc_logic > theta_local_V_27_ce1;
    sc_out< sc_lv<32> > theta_local_V_27_d1;
    sc_in< sc_lv<32> > theta_local_V_27_q1;
    sc_out< sc_logic > theta_local_V_27_we1;
    sc_out< sc_lv<5> > theta_local_V_28_address0;
    sc_out< sc_logic > theta_local_V_28_ce0;
    sc_out< sc_lv<32> > theta_local_V_28_d0;
    sc_in< sc_lv<32> > theta_local_V_28_q0;
    sc_out< sc_logic > theta_local_V_28_we0;
    sc_out< sc_lv<5> > theta_local_V_28_address1;
    sc_out< sc_logic > theta_local_V_28_ce1;
    sc_out< sc_lv<32> > theta_local_V_28_d1;
    sc_in< sc_lv<32> > theta_local_V_28_q1;
    sc_out< sc_logic > theta_local_V_28_we1;
    sc_out< sc_lv<5> > theta_local_V_29_address0;
    sc_out< sc_logic > theta_local_V_29_ce0;
    sc_out< sc_lv<32> > theta_local_V_29_d0;
    sc_in< sc_lv<32> > theta_local_V_29_q0;
    sc_out< sc_logic > theta_local_V_29_we0;
    sc_out< sc_lv<5> > theta_local_V_29_address1;
    sc_out< sc_logic > theta_local_V_29_ce1;
    sc_out< sc_lv<32> > theta_local_V_29_d1;
    sc_in< sc_lv<32> > theta_local_V_29_q1;
    sc_out< sc_logic > theta_local_V_29_we1;
    sc_out< sc_lv<5> > theta_local_V_30_address0;
    sc_out< sc_logic > theta_local_V_30_ce0;
    sc_out< sc_lv<32> > theta_local_V_30_d0;
    sc_in< sc_lv<32> > theta_local_V_30_q0;
    sc_out< sc_logic > theta_local_V_30_we0;
    sc_out< sc_lv<5> > theta_local_V_30_address1;
    sc_out< sc_logic > theta_local_V_30_ce1;
    sc_out< sc_lv<32> > theta_local_V_30_d1;
    sc_in< sc_lv<32> > theta_local_V_30_q1;
    sc_out< sc_logic > theta_local_V_30_we1;
    sc_out< sc_lv<5> > theta_local_V_31_address0;
    sc_out< sc_logic > theta_local_V_31_ce0;
    sc_out< sc_lv<32> > theta_local_V_31_d0;
    sc_in< sc_lv<32> > theta_local_V_31_q0;
    sc_out< sc_logic > theta_local_V_31_we0;
    sc_out< sc_lv<5> > theta_local_V_31_address1;
    sc_out< sc_logic > theta_local_V_31_ce1;
    sc_out< sc_lv<32> > theta_local_V_31_d1;
    sc_in< sc_lv<32> > theta_local_V_31_q1;
    sc_out< sc_logic > theta_local_V_31_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > training_id_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<16> > ap_var_for_const2;


    // Module declarations
    a0_dataflow_in_loop_TRA_1(sc_module_name name);
    SC_HAS_PROCESS(a0_dataflow_in_loop_TRA_1);

    ~a0_dataflow_in_loop_TRA_1();

    sc_trace_file* mVcdFile;

    a0_dataflow_in_loop_TRA_2* dataflow_in_loop_TRA_2_U0;
    a0_dataflow_in_loop_TRA_1_1* dataflow_in_loop_TRA_1_1_U0;
    a0_aesl_mux_load_4_1125* aesl_mux_load_4_1125_U0;
    a0_READ_TRAINING_DATA_p* READ_TRAINING_DATA_p_U0;
    a0_compute* compute_U0;
    a0_dataflow_in_loop_IfE* training_instance_V_s_U;
    a0_dataflow_in_loop_IfE* training_instance_V_1_U;
    a0_dataflow_in_loop_IfE* training_instance_V_10_U;
    a0_dataflow_in_loop_IfE* training_instance_V_11_U;
    a0_dataflow_in_loop_IfE* training_instance_V_12_U;
    a0_dataflow_in_loop_IfE* training_instance_V_13_U;
    a0_dataflow_in_loop_IfE* training_instance_V_14_U;
    a0_dataflow_in_loop_IfE* training_instance_V_15_U;
    a0_dataflow_in_loop_IfE* training_instance_V_16_U;
    a0_dataflow_in_loop_IfE* training_instance_V_17_U;
    a0_dataflow_in_loop_IfE* training_instance_V_18_U;
    a0_dataflow_in_loop_IfE* training_instance_V_19_U;
    a0_dataflow_in_loop_IfE* training_instance_V_2_U;
    a0_dataflow_in_loop_IfE* training_instance_V_20_U;
    a0_dataflow_in_loop_IfE* training_instance_V_21_U;
    a0_dataflow_in_loop_IfE* training_instance_V_22_U;
    a0_dataflow_in_loop_IfE* training_instance_V_23_U;
    a0_dataflow_in_loop_IfE* training_instance_V_24_U;
    a0_dataflow_in_loop_IfE* training_instance_V_25_U;
    a0_dataflow_in_loop_IfE* training_instance_V_26_U;
    a0_dataflow_in_loop_IfE* training_instance_V_27_U;
    a0_dataflow_in_loop_IfE* training_instance_V_28_U;
    a0_dataflow_in_loop_IfE* training_instance_V_29_U;
    a0_dataflow_in_loop_IfE* training_instance_V_3_U;
    a0_dataflow_in_loop_IfE* training_instance_V_30_U;
    a0_dataflow_in_loop_IfE* training_instance_V_31_U;
    a0_dataflow_in_loop_IfE* training_instance_V_4_U;
    a0_dataflow_in_loop_IfE* training_instance_V_5_U;
    a0_dataflow_in_loop_IfE* training_instance_V_6_U;
    a0_dataflow_in_loop_IfE* training_instance_V_7_U;
    a0_dataflow_in_loop_IfE* training_instance_V_8_U;
    a0_dataflow_in_loop_IfE* training_instance_V_9_U;
    a0_fifo_w13_d2_A* training_id_c2_U;
    a0_fifo_w13_d2_A* training_id_c_U;
    a0_fifo_w8_d2_A* p_channel_U;
    a0_start_for_dataflobek* start_for_dataflobek_U;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_ap_continue;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_start_out;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_start_write;
    sc_signal< sc_lv<13> > dataflow_in_loop_TRA_2_U0_training_id_out_din;
    sc_signal< sc_logic > dataflow_in_loop_TRA_2_U0_training_id_out_write;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_ap_continue;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_training_id_read;
    sc_signal< sc_lv<13> > dataflow_in_loop_TRA_1_1_U0_training_id_out_din;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_training_id_out_write;
    sc_signal< sc_lv<13> > dataflow_in_loop_TRA_1_1_U0_training_id_out1_din;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_training_id_out1_write;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_ap_start;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_ap_done;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_ap_continue;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_ap_idle;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_ap_ready;
    sc_signal< sc_lv<8> > aesl_mux_load_4_1125_U0_return_r;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_return_r_ap_vld;
    sc_signal< sc_lv<11> > aesl_mux_load_4_1125_U0_label_local_V_0_address0;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_label_local_V_0_ce0;
    sc_signal< sc_lv<11> > aesl_mux_load_4_1125_U0_label_local_V_1_address0;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_label_local_V_1_ce0;
    sc_signal< sc_lv<11> > aesl_mux_load_4_1125_U0_label_local_V_2_address0;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_label_local_V_2_ce0;
    sc_signal< sc_lv<11> > aesl_mux_load_4_1125_U0_label_local_V_3_address0;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_label_local_V_3_ce0;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_training_id_read;
    sc_signal< sc_logic > ap_channel_done_p_channel;
    sc_signal< sc_logic > p_channel_full_n;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_ap_start;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_ap_done;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_ap_continue;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_ap_idle;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_ap_ready;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_data_V_read;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_0_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_0_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_0_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_0_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_1_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_1_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_1_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_1_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_10_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_10_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_10_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_10_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_11_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_11_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_11_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_11_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_12_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_12_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_12_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_12_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_13_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_13_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_13_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_13_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_14_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_14_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_14_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_14_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_15_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_15_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_15_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_15_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_16_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_16_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_16_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_16_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_17_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_17_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_17_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_17_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_18_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_18_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_18_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_18_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_19_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_19_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_19_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_19_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_2_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_2_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_2_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_2_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_20_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_20_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_20_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_20_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_21_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_21_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_21_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_21_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_22_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_22_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_22_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_22_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_23_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_23_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_23_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_23_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_24_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_24_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_24_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_24_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_25_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_25_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_25_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_25_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_26_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_26_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_26_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_26_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_27_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_27_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_27_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_27_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_28_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_28_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_28_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_28_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_29_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_29_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_29_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_29_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_3_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_3_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_3_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_3_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_30_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_30_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_30_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_30_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_31_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_31_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_31_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_31_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_4_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_4_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_4_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_4_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_5_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_5_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_5_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_5_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_6_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_6_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_6_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_6_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_7_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_7_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_7_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_7_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_8_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_8_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_8_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_8_d0;
    sc_signal< sc_lv<5> > READ_TRAINING_DATA_p_U0_training_instance_V_9_address0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_9_ce0;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_9_we0;
    sc_signal< sc_lv<16> > READ_TRAINING_DATA_p_U0_training_instance_V_9_d0;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_9;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_9;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_9;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_8;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_8;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_8;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_7;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_7;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_7;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_6;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_6;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_6;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_5;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_5;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_5;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_4;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_4;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_4;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_31;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_31_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_31;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_31;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_30;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_30_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_30;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_30;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_3;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_3;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_3;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_29;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_29_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_29;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_29;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_28;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_28_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_28;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_28;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_27;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_27_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_27;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_27;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_26;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_26_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_26;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_26;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_25;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_25_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_25;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_25;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_24;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_24_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_24;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_24;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_23;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_23_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_23;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_23;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_22;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_22_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_22;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_22;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_21;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_21_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_21;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_21;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_20;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_20_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_20;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_20;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_2;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_2;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_2;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_19;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_19_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_19;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_19;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_18;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_18_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_18;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_18;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_17;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_17_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_17;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_17;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_16;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_16_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_16;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_16;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_15;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_15;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_15;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_14;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_14;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_14;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_13;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_13;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_13;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_12;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_12;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_12;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_11;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_11;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_11;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_10;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_10;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_10;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_1;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_1;
    sc_signal< sc_logic > ap_channel_done_training_instance_V_s;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_training_instance_V_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_training_instance_V_s;
    sc_signal< sc_logic > ap_sync_channel_write_training_instance_V_s;
    sc_signal< sc_logic > compute_U0_ap_start;
    sc_signal< sc_logic > compute_U0_ap_done;
    sc_signal< sc_logic > compute_U0_ap_continue;
    sc_signal< sc_logic > compute_U0_ap_idle;
    sc_signal< sc_logic > compute_U0_ap_ready;
    sc_signal< sc_lv<5> > compute_U0_theta_local_0_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_0_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_0_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_0_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_0_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_0_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_1_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_1_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_1_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_1_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_1_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_1_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_2_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_2_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_2_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_2_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_2_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_2_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_3_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_3_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_3_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_3_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_3_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_3_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_4_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_4_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_4_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_4_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_4_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_4_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_5_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_5_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_5_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_5_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_5_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_5_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_6_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_6_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_6_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_6_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_6_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_6_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_7_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_7_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_7_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_7_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_7_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_7_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_8_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_8_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_8_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_8_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_8_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_8_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_9_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_9_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_9_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_9_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_9_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_9_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_10_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_10_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_10_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_10_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_10_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_10_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_11_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_11_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_11_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_11_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_11_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_11_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_12_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_12_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_12_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_12_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_12_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_12_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_13_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_13_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_13_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_13_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_13_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_13_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_14_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_14_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_14_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_14_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_14_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_14_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_15_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_15_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_15_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_15_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_15_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_15_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_16_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_16_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_16_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_16_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_16_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_16_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_17_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_17_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_17_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_17_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_17_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_17_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_18_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_18_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_18_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_18_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_18_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_18_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_19_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_19_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_19_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_19_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_19_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_19_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_20_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_20_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_20_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_20_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_20_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_20_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_21_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_21_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_21_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_21_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_21_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_21_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_22_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_22_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_22_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_22_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_22_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_22_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_23_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_23_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_23_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_23_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_23_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_23_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_24_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_24_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_24_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_24_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_24_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_24_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_25_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_25_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_25_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_25_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_25_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_25_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_26_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_26_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_26_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_26_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_26_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_26_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_27_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_27_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_27_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_27_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_27_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_27_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_28_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_28_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_28_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_28_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_28_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_28_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_29_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_29_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_29_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_29_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_29_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_29_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_30_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_30_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_30_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_30_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_30_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_30_V_d1;
    sc_signal< sc_lv<5> > compute_U0_theta_local_31_V_address0;
    sc_signal< sc_logic > compute_U0_theta_local_31_V_ce0;
    sc_signal< sc_lv<5> > compute_U0_theta_local_31_V_address1;
    sc_signal< sc_logic > compute_U0_theta_local_31_V_ce1;
    sc_signal< sc_logic > compute_U0_theta_local_31_V_we1;
    sc_signal< sc_lv<32> > compute_U0_theta_local_31_V_d1;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_s_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_s_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_1_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_1_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_2_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_2_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_3_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_3_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_4_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_4_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_5_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_5_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_6_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_6_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_7_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_7_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_8_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_8_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_9_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_9_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_10_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_10_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_11_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_11_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_12_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_12_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_13_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_13_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_14_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_14_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_15_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_15_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_16_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_16_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_17_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_17_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_18_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_18_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_19_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_19_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_20_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_20_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_21_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_21_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_22_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_22_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_23_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_23_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_24_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_24_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_25_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_25_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_26_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_26_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_27_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_27_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_28_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_28_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_29_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_29_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_30_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_30_ce0;
    sc_signal< sc_lv<5> > compute_U0_training_instance_V_31_address0;
    sc_signal< sc_logic > compute_U0_training_instance_V_31_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<16> > training_instance_V_s_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_s_t_q0;
    sc_signal< sc_logic > training_instance_V_s_i_full_n;
    sc_signal< sc_logic > training_instance_V_s_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_1_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_1_t_q0;
    sc_signal< sc_logic > training_instance_V_1_i_full_n;
    sc_signal< sc_logic > training_instance_V_1_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_10_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_10_t_q0;
    sc_signal< sc_logic > training_instance_V_10_i_full_n;
    sc_signal< sc_logic > training_instance_V_10_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_11_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_11_t_q0;
    sc_signal< sc_logic > training_instance_V_11_i_full_n;
    sc_signal< sc_logic > training_instance_V_11_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_12_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_12_t_q0;
    sc_signal< sc_logic > training_instance_V_12_i_full_n;
    sc_signal< sc_logic > training_instance_V_12_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_13_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_13_t_q0;
    sc_signal< sc_logic > training_instance_V_13_i_full_n;
    sc_signal< sc_logic > training_instance_V_13_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_14_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_14_t_q0;
    sc_signal< sc_logic > training_instance_V_14_i_full_n;
    sc_signal< sc_logic > training_instance_V_14_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_15_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_15_t_q0;
    sc_signal< sc_logic > training_instance_V_15_i_full_n;
    sc_signal< sc_logic > training_instance_V_15_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_16_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_16_t_q0;
    sc_signal< sc_logic > training_instance_V_16_i_full_n;
    sc_signal< sc_logic > training_instance_V_16_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_17_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_17_t_q0;
    sc_signal< sc_logic > training_instance_V_17_i_full_n;
    sc_signal< sc_logic > training_instance_V_17_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_18_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_18_t_q0;
    sc_signal< sc_logic > training_instance_V_18_i_full_n;
    sc_signal< sc_logic > training_instance_V_18_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_19_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_19_t_q0;
    sc_signal< sc_logic > training_instance_V_19_i_full_n;
    sc_signal< sc_logic > training_instance_V_19_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_2_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_2_t_q0;
    sc_signal< sc_logic > training_instance_V_2_i_full_n;
    sc_signal< sc_logic > training_instance_V_2_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_20_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_20_t_q0;
    sc_signal< sc_logic > training_instance_V_20_i_full_n;
    sc_signal< sc_logic > training_instance_V_20_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_21_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_21_t_q0;
    sc_signal< sc_logic > training_instance_V_21_i_full_n;
    sc_signal< sc_logic > training_instance_V_21_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_22_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_22_t_q0;
    sc_signal< sc_logic > training_instance_V_22_i_full_n;
    sc_signal< sc_logic > training_instance_V_22_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_23_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_23_t_q0;
    sc_signal< sc_logic > training_instance_V_23_i_full_n;
    sc_signal< sc_logic > training_instance_V_23_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_24_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_24_t_q0;
    sc_signal< sc_logic > training_instance_V_24_i_full_n;
    sc_signal< sc_logic > training_instance_V_24_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_25_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_25_t_q0;
    sc_signal< sc_logic > training_instance_V_25_i_full_n;
    sc_signal< sc_logic > training_instance_V_25_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_26_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_26_t_q0;
    sc_signal< sc_logic > training_instance_V_26_i_full_n;
    sc_signal< sc_logic > training_instance_V_26_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_27_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_27_t_q0;
    sc_signal< sc_logic > training_instance_V_27_i_full_n;
    sc_signal< sc_logic > training_instance_V_27_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_28_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_28_t_q0;
    sc_signal< sc_logic > training_instance_V_28_i_full_n;
    sc_signal< sc_logic > training_instance_V_28_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_29_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_29_t_q0;
    sc_signal< sc_logic > training_instance_V_29_i_full_n;
    sc_signal< sc_logic > training_instance_V_29_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_3_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_3_t_q0;
    sc_signal< sc_logic > training_instance_V_3_i_full_n;
    sc_signal< sc_logic > training_instance_V_3_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_30_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_30_t_q0;
    sc_signal< sc_logic > training_instance_V_30_i_full_n;
    sc_signal< sc_logic > training_instance_V_30_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_31_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_31_t_q0;
    sc_signal< sc_logic > training_instance_V_31_i_full_n;
    sc_signal< sc_logic > training_instance_V_31_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_4_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_4_t_q0;
    sc_signal< sc_logic > training_instance_V_4_i_full_n;
    sc_signal< sc_logic > training_instance_V_4_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_5_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_5_t_q0;
    sc_signal< sc_logic > training_instance_V_5_i_full_n;
    sc_signal< sc_logic > training_instance_V_5_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_6_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_6_t_q0;
    sc_signal< sc_logic > training_instance_V_6_i_full_n;
    sc_signal< sc_logic > training_instance_V_6_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_7_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_7_t_q0;
    sc_signal< sc_logic > training_instance_V_7_i_full_n;
    sc_signal< sc_logic > training_instance_V_7_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_8_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_8_t_q0;
    sc_signal< sc_logic > training_instance_V_8_i_full_n;
    sc_signal< sc_logic > training_instance_V_8_t_empty_n;
    sc_signal< sc_lv<16> > training_instance_V_9_i_q0;
    sc_signal< sc_lv<16> > training_instance_V_9_t_q0;
    sc_signal< sc_logic > training_instance_V_9_i_full_n;
    sc_signal< sc_logic > training_instance_V_9_t_empty_n;
    sc_signal< sc_logic > training_id_c2_full_n;
    sc_signal< sc_lv<13> > training_id_c2_dout;
    sc_signal< sc_logic > training_id_c2_empty_n;
    sc_signal< sc_logic > training_id_c_full_n;
    sc_signal< sc_lv<13> > training_id_c_dout;
    sc_signal< sc_logic > training_id_c_empty_n;
    sc_signal< sc_lv<8> > p_channel_dout;
    sc_signal< sc_logic > p_channel_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready;
    sc_signal< sc_lv<2> > dataflow_in_loop_TRA_2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_READ_TRAINING_DATA_p_U0_ap_ready;
    sc_signal< sc_lv<2> > READ_TRAINING_DATA_p_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_aesl_mux_load_4_1125_U0_ap_ready;
    sc_signal< sc_lv<2> > aesl_mux_load_4_1125_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_compute_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_compute_U0_ap_ready;
    sc_signal< sc_lv<2> > compute_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_dataflow_in_loop_TRA_1_1_U0_din;
    sc_signal< sc_logic > start_for_dataflow_in_loop_TRA_1_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dataflow_in_loop_TRA_1_1_U0_dout;
    sc_signal< sc_logic > start_for_dataflow_in_loop_TRA_1_1_U0_empty_n;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop_TRA_1_1_U0_start_write;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_start_full_n;
    sc_signal< sc_logic > aesl_mux_load_4_1125_U0_start_write;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_start_full_n;
    sc_signal< sc_logic > READ_TRAINING_DATA_p_U0_start_write;
    sc_signal< sc_logic > compute_U0_start_full_n;
    sc_signal< sc_logic > compute_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_READ_TRAINING_DATA_p_U0_ap_continue();
    void thread_READ_TRAINING_DATA_p_U0_ap_start();
    void thread_READ_TRAINING_DATA_p_U0_start_full_n();
    void thread_READ_TRAINING_DATA_p_U0_start_write();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_0_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_10_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_11_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_12_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_13_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_14_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_15_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_16_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_17_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_18_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_19_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_1_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_20_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_21_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_22_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_23_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_24_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_25_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_26_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_27_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_28_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_29_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_2_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_30_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_31_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_3_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_4_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_5_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_6_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_7_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_8_full_n();
    void thread_READ_TRAINING_DATA_p_U0_training_instance_V_9_full_n();
    void thread_aesl_mux_load_4_1125_U0_ap_continue();
    void thread_aesl_mux_load_4_1125_U0_ap_start();
    void thread_aesl_mux_load_4_1125_U0_start_full_n();
    void thread_aesl_mux_load_4_1125_U0_start_write();
    void thread_ap_channel_done_p_channel();
    void thread_ap_channel_done_training_instance_V_1();
    void thread_ap_channel_done_training_instance_V_10();
    void thread_ap_channel_done_training_instance_V_11();
    void thread_ap_channel_done_training_instance_V_12();
    void thread_ap_channel_done_training_instance_V_13();
    void thread_ap_channel_done_training_instance_V_14();
    void thread_ap_channel_done_training_instance_V_15();
    void thread_ap_channel_done_training_instance_V_16();
    void thread_ap_channel_done_training_instance_V_17();
    void thread_ap_channel_done_training_instance_V_18();
    void thread_ap_channel_done_training_instance_V_19();
    void thread_ap_channel_done_training_instance_V_2();
    void thread_ap_channel_done_training_instance_V_20();
    void thread_ap_channel_done_training_instance_V_21();
    void thread_ap_channel_done_training_instance_V_22();
    void thread_ap_channel_done_training_instance_V_23();
    void thread_ap_channel_done_training_instance_V_24();
    void thread_ap_channel_done_training_instance_V_25();
    void thread_ap_channel_done_training_instance_V_26();
    void thread_ap_channel_done_training_instance_V_27();
    void thread_ap_channel_done_training_instance_V_28();
    void thread_ap_channel_done_training_instance_V_29();
    void thread_ap_channel_done_training_instance_V_3();
    void thread_ap_channel_done_training_instance_V_30();
    void thread_ap_channel_done_training_instance_V_31();
    void thread_ap_channel_done_training_instance_V_4();
    void thread_ap_channel_done_training_instance_V_5();
    void thread_ap_channel_done_training_instance_V_6();
    void thread_ap_channel_done_training_instance_V_7();
    void thread_ap_channel_done_training_instance_V_8();
    void thread_ap_channel_done_training_instance_V_9();
    void thread_ap_channel_done_training_instance_V_s();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_READ_TRAINING_DATA_p_U0_ap_ready();
    void thread_ap_sync_aesl_mux_load_4_1125_U0_ap_ready();
    void thread_ap_sync_channel_write_training_instance_V_1();
    void thread_ap_sync_channel_write_training_instance_V_10();
    void thread_ap_sync_channel_write_training_instance_V_11();
    void thread_ap_sync_channel_write_training_instance_V_12();
    void thread_ap_sync_channel_write_training_instance_V_13();
    void thread_ap_sync_channel_write_training_instance_V_14();
    void thread_ap_sync_channel_write_training_instance_V_15();
    void thread_ap_sync_channel_write_training_instance_V_16();
    void thread_ap_sync_channel_write_training_instance_V_17();
    void thread_ap_sync_channel_write_training_instance_V_18();
    void thread_ap_sync_channel_write_training_instance_V_19();
    void thread_ap_sync_channel_write_training_instance_V_2();
    void thread_ap_sync_channel_write_training_instance_V_20();
    void thread_ap_sync_channel_write_training_instance_V_21();
    void thread_ap_sync_channel_write_training_instance_V_22();
    void thread_ap_sync_channel_write_training_instance_V_23();
    void thread_ap_sync_channel_write_training_instance_V_24();
    void thread_ap_sync_channel_write_training_instance_V_25();
    void thread_ap_sync_channel_write_training_instance_V_26();
    void thread_ap_sync_channel_write_training_instance_V_27();
    void thread_ap_sync_channel_write_training_instance_V_28();
    void thread_ap_sync_channel_write_training_instance_V_29();
    void thread_ap_sync_channel_write_training_instance_V_3();
    void thread_ap_sync_channel_write_training_instance_V_30();
    void thread_ap_sync_channel_write_training_instance_V_31();
    void thread_ap_sync_channel_write_training_instance_V_4();
    void thread_ap_sync_channel_write_training_instance_V_5();
    void thread_ap_sync_channel_write_training_instance_V_6();
    void thread_ap_sync_channel_write_training_instance_V_7();
    void thread_ap_sync_channel_write_training_instance_V_8();
    void thread_ap_sync_channel_write_training_instance_V_9();
    void thread_ap_sync_channel_write_training_instance_V_s();
    void thread_ap_sync_compute_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_compute_U0_ap_continue();
    void thread_compute_U0_ap_start();
    void thread_compute_U0_start_full_n();
    void thread_compute_U0_start_write();
    void thread_data_V_read();
    void thread_dataflow_in_loop_TRA_1_1_U0_ap_continue();
    void thread_dataflow_in_loop_TRA_1_1_U0_ap_start();
    void thread_dataflow_in_loop_TRA_1_1_U0_start_full_n();
    void thread_dataflow_in_loop_TRA_1_1_U0_start_write();
    void thread_dataflow_in_loop_TRA_2_U0_ap_continue();
    void thread_dataflow_in_loop_TRA_2_U0_ap_start();
    void thread_label_local_V_0_address0();
    void thread_label_local_V_0_address1();
    void thread_label_local_V_0_ce0();
    void thread_label_local_V_0_ce1();
    void thread_label_local_V_0_d0();
    void thread_label_local_V_0_d1();
    void thread_label_local_V_0_we0();
    void thread_label_local_V_0_we1();
    void thread_label_local_V_1_address0();
    void thread_label_local_V_1_address1();
    void thread_label_local_V_1_ce0();
    void thread_label_local_V_1_ce1();
    void thread_label_local_V_1_d0();
    void thread_label_local_V_1_d1();
    void thread_label_local_V_1_we0();
    void thread_label_local_V_1_we1();
    void thread_label_local_V_2_address0();
    void thread_label_local_V_2_address1();
    void thread_label_local_V_2_ce0();
    void thread_label_local_V_2_ce1();
    void thread_label_local_V_2_d0();
    void thread_label_local_V_2_d1();
    void thread_label_local_V_2_we0();
    void thread_label_local_V_2_we1();
    void thread_label_local_V_3_address0();
    void thread_label_local_V_3_address1();
    void thread_label_local_V_3_ce0();
    void thread_label_local_V_3_ce1();
    void thread_label_local_V_3_d0();
    void thread_label_local_V_3_d1();
    void thread_label_local_V_3_we0();
    void thread_label_local_V_3_we1();
    void thread_start_for_dataflow_in_loop_TRA_1_1_U0_din();
    void thread_theta_local_V_0_address0();
    void thread_theta_local_V_0_address1();
    void thread_theta_local_V_0_ce0();
    void thread_theta_local_V_0_ce1();
    void thread_theta_local_V_0_d0();
    void thread_theta_local_V_0_d1();
    void thread_theta_local_V_0_we0();
    void thread_theta_local_V_0_we1();
    void thread_theta_local_V_10_address0();
    void thread_theta_local_V_10_address1();
    void thread_theta_local_V_10_ce0();
    void thread_theta_local_V_10_ce1();
    void thread_theta_local_V_10_d0();
    void thread_theta_local_V_10_d1();
    void thread_theta_local_V_10_we0();
    void thread_theta_local_V_10_we1();
    void thread_theta_local_V_11_address0();
    void thread_theta_local_V_11_address1();
    void thread_theta_local_V_11_ce0();
    void thread_theta_local_V_11_ce1();
    void thread_theta_local_V_11_d0();
    void thread_theta_local_V_11_d1();
    void thread_theta_local_V_11_we0();
    void thread_theta_local_V_11_we1();
    void thread_theta_local_V_12_address0();
    void thread_theta_local_V_12_address1();
    void thread_theta_local_V_12_ce0();
    void thread_theta_local_V_12_ce1();
    void thread_theta_local_V_12_d0();
    void thread_theta_local_V_12_d1();
    void thread_theta_local_V_12_we0();
    void thread_theta_local_V_12_we1();
    void thread_theta_local_V_13_address0();
    void thread_theta_local_V_13_address1();
    void thread_theta_local_V_13_ce0();
    void thread_theta_local_V_13_ce1();
    void thread_theta_local_V_13_d0();
    void thread_theta_local_V_13_d1();
    void thread_theta_local_V_13_we0();
    void thread_theta_local_V_13_we1();
    void thread_theta_local_V_14_address0();
    void thread_theta_local_V_14_address1();
    void thread_theta_local_V_14_ce0();
    void thread_theta_local_V_14_ce1();
    void thread_theta_local_V_14_d0();
    void thread_theta_local_V_14_d1();
    void thread_theta_local_V_14_we0();
    void thread_theta_local_V_14_we1();
    void thread_theta_local_V_15_address0();
    void thread_theta_local_V_15_address1();
    void thread_theta_local_V_15_ce0();
    void thread_theta_local_V_15_ce1();
    void thread_theta_local_V_15_d0();
    void thread_theta_local_V_15_d1();
    void thread_theta_local_V_15_we0();
    void thread_theta_local_V_15_we1();
    void thread_theta_local_V_16_address0();
    void thread_theta_local_V_16_address1();
    void thread_theta_local_V_16_ce0();
    void thread_theta_local_V_16_ce1();
    void thread_theta_local_V_16_d0();
    void thread_theta_local_V_16_d1();
    void thread_theta_local_V_16_we0();
    void thread_theta_local_V_16_we1();
    void thread_theta_local_V_17_address0();
    void thread_theta_local_V_17_address1();
    void thread_theta_local_V_17_ce0();
    void thread_theta_local_V_17_ce1();
    void thread_theta_local_V_17_d0();
    void thread_theta_local_V_17_d1();
    void thread_theta_local_V_17_we0();
    void thread_theta_local_V_17_we1();
    void thread_theta_local_V_18_address0();
    void thread_theta_local_V_18_address1();
    void thread_theta_local_V_18_ce0();
    void thread_theta_local_V_18_ce1();
    void thread_theta_local_V_18_d0();
    void thread_theta_local_V_18_d1();
    void thread_theta_local_V_18_we0();
    void thread_theta_local_V_18_we1();
    void thread_theta_local_V_19_address0();
    void thread_theta_local_V_19_address1();
    void thread_theta_local_V_19_ce0();
    void thread_theta_local_V_19_ce1();
    void thread_theta_local_V_19_d0();
    void thread_theta_local_V_19_d1();
    void thread_theta_local_V_19_we0();
    void thread_theta_local_V_19_we1();
    void thread_theta_local_V_1_address0();
    void thread_theta_local_V_1_address1();
    void thread_theta_local_V_1_ce0();
    void thread_theta_local_V_1_ce1();
    void thread_theta_local_V_1_d0();
    void thread_theta_local_V_1_d1();
    void thread_theta_local_V_1_we0();
    void thread_theta_local_V_1_we1();
    void thread_theta_local_V_20_address0();
    void thread_theta_local_V_20_address1();
    void thread_theta_local_V_20_ce0();
    void thread_theta_local_V_20_ce1();
    void thread_theta_local_V_20_d0();
    void thread_theta_local_V_20_d1();
    void thread_theta_local_V_20_we0();
    void thread_theta_local_V_20_we1();
    void thread_theta_local_V_21_address0();
    void thread_theta_local_V_21_address1();
    void thread_theta_local_V_21_ce0();
    void thread_theta_local_V_21_ce1();
    void thread_theta_local_V_21_d0();
    void thread_theta_local_V_21_d1();
    void thread_theta_local_V_21_we0();
    void thread_theta_local_V_21_we1();
    void thread_theta_local_V_22_address0();
    void thread_theta_local_V_22_address1();
    void thread_theta_local_V_22_ce0();
    void thread_theta_local_V_22_ce1();
    void thread_theta_local_V_22_d0();
    void thread_theta_local_V_22_d1();
    void thread_theta_local_V_22_we0();
    void thread_theta_local_V_22_we1();
    void thread_theta_local_V_23_address0();
    void thread_theta_local_V_23_address1();
    void thread_theta_local_V_23_ce0();
    void thread_theta_local_V_23_ce1();
    void thread_theta_local_V_23_d0();
    void thread_theta_local_V_23_d1();
    void thread_theta_local_V_23_we0();
    void thread_theta_local_V_23_we1();
    void thread_theta_local_V_24_address0();
    void thread_theta_local_V_24_address1();
    void thread_theta_local_V_24_ce0();
    void thread_theta_local_V_24_ce1();
    void thread_theta_local_V_24_d0();
    void thread_theta_local_V_24_d1();
    void thread_theta_local_V_24_we0();
    void thread_theta_local_V_24_we1();
    void thread_theta_local_V_25_address0();
    void thread_theta_local_V_25_address1();
    void thread_theta_local_V_25_ce0();
    void thread_theta_local_V_25_ce1();
    void thread_theta_local_V_25_d0();
    void thread_theta_local_V_25_d1();
    void thread_theta_local_V_25_we0();
    void thread_theta_local_V_25_we1();
    void thread_theta_local_V_26_address0();
    void thread_theta_local_V_26_address1();
    void thread_theta_local_V_26_ce0();
    void thread_theta_local_V_26_ce1();
    void thread_theta_local_V_26_d0();
    void thread_theta_local_V_26_d1();
    void thread_theta_local_V_26_we0();
    void thread_theta_local_V_26_we1();
    void thread_theta_local_V_27_address0();
    void thread_theta_local_V_27_address1();
    void thread_theta_local_V_27_ce0();
    void thread_theta_local_V_27_ce1();
    void thread_theta_local_V_27_d0();
    void thread_theta_local_V_27_d1();
    void thread_theta_local_V_27_we0();
    void thread_theta_local_V_27_we1();
    void thread_theta_local_V_28_address0();
    void thread_theta_local_V_28_address1();
    void thread_theta_local_V_28_ce0();
    void thread_theta_local_V_28_ce1();
    void thread_theta_local_V_28_d0();
    void thread_theta_local_V_28_d1();
    void thread_theta_local_V_28_we0();
    void thread_theta_local_V_28_we1();
    void thread_theta_local_V_29_address0();
    void thread_theta_local_V_29_address1();
    void thread_theta_local_V_29_ce0();
    void thread_theta_local_V_29_ce1();
    void thread_theta_local_V_29_d0();
    void thread_theta_local_V_29_d1();
    void thread_theta_local_V_29_we0();
    void thread_theta_local_V_29_we1();
    void thread_theta_local_V_2_address0();
    void thread_theta_local_V_2_address1();
    void thread_theta_local_V_2_ce0();
    void thread_theta_local_V_2_ce1();
    void thread_theta_local_V_2_d0();
    void thread_theta_local_V_2_d1();
    void thread_theta_local_V_2_we0();
    void thread_theta_local_V_2_we1();
    void thread_theta_local_V_30_address0();
    void thread_theta_local_V_30_address1();
    void thread_theta_local_V_30_ce0();
    void thread_theta_local_V_30_ce1();
    void thread_theta_local_V_30_d0();
    void thread_theta_local_V_30_d1();
    void thread_theta_local_V_30_we0();
    void thread_theta_local_V_30_we1();
    void thread_theta_local_V_31_address0();
    void thread_theta_local_V_31_address1();
    void thread_theta_local_V_31_ce0();
    void thread_theta_local_V_31_ce1();
    void thread_theta_local_V_31_d0();
    void thread_theta_local_V_31_d1();
    void thread_theta_local_V_31_we0();
    void thread_theta_local_V_31_we1();
    void thread_theta_local_V_3_address0();
    void thread_theta_local_V_3_address1();
    void thread_theta_local_V_3_ce0();
    void thread_theta_local_V_3_ce1();
    void thread_theta_local_V_3_d0();
    void thread_theta_local_V_3_d1();
    void thread_theta_local_V_3_we0();
    void thread_theta_local_V_3_we1();
    void thread_theta_local_V_4_address0();
    void thread_theta_local_V_4_address1();
    void thread_theta_local_V_4_ce0();
    void thread_theta_local_V_4_ce1();
    void thread_theta_local_V_4_d0();
    void thread_theta_local_V_4_d1();
    void thread_theta_local_V_4_we0();
    void thread_theta_local_V_4_we1();
    void thread_theta_local_V_5_address0();
    void thread_theta_local_V_5_address1();
    void thread_theta_local_V_5_ce0();
    void thread_theta_local_V_5_ce1();
    void thread_theta_local_V_5_d0();
    void thread_theta_local_V_5_d1();
    void thread_theta_local_V_5_we0();
    void thread_theta_local_V_5_we1();
    void thread_theta_local_V_6_address0();
    void thread_theta_local_V_6_address1();
    void thread_theta_local_V_6_ce0();
    void thread_theta_local_V_6_ce1();
    void thread_theta_local_V_6_d0();
    void thread_theta_local_V_6_d1();
    void thread_theta_local_V_6_we0();
    void thread_theta_local_V_6_we1();
    void thread_theta_local_V_7_address0();
    void thread_theta_local_V_7_address1();
    void thread_theta_local_V_7_ce0();
    void thread_theta_local_V_7_ce1();
    void thread_theta_local_V_7_d0();
    void thread_theta_local_V_7_d1();
    void thread_theta_local_V_7_we0();
    void thread_theta_local_V_7_we1();
    void thread_theta_local_V_8_address0();
    void thread_theta_local_V_8_address1();
    void thread_theta_local_V_8_ce0();
    void thread_theta_local_V_8_ce1();
    void thread_theta_local_V_8_d0();
    void thread_theta_local_V_8_d1();
    void thread_theta_local_V_8_we0();
    void thread_theta_local_V_8_we1();
    void thread_theta_local_V_9_address0();
    void thread_theta_local_V_9_address1();
    void thread_theta_local_V_9_ce0();
    void thread_theta_local_V_9_ce1();
    void thread_theta_local_V_9_d0();
    void thread_theta_local_V_9_d1();
    void thread_theta_local_V_9_we0();
    void thread_theta_local_V_9_we1();
};

}

using namespace ap_rtl;

#endif
