((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 4) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . -80))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 4) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . -92) (Reg . 4) (Expr Num . 25) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr . NOT) (Expr . GT) (Expr Num . 66) (Reg . 4) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 90))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 40) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 65) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 23) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 91) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 65) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . 9) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -48) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 10) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 52) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 95) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 27) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 40) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 15) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 48) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr Num . 6) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 52) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . LT) (Expr Num . 4) (Expr . DIV) (Expr Num . 40) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . -54))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -48))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 30))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 14) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 48) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 52) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 4) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 82) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 3) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 49) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 4) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . AND) (Expr Num . 9) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . -43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -23) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -41) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 41) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 9) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -43))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . -92) (Reg . 4) (Expr Num . 25) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 14) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . LT) (Expr Num . -49) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 30) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . 10))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 12) (Expr . LT) (Reg . 4) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . -87) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 3))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . -92) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 14) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 40) (Expr Num . -28))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -74))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 52) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 90))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 3) (Expr . GT) (Expr Num . -17) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 4) (Expr Num . -41) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 15))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . -30) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 54) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 14) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -28) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 70))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -23) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 12) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . EQ) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 96))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 14) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . -92) (Reg . 4) (Expr Num . 25) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 4) (Expr Num . 6))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -56))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . AND) (Expr Num . 9) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . GT) (Expr Num . -17) (Expr Num . 15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 14) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 13) (Expr . AND) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . LT) (Expr Num . -49) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -64))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 24) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 48) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . -92) (Reg . 4) (Expr Num . 25) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 6) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -74) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -48) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 8))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 23) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -41) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -41) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . LT) (Expr Num . 48) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -23) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Expr . NOT) (Expr . GT) (Expr Num . 66) (Reg . 4) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 96) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -25) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . -20) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 73) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -48) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 64) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . NOT) (Expr . GT) (Expr Num . 66) (Reg . 4) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 15))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 12) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -23) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 12) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 48) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 23) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 65) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -74) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -19) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -43))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 3) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 73) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 11) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 10) (Expr . LT) (Reg . 0) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . -11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 14))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 91) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 15) (Expr Num . -28))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74))
((Stat . LOAD) (Reg . 4) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . GT) (Expr Num . 11) (Reg . 4) (Expr Num . 25) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -74))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 27) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 3) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . -36) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 15))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 8) (Expr . LT) (Reg . 4) (Expr Num . 12))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -64) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 10))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 8) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 12) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr Num . 39) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -64) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -90) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 65) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 8) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 65) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 2) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 25) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 80) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . 91) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -54))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 4) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 4) (Expr Num . -79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 90) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 92) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 9))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Expr Num . 9) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 8) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr Num . 62))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -11))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 12) (Expr . LT) (Reg . 4) (Expr Num . -79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 92) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 54) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr . LT) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . LOAD) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 11) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 3) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -43) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 6) (Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . 8))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 30) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr . LT) (Reg . 0) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 49) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -48) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -85) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 14) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -74) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -49) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . AND) (Expr Num . -11) (Reg . 2) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 14))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 12))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . LT) (Expr Num . 48) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 4) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 96) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 10) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 13))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -34) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . LOAD) (Reg . 1) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 12) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . -11))
((Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 62) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 12) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 1) (Expr Num . -11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . LOAD) (Reg . 0) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 12))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 11) (Stat . OUTPUT) (Expr Num . 10) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 11) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
