// Seed: 1654921598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_13 = 1'b0;
  assign id_9  = 1;
  if ((id_1)) begin
    assign id_11 = id_3;
    id_18(
        .id_0(id_5), .id_1(1)
    );
  end else wor id_19;
  tri1 id_20 = id_11;
  supply1 id_21;
  always id_4 = id_2;
  always begin
    id_21 = 1;
  end
  assign id_4 = 1 && id_20 - 1 && id_19;
  wire id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_19 = id_8;
  assign id_18 = id_5;
  module_0(
      id_1,
      id_19,
      id_13,
      id_9,
      id_1,
      id_6,
      id_4,
      id_9,
      id_2,
      id_2,
      id_9,
      id_18,
      id_14,
      id_7,
      id_4,
      id_11,
      id_17
  );
endmodule
