module stopwatch (
    input clk, reset, start,
    output reg [3:0] seconds
);
    reg [24:0] count; // ~1Hz assuming 50MHz clk

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            seconds <= 0;
            count <= 0;
        end else if (start) begin
            count <= count + 1;
            if (count == 25_000_000) begin
                count <= 0;
                seconds <= (seconds == 9) ? 0 : seconds + 1;
            end
        end
    end
endmodule
