# ğŸšï¸ 9-Tap FIR Lowpass Filter in Verilog

A pipelined and fully synthesizable **9-tap FIR Lowpass Filter** implemented in Verilog, tested with synthesized sine waves using **CORDIC IP cores** in **Vivado 2023.1.** This design filters a noisy signal (containing both 2â€¯MHz and 30â€¯MHz components) and attenuates the high-frequency part, preserving the desired 2â€¯MHz sine wave.

---

## ğŸ”§ Features

- âœ… **Lowpass FIR filter** with symmetric 9-tap structure
- âš™ï¸ **Cutoff Frequency:** ~10â€¯MHz
- â±ï¸ **Sampling Frequency:** 100â€¯MHz
- ğŸ“Š Tested with **CORDIC-generated sine waves:**
  - 2â€¯MHz (desired signal)
  - 30â€¯MHz (high-frequency noise)
- ğŸ“˜ Fully pipelined for performance
- âœ… Verified through behavioral simulation

---

## ğŸ“ File Structure
```
fir-lowpass-filter/
â”œâ”€â”€ src/
â”‚   â””â”€â”€ fir.v
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ fir_tb.v
â”‚   â”œâ”€â”€ fir_filter_waveform.png
â”‚   â”œâ”€â”€ fir_filter_schematic.png
|   â”œâ”€â”€ cordic_ip/  
â”‚   â””â”€â”€ detailed_schematic.pdf      
â””â”€â”€ README.md
```


---

## ğŸ“· Waveform Snapshot

![Simulation Waveform]() <!-- Replace with actual path if uploading -->

---

## ğŸ§ª How It Works

- **CORDIC IP cores** are used to generate two sine waves:
  - `sin_2MHz` synthesized with `phase_inc = 200`
  - `sin_30MHz` synthesized with `phase_inc = 3000`

- These are combined and downsampled to 100â€¯MHz:
  `noisy_signal = (sin_2MHz + sin_30MHz) / 2`

- The **noisy_signal** is passed to the FIR filter.
- The **filtered_signal** removes the 30â€¯MHz noise while preserving the 2â€¯MHz sine wave.

### Filter Architecture
- **Symmetric 9-Tap FIR FIlter**
- Multiply-accumulate operation pipelined across four stages
- Uses pre-defined 16-bit fixed-point coefficients

---

## ğŸ§  FIR Coefficients (Windowed Sinc)
 ```
reg signed [15:0] coeff [0:8] = { 16'h04F6,
                                  16'h0AE4,
                                  16'h1089,
                                  16'h1496,
                                  16'h160F,
                                  16'h1469,
                                  16'h1089,
                                  16'h0AE4,
                                  16'h04F6
};
``` 

## âœ… Simulation Tool

- **Vivado 2023.1**
- **CORDIC IP Core** for sine wave synthesis
- **Vivado Waveform viewer** for signal visualization 

---

ğŸ§° Concepts Covered
- FIR filter design and pipelined implementation
- CORDIC-based sine wave generation in Verilog
- Clock-domain management and signal resampling
- Behavioral simulation and waveform verification

---

## ğŸ‘¨â€ğŸ’» Author

**Sarthak Aggarwal**  
ğŸ“˜ B.Tech ECE, Delhi Technological University  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/sarthak-aggarwal-486b60240/)  
ğŸ“§ [sarthakaggarwal30102003@gmail.com]

---



