{
  "Top": "edge_detect",
  "RtlTop": "edge_detect",
  "RtlPrefix": "",
  "RtlSubPrefix": "edge_detect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputImage": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputImage_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputImage_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "outputImage": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outputImage_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outputImage_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "EDGE_THRESHOLD": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "EDGE_THRESHOLD",
          "name": "EDGE_THRESHOLD",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top edge_detect -name edge_detect"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "edge_detect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "4242",
    "Latency": "4241"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "edge_detect",
    "Version": "1.0",
    "DisplayName": "Edge_detect",
    "Revision": "2114190838",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_edge_detect_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/C2HLS\/eval_models\/test_cases\/edge_detect\/edge_detect_fast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/edge_detect_control_s_axi.vhd",
      "impl\/vhdl\/edge_detect_in_r_m_axi.vhd",
      "impl\/vhdl\/edge_detect_lineBuffer1_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/edge_detect_lineBuffer2_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/edge_detect_out_r_m_axi.vhd",
      "impl\/vhdl\/edge_detect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/edge_detect_control_s_axi.v",
      "impl\/verilog\/edge_detect_in_r_m_axi.v",
      "impl\/verilog\/edge_detect_lineBuffer1_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/edge_detect_lineBuffer2_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/edge_detect_out_r_m_axi.v",
      "impl\/verilog\/edge_detect.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/edge_detect_v1_0\/data\/edge_detect.mdd",
      "impl\/misc\/drivers\/edge_detect_v1_0\/data\/edge_detect.tcl",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect.c",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect.h",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_hw.h",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_linux.c",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/edge_detect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "inputImage_1",
          "access": "W",
          "description": "Data signal of inputImage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputImage",
              "access": "W",
              "description": "Bit 31 to 0 of inputImage"
            }]
        },
        {
          "offset": "0x14",
          "name": "inputImage_2",
          "access": "W",
          "description": "Data signal of inputImage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputImage",
              "access": "W",
              "description": "Bit 63 to 32 of inputImage"
            }]
        },
        {
          "offset": "0x1c",
          "name": "outputImage_1",
          "access": "W",
          "description": "Data signal of outputImage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputImage",
              "access": "W",
              "description": "Bit 31 to 0 of outputImage"
            }]
        },
        {
          "offset": "0x20",
          "name": "outputImage_2",
          "access": "W",
          "description": "Data signal of outputImage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputImage",
              "access": "W",
              "description": "Bit 63 to 32 of outputImage"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inputImage"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "outputImage"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_in_r:m_axi_out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_in_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_in_r_",
      "paramPrefix": "C_M_AXI_IN_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_in_r_ARADDR",
        "m_axi_in_r_ARBURST",
        "m_axi_in_r_ARCACHE",
        "m_axi_in_r_ARID",
        "m_axi_in_r_ARLEN",
        "m_axi_in_r_ARLOCK",
        "m_axi_in_r_ARPROT",
        "m_axi_in_r_ARQOS",
        "m_axi_in_r_ARREADY",
        "m_axi_in_r_ARREGION",
        "m_axi_in_r_ARSIZE",
        "m_axi_in_r_ARUSER",
        "m_axi_in_r_ARVALID",
        "m_axi_in_r_AWADDR",
        "m_axi_in_r_AWBURST",
        "m_axi_in_r_AWCACHE",
        "m_axi_in_r_AWID",
        "m_axi_in_r_AWLEN",
        "m_axi_in_r_AWLOCK",
        "m_axi_in_r_AWPROT",
        "m_axi_in_r_AWQOS",
        "m_axi_in_r_AWREADY",
        "m_axi_in_r_AWREGION",
        "m_axi_in_r_AWSIZE",
        "m_axi_in_r_AWUSER",
        "m_axi_in_r_AWVALID",
        "m_axi_in_r_BID",
        "m_axi_in_r_BREADY",
        "m_axi_in_r_BRESP",
        "m_axi_in_r_BUSER",
        "m_axi_in_r_BVALID",
        "m_axi_in_r_RDATA",
        "m_axi_in_r_RID",
        "m_axi_in_r_RLAST",
        "m_axi_in_r_RREADY",
        "m_axi_in_r_RRESP",
        "m_axi_in_r_RUSER",
        "m_axi_in_r_RVALID",
        "m_axi_in_r_WDATA",
        "m_axi_in_r_WID",
        "m_axi_in_r_WLAST",
        "m_axi_in_r_WREADY",
        "m_axi_in_r_WSTRB",
        "m_axi_in_r_WUSER",
        "m_axi_in_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "inputImage"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inputImage"
        }
      ]
    },
    "m_axi_out_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_out_r_",
      "paramPrefix": "C_M_AXI_OUT_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_out_r_ARADDR",
        "m_axi_out_r_ARBURST",
        "m_axi_out_r_ARCACHE",
        "m_axi_out_r_ARID",
        "m_axi_out_r_ARLEN",
        "m_axi_out_r_ARLOCK",
        "m_axi_out_r_ARPROT",
        "m_axi_out_r_ARQOS",
        "m_axi_out_r_ARREADY",
        "m_axi_out_r_ARREGION",
        "m_axi_out_r_ARSIZE",
        "m_axi_out_r_ARUSER",
        "m_axi_out_r_ARVALID",
        "m_axi_out_r_AWADDR",
        "m_axi_out_r_AWBURST",
        "m_axi_out_r_AWCACHE",
        "m_axi_out_r_AWID",
        "m_axi_out_r_AWLEN",
        "m_axi_out_r_AWLOCK",
        "m_axi_out_r_AWPROT",
        "m_axi_out_r_AWQOS",
        "m_axi_out_r_AWREADY",
        "m_axi_out_r_AWREGION",
        "m_axi_out_r_AWSIZE",
        "m_axi_out_r_AWUSER",
        "m_axi_out_r_AWVALID",
        "m_axi_out_r_BID",
        "m_axi_out_r_BREADY",
        "m_axi_out_r_BRESP",
        "m_axi_out_r_BUSER",
        "m_axi_out_r_BVALID",
        "m_axi_out_r_RDATA",
        "m_axi_out_r_RID",
        "m_axi_out_r_RLAST",
        "m_axi_out_r_RREADY",
        "m_axi_out_r_RRESP",
        "m_axi_out_r_RUSER",
        "m_axi_out_r_RVALID",
        "m_axi_out_r_WDATA",
        "m_axi_out_r_WID",
        "m_axi_out_r_WLAST",
        "m_axi_out_r_WREADY",
        "m_axi_out_r_WSTRB",
        "m_axi_out_r_WUSER",
        "m_axi_out_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "outputImage"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "outputImage"
        }
      ]
    },
    "EDGE_THRESHOLD": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"EDGE_THRESHOLD": "DATA"},
      "ports": ["EDGE_THRESHOLD"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "EDGE_THRESHOLD"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_in_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_in_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_in_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_in_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_in_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_in_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_in_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_in_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_in_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_in_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_in_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_in_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_in_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_in_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_in_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_in_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_in_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_in_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_in_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_in_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_out_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_out_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_out_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_out_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_out_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_out_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_out_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_out_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "EDGE_THRESHOLD": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "edge_detect"},
    "Info": {"edge_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"edge_detect": {
        "Latency": {
          "LatencyBest": "4241",
          "LatencyAvg": "4241",
          "LatencyWorst": "4241",
          "PipelineII": "4242",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "4224",
            "Latency": "4239",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "2653",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3571",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-28 11:58:15 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
