
Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
    1    1                      ; filename ******** ADC.asm ************** 
    2    2                      ; Lab 8  analog to digital convertor, 8-bit ADC
    3    3                      ;    put your solution here
    4    4                      
    5    5                        absentry   ADC_Init
    6    6                        absentry   ADC_In
    7    7                      
    8    8                      EEPROM:       section  
    9    9                      
   10   10                      ;***********ADC routines*********************
   11   11          0000 0080   ATD0CTL0  equ $0080  ; ATD Control Register 0
   12   12          0000 0081   ATD0CTL1  equ $0081  ; ATD Control Register 1
   13   13          0000 0082   ATD0CTL2  equ $0082  ; ATD Control Register 2
   14   14          0000 0083   ATD0CTL3  equ $0083  ; ATD Control Register 3
   15   15          0000 0084   ATD0CTL4  equ $0084  ; ATD Control Register 4
   16   16          0000 0085   ATD0CTL5  equ $0085  ; ATD Control Register 5
   17   17          0000 008D   ATD0DIEN  equ $008D  ; ATD Input Enable Mask Register
   18   18          0000 0090   ATD0DR0   equ $0090  ; A/D Conversion Result Register 0
   19   19          0000 0091   ATD0DR0L  equ $0091  ; A/D Conversion Result Register 0 (low byte)
   20   20          0000 0092   ATD0DR1   equ $0092  ; A/D Conversion Result Register 1
   21   21          0000 0094   ATD0DR2   equ $0094  ; A/D Conversion Result Register 2
   22   22          0000 0096   ATD0DR3   equ $0096  ; A/D Conversion Result Register 3  
   23   23          0000 0098   ATD0DR4   equ $0098  ; A/D Conversion Result Register 4
   24   24          0000 009A   ATD0DR5   equ $009A  ; A/D Conversion Result Register 5
   25   25          0000 009C   ATD0DR6   equ $009C  ; A/D Conversion Result Register 6
   26   26          0000 009E   ATD0DR7   equ $009E  ; A/D Conversion Result Register 7
   27   27          0000 0086   ATD0STAT0 equ $0086  ; A/D Status Register 0
   28   28          0000 008B   ATD0STAT1 equ $008B  ; A/D Status Register 1
   29   29                      ;            ATDDRxH                ATDCRxL   (9S12DP512)
   30   30                      ; 8-bit left   MSB,6,5,4,3,2,1,LSB    U,U,z,z,z,z,z,z  (z means zero, U means unknown)
   31   31                      ;10-bit left   MSB,8,7,6,5,4,3,2      1,LSB,z,z,z,z,z,z
   32   32                      ; 8-bit right  z,z,z,z,z,z,z,z        MSB,6,5,4,3,2,1,LSB
   33   33                      ;10-bit right  z,z,z,z,z,z,MSB,8      7,6,5,4,3,2,1,LSB
   34   34                      ;        8-s-right  8-un-right 8-s-left 8-un-left 10-s-left 10-s-right 10-un-left 10-un-right
   35   35                      ; 5.0 V    007F      00FF       7F00      FF00      7FC0      01FF       FFC0      03FF
   36   36                      ; 2.5 V    0000      0080       0000      8000      0000      0000       8000      0200
   37   37                      ; 0.0 V    FF80      0000       8000      0000      8000      FE00       0000      0000  
   38   38                      
   39   39                      ;****Initialize ADC*******
   40   40                      ;one conversion, 2MHz clock, 8-bit mode
   41   41                      ;Inputs: None
   42   42                      ;Outputs: None
   43   43                      ; assume 24 MHz E clock
   44   44                      ; speed is 2(m+1)(s+n)/ fE = 2(5+1)(4+8)/24MHz = 6us
   45   45                      ADC_Init 
   46   46   000000 180B 8000       movb #$80,ATD0CTL2
             000004 82         
   47   47   000005 180B 0800       movb #$08,ATD0CTL3
             000009 83         
   48   48   00000A 180B 8500       movb #$85,ATD0CTL4
             00000E 84         
   49   49                          
   50   50   00000F 3D              rts       
   51   51                          
   52   52                      ;ATD0CTL2	;ASPU=1 enables A/D
   53   53                      ; bit 7 ADPU=1 enable
   54   54                      ; bit 6 AFFC=0 ATD Fast Flag Clear All
   55   55                      ; bit 5 AWAI=0 ATD Power Down in Wait Mode
   56   56                      ; bit 4 ETRIGLE=0 External Trigger Level/Edge Control
   57   57                      ; bit 3 ETRIGP=0 External Trigger Polarity
   58   58                      ; bit 2 ETRIGE=0 External Trigger Mode Enable
   59   59                      ; bit 1 ASCIE=0 ATD Sequence Complete Interrupt Enable
   60   60                      ; bit 0 ASCIF=0 ATD Sequence Complete Interrupt Flag
   61   61                      

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
   62   62                      ;ATD0CTL3   make sequence length=1
   63   63                      ; Bits 6,5,4,3 S8C, S4C, S2C, S1C - Conversion Sequence Length
   64   64                      ;  These bits control the number of conversions per sequence. 
   65   65                      ;  on reset, S4C is set to 1 (sequence length is 4). 
   66   66                      ;  S8C S4C S2C S1C number of conversions/sequence
   67   67                      ;   0   0   0   0   8
   68   68                      ;   0   0   0   1   1
   69   69                      ;   0   0   1   0   2
   70   70                      ;   0   0   1   1   3
   71   71                      ;   0   1   0   0   4
   72   72                      ;   0   1   0   1   5
   73   73                      ;   0   1   1   0   6
   74   74                      ;   0   1   1   1   7
   75   75                      ;   1   X   X   X   8
   76   76                      
   77   77                      ;ATD0CTL4
   78   78                      ; bit 7 SRES8=0 A/D Resolution Select
   79   79                      ;      1 n= 8 bit resolution
   80   80                      ;      0 n= 10 bit resolution
   81   81                      ; bit 6 SMP1=0 Sample Time Select 
   82   82                      ; bit 5 SMP0=0 s=2+2 sample period
   83   83                      ; bit 4 PRS4=0 ATD Clock Prescaler m=5, divide by 6
   84   84                      ; bit 3 PRS3=0 ATD Clock Prescaler
   85   85                      ; bit 2 PRS2=1 ATD Clock Prescaler
   86   86                      ; bit 1 PRS1=0 ATD Clock Prescaler
   87   87                      ; bit 0 PRS0=1 ATD Clock Prescaler
   88   88                                
   89   89                      
   90   90                      ;*****Input sample from ADC*******
   91   91                      ; perform 8-bit analog to digital conversion
   92   92                      ;Inputs: RegD is channel number 0-7, e.g., 4 means channel 4
   93   93                      ;Outputs: RegD is 8-bit ADC sample
   94   94                      ; analog input    right justified(decimal)
   95   95                      ;  0.00              0
   96   96                      ;  0.02              1
   97   97                      ;  0.04              2
   98   98                      ;  1.25             64 
   99   99                      ;  2.50            128
  100  100                      ;  5.00            255
  101  101                      ; uses busy-wait synchronization
  102  102                      ; bit 7 DJM Result Register Data Justification
  103  103                      ;       1=right justified, 0=left justified
  104  104                      ; bit 6 DSGN Result Register Data Signed or Unsigned Representation
  105  105                      ;       1=signed, 0=unsigned
  106  106                      ; bit 5 SCAN Continuous Conversion Sequence Mode
  107  107                      ;       1=continuous, 0=single
  108  108                      ; bit 4 MULT Multi-Channel Sample Mode
  109  109                      ;       1=multiple channel, 0=single channel
  110  110                      ; bit 3 0
  111  111                      ; bit 2-0 CC,CB,CA channel number 0 to 7
  112  112                      ADC_In  ; RegB has channel number
  113  113   000010 CA80                orab  #$80
  114  114   000012 5B85                stab  ATD0CTL5    ; Begins conversion of channel 2 (right justified)
  115  115                      ADCLoop
  116  116   000014 4F86 80FC          brclr ATD0STAT0,$80,ADCLoop
  117  117   000018 DC90               ldd ATD0DR0
  118  118                              
  119  119   00001A 3D                 rts
  120  120                      
  121  121                          
  122  122                      ;* * * * * * * * End of ADC routines* * * * * * * * 
  123  123                      
