[submodule "yosys"]
	path = yosys
	url = https://github.com/YosysHQ/yosys
[submodule "vtr-verilog-to-routing"]
	path = vtr-verilog-to-routing
	url = https://github.com/verilog-to-routing/vtr-verilog-to-routing.git
    branch = openfpga
[submodule "yosys-slang"]
	path = yosys-slang
	url = https://github.com/povik/yosys-slang.git
