PowerPlay Early Power Estimator File Generator report for BA1533_TX
Wed Jun 13 21:59:25 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PowerPlay Early Power Estimator File Generator Summary
  3. PowerPlay Early Power Estimator File Generator Settings
  4. PowerPlay Early Power Estimator File Generator Generated Files
  5. PowerPlay Power Analyzer Simulation Files Read
  6. Confidence Metric Details
  7. Signal Activities
  8. PowerPlay Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Summary                                                  ;
+-------------------------------------------------------+-------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Status ; Successful - Wed Jun 13 21:59:25 2018           ;
; Quartus Prime Version                                 ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition     ;
; Revision Name                                         ; BA1533_TX                                       ;
; Top-level Entity Name                                 ; BA1533_TX                                       ;
; Family                                                ; MAX 10                                          ;
; Device                                                ; 10M08SAU169I7G                                  ;
; Power Estimation Confidence                           ; High: user provided sufficient toggle rate data ;
+-------------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Settings                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; Off                                   ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; Off                                   ; On            ;
; Use Input Files                                                            ; On                                    ; Off           ;
; Power Analyzer Report Signal Activity                                      ; On                                    ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; On                                    ; Off           ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Generated Files                           ;
+----------------------------------------------------------------+-------------------------+
; Description                                                    ; Filename                ;
+----------------------------------------------------------------+-------------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; BA1533_TX_early_pwr.csv ;
+----------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Simulation Files Read                                                                              ;
+---------+-----------------------------------+-----------+------------+----------------+--------------+-----------+----------+
; File ID ; File Name                         ; File Type ; Entity     ; VCD Start Time ; VCD End Time ; Unknown % ; Toggle % ;
+---------+-----------------------------------+-----------+------------+----------------+--------------+-----------+----------+
; f1      ; simulation/modelsim/BA1533_TX.vcd ; VCD       ; |BA1533_TX ; N/A            ; N/A          ; 0.0%      ; 0.6%     ;
+---------+-----------------------------------+-----------+------------+----------------+--------------+-----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------+-----------+--------------+---------------+
; Data Source                                                                            ; Total       ; Pin       ; Registered   ; Combinational ;
+----------------------------------------------------------------------------------------+-------------+-----------+--------------+---------------+
; Simulation (from file)                                                                 ;             ;           ;              ;               ;
;     -- Simulation time nodes in unknown state                                          ; 0.0%        ;           ;              ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 680 (96.9%) ; 7 (43.8%) ; 201 (100.0%) ; 472 (97.3%)   ;
;     -- Number of signals with Zero toggle rate, from Simulation                        ; 674 (96.0%) ; 6 (37.5%) ; 201 (100.0%) ; 467 (96.3%)   ;
;     -- Number of signals with Static Probability from Simulation                       ; 678 (96.6%) ; 7 (43.8%) ; 201 (100.0%) ; 470 (96.9%)   ;
;                                                                                        ;             ;           ;              ;               ;
; Node, entity or clock assignment                                                       ;             ;           ;              ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 2 (0.3%)    ; 0 (0.0%)  ; 0 (0.0%)     ; 2 (0.4%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 4 (0.6%)    ; 0 (0.0%)  ; 0 (0.0%)     ; 4 (0.8%)      ;
;                                                                                        ;             ;           ;              ;               ;
; Vectorless estimation                                                                  ;             ;           ;              ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 0 (0.0%)    ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 0 (0.0%)    ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)      ;
;                                                                                        ;             ;           ;              ;               ;
; Default assignment                                                                     ;             ;           ;              ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 10 (1.4%)   ; 1 (6.3%)  ; 0 (0.0%)     ; 9 (1.9%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 20 (2.8%)   ; 9 (56.3%) ; 0 (0.0%)     ; 11 (2.3%)     ;
;                                                                                        ;             ;           ;              ;               ;
; Assumed 0                                                                              ;             ;           ;              ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 10 (1.4%)   ; 8 (50.0%) ; 0 (0.0%)     ; 2 (0.4%)      ;
+----------------------------------------------------------------------------------------+-------------+-----------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------+-----------------------------+--------------------+------------------------------------+
; Signal                                                                                                                                                                                                                                               ; Type          ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source (1) ; Static Probability ; Static Probability Data Source (1) ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------+-----------------------------+--------------------+------------------------------------+
; UART_RXD                                                                                                                                                                                                                                             ; Input Pin     ;    0.297                                    ; Default assignment          ; 0.500              ; Default assignment                 ;
; UART_TXD                                                                                                                                                                                                                                             ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 1.000              ; Simulation (f1, f1)                ;
; clk                                                                                                                                                                                                                                                  ; Input Pin     ;   18.981                                    ; Simulation (f1)             ; 0.500              ; Simulation (f1)                    ;
; clk~inputclkctrl                                                                                                                                                                                                                                     ; Combinational ;   18.981                                    ; Simulation (f1)             ; 0.500              ; Simulation (f1)                    ;
; led1                                                                                                                                                                                                                                                 ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 1.000              ; Simulation (f1, f1)                ;
; led2                                                                                                                                                                                                                                                 ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 1.000              ; Simulation (f1, f1)                ;
; led3                                                                                                                                                                                                                                                 ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 1.000              ; Simulation (f1, f1)                ;
; led4                                                                                                                                                                                                                                                 ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 1.000              ; Simulation (f1, f1)                ;
; tx_bit_data                                                                                                                                                                                                                                          ; Output Pin    ;    0.000                                    ; Simulation (f1, f1)         ; 0.000              ; Simulation (f1, f1)                ;
; ~ALTERA_CONFIG_SEL~                                                                                                                                                                                                                                  ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_CONF_DONE~                                                                                                                                                                                                                                   ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_TCK~                                                                                                                                                                                                                                         ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_TDI~                                                                                                                                                                                                                                         ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_TDO~                                                                                                                                                                                                                                         ; Output Pin    ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_TMS~                                                                                                                                                                                                                                         ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_nCONFIG~                                                                                                                                                                                                                                     ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~ALTERA_nSTATUS~                                                                                                                                                                                                                                     ; Input Pin     ;    0.000                                    ; Assumed 0                   ; 0.500              ; Default assignment                 ;
; ~GND                                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|Equal0~0                                                                                                                                                                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~1                                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~3                                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~5                                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~7                                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~9                                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~11                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~13                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~15                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~17                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~19                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~21                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~23                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~25                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~27                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~29                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~31                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~33                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~35                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~37                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~39                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~41                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~43                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~45                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~47                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~49                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~51                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~52                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~54                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|LessThan0~55                                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|Mux0~0                                                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|Mux0~1                                                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|Mux0~2                                                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|Mux0~3                                                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|index[0]                                                                                                                                                                                                                                     ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|index[1]                                                                                                                                                                                                                                     ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|index[2]                                                                                                                                                                                                                                     ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|index~0                                                                                                                                                                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|index~1                                                                                                                                                                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|index~2                                                                                                                                                                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|max_tx_flag                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_bit_data                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_bit_data~0                                                                                                                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[0]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[0]~93                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[1]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[1]~31                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[1]~32                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[2]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[2]~33                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[2]~34                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[3]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[3]~35                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[3]~36                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[4]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[4]~37                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[4]~38                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[5]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[5]~39                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[5]~40                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[6]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[6]~41                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[6]~42                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[7]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[7]~43                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[7]~44                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[8]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[8]~45                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[8]~46                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[9]                                                                                                                                                                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[9]~47                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[9]~48                                                                                                                                                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[10]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[10]~49                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[10]~50                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[11]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[11]~51                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[11]~52                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[12]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[12]~53                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[12]~54                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[13]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[13]~55                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[13]~56                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[14]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[14]~57                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[14]~58                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[15]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[15]~59                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[15]~60                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[16]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[16]~61                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[16]~62                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[17]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[17]~63                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[17]~64                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[18]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[18]~65                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[18]~66                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[19]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[19]~67                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[19]~68                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[20]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[20]~69                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[20]~70                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[21]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[21]~71                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[21]~72                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[22]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[22]~73                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[22]~74                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[23]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[23]~75                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[23]~76                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[24]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[24]~77                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[24]~78                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[25]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[25]~79                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[25]~80                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[26]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[26]~81                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[26]~82                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[27]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[27]~83                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[27]~84                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[28]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[28]~85                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[28]~86                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[29]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[29]~87                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[29]~88                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[30]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[30]~89                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[30]~90                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[31]                                                                                                                                                                                                                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx:tx_c|tx_count[31]~91                                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add0~0                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add0~1                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add0~2                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~0                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~1                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~2                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~3                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~4                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~5                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~6                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~7                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add1~8                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~0                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~1                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~2                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~3                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~4                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~5                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~6                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~7                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~8                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~9                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~10                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~11                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~12                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~13                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~14                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~16                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~17                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~18                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~19                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~20                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~21                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add2~22                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~0                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~1                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~2                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~3                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~4                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~5                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~6                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~7                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~8                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~9                                                                                                                                                                                                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~10                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~11                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~12                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~13                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~14                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~15                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~16                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~17                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~18                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~19                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~20                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Add3~22                                                                                                                                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Equal0~0                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Equal0~1                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Equal0~2                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector0~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector0~1                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector0~2                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector1~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector1~1                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector2~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector3~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector3~1                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector4~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector4~1                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector5~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|Selector6~0                                                                                                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|always0~0                                                                                                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|always0~1                                                                                                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[1]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[1]~8                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[2]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[3]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[4]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[5]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[6]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[6]~6                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[7]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[8]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[9]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[9]~5                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[10]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[11]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[12]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[13]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[14]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[14]~4                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[15]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[16]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[16]~3                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[17]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[17]~2                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[18]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[18]~1                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[19]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[19]~0                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[20]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[21]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[22]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[23]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[24]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[25]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[26]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|max_tx_count[27]                                                                                                                                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[0]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[0]~1                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[0]~2                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[1]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[2]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[3]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[4]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[5]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[6]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[7]                                                                                                                                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_reg_data[7]~0                                                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[0]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[0]~1                                                                                                                                                                                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[0]~2                                                                                                                                                                                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[1]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[1]~0                                                                                                                                                                                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[2]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[3]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[4]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[5]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[6]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|new_tx_max_count[7]                                                                                                                                                                                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[0]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[1]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[1]~0                                                                                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[2]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[3]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[3]~1                                                                                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[4]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[4]~2                                                                                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[5]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[5]~feeder                                                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[6]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[7]                                                                                                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|reg_data[7]~3                                                                                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.0000                                                                                                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT1                                                                                                                                                                                                   ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT2                                                                                                                                                                                                   ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT3                                                                                                                                                                                                   ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_REG_DATA1                                                                                                                                                                                                       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_REG_DATA2                                                                                                                                                                                                       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state.CH_REG_DATA3                                                                                                                                                                                                       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state~22                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|state~23                                                                                                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                ; Combinational ;    4.745                                    ; Simulation                  ; 0.500              ; Node assignment                    ;
; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                        ; Combinational ;    4.745                                    ; Node assignment             ; 0.500              ; Node assignment                    ;
; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                ; Combinational ;    1.791                                    ; Simulation                  ; 0.500              ; Node assignment                    ;
; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                        ; Combinational ;    1.791                                    ; Node assignment             ; 0.500              ; Node assignment                    ;
; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_fbout                                                                                                                                                                 ; Combinational ;  109.000                                    ; Simulation (f1)             ; 0.275              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                                                                                                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                                                                                                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][2]~22                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][3]~21                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][4]                                                                                                                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                                                                                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                                                                                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                                                                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][10]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~19                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~14                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][16]~11                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][17]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][18]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][19]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][20]~9                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][21]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][22]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[0][23]~5                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~20                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~18                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~17                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][5]                                                                                                                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~16                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~13                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][10]                                                                                                                                                                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~15                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~12                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][12]~10                                                                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~8                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][17]~7                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][18]~6                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][19]~4                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][20]~3                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][21]~2                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][22]~1                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|romout[1][23]~0                                                                                                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~1                                                                                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]~feeder                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]~feeder                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]~feeder                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]~feeder                                                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]~feeder                                                                                                                       ; Combinational ;    0.297                                    ; Default assignment          ; 0.500              ; Default assignment                 ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                                                                                                              ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]~0                                                                                                                            ; Combinational ;    0.297                                    ; Default assignment          ; 0.500              ; Default assignment                 ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                    ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                                                                                                                                  ; Combinational ;    0.297                                    ; Default assignment          ; 0.500              ; Default assignment                 ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[2]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[3]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[4]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[5]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[7]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                               ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~0                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~1                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~2                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~3                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~4                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~5                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~6                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~7                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~8                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~9                                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|read_fifo_en~0                                                                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out                                                                                                                                     ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out~feeder                                                                                                                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                   ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data~0                                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Add1~0                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Add1~1                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal0~0                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal0~1                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal1~0                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal1~1                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal1~2                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|Equal2~0                                                                                               ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                                                                   ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted~feeder                                                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge                                                                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]~8                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]~9                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]~10                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1]~11                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]~12                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]~13                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3]~14                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3]~15                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3]~16                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4]~17                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4]~18                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5]~19                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5]~20                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]~21                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]~22                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]                                                                                        ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]~23                                                                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]~6                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]~4                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~2                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]~3                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]~5                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Add1~0                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Add1~1                                                                                                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Equal0~0                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Equal0~1                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Equal0~2                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|Equal2~0                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|all_bits_transmitted                                                                                    ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|all_bits_transmitted~feeder                                                                             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge                                                                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge~feeder                                                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]~8                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]~9                                                                                       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1]~10                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1]~11                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[2]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[2]~13                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[2]~14                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]~15                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]~16                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]~17                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]~18                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[5]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[5]~12                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[5]~19                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[5]~20                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[6]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[6]~21                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[6]~22                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[7]                                                                                         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[7]~23                                                                                      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]~8                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]~6                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]~4                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]~5                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]~7                                                                                        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~0                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~1                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~2                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~3                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~4                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~5                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~6                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~7                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~8                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~9                                                                                                                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~10                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~11                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~12                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~13                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~14                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~15                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~16                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~17                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~18                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~19                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~20                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~21                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~22                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~23                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~24                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~25                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~26                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~27                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~28                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~29                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~30                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~31                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~32                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~33                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~34                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~35                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~36                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~37                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~38                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~39                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~40                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~41                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~42                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~43                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_control:uart_control_c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_erg:auto_generated|op_1~44                                                                                                                ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~2                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~3                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~4                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~5                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~6                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~7                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~8                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~9                                            ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~10                                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|full_dff                                       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[0]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[1]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[2]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[3]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[4]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[5]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[6]                                ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[0]~0                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[1]~1                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[2]~2                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[3]~3                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[4]~4                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[5]~5                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[6]~6                          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb                                     ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb~0                                   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_0_dff                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_1_dff                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_2_dff                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_will_be_1~0                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_will_be_1~1                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_will_be_2~0                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_will_be_2~1                              ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|_~0                                             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff                                       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff~0                                     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[0]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[1]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[2]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[3]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[4]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[5]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[6]                                 ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[0]~0                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[1]~1                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[2]~2                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[3]~3                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[4]~4                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[5]~5                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|ram_read_address[6]~6                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb                                      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb~0                                    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_1_dff                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_1_dff~feeder                           ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_2_dff                                  ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[0]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[1]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[2]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[3]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[4]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[5]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[6]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[7]                 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita0         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita0~COUT    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita1         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita1~COUT    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita2         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita2~COUT    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita3         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita3~COUT    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita4         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita4~COUT    ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita5         ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[1]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[2]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[3]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[4]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[5]         ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita0      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita0~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita1      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita1~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita2      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita2~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita3      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita3~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita4      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita4~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita5      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita5~COUT ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita6      ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[0]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[1]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[2]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[3]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[4]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[5]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[6]      ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita0             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita0~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita1             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita1~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita2             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita2~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita3             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita3~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita4             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita4~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita5             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita5~COUT        ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_comb_bita6             ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[0]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[1]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[2]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[3]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[4]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[5]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[6]             ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[0]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[1]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[2]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[3]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[4]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[5]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[6]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|q_b[7]                  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita0          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita0~COUT     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita1          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita1~COUT     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita2          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita2~COUT     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita3          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita3~COUT     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita4          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita4~COUT     ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_comb_bita5          ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[1]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[2]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[3]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[4]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[5]          ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cmpr_a78:three_comparison|aneb_result_wire[0]   ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cmpr_a78:three_comparison|aneb_result_wire[0]~0 ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita0       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita0~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita1       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita1~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita2       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita2~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita3       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita3~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita4       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita4~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita5       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita5~COUT  ; Combinational ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_comb_bita6       ; Combinational ;    0.000                                    ; Simulation (f1)             ; 1.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[0]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[1]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[2]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[3]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[4]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[5]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[6]       ; Registered    ;    0.000                                    ; Simulation (f1)             ; 0.000              ; Simulation (f1)                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------+-----------------------------+--------------------+------------------------------------+
(1) See the PowerPlay Power Analyzer Simulation Files Read report panel for detailed information for each simulation file identifier.


+---------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Messages ;
+---------------------------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime PowerPlay Early Power Estimator File Generator
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun 13 21:59:23 2018
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off BA1533_TX -c BA1533_TX --estimate_power=off --output_epe=BA1533_TX_early_pwr.csv
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (222002): Starting scan of VCD file simulation/modelsim/BA1533_TX.vcd (0 ns to End of File) for signal static probabilities and transition densities
Info (222003): Finished scan of VCD file simulation/modelsim/BA1533_TX.vcd (0 ns to End of File) for signal static probabilities and transition densities
Info (332104): Reading SDC File: 'BA1533_TX.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {tx_pll_c|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {tx_pll_c|altpll_component|auto_generated|pll1|clk[0]} {tx_pll_c|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_pll_c|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 53 -multiply_by 5 -duty_cycle 50.00 -name {tx_pll_c|altpll_component|auto_generated|pll1|clk[1]} {tx_pll_c|altpll_component|auto_generated|pll1|clk[1]}
Info (215037): Detailed signal activity file source information is not written to output Signal Activity File.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (214002): Created PowerPlay Early Power Estimation file "BA1533_TX_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 0.233 millions of transitions / sec
Info: Quartus Prime PowerPlay Early Power Estimator File Generator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4987 megabytes
    Info: Processing ended: Wed Jun 13 21:59:25 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


