#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  6 17:33:50 2023
# Process ID: 5404
# Current directory: D:/my_project/COS/2/MIPS_IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34852 D:\my_project\COS\2\MIPS_IO\MIPS_IO.xpr
# Log file: D:/my_project/COS/2/MIPS_IO/vivado.log
# Journal file: D:/my_project/COS/2/MIPS_IO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/my_project/COS/2/MIPS_IO/MIPS_IO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim/testIO.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/control_unit.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pwrite, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:21]
INFO: [VRFC 10-2458] undeclared symbol mwrite, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:22]
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/digit_led.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_led
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/getx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/m7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/main_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips.sv:15]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/pc_plus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim'
"xelab -wto ed4d92abe9e24e47949938a6bf3d934d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ed4d92abe9e24e47949938a6bf3d934d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.ALU_dec
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.ALU_adder
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_5
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.getx
Compiling module xil_defaultlib.digit_led
Compiling module xil_defaultlib.m7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  6 17:38:31 2023. For additional details about this file, please refer to the WebTalk help file at D:/software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  6 17:38:31 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 857.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_project/COS/2/MIPS_IO/MIPS_IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 874.484 ; gain = 17.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 874.484 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 19:32:20 2023...
