# ChipEXPO-2021 - Building a RISC-V Core

For participants of ChipEXPO-2021, Workshop on Building a RISC-V Core, by Steve Hoover, founder of Redwood EDA.

## Course Videos

Videos are available in YouTube. Right-click [this playlist](https://www.youtube.com/playlist?list=PL5hpwuXY8Xeah39tNi81vQBMEUSbrsqAe) and "open in new tab".

These videos begin with content originally from VSDOpen 2020, then continue with additional content. They should appear in the proper order by default.

## Slides

As you listen to videos and do the lab assignments, you can follow along in these slides. Right-click [these slides](https://docs.google.com/presentation/d/1nVeZJfeu0laUH-aZrK_oXLDvqlouyURaKHH55K8-4Co/edit?usp=sharing) and "open in new tab". Comments may have been added in real time to address points of confusion.

## Starting-point code

[comment]: <> (Use a link below to open the starting-point code for the CPU labs. Choose a link based on the month of your birth to help us distribute the load, and use "Open link in new tab" from the right-click pull-down menu.)

To begin the labs, right-click this [starting-point code](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FChipEXPO-2021%2Fmaster%2Fstarting_point.tlv) and "open link in new tab".

If you are able to reach the end of the workshop you'll be instructed to, right-click this [part 2 starting-point code](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FChipEXPO-2021%2Fmaster%2Fstarting_point_part2.tlv) and "open link in new tab".

## Help

For help, ask questions in English in the Zoom chat. Steve Hoover may be sleeping, but others will be available to help :).

Alternately:

  - [Join the TL-Verilog Users' Slack Workspace](https://join.slack.com/t/tl-verilog-users/shared_invite/zt-4fatipnr-dmDgkbzrCe0ZRLOOVm89gA)
  - Within the Workspace, add yourself to the `#chip-expo-2021` channel (hover over "Channels, click the '+', and "Browse Channels").
  - Ask questions in Russian or English, they will be translated by the "Lingvanex Translator" plugin.


## After the Tutorial

Some useful pointers for further exploration (right-click and "open in new tab"):

  - [Redwood EDA](https://redwoodeda.com)
  - Open-source TL-Verilog projects:
    - [WARP-V TL-Verilog RISC-V CPU](https://github.com/stevehoover/warp-v)
    - [1st CLaaS Framework for hardware acceleration of web/cloud applications](https://github.com/stevehoover/1st-CLaaS)
    - [etc...](https://github.com/stevehoover)
  - Learn TL-Verilog in [Makerchip](https://makerchip.com)
 
