{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537827139705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537827139706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 19:12:19 2018 " "Processing started: Mon Sep 24 19:12:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537827139706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827139706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827139707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537827140014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537827140014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-arch " "Found design unit 1: mux5to1-arch" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154814 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-arch " "Found design unit 1: mux6to1-arch" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154815 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_forba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_forba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_forba-comportamento " "Found design unit 1: clock_forba-comportamento" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154816 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_forba " "Found entity 1: clock_forba" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154816 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154817 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154818 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154819 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154819 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-BEHAVIOR " "Found design unit 1: ControlUnit-BEHAVIOR" {  } { { "ControlUnit.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827154820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827154820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_forba " "Elaborating entity \"clock_forba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537827154895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 clock_forba.vhd(19) " "VHDL Signal Declaration warning at clock_forba.vhd(19): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154897 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 clock_forba.vhd(19) " "VHDL Signal Declaration warning at clock_forba.vhd(19): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154897 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxOverFlow clock_forba.vhd(25) " "VHDL Signal Declaration warning at clock_forba.vhd(25): used explicit default value for signal \"auxOverFlow\" because signal was never assigned a value" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537827154897 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxReset clock_forba.vhd(27) " "VHDL Signal Declaration warning at clock_forba.vhd(27): used explicit default value for signal \"auxReset\" because signal was never assigned a value" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537827154898 "|clock_forba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pisca clock_forba.vhd(28) " "Verilog HDL or VHDL warning at clock_forba.vhd(28): object \"pisca\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827154898 "|clock_forba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxResetReg clock_forba.vhd(33) " "Verilog HDL or VHDL warning at clock_forba.vhd(33): object \"auxResetReg\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827154898 "|clock_forba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "clock_forba.vhd" "FD" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827154911 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_segundo_prox fluxoDados.vhd(22) " "VHDL Signal Declaration warning at fluxoDados.vhd(22): used implicit default value for signal \"un_segundo_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154911 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_segundo_prox fluxoDados.vhd(22) " "VHDL Signal Declaration warning at fluxoDados.vhd(22): used implicit default value for signal \"dez_segundo_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_minuto_prox fluxoDados.vhd(23) " "VHDL Signal Declaration warning at fluxoDados.vhd(23): used implicit default value for signal \"un_minuto_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_minuto_prox fluxoDados.vhd(23) " "VHDL Signal Declaration warning at fluxoDados.vhd(23): used implicit default value for signal \"dez_minuto_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_hora_prox fluxoDados.vhd(24) " "VHDL Signal Declaration warning at fluxoDados.vhd(24): used implicit default value for signal \"un_hora_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_hora_prox fluxoDados.vhd(24) " "VHDL Signal Declaration warning at fluxoDados.vhd(24): used implicit default value for signal \"dez_hora_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaULA fluxoDados.vhd(30) " "Verilog HDL or VHDL warning at fluxoDados.vhd(30): object \"saidaULA\" assigned a value but never read" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827154912 "|clock_forba|fluxoDados:FD"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 3 fluxoDados.vhd(43) " "VHDL expression error at fluxoDados.vhd(43): expression has 4 elements, but must have 3 elements" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 43 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1537827154913 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 3 fluxoDados.vhd(44) " "VHDL expression error at fluxoDados.vhd(44): expression has 4 elements, but must have 3 elements" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 44 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1537827154913 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A fluxoDados.vhd(42) " "VHDL error at fluxoDados.vhd(42): formal port or parameter \"A\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 42 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537827154913 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B fluxoDados.vhd(42) " "VHDL error at fluxoDados.vhd(42): formal port or parameter \"B\" must have actual or default value" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 42 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1537827154913 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 4 fluxoDados.vhd(44) " "VHDL expression error at fluxoDados.vhd(44): expression has 3 elements, but must have 4 elements" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 44 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1537827154913 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fluxoDados:FD " "Can't elaborate user hierarchy \"fluxoDados:FD\"" {  } { { "clock_forba.vhd" "FD" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827154914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537827155048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 24 19:12:35 2018 " "Processing ended: Mon Sep 24 19:12:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537827155048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537827155048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537827155048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827155048 ""}
