<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="i:/sdr_p/10/userdefinedrepository/unroll_rom_last/unroll_rom_last.srcs/sources_1/imports/new/unroll_rom_last_v1_0_project/Unroll_ROM_last_v1_0_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="0fad979c8c5746a0bfa21fab6d2b4c59"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../../../SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../../../SDR_P/10/NexysPsram-master"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../../../SDR_P/10/UserDefinedRepository"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../ROM_reader_top.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/ttcl/bmg_ooc_xdc.ttcl">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/hdl/mem_init_file.xit">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_2"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Unroll_ROM_last"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../ROM_reader_top.vhd"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BLK_MEM_GEN_v8_2"/>
        <Option Name="TopLib" Val="blk_mem_gen_v8_2"/>
        <Option Name="TopArchitecture" Val="behavioral"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
