{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 16:25:39 2021 " "Info: Processing started: Mon May 31 16:25:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] register ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 448.63 MHz 2.229 ns Internal " "Info: Clock \"clk\" has Internal fmax of 448.63 MHz between source register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\" and destination register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\" (period= 2.229 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.045 ns + Longest register register " "Info: + Longest register to register delay is 2.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 1 REG LCFF_X30_Y1_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.228 ns) 0.618 ns dc4:UAinst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~2 2 COMB LCCOMB_X30_Y1_N2 4 " "Info: 2: + IC(0.390 ns) + CELL(0.228 ns) = 0.618 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 4; COMB Node = 'dc4:UAinst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/decode_u7f.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.225 ns) 1.080 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~7 3 COMB LCCOMB_X30_Y1_N10 3 " "Info: 3: + IC(0.237 ns) + CELL(0.225 ns) = 1.080 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 3; COMB Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 2.045 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 4 REG LCFF_X30_Y1_N21 10 " "Info: 4: + IC(0.219 ns) + CELL(0.746 ns) = 2.045 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 58.63 % ) " "Info: Total cell delay = 1.199 ns ( 58.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 41.37 % ) " "Info: Total interconnect delay = 0.846 ns ( 41.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.390ns 0.237ns 0.219ns } { 0.000ns 0.228ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X30_Y1_N21 10 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X30_Y1_N21 10 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.390ns 0.237ns 0.219ns } { 0.000ns 0.228ns 0.225ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] xpin\[1\] clk 4.782 ns register " "Info: tsu for register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\" (data pin = \"xpin\[1\]\", clock pin = \"clk\") is 4.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.182 ns + Longest pin register " "Info: + Longest pin to register delay is 7.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns xpin\[1\] 1 PIN PIN_B5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 5; PIN Node = 'xpin\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[1] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } { 304 -56 -7 320 "xpin\[3\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 400 -56 -7 416 "xpin\[3\]" "" } { 440 -56 -15 456 "xpin\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.272 ns) 5.953 ns inst2~0 2 COMB LCCOMB_X30_Y1_N14 3 " "Info: 2: + IC(4.824 ns) + CELL(0.272 ns) = 5.953 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 3; COMB Node = 'inst2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { xpin[1] inst2~0 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 160 120 184 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 6.217 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~7 3 COMB LCCOMB_X30_Y1_N10 3 " "Info: 3: + IC(0.211 ns) + CELL(0.053 ns) = 6.217 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 3; COMB Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { inst2~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 7.182 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 4 REG LCFF_X30_Y1_N21 10 " "Info: 4: + IC(0.219 ns) + CELL(0.746 ns) = 7.182 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 26.84 % ) " "Info: Total cell delay = 1.928 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.254 ns ( 73.16 % ) " "Info: Total interconnect delay = 5.254 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { xpin[1] inst2~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { xpin[1] {} xpin[1]~combout {} inst2~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.824ns 0.211ns 0.219ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X30_Y1_N21 10 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { xpin[1] inst2~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { xpin[1] {} xpin[1]~combout {} inst2~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.824ns 0.211ns 0.219ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ctpin\[5\] ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 7.646 ns register " "Info: tco from clock \"clk\" to destination pin \"ctpin\[5\]\" through register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\" is 7.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X30_Y1_N21 10 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.062 ns + Longest register pin " "Info: + Longest register to pin delay is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 1 REG LCFF_X30_Y1_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.228 ns) 0.496 ns inst9 2 COMB LCCOMB_X30_Y1_N28 6 " "Info: 2: + IC(0.268 ns) + CELL(0.228 ns) = 0.496 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 6; COMB Node = 'inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 352 216 280 464 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(1.952 ns) 5.062 ns ctpin\[5\] 3 PIN PIN_E10 0 " "Info: 3: + IC(2.614 ns) + CELL(1.952 ns) = 5.062 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'ctpin\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { inst9 ctpin[5] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 792 536 712 808 "ctpin\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 43.07 % ) " "Info: Total cell delay = 2.180 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 56.93 % ) " "Info: Total interconnect delay = 2.882 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9 ctpin[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} inst9 {} ctpin[5] {} } { 0.000ns 0.268ns 2.614ns } { 0.000ns 0.228ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9 ctpin[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} inst9 {} ctpin[5] {} } { 0.000ns 0.268ns 2.614ns } { 0.000ns 0.228ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "xpin\[0\] ctpin\[5\] 10.262 ns Longest " "Info: Longest tpd from source pin \"xpin\[0\]\" to destination pin \"ctpin\[5\]\" is 10.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns xpin\[0\] 1 PIN PIN_U19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 5; PIN Node = 'xpin\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[0] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } { 304 -56 -7 320 "xpin\[3\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 400 -56 -7 416 "xpin\[3\]" "" } { 440 -56 -15 456 "xpin\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.530 ns) + CELL(0.346 ns) 5.696 ns inst9 2 COMB LCCOMB_X30_Y1_N28 6 " "Info: 2: + IC(4.530 ns) + CELL(0.346 ns) = 5.696 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 6; COMB Node = 'inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { xpin[0] inst9 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 352 216 280 464 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(1.952 ns) 10.262 ns ctpin\[5\] 3 PIN PIN_E10 0 " "Info: 3: + IC(2.614 ns) + CELL(1.952 ns) = 10.262 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'ctpin\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { inst9 ctpin[5] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 792 536 712 808 "ctpin\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.118 ns ( 30.38 % ) " "Info: Total cell delay = 3.118 ns ( 30.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.144 ns ( 69.62 % ) " "Info: Total interconnect delay = 7.144 ns ( 69.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.262 ns" { xpin[0] inst9 ctpin[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.262 ns" { xpin[0] {} xpin[0]~combout {} inst9 {} ctpin[5] {} } { 0.000ns 0.000ns 4.530ns 2.614ns } { 0.000ns 0.820ns 0.346ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\] xpin\[2\] clk -2.493 ns register " "Info: th for register \"reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"xpin\[2\]\", clock pin = \"clk\") is -2.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X30_Y1_N31 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 1; REG Node = 'reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst31|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.132 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns xpin\[2\] 1 PIN PIN_U10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 3; PIN Node = 'xpin\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[2] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } { 304 -56 -7 320 "xpin\[3\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 400 -56 -7 416 "xpin\[3\]" "" } { 440 -56 -15 456 "xpin\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.794 ns) + CELL(0.366 ns) 4.977 ns inst9~0 2 COMB LCCOMB_X30_Y1_N30 1 " "Info: 2: + IC(3.794 ns) + CELL(0.366 ns) = 4.977 ns; Loc. = LCCOMB_X30_Y1_N30; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { xpin[2] inst9~0 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/ТАВТ/УАv.1/UAcourseProject.bdf" { { 352 216 280 464 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.132 ns reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X30_Y1_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.132 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 1; REG Node = 'reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst9~0 reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 26.07 % ) " "Info: Total cell delay = 1.338 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.794 ns ( 73.93 % ) " "Info: Total interconnect delay = 3.794 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { xpin[2] inst9~0 reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { xpin[2] {} xpin[2]~combout {} inst9~0 {} reg:inst31|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.794ns 0.000ns } { 0.000ns 0.817ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst31|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.132 ns" { xpin[2] inst9~0 reg:inst31|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.132 ns" { xpin[2] {} xpin[2]~combout {} inst9~0 {} reg:inst31|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.794ns 0.000ns } { 0.000ns 0.817ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 16:25:39 2021 " "Info: Processing ended: Mon May 31 16:25:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
