##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Echo_Clock
		4.3::Critical Path Report for Encoder_Clock
		4.4::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Echo_Clock:R)
		5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.5::Critical Path Report for (Echo_Clock:R vs. Echo_Clock:R)
		5.6::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                      | Frequency: 41.00 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 64.00 MHz  | 
Clock: Echo_Clock                     | Frequency: 41.00 MHz  | Target: 1.00 MHz   | 
Clock: Encoder_Clock                  | Frequency: 37.07 MHz  | Target: 0.01 MHz   | 
Clock: Front_ADC_SAR_theACLK          | N/A                   | Target: 1.60 MHz   | 
Clock: Front_ADC_SAR_theACLK(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                      | Frequency: 63.72 MHz  | Target: 1.00 MHz   | 
Clock: Rear_ADC_SAR_theACLK           | N/A                   | Target: 1.60 MHz   | 
Clock: Rear_ADC_SAR_theACLK(routed)   | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          30914       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Echo_Clock     41666.7          17277       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      PWM_Clock      41666.7          32463       N/A              N/A         N/A              N/A         N/A              N/A         
Echo_Clock     Echo_Clock     1e+006           977824      N/A              N/A         N/A              N/A         N/A              N/A         
Encoder_Clock  Encoder_Clock  2e+008           199973027   N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+006           984306      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase  
----------------------  ------------  ----------------  
Left_Encoder_A(0)_PAD   17076         Encoder_Clock:R   
Left_Encoder_B(0)_PAD   17424         Encoder_Clock:R   
Right_Encoder_A(0)_PAD  16953         Encoder_Clock:R   
Right_Encoder_B(0)_PAD  21936         Encoder_Clock:R   


                       3.2::Clock to Out
                       -----------------

Port Name                      Clock to Out  Clock Name:Phase  
-----------------------------  ------------  ----------------  
Front_Trigger_0(0)_PAD         35364         CyBUS_CLK:R       
Front_Trigger_1(0)_PAD         36023         CyBUS_CLK:R       
Front_Trigger_2(0)_PAD         35347         CyBUS_CLK:R       
Front_Trigger_3(0)_PAD         36315         CyBUS_CLK:R       
Front_Trigger_4(0)_PAD         34898         CyBUS_CLK:R       
Front_Trigger_5(0)_PAD         36848         CyBUS_CLK:R       
Front_Trigger_6(0)_PAD         37329         CyBUS_CLK:R       
Front_Trigger_7(0)_PAD         35711         CyBUS_CLK:R       
Left_HB25_PWM_Pin(0)_PAD:out   26027         PWM_Clock:R       
Rear_Trigger_0(0)_PAD          37544         CyBUS_CLK:R       
Rear_Trigger_1(0)_PAD          36590         CyBUS_CLK:R       
Rear_Trigger_2(0)_PAD          39366         CyBUS_CLK:R       
Rear_Trigger_3(0)_PAD          36667         CyBUS_CLK:R       
Rear_Trigger_4(0)_PAD          37851         CyBUS_CLK:R       
Rear_Trigger_5(0)_PAD          41504         CyBUS_CLK:R       
Rear_Trigger_6(0)_PAD          38546         CyBUS_CLK:R       
Rear_Trigger_7(0)_PAD          38161         CyBUS_CLK:R       
Right_HB25_PWM_Pin(0)_PAD:out  23938         PWM_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 41.00 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 17277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21260
-------------------------------------   ----- 
End-of-path arrival time (ps)           21260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  17277  RISE       1
Net_8007/main_7                                     macrocell16     4598   7403  17277  RISE       1
Net_8007/q                                          macrocell16     3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     3908  14661  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  18011  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3249  21260  17277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Echo_Clock
****************************************
Clock: Echo_Clock
Frequency: 41.00 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 17277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21260
-------------------------------------   ----- 
End-of-path arrival time (ps)           21260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  17277  RISE       1
Net_8007/main_7                                     macrocell16     4598   7403  17277  RISE       1
Net_8007/q                                          macrocell16     3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     3908  14661  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  18011  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3249  21260  17277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Encoder_Clock
*******************************************
Clock: Encoder_Clock
Frequency: 37.07 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199973027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22743
-------------------------------------   ----- 
End-of-path arrival time (ps)           22743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1     10211  11461  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  14811  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  17613  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22743  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22743  199973027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 63.72 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5084   6334  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11464  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11464  984306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 30914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2032   2032  30914  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell51   6621   8653  30914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell51   1250   1250  32463  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell52   4444   5694  32463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Echo_Clock:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 17277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21260
-------------------------------------   ----- 
End-of-path arrival time (ps)           21260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  17277  RISE       1
Net_8007/main_7                                     macrocell16     4598   7403  17277  RISE       1
Net_8007/q                                          macrocell16     3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     3908  14661  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  18011  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3249  21260  17277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5084   6334  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11464  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11464  984306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (Echo_Clock:R vs. Echo_Clock:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17946
-------------------------------------   ----- 
End-of-path arrival time (ps)           17946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93      1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell35      4372   5622  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35      3350   8972  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9    3844  12816  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  17946  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  17946  977824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1


5.6::Critical Path Report for (Encoder_Clock:R vs. Encoder_Clock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199973027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22743
-------------------------------------   ----- 
End-of-path arrival time (ps)           22743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1     10211  11461  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  14811  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  17613  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22743  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22743  199973027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 17277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21260
-------------------------------------   ----- 
End-of-path arrival time (ps)           21260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40        2805   2805  17277  RISE       1
Net_8007/main_7                                     macrocell16     4598   7403  17277  RISE       1
Net_8007/q                                          macrocell16     3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33     3908  14661  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33     3350  18011  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell9   3249  21260  17277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17296p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21240
-------------------------------------   ----- 
End-of-path arrival time (ps)           21240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                               iocell40         2805   2805  17277  RISE       1
Net_8007/main_7                                     macrocell16      4598   7403  17277  RISE       1
Net_8007/q                                          macrocell16      3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell33      3908  14661  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell33      3350  18011  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell10   3230  21240  17296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20411
-------------------------------------   ----- 
End-of-path arrival time (ps)           20411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18125  RISE       1
Net_8089/main_9                                      macrocell15      5266   8310  18125  RISE       1
Net_8089/q                                           macrocell15      3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2302  13962  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17312  18125  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   3100  20411  18125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20276
-------------------------------------   ----- 
End-of-path arrival time (ps)           20276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                               iocell35         3044   3044  18125  RISE       1
Net_8089/main_9                                      macrocell15      5266   8310  18125  RISE       1
Net_8089/q                                           macrocell15      3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell36      2302  13962  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  17312  18125  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   2964  20276  18261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 20750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20416
-------------------------------------   ----- 
End-of-path arrival time (ps)           20416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                              iocell35       3044   3044  18125  RISE       1
Net_8089/main_9                                     macrocell15    5266   8310  18125  RISE       1
Net_8089/q                                          macrocell15    3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/main_0   macrocell36    2302  13962  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capt_fifo_load\/q        macrocell36    3350  17312  18125  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell6   3104  20416  20750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 23496p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  17277  RISE       1
Net_8007/main_7                                       macrocell16   4598   7403  17277  RISE       1
Net_8007/q                                            macrocell16   3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell93   3908  14661  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 23496p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                                 iocell40      2805   2805  17277  RISE       1
Net_8007/main_7                                       macrocell16   4598   7403  17277  RISE       1
Net_8007/q                                            macrocell16   3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell94   3908  14661  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 24072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14084
-------------------------------------   ----- 
End-of-path arrival time (ps)           14084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  17277  RISE       1
Net_8007/main_7        macrocell16   4598   7403  17277  RISE       1
Net_8007/q             macrocell16   3350  10753  17277  RISE       1
MODIN3_1/main_0        macrocell87   3332  14084  24072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 24072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14084
-------------------------------------   ----- 
End-of-path arrival time (ps)           14084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb  iocell40      2805   2805  17277  RISE       1
Net_8007/main_7        macrocell16   4598   7403  17277  RISE       1
Net_8007/q             macrocell16   3350  10753  17277  RISE       1
MODIN3_0/main_0        macrocell88   3332  14084  24072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14084
-------------------------------------   ----- 
End-of-path arrival time (ps)           14084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                            iocell40      2805   2805  17277  RISE       1
Net_8007/main_7                                  macrocell16   4598   7403  17277  RISE       1
Net_8007/q                                       macrocell16   3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_0  macrocell89   3332  14084  24072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 24091p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14065
-------------------------------------   ----- 
End-of-path arrival time (ps)           14065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  17277  RISE       1
Net_8007/main_7                                 macrocell16   4598   7403  17277  RISE       1
Net_8007/q                                      macrocell16   3350  10753  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell90   3313  14065  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 24195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13962
-------------------------------------   ----- 
End-of-path arrival time (ps)           13962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18125  RISE       1
Net_8089/main_9                                  macrocell15   5266   8310  18125  RISE       1
Net_8089/q                                       macrocell15   3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_0  macrocell96   2302  13962  24195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 24195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13962
-------------------------------------   ----- 
End-of-path arrival time (ps)           13962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18125  RISE       1
Net_8089/main_9                                        macrocell15   5266   8310  18125  RISE       1
Net_8089/q                                             macrocell15   3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_0  macrocell98   2302  13962  24195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 24195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13962
-------------------------------------   ----- 
End-of-path arrival time (ps)           13962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                                 iocell35      3044   3044  18125  RISE       1
Net_8089/main_9                                        macrocell15   5266   8310  18125  RISE       1
Net_8089/q                                             macrocell15   3350  11660  18125  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_0  macrocell99   2302  13962  24195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26848p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3409   5459  26848  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  10589  26848  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  10589  26848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26875p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3382   5432  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  10562  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  10562  26875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   4028   6078  29529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_6(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 29847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_6(0)/in_clock                                iocell35            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_6(0)/fb                           iocell35      3044   3044  18125  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell95   5266   8310  29847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29855p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5     2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   3702   5752  29855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3     2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   3409   5459  30148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5    2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   3382   5432  30175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_3(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30410p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_3(0)/in_clock                                iocell32            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_3(0)/fb                           iocell32      2485   2485  18689  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell95   5261   7746  30410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_0(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_0(0)/in_clock                                iocell12            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_0(0)/fb                           iocell12      2199   2199  18945  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell95   5291   7490  30667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_2(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_2(0)/in_clock                                iocell31            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_2(0)/fb                           iocell31      2231   2231  18961  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell95   5243   7474  30683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_5(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_5(0)/in_clock                                iocell34            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_5(0)/fb                           iocell34      2178   2178  18962  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell95   5295   7473  30684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_4(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_4(0)/in_clock                                iocell33            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_4(0)/fb                           iocell33      2133   2133  18995  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell95   5307   7440  30717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_4(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_7
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_4(0)/in_clock                                 iocell40            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_4(0)/fb                           iocell40      2805   2805  17277  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_7  macrocell85   4598   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 30769p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell97    5338   7388  30769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_7(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30790p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_7(0)/in_clock                                iocell36            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_7(0)/fb                            iocell36      2092   2092  19068  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell95   5275   7367  30790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_3(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30857p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_3(0)/in_clock                                 iocell39            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_3(0)/fb                           iocell39      2692   2692  17380  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_6  macrocell85   4608   7300  30857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Front_Echo_Pin_1(0)/fb
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30909p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Front_Echo_Pin_1(0)/in_clock                                iocell30            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Front_Echo_Pin_1(0)/fb                           iocell30      1920   1920  19187  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell95   5328   7248  30909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_1_net_0/clk_en
Capture Clock  : tmpOE__bufoe_1_net_0/clock_0
Path slack     : 30914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_HB25_PWM_Pin(0)/in_clock                               iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Left_HB25_PWM_Pin(0)/fb      iocell1       2032   2032  30914  RISE       1
tmpOE__bufoe_1_net_0/clk_en  macrocell51   6621   8653  30914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_HB25_PWM_Pin(0)/fb
Path End       : tmpOE__bufoe_2_net_0/clk_en
Capture Clock  : tmpOE__bufoe_2_net_0/clock_0
Path slack     : 30936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_HB25_PWM_Pin(0)/in_clock                              iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Right_HB25_PWM_Pin(0)/fb     iocell3       2667   2667  30936  RISE       1
tmpOE__bufoe_2_net_0/clk_en  macrocell54   5964   8631  30936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_5(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_8
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_5(0)/in_clock                                 iocell41            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_5(0)/fb                           iocell41      2567   2567  17508  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_8  macrocell85   4604   7171  30985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_7(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_10
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_7(0)/in_clock                                 iocell43            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_7(0)/fb                            iocell43      2551   2551  17527  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_10  macrocell85   4601   7152  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_6(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_9
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_6(0)/in_clock                                 iocell42            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_6(0)/fb                           iocell42      2379   2379  17696  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_9  macrocell85   4605   6984  31173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_2(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31404p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_2(0)/in_clock                                 iocell38            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_2(0)/fb                           iocell38      2141   2141  17927  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_5  macrocell85   4611   6752  31404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_1(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_1(0)/in_clock                                 iocell37            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_1(0)/fb                           iocell37      2051   2051  18015  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_4  macrocell85   4613   6664  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 31495p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell91    4611   6661  31495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rear_Echo_Pin_0(0)/fb
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31632p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rear_Echo_Pin_0(0)/in_clock                                 iocell29            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rear_Echo_Pin_0(0)/fb                           iocell29      1903   1903  18155  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_3  macrocell85   4622   6525  31632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 31685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  19963  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell95    4422   6472  31685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  20289  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell95    4096   6146  32011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32237p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  18760  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_2     macrocell85    3869   5919  32237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 32374p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell90    3732   5782  32374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 32385p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  26875  RISE       1
MODIN3_1/main_1                             macrocell87    3721   5771  32385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 32385p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  26875  RISE       1
MODIN3_0/main_1                             macrocell88    3721   5771  32385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32385p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1       controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_1  macrocell89    3721   5771  32385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_1_net_0/q
Path End       : \Left_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 32463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_1_net_0/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_1_net_0/q                        macrocell51   1250   1250  32463  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell52   4444   5694  32463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 32597p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  19120  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_1     macrocell85    3510   5560  32597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 32714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell96    3393   5443  32714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell98    3393   5443  32714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell3   2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell99    3393   5443  32714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Front_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  21473  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell95    2912   4962  33195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2
Path End       : \Rear_Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/busclk              controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  19769  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/main_0     macrocell85    2860   4910  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : tmpOE__bufoe_2_net_0/q
Path End       : \Right_HB25_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33387p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. PWM_Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
tmpOE__bufoe_2_net_0/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
tmpOE__bufoe_2_net_0/q                         macrocell54   1250   1250  33387  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/main_0  macrocell55   3519   4769  33387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell93    2631   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1            controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell94    2631   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Front_Trigger_Reg:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Front_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell3   2050   2050  26848  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell6   3770   5820  35847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Trigger_Reg:Sync:ctrl_reg\/control_1
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35902p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Echo_Clock:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rear_Trigger_Reg:Sync:ctrl_reg\/busclk                     controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rear_Trigger_Reg:Sync:ctrl_reg\/control_1      controlcell5   2050   2050  26875  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell5   3715   5765  35902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 980616p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18884
-------------------------------------   ----- 
End-of-path arrival time (ps)           18884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell34      6722  10222  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:status_tc\/q              macrocell34      3350  13572  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     5312  18884  980616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981123p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12817
-------------------------------------   ----- 
End-of-path arrival time (ps)           12817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93      1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell35      4372   5622  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35      3350   8972  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell10   3845  12817  981123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981124p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93     1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell35     4372   5622  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell35     3350   8972  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9   3844  12816  981124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981485p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12455
-------------------------------------   ----- 
End-of-path arrival time (ps)           12455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell98      1250   1250  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell38      3206   4456  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   7806  979234  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell12   4649  12455  981485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982534p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11406
-------------------------------------   ----- 
End-of-path arrival time (ps)           11406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell98      1250   1250  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/main_1            macrocell38      3206   4456  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_reg\/q                 macrocell38      3350   7806  979234  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   3600  11406  982534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5084   6334  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11464  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11464  984306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984356p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11414  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11414  984356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 984959p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell91      8031  11531  984959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985358p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14142
-------------------------------------   ----- 
End-of-path arrival time (ps)           14142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983217  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/main_1         macrocell37      4384   7884  985358  RISE       1
\Front_Echo_Timer:TimerUDB:status_tc\/q              macrocell37      3350  11234  985358  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2909  14142  985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell6        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 985676p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell90      7314  10814  985676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985684p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    4756   8256  985684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985685p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  980616  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   4755   8255  985685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell10      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985960p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   4480   7980  985960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell12      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3923   7423  986517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987062p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   5628   6878  987062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987606p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  984306  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5084   6334  987606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987656p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  987656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2765   6265  987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2605   6105  987835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell4       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984536  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2604   6104  987836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 988606p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983217  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_3      macrocell97      4384   7884  988606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 989067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989067  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989067  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989067  RISE       1
Net_39/main_2                                   macrocell56     3673   7423  989067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 989294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   1240   1240  989294  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   1240  989294  RISE       1
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2270   3510  989294  RISE       1
Net_39/main_1                                   macrocell56     3686   7196  989294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989444p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell91   5796   7046  989444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989459p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  983217  RISE       1
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  983217  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_4      macrocell96      3531   7031  989459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989624p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  986430  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3066   4316  989624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q         macrocell52     1250   1250  986430  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2960   4210  989730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1537/main_2
Capture Clock  : Net_1537/clock_0
Path slack     : 990438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990438  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990438  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990438  RISE       1
Net_1537/main_2                                macrocell53     2302   6052  990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990589p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  984434  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell90   4651   5901  990589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  984434  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell93   4587   5837  990653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q             macrocell85   1250   1250  984434  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell94   4587   5837  990653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_1537/main_1
Capture Clock  : Net_1537/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  990675  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  990675  RISE       1
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  990675  RISE       1
Net_1537/main_1                                macrocell53     2305   5815  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990866p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  978706  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell91   4374   5624  990866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990868p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell93   1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell90   4372   5622  990868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 991159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  984434  RISE       1
MODIN3_1/main_2                            macrocell87   4081   5331  991159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q  macrocell85   1250   1250  984434  RISE       1
MODIN3_0/main_2                            macrocell88   4081   5331  991159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q        macrocell85   1250   1250  984434  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_2  macrocell89   4081   5331  991159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  978706  RISE       1
MODIN3_1/main_3                            macrocell87   3491   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q  macrocell90   1250   1250  978706  RISE       1
MODIN3_0/main_3                            macrocell88   3491   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q        macrocell90   1250   1250  978706  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_3  macrocell89   3491   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991750p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:timer_enable\/q       macrocell90   1250   1250  978706  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell90   3490   4740  991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992016p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992016  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell96   3224   4474  992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992030p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  986861  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell97   3210   4460  992030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992034p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_5   macrocell97   3206   4456  992034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992039p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  979240  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_2  macrocell97   3201   4451  992039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992102p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992102  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/main_5  macrocell90   3138   4388  992102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:timer_enable\/clock_0            macrocell90         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_HB25_PWM:PWMUDB:runmode_enable\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  986430  RISE       1
Net_1537/main_0                          macrocell53   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_HB25_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 992628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_HB25_PWM:PWMUDB:runmode_enable\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_HB25_PWM:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  984306  RISE       1
Net_39/main_0                             macrocell56   2612   3862  992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell93   1250   1250  977824  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell93   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell93         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q       macrocell95   1250   1250  986861  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell96   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  986861  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell98   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:capture_last\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:capture_last\/q             macrocell95   1250   1250  986861  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell99   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q  macrocell98   1250   1250  979234  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_6   macrocell96   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/q       macrocell98   1250   1250  979234  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell98   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_rise_detected\/clock_0     macrocell98         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell99   1250   1250  992935  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell99   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0     macrocell99         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  992940  RISE       1
MODIN3_1/main_4  macrocell87   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell87   1250   1250  992940  RISE       1
MODIN3_0/main_4  macrocell88   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q                                       macrocell87   1250   1250  992940  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_4  macrocell89   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Front_Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Front_Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:timer_enable\/q       macrocell96   1250   1250  979240  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/main_3  macrocell96   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:timer_enable\/clock_0           macrocell96         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 992942p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/q         macrocell89    1250   1250  992942  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   5308   6558  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Front_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Front_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Front_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Front_Echo_Timer:TimerUDB:trig_disable\/q       macrocell97   1250   1250  992016  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell97   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Front_Echo_Timer:TimerUDB:trig_disable\/clock_0           macrocell97         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/q       macrocell94   1250   1250  992947  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell94   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell94         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  992949  RISE       1
MODIN3_1/main_5  macrocell87   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell88   1250   1250  992949  RISE       1
MODIN3_0/main_5  macrocell88   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q                                       macrocell88   1250   1250  992949  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/main_5  macrocell89   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell89         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:capture_last\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:capture_last\/q       macrocell85   1250   1250  984434  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell91   2252   3502  992988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rear_Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Rear_Echo_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Echo_Clock:R#1 vs. Echo_Clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Rear_Echo_Timer:TimerUDB:trig_disable\/q       macrocell91   1250   1250  992102  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/main_4  macrocell91   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Rear_Echo_Timer:TimerUDB:trig_disable\/clock_0            macrocell91         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199973027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22743
-------------------------------------   ----- 
End-of-path arrival time (ps)           22743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1     10211  11461  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  14811  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  17613  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  22743  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  22743  199973027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199973666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22104
-------------------------------------   ----- 
End-of-path arrival time (ps)           22104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                                    macrocell81     1250   1250  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell8      9115  10365  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  13715  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3259  16974  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  22104  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  22104  199973666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_5
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199976252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20238
-------------------------------------   ----- 
End-of-path arrival time (ps)           20238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:Net_1203_split\/main_3   macrocell92  11230  12480  199976252  RISE       1
\Right_QuadDec:Net_1203_split\/q        macrocell92   3350  15830  199976252  RISE       1
\Right_QuadDec:Net_1203\/main_5         macrocell78   4408  20238  199976252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199976327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17613
-------------------------------------   ----- 
End-of-path arrival time (ps)           17613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1     10211  11461  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  14811  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  17613  199976327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199976330p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17610
-------------------------------------   ----- 
End-of-path arrival time (ps)           17610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                                    macrocell67     1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell1     10211  11461  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350  14811  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2798  17610  199976330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_7
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199976444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20046
-------------------------------------   ----- 
End-of-path arrival time (ps)           20046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:Net_1251_split\/main_2   macrocell62  12510  13760  199976444  RISE       1
\Left_QuadDec:Net_1251_split\/q        macrocell62   3350  17110  199976444  RISE       1
\Left_QuadDec:Net_1251\/main_7         macrocell57   2936  20046  199976444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199976966p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16974
-------------------------------------   ----- 
End-of-path arrival time (ps)           16974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                                    macrocell81     1250   1250  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell8      9115  10365  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  13715  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3259  16974  199976966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199976969p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16971
-------------------------------------   ----- 
End-of-path arrival time (ps)           16971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                                    macrocell81     1250   1250  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell8      9115  10365  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  13715  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   3256  16971  199976969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_5
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199978889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17601
-------------------------------------   ----- 
End-of-path arrival time (ps)           17601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:Net_1203_split\/main_2   macrocell76  10717  11967  199978889  RISE       1
\Left_QuadDec:Net_1203_split\/q        macrocell76   3350  15317  199978889  RISE       1
\Left_QuadDec:Net_1203\/main_5         macrocell64   2284  17601  199978889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199980702p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18798
-------------------------------------   ----- 
End-of-path arrival time (ps)           18798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                macrocell67    1250   1250  199973027  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_2  statusicell2  17548  18798  199980702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199980716p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18784
-------------------------------------   ----- 
End-of-path arrival time (ps)           18784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                macrocell57    1250   1250  199980062  RISE       1
\Left_QuadDec:Net_611\/main_1            macrocell7     8928  10178  199980716  RISE       1
\Left_QuadDec:Net_611\/q                 macrocell7     3350  13528  199980716  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   5256  18784  199980716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_7
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199980725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15765
-------------------------------------   ----- 
End-of-path arrival time (ps)           15765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:Net_1251_split\/main_1  macrocell86   8847  10097  199980725  RISE       1
\Right_QuadDec:Net_1251_split\/q       macrocell86   3350  13447  199980725  RISE       1
\Right_QuadDec:Net_1251\/main_7        macrocell71   2318  15765  199980725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199980749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     5335   6585  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   9935  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3256  13191  199980749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199980761p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                                    macrocell78     1250   1250  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     5335   6585  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   9935  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   3245  13179  199980761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199980847p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_3  macrocell84  14393  15643  199980847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199981302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q             macrocell67   1250   1250  199973027  RISE       1
\Left_QuadDec:bQuadDec:error\/main_0  macrocell68  13938  15188  199981302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199981344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18156
-------------------------------------   ----- 
End-of-path arrival time (ps)           18156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                macrocell57    1250   1250  199980062  RISE       1
\Left_QuadDec:Net_530\/main_1            macrocell6     9901  11151  199981344  RISE       1
\Left_QuadDec:Net_530\/q                 macrocell6     3350  14501  199981344  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   3655  18156  199981344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199981604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14886
-------------------------------------   ----- 
End-of-path arrival time (ps)           14886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q         macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_3  macrocell83  13636  14886  199981604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199981736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17764
-------------------------------------   ----- 
End-of-path arrival time (ps)           17764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      6602   9992  199981736  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350  13342  199981736  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    4422  17764  199981736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_2
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199981921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14569
-------------------------------------   ----- 
End-of-path arrival time (ps)           14569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:Net_1251\/main_2         macrocell57  13319  14569  199981921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199982546p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell71    1250   1250  199981343  RISE       1
\Right_QuadDec:Net_530\/main_1            macrocell13   10091  11341  199982546  RISE       1
\Right_QuadDec:Net_530\/q                 macrocell13    3350  14691  199982546  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_0  statusicell4   2263  16954  199982546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199982548p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16952
-------------------------------------   ----- 
End-of-path arrival time (ps)           16952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                macrocell71    1250   1250  199981343  RISE       1
\Right_QuadDec:Net_611\/main_1            macrocell14   10091  11341  199982548  RISE       1
\Right_QuadDec:Net_611\/q                 macrocell14    3350  14691  199982548  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_1  statusicell4   2260  16952  199982548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199983362p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  199980062  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   9328  10578  199983362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199983374p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2877   4127  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7477  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   3088  10566  199983374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199983378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1203\/q                                    macrocell64     1250   1250  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2877   4127  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7477  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3085  10562  199983378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1251\/main_5
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199983510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12980
-------------------------------------   ----- 
End-of-path arrival time (ps)           12980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:Net_1251\/main_5     macrocell71  11730  12980  199983510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199983769p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q                                    macrocell57     1250   1250  199980062  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   8921  10171  199983769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_0
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199983912p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12578
-------------------------------------   ----- 
End-of-path arrival time (ps)           12578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:Net_1203\/main_0         macrocell78  11328  12578  199983912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199984126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12364
-------------------------------------   ----- 
End-of-path arrival time (ps)           12364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q     macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:bQuadDec:error\/main_4  macrocell82  11114  12364  199984126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1203\/main_4
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199984269p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:Net_1203\/main_4     macrocell64  10971  12221  199984269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199984316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_4  macrocell70  10924  12174  199984316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199984325p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  199973027  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_0  macrocell69  10915  12165  199984325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_0
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199984510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:Net_1203\/main_0         macrocell64  10730  11980  199984510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199984524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_1  macrocell69  10716  11966  199984524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199984619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14881
-------------------------------------   ----- 
End-of-path arrival time (ps)           14881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell11     5164   8664  199984619  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell11     3350  12014  199984619  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2868  14881  199984619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 199984643p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9297
-------------------------------------   ---- 
End-of-path arrival time (ps)           9297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  199981343  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   8047   9297  199984643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 199984916p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q                                    macrocell71     1250   1250  199981343  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   7774   9024  199984916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell8       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1260\/main_1
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199984972p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11518
-------------------------------------   ----- 
End-of-path arrival time (ps)           11518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:Net_1260\/main_1   macrocell81  10268  11518  199984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1203\/main_2
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199984972p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11518
-------------------------------------   ----- 
End-of-path arrival time (ps)           11518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:Net_1203\/main_2   macrocell78  10268  11518  199984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1251\/main_3
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199985069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:Net_1251\/main_3         macrocell57  10171  11421  199985069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199985235p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_5  macrocell69  10005  11255  199985235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1251\/main_4
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199985448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:Net_1251\/main_4   macrocell57   9792  11042  199985448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1260\/main_1
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199985460p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:Net_1260\/main_1   macrocell67   9780  11030  199985460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199985466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14034
-------------------------------------   ----- 
End-of-path arrival time (ps)           14034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      4871   8371  199985466  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  11721  199985466  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2313  14034  199985466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199985474p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q             macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:bQuadDec:error\/main_0  macrocell82   9766  11016  199985474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199985637p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:bQuadDec:error\/main_2   macrocell82   9603  10853  199985637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 199985901p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     7199  10589  199985901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell58         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199986388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q               macrocell67   1250   1250  199973027  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_0  macrocell70   8852  10102  199986388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1251\/main_6
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199986519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:Net_1251\/main_6     macrocell57   8721   9971  199986519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1203\/main_4
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199986540p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:Net_1203\/main_4     macrocell78   8700   9950  199986540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1251\/main_1
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199986573p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9917
-------------------------------------   ---- 
End-of-path arrival time (ps)           9917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:Net_1251\/main_1  macrocell71   8667   9917  199986573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199986853p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_2  macrocell70   8387   9637  199986853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1203\/main_1
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199986854p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:Net_1203\/main_1         macrocell78   8386   9636  199986854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199986970p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12530
-------------------------------------   ----- 
End-of-path arrival time (ps)           12530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      3219   6849  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350  10199  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2330  12530  199986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1260\/main_3
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199987085p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:Net_1260\/main_3     macrocell81   8155   9405  199987085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199987194p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell10     3254   6644  199987194  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell10     3350   9994  199987194  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2313  12306  199987194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1251\/main_5
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199987213p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:Net_1251\/main_5     macrocell57   8027   9277  199987213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1260\/main_2
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199987220p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:Net_1260\/main_2     macrocell67   8020   9270  199987220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199987257p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell9      2932   6562  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell9      3350   9912  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2330  12243  199987257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Net_1275\/main_0
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 199987298p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199977107  RISE       1
\Right_QuadDec:Net_1275\/main_0                             macrocell74     5692   9192  199987298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987299p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:bQuadDec:error\/main_1   macrocell68   7941   9191  199987299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199987358p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9132
-------------------------------------   ---- 
End-of-path arrival time (ps)           9132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q     macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:bQuadDec:error\/main_5  macrocell68   7882   9132  199987358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199987423p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_5  macrocell83   7817   9067  199987423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199987435p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  199987435  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell66   7805   9055  199987435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 199987442p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  199987435  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   7798   9048  199987442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199987493p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_0  macrocell84   7747   8997  199987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1203\/main_3
Capture Clock  : \Right_QuadDec:Net_1203\/clock_0
Path slack     : 199987678p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8812
-------------------------------------   ---- 
End-of-path arrival time (ps)           8812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:Net_1203\/main_3     macrocell78   7562   8812  199987678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:Net_1260\/main_2
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199987702p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q  macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:Net_1260\/main_2     macrocell81   7538   8788  199987702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199987845p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                macrocell81    1250   1250  199973666  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_2  statusicell4  10405  11655  199987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:Net_1203\/main_1
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199987936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:Net_1203\/main_1         macrocell64   7304   8554  199987936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199987953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_2  macrocell69   7287   8537  199987953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:Net_1260\/main_3
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199988094p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q  macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:Net_1260\/main_3     macrocell67   7146   8396  199988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 199988119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     4871   8371  199988119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199988249p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q               macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_0  macrocell83   6991   8241  199988249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199988258p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell66   6982   8232  199988258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199988259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  199979711  RISE       1
\Left_QuadDec:bQuadDec:error\/main_2   macrocell68   6981   8231  199988259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199988321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_3  macrocell70   6919   8169  199988321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199988339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q       macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_5  macrocell84   6901   8151  199988339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_5
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199988348p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q     macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:bQuadDec:error\/main_5  macrocell82   6892   8142  199988348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199988619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7871
-------------------------------------   ---- 
End-of-path arrival time (ps)           7871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q       macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell79   6621   7871  199988619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199988686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7804
-------------------------------------   ---- 
End-of-path arrival time (ps)           7804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_2  macrocell83   6554   7804  199988686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199988803p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7687
-------------------------------------   ---- 
End-of-path arrival time (ps)           7687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_1  macrocell70   6437   7687  199988803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Net_1275\/main_1
Capture Clock  : \Right_QuadDec:Net_1275\/clock_0
Path slack     : 199988968p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977387  RISE       1
\Right_QuadDec:Net_1275\/main_1                             macrocell74     4132   7522  199988968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1275\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199989156p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_1  macrocell83   6084   7334  199989156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_3
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199989211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:Net_1251\/main_3         macrocell71   6029   7279  199989211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_0\/q
Path End       : \Right_QuadDec:Net_1251\/main_6
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199989253p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_0\/q  macrocell84   1250   1250  199979530  RISE       1
\Right_QuadDec:Net_1251\/main_6     macrocell71   5987   7237  199989253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1251\/main_1
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199989282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  199973027  RISE       1
\Left_QuadDec:Net_1251\/main_1  macrocell57   5958   7208  199989282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199989295p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             200000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q                             macrocell67    1250   1250  199973027  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   9455  10705  199989295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199989350p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Recovery time                                                    0
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             200000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                                               model name    delay     AT      slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q                             macrocell81    1250   1250  199973666  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9400  10650  199989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:Net_1203\/main_2
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199989403p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q  macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:Net_1203\/main_2   macrocell64   5837   7087  199989403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199989414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q         macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_3  macrocell69   5826   7076  199989414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199989417p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6583  10083  199989417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1251\/q
Path End       : \Left_QuadDec:Net_1251\/main_0
Capture Clock  : \Left_QuadDec:Net_1251\/clock_0
Path slack     : 199989554p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1251\/q       macrocell57   1250   1250  199980062  RISE       1
\Left_QuadDec:Net_1251\/main_0  macrocell57   5686   6936  199989554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1251\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 199989563p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6437   9937  199989563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199989637p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q     macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:bQuadDec:error\/main_4  macrocell68   5603   6853  199989637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_0\/q
Path End       : \Left_QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \Left_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199989643p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_0\/q       macrocell70   1250   1250  199979200  RISE       1
\Left_QuadDec:bQuadDec:state_0\/main_5  macrocell70   5597   6847  199989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_0\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:Net_1251\/main_2
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199989657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:Net_1251\/main_2         macrocell71   5583   6833  199989657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199989683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q          macrocell82    1250   1250  199980468  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/status_3  statusicell4   8567   9817  199989683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199989726p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  199976444  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell65   5514   6764  199989726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_QuadDec:Net_1275\/main_1
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 199989855p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  199977533  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  199977533  RISE       1
\Left_QuadDec:Net_1275\/main_1                             macrocell60     3245   6635  199989855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1203\/q
Path End       : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 199989905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1203\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1203\/q                              macrocell78   1250   1250  199977449  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell77   5335   6585  199989905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell77         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 199989928p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  199987257  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell75     2932   6562  199989928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_QuadDec:Net_1275\/main_0
Capture Clock  : \Left_QuadDec:Net_1275\/clock_0
Path slack     : 199990043p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  199978028  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  199978028  RISE       1
\Left_QuadDec:Net_1275\/main_0                             macrocell60     2947   6447  199990043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1275\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199990072p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_1  macrocell84   5168   6418  199990072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199990079p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  199977605  RISE       1
\Right_QuadDec:bQuadDec:error\/main_1   macrocell82   5161   6411  199990079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199990299p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_2  macrocell84   4941   6191  199990299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199990302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_filt\/q       macrocell80   1250   1250  199976252  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell80   4938   6188  199990302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 199990355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  199977107  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73     2635   6135  199990355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell73         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 199990527p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  199986970  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2333   5963  199990527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell61         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:Net_1251\/main_4
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199990544p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q  macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:Net_1251\/main_4   macrocell71   4696   5946  199990544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199990667p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  199990667  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell65   4573   5823  199990667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 199990707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:bQuadDec:state_0\/main_4  macrocell84   4533   5783  199990707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_0\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Left_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199990770p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q       macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:bQuadDec:state_1\/main_4  macrocell69   4470   5720  199990770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 199990773p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  199977387  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell72     2327   5717  199990773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell72         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199990784p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  199990784  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell79   4456   5706  199990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1260\/q
Path End       : \Left_QuadDec:Net_1260\/main_0
Capture Clock  : \Left_QuadDec:Net_1260\/clock_0
Path slack     : 199990834p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1260\/q       macrocell67   1250   1250  199973027  RISE       1
\Left_QuadDec:Net_1260\/main_0  macrocell67   4406   5656  199990834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1260\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 199991263p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q          macrocell68    1250   1250  199980662  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   6987   8237  199991263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:Stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:state_1\/q
Path End       : \Left_QuadDec:Net_1203\/main_3
Capture Clock  : \Left_QuadDec:Net_1203\/clock_0
Path slack     : 199991314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:state_1\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:state_1\/q  macrocell69   1250   1250  199979372  RISE       1
\Left_QuadDec:Net_1203\/main_3     macrocell64   3926   5176  199991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 199991353p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  199990784  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   3887   5137  199991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1260\/q
Path End       : \Right_QuadDec:Net_1260\/main_0
Capture Clock  : \Right_QuadDec:Net_1260\/clock_0
Path slack     : 199991416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1260\/q       macrocell81   1250   1250  199973666  RISE       1
\Right_QuadDec:Net_1260\/main_0  macrocell81   3824   5074  199991416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1260\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:Net_1251\/q
Path End       : \Right_QuadDec:Net_1251\/main_0
Capture Clock  : \Right_QuadDec:Net_1251\/clock_0
Path slack     : 199991427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:Net_1251\/q       macrocell71   1250   1250  199981343  RISE       1
\Right_QuadDec:Net_1251\/main_0  macrocell71   3813   5063  199991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:Net_1251\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:error\/q
Path End       : \Left_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Left_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199991466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:error\/q       macrocell68   1250   1250  199980662  RISE       1
\Left_QuadDec:bQuadDec:error\/main_3  macrocell68   3774   5024  199991466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:error\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:error\/q
Path End       : \Right_QuadDec:bQuadDec:error\/main_3
Capture Clock  : \Right_QuadDec:bQuadDec:error\/clock_0
Path slack     : 199991499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:error\/q       macrocell82   1250   1250  199980468  RISE       1
\Right_QuadDec:bQuadDec:error\/main_3  macrocell82   3741   4991  199991499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:error\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:state_1\/q
Path End       : \Right_QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \Right_QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 199991519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:state_1\/q       macrocell83   1250   1250  199977539  RISE       1
\Right_QuadDec:bQuadDec:state_1\/main_4  macrocell83   3721   4971  199991519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:state_1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 199991634p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  199990667  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   3606   4856  199991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:Net_1203\/q
Path End       : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 199992356p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Net_1203\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:Net_1203\/q                              macrocell64   1250   1250  199980078  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   2884   4134  199992356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell63         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992618p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  199992618  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell80   2622   3872  199992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  199992625  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell79   2615   3865  199992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 199992625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/clock_0          macrocell48         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  199992618  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2615   3865  199992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 199992631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  199992625  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2609   3859  199992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992638p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  199992638  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell80   2602   3852  199992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 199992646p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  199992638  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2594   3844  199992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992648p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  199992648  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell66   2592   3842  199992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 199992652p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  199992648  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2588   3838  199992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992916p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0          macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  199992916  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell79   2324   3574  199992916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_A_filt\/clock_0               macrocell79         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  199992941  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell66   2299   3549  199992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell66         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  199992945  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell65   2295   3545  199992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 199992949p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Right_QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  199992949  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell80   2291   3541  199992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Right_QuadDec:bQuadDec:quad_B_filt\/clock_0               macrocell80         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 199992950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  199992950  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2290   3540  199992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 199992950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Encoder_Clock:R#1 vs. Encoder_Clock:R#2)   200000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                             199996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Left_QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  199992950  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell65   2290   3540  199992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Left_QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell65         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

