#######################################################
#
#EEDG 6375 : Design Automation of VLSI SYSTEMS
#Implementation Of Fiduccia Mattheyses Heuristic
#Neeladri Sain : 2021373962 | Monika Kushwaha : 2021381057
#
#######################################################

----------------------------------------------------------------
1. There are 5 files in the Zip folder: Programming_assignment_sain_kushwaha.zip
2. Five program files:
a) Fiduccia_Mattheyses_v1.0.cpp
b) Fiduccia_Mattheyses_v1.1.cpp
c) Fiduccia_Mattheyses_v1.2.cpp
d) Fiduccia_Mattheyses_v1.3.cpp
e) Fiduccia_Mattheyses_v1.4.cpp
These programs have 5 different initial cutsets. 
3. copy these files to the folders FPGA_example 1, 2, 3, 4
4. makefile is there to compile all 5 files at once
5. README file
----------------------------------------------------------------
COMMANDS TO EXECUTE:
1. make all
2. ./FM_v1.0 design.aux
3. ./FM_v1.1 design.aux
4. ./FM_v1.2 design.aux
5. ./FM_v1.3 design.aux
6. ./FM_v1.4 design.aux
7. output files will be generated of all the designs
a) Sain_kushwaha_output_FPGA_example1_rc1.txt
b) Sain_kushwaha_output_FPGA_example1_rc2.txt
c) Sain_kushwaha_output_FPGA_example1_rc3.txt
d) Sain_kushwaha_output_FPGA_example1_rc4.txt
e) Sain_kushwaha_output_FPGA_example1_rc5.txt
----------------------------------------------------------------
INFORMATION INCLUDED IN THE FILES:
<Benchmark Name>
Execution Time: <>
Starting Cut: <>
Final Cut: <>
Percentage Change: <>
Ratio Cut: <>
----------------------------------------------------------------
