{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743512666203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743512666204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 10:04:23 2025 " "Processing started: Tue Apr  1 10:04:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743512666204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512666204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO2 -c PROJETO2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO2 -c PROJETO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512666204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743512666417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743512666417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "module_mini_cpu.v(123) " "Verilog HDL information at module_mini_cpu.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/module_mini_cpu.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743512672167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY display module_mini_cpu.v(18) " "Verilog HDL Declaration information at module_mini_cpu.v(18): object \"DISPLAY\" differs only in case from object \"display\" in the same scope" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/module_mini_cpu.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743512672167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_mini_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file module_mini_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_mini_cpu " "Found entity 1: module_mini_cpu" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/module_mini_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743512672167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512672167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ula " "Found entity 1: cpu_ula" {  } { { "cpu_ula.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/cpu_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743512672168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512672168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743512672171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512672171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(45) " "Verilog HDL information at memory.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/memory.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743512672172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743512672172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512672172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wite_rs module_mini_cpu.v(66) " "Verilog HDL Implicit Net warning at module_mini_cpu.v(66): created implicit net for \"wite_rs\"" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/module_mini_cpu.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743512672173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR module_mini_cpu.v(176) " "Verilog HDL Implicit Net warning at module_mini_cpu.v(176): created implicit net for \"WR\"" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/module_mini_cpu.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743512672173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_display " "Elaborating entity \"lcd_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743512672212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_display.v(14) " "Verilog HDL assignment warning at lcd_display.v(14): truncated value with size 32 to match size of target (1)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672213 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_display.v(47) " "Verilog HDL assignment warning at lcd_display.v(47): truncated value with size 32 to match size of target (1)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672213 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_display.v(54) " "Verilog HDL assignment warning at lcd_display.v(54): truncated value with size 32 to match size of target (1)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672214 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_display.v(56) " "Verilog HDL assignment warning at lcd_display.v(56): truncated value with size 32 to match size of target (6)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672214 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_display.v(59) " "Verilog HDL assignment warning at lcd_display.v(59): truncated value with size 32 to match size of target (6)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672214 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_display.v(145) " "Verilog HDL assignment warning at lcd_display.v(145): truncated value with size 32 to match size of target (8)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672215 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_display.v(146) " "Verilog HDL assignment warning at lcd_display.v(146): truncated value with size 32 to match size of target (8)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672215 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_display.v(147) " "Verilog HDL assignment warning at lcd_display.v(147): truncated value with size 32 to match size of target (8)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672215 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_display.v(148) " "Verilog HDL assignment warning at lcd_display.v(148): truncated value with size 32 to match size of target (8)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672215 "|lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_display.v(149) " "Verilog HDL assignment warning at lcd_display.v(149): truncated value with size 32 to match size of target (8)" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743512672215 "|lcd_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RW lcd_display.v(6) " "Output port \"RW\" at lcd_display.v(6) has no driver" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743512672218 "|lcd_display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "lcd_display.v" "" { Text "D:/Users/jhmg/ProjetoSDVerilog/lcd_display.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743512672510 "|lcd_display|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743512672510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743512672552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/jhmg/ProjetoSDVerilog/output_files/PROJETO2.map.smsg " "Generated suppressed messages file D:/Users/jhmg/ProjetoSDVerilog/output_files/PROJETO2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512673050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743512673095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743512673095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743512673117 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743512673117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743512673117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743512673117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743512673125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 10:04:33 2025 " "Processing ended: Tue Apr  1 10:04:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743512673125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743512673125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743512673125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743512673125 ""}
