tb_ifm.no_stall_01;D_IFM_RESET_02
tb_ifm.no_stall_02;D_IFM_RESET_01;D_IFM_MEMORY_FETCH_01
tb_ifm.no_stall_03;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_WISHBONE_READ_CYCLE_01;D_IFM_MEMORY_FETCH_01
tb_ifm.no_stall_04;D_IFM_MEMORY_FETCH_01
tb_ifm.no_stall_05;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.no_stall_06;D_IFM_WISHBONE_TRANSFER_CYCLE_02;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.no_stall_07;D_IFM_WISHBONE_TRANSFER_CYCLE_03;D_IFM_WISHBONE_HANDSHAKE_01;D_IFM_WISHBONE_READ_CYCLE_03
tb_ifm.no_stall_08;D_IFM_HANDSHAKE_02
tb_ifm.no_stall_09;D_IFM_OUTPUT_01
tb_ifm.no_stall_10;D_IFM_OUTPUT_HANDSHAKE_01
tb_ifm.no_stall_11;D_IFM_PC_INCREMENT_01;D_IFM_PC_REGISTER_02;D_IFM_MEMORY_FETCH_01
tb_ifm.no_stall_12;D_IFM_MEMORY_FETCH_01
tb_ifm.no_stall_13;D_IFM_WISHBONE_RESET_02;D_IFM_WISHBONE_RESET_03
tb_ifm.no_stall_14;D_IFM_OUTPUT_02
tb_ifm.no_stall_15;D_IFM_OUTPUT_HANDSHAKE_01
tb_regm.read_port_a
tb_regm.read_port_b
tb_regm.write_x0
tb_regm.write
tb_regm.parallel_read_01
tb_regm.parallel_read_02
tb_regm.read_before_write_01
tb_regm.read_before_write_02
__UNTRACEABLE__;D_IFM_PC_REGISTER_01;D_IFM_WISHBONE_DATASHEET_01;D_WISHBONE_HANDSHAKE_02;D_IFM_WISHBONE_TIMING_01
