Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 29 12:31:48 2024
| Host         : Shadow-Light running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_mem_control_sets_placed.rpt
| Design       : top_mem
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              49 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+-----------------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+-----------------------------+------------------+----------------+
|  clk_dm_IBUF_BUFG  | SW_IBUF[31]              | mem/temp_W_Data[20]_i_1_n_0 |                1 |              1 |
|  clk_dm_IBUF_BUFG  | SW_IBUF[31]              | mem/temp_W_Data[23]_i_1_n_0 |                1 |              1 |
|  D/p_0_in          |                          | rst_IBUF                    |                1 |              3 |
|  clk_dm_IBUF_BUFG  | mem/Y_W[7]_i_1_n_0       |                             |                4 |              8 |
|  clk_20M_IBUF_BUFG |                          | rst_IBUF                    |                4 |             15 |
|  clk_dm_IBUF_BUFG  | mem/X_Half_W[15]_i_1_n_0 |                             |                5 |             16 |
|  clk_dm_IBUF_BUFG  | SW_IBUF[31]              |                             |                5 |             25 |
|  clk_dm_IBUF_BUFG  |                          |                             |               11 |             32 |
+--------------------+--------------------------+-----------------------------+------------------+----------------+


