<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v</a>
defines: 
time_elapsed: 0.073s
ram usage: 11084 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v</a>
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v:9</a>:21: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?h2&#39; generates 32 or 2 bits.
                                                                                                           : ... In instance top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v:15</a>:24: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?h2&#39; generates 32 or 2 bits.
                                                                                                            : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v:22</a>:24: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?h2&#39; generates 32 or 2 bits.
                                                                                                            : ... In instance top

</pre>
</body>