#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 28 22:43:29 2025
# Process ID: 23508
# Current directory: C:/Users/VICTUS/Desktop/FPGAtest/SPI_Master_Max7219
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 C:\Users\VICTUS\Desktop\FPGAtest\SPI_Master_Max7219\SPI.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAtest/SPI_Master_Max7219/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAtest/SPI_Master_Max7219\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAtest/SPI_Master_Max7219/SPI.xpr
INFO: [Project 1-313] Project file moved from 'C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 23:18:25 2025...

