Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 03:53:13 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/NonUniformILP/fir_gen_NonUniformILP_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.184ns (37.599%)  route 1.965ns (62.401%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 6.965 - 4.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 1.167ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.060ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2342, routed)        2.582     3.533    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y409       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y409       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.610 r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/Q
                         net (fo=1, routed)           0.097     3.707    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/Q[12]
    SLICE_X126Y410       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.830 r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6/O
                         net (fo=1, routed)           0.145     3.975    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6_n_0
    SLICE_X124Y409       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.027 r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5/O
                         net (fo=1, routed)           0.100     4.127    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5_n_0
    SLICE_X126Y409       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     4.225 r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2/O
                         net (fo=1, routed)           0.085     4.310    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2_n_0
    SLICE_X126Y408       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.400 r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1/O
                         net (fo=4, routed)           0.152     4.552    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X126Y405       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     4.642 r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9/O
                         net (fo=1, routed)           0.013     4.655    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X126Y405       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.847 r  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.873    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X126Y406       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.888 r  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.914    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X126Y407       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.929 r  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.955    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X126Y408       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.031 f  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.381     5.412    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X127Y408       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     5.569 f  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5/O
                         net (fo=1, routed)           0.157     5.726    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5_n_0
    SLICE_X127Y407       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     5.815 f  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2/O
                         net (fo=6, routed)           0.393     6.208    Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2_n_0
    SLICE_X125Y405       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     6.318 r  Add_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1/O
                         net (fo=13, routed)          0.364     6.682    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X126Y404       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2342, routed)        2.305     6.965    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X126Y404       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/C
                         clock pessimism              0.527     7.492    
                         clock uncertainty           -0.035     7.457    
    SLICE_X126Y404       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.383    Add_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.701    




