12:44:05 INFO  : Registering command handlers for Vitis TCF services
12:44:05 INFO  : Result from executing command 'getProjects': 
12:44:07 INFO  : Platform repository initialization has completed.
12:44:07 INFO  : Result from executing command 'getPlatforms': 
12:44:08 INFO  : plnx-install-location is set to ''
12:44:08 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:44:08 INFO  : Result from executing command 'getPlatforms': 
12:44:08 INFO  : Result from executing command 'reportPlatform': {design_1_wrapper={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=cortex-a53, CpuInstance=psu_cortexa53_0}}}
12:44:08 INFO  : Result from executing command 'reportPlatform': {design_1_wrapper={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=cortex-a53, CpuInstance=psu_cortexa53_0}}}
12:44:08 INFO  : Result from executing command 'reportPlatform': {design_1_wrapper={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=cortex-a53, CpuInstance=psu_cortexa53_0}}}
12:44:17 INFO  : Successfully done query RDI_DATADIR 
12:47:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:47:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:48:02 INFO  : Checking for BSP changes to sync application flags for project 'app'...
12:48:02 INFO  : Updating application flags with new BSP settings...
12:48:02 INFO  : Successfully updated application flags for project app.
12:48:12 ERROR : xsct server communication channel has closed unexpectedly.
java.net.SocketException: Connection reset
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.io.BufferedInputStream.read1(Unknown Source)
	at java.base/java.io.BufferedInputStream.read(Unknown Source)
	at java.base/java.io.FilterInputStream.read(Unknown Source)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:186)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:85)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:329)
12:48:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\temp_xsdb_launch_script.tcl
12:48:38 INFO  : XSCT server has started successfully.
12:48:38 INFO  : Successfully done setting XSCT server connection channel  
12:48:38 INFO  : plnx-install-location is set to ''
12:48:38 INFO  : Successfully done setting workspace for the tool. 
12:48:40 INFO  : Registering command handlers for Vitis TCF services
12:48:41 INFO  : Platform repository initialization has completed.
12:48:41 INFO  : Successfully done query RDI_DATADIR 
12:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:49:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:49:47 INFO  : 'jtag frequency' command is executed.
12:49:47 INFO  : Sourcing of 'F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:49:48 INFO  : Context for 'APU' is selected.
12:49:49 INFO  : System reset is completed.
12:49:52 INFO  : 'after 3000' command is executed.
12:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}' command is executed.
12:49:55 INFO  : FPGA configured successfully with bitstream "C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit"
12:49:55 INFO  : Context for 'APU' is selected.
12:49:55 INFO  : Hardware design and registers information is loaded from 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:55 INFO  : Context for 'APU' is selected.
12:49:55 INFO  : Boot mode is read from the target.
12:49:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:56 INFO  : The application 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:56 INFO  : 'set bp_49_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:49:57 INFO  : 'con -block -timeout 60' command is executed.
12:49:57 INFO  : 'bpremove $bp_49_56_fsbl_bp' command is executed.
12:49:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:59 INFO  : The application 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}
fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:59 INFO  : 'con' command is executed.
12:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:49:59 INFO  : Launch script is exported to file 'C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\.sdk\launch_scripts\single_application_debug\debugger_app-default.tcl'
12:54:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:54:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:54:48 INFO  : Checking for BSP changes to sync application flags for project 'app'...
13:02:22 INFO  : Generated template bif file for app_system
13:02:48 INFO  : Invoking Bootgen: bootgen -image app_system.bif -arch zynqmp -o C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app_system/_ide/bootimage/BOOT.bin
13:02:50 INFO  : Bootgen command execution is done.
13:06:41 INFO  : Disconnected from the channel tcfchan#1.
13:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:42 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
13:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:06:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:07:06 INFO  : 'jtag frequency' command is executed.
13:07:06 INFO  : Sourcing of 'F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:07:06 INFO  : Context for 'APU' is selected.
13:07:07 INFO  : System reset is completed.
13:07:10 INFO  : 'after 3000' command is executed.
13:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}' command is executed.
13:07:13 INFO  : FPGA configured successfully with bitstream "C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit"
13:07:13 INFO  : Context for 'APU' is selected.
13:07:20 INFO  : Hardware design and registers information is loaded from 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:20 INFO  : Context for 'APU' is selected.
13:07:20 INFO  : Boot mode is read from the target.
13:07:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:21 INFO  : The application 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:07:21 INFO  : 'set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:07:22 INFO  : 'con -block -timeout 60' command is executed.
13:07:22 INFO  : 'bpremove $bp_7_21_fsbl_bp' command is executed.
13:07:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:23 INFO  : The application 'C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:07:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}
fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:24 INFO  : 'con' command is executed.
13:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:07:24 INFO  : Launch script is exported to file 'C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\.sdk\launch_scripts\single_application_debug\debugger_app-default.tcl'
14:19:06 INFO  : Generated template bif file for app
14:19:27 INFO  : Checking for BSP changes to sync application flags for project 'app'...
14:19:38 INFO  : Checking for BSP changes to sync application flags for project 'app'...
