diff -uNr dts/clcd-panels.dtsi dts_old/clcd-panels.dtsi
--- dts/clcd-panels.dtsi	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/clcd-panels.dtsi	1970-01-01 08:00:00.000000000 +0800
@@ -1,52 +0,0 @@
-/*
- * ARM Ltd. Versatile Express
- *
- */
-
-/ {
-	panels {
-		panel@0 {
-			compatible	= "panel";
-			mode		= "VGA";
-			refresh		= <60>;
-			xres		= <640>;
-			yres		= <480>;
-			pixclock	= <39721>;
-			left_margin	= <40>;
-			right_margin	= <24>;
-			upper_margin	= <32>;
-			lower_margin	= <11>;
-			hsync_len	= <96>;
-			vsync_len	= <2>;
-			sync		= <0>;
-			vmode		= "FB_VMODE_NONINTERLACED";
-
-			tim2		= "TIM2_BCD", "TIM2_IPC";
-			cntl		= "CNTL_LCDTFT", "CNTL_BGR", "CNTL_LCDVCOMP(1)";
-			caps		= "CLCD_CAP_5551", "CLCD_CAP_565", "CLCD_CAP_888";
-			bpp		= <16>;
-		};
-
-		panel@1 {
-			compatible	= "panel";
-			mode		= "XVGA";
-			refresh		= <60>;
-			xres		= <1024>;
-			yres		= <768>;
-			pixclock	= <15748>;
-			left_margin	= <152>;
-			right_margin	= <48>;
-			upper_margin	= <23>;
-			lower_margin	= <3>;
-			hsync_len	= <104>;
-			vsync_len	= <4>;
-			sync		= <0>;
-			vmode		= "FB_VMODE_NONINTERLACED";
-
-			tim2		= "TIM2_BCD", "TIM2_IPC";
-			cntl		= "CNTL_LCDTFT", "CNTL_BGR", "CNTL_LCDVCOMP(1)";
-			caps		= "CLCD_CAP_5551", "CLCD_CAP_565", "CLCD_CAP_888";
-			bpp		= <16>;
-		};
-	};
-};
diff -uNr dts/hip04.dtsi dts_old/hip04.dtsi
--- dts/hip04.dtsi	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/hip04.dtsi	1970-01-01 08:00:00.000000000 +0800
@@ -1,984 +0,0 @@
-/*
- * Hisilicon Ltd. HiP04 SoC
- *
- * Copyright (C) 2013-2014 Hisilicon Ltd.
- * Copyright (C) 2013-2014 Linaro Ltd.
- *
- * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-/ {
-	/* memory bus is 64-bit */
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	aliases {
-		serial0 = &uart0;
-	};
-
-	bootwrapper {
-		compatible = "hisilicon,hip04-bootwrapper";
-		boot-method = <0x10c00000 0x10000>, <0xe0000100 0x1000>;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu-map {
-			cluster0 {
-				core0 {
-					cpu = <&CPU0>;
-				};
-				core1 {
-					cpu = <&CPU1>;
-				};
-				core2 {
-					cpu = <&CPU2>;
-				};
-				core3 {
-					cpu = <&CPU3>;
-				};
-			};
-			cluster1 {
-				core0 {
-					cpu = <&CPU4>;
-				};
-				core1 {
-					cpu = <&CPU5>;
-				};
-				core2 {
-					cpu = <&CPU6>;
-				};
-				core3 {
-					cpu = <&CPU7>;
-				};
-			};
-			cluster2 {
-				core0 {
-					cpu = <&CPU8>;
-				};
-				core1 {
-					cpu = <&CPU9>;
-				};
-				core2 {
-					cpu = <&CPU10>;
-				};
-				core3 {
-					cpu = <&CPU11>;
-				};
-			};
-			cluster3 {
-				core0 {
-					cpu = <&CPU12>;
-				};
-				core1 {
-					cpu = <&CPU13>;
-				};
-				core2 {
-					cpu = <&CPU14>;
-				};
-				core3 {
-					cpu = <&CPU15>;
-				};
-			};
-		};
-		CPU0: cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-		};
-		CPU1: cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-		};
-		CPU2: cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-		};
-		CPU3: cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-		};
-		CPU4: cpu@100 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x100>;
-		};
-		CPU5: cpu@101 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x101>;
-		};
-		CPU6: cpu@102 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x102>;
-		};
-		CPU7: cpu@103 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x103>;
-		};
-		CPU8: cpu@200 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x200>;
-		};
-		CPU9: cpu@201 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x201>;
-		};
-		CPU10: cpu@202 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x202>;
-		};
-		CPU11: cpu@203 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x203>;
-		};
-		CPU12: cpu@300 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x300>;
-		};
-		CPU13: cpu@301 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x301>;
-		};
-		CPU14: cpu@302 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x302>;
-		};
-		CPU15: cpu@303 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0x303>;
-		};
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupt-parent = <&gic>;
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	clk_50m: clk_50m {
-		#clock-cells = <0>;
-		compatible = "fixed-clock";
-		clock-frequency = <50000000>;
-	};
-
-	clk_168m: clk_168m {
-		#clock-cells = <0>;
-		compatible = "fixed-clock";
-		clock-frequency = <168000000>;
-	};
-
-	clk_375m: clk_375m {
-		#clock-cells = <0>;
-		compatible = "fixed-clock";
-		clock-frequency = <375000000>;
-	};
-
-	soc {
-		/* It's a 32-bit SoC. */
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "simple-bus";
-		interrupt-parent = <&gic>;
-		ranges = <0 0 0xe0000000 0x10000000>;
-
-		gic: interrupt-controller@c01000 {
-			compatible = "hisilicon,hip04-intc";
-			#interrupt-cells = <3>;
-			#address-cells = <0>;
-			interrupt-controller;
-			interrupts = <1 9 0xf04>;
-
-			reg = <0xc01000 0x1000>, <0xc02000 0x1000>,
-			      <0xc04000 0x2000>, <0xc06000 0x2000>;
-		};
-
-		sysctrl: sysctrl {
-			compatible = "hisilicon,sysctrl";
-			reg = <0x3e00000 0x00100000>;
-		};
-
-		fabric: fabric {
-			compatible = "hisilicon,hip04-fabric";
-			reg = <0x302a000 0x1000>;
-		};
-
-		dual_timer0: dual_timer@3000000 {
-			compatible = "arm,sp804", "arm,primecell";
-			reg = <0x3000000 0x1000>;
-			interrupts = <0 224 4>;
-			clocks = <&clk_50m>, <&clk_50m>;
-			clock-names = "apb_pclk";
-		};
-
-		arm-pmu {
-			compatible = "arm,cortex-a15-pmu";
-			interrupts = <0 64 4>,
-				     <0 65 4>,
-				     <0 66 4>,
-				     <0 67 4>,
-				     <0 68 4>,
-				     <0 69 4>,
-				     <0 70 4>,
-				     <0 71 4>,
-				     <0 72 4>,
-				     <0 73 4>,
-				     <0 74 4>,
-				     <0 75 4>,
-				     <0 76 4>,
-				     <0 77 4>,
-				     <0 78 4>,
-				     <0 79 4>;
-		};
-
-		uart0: uart@4007000 {
-			compatible = "snps,dw-apb-uart";
-			reg = <0x4007000 0x1000>;
-			interrupts = <0 381 4>;
-			clocks = <&clk_168m>;
-			clock-names = "uartclk";
-			reg-shift = <2>;
-			status = "disabled";
-		};
-
-		sata0: sata@a000000 {
-			compatible = "hisilicon,hisi-ahci";
-			reg = <0xa000000 0x1000000>;
-			interrupts = <0 372 4>;
-		};
-
-	};
-
-	etb@0,e3c42000 {
-		compatible = "arm,coresight-etb10", "arm,primecell";
-		reg = <0 0xe3c42000 0 0x1000>;
-
-		coresight-default-sink;
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		port {
-			etb0_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator0_out_port0>;
-			};
-		};
-	};
-
-	etb@0,e3c82000 {
-		compatible = "arm,coresight-etb10", "arm,primecell";
-		reg = <0 0xe3c82000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		port {
-			etb1_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator1_out_port0>;
-			};
-		};
-	};
-
-	etb@0,e3cc2000 {
-		compatible = "arm,coresight-etb10", "arm,primecell";
-		reg = <0 0xe3cc2000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		port {
-			etb2_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator2_out_port0>;
-			};
-		};
-	};
-
-	etb@0,e3d02000 {
-		compatible = "arm,coresight-etb10", "arm,primecell";
-		reg = <0 0xe3d02000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		port {
-			etb3_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator3_out_port0>;
-			};
-		};
-	};
-
-	tpiu@0,e3c05000 {
-		compatible = "arm,coresight-tpiu", "arm,primecell";
-		reg = <0 0xe3c05000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		port {
-			tpiu_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&funnel4_out_port0>;
-			};
-		};
-	};
-
-	replicator0 {
-		/* non-configurable replicators don't show up on the
-		 * AMBA bus.  As such no need to add "arm,primecell".
-		 */
-		compatible = "arm,coresight-replicator";
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* replicator output ports */
-			port@0 {
-				reg = <0>;
-				replicator0_out_port0: endpoint {
-					remote-endpoint = <&etb0_in_port>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-				replicator0_out_port1: endpoint {
-					remote-endpoint = <&funnel4_in_port0>;
-				};
-			};
-
-			/* replicator input port */
-			port@2 {
-				reg = <0>;
-				replicator0_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&funnel0_out_port0>;
-				};
-			};
-		};
-	};
-
-	replicator1 {
-		/* non-configurable replicators don't show up on the
-		 * AMBA bus.  As such no need to add "arm,primecell".
-		 */
-		compatible = "arm,coresight-replicator";
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* replicator output ports */
-			port@0 {
-				reg = <0>;
-				replicator1_out_port0: endpoint {
-					remote-endpoint = <&etb1_in_port>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-				replicator1_out_port1: endpoint {
-					remote-endpoint = <&funnel4_in_port1>;
-				};
-			};
-
-			/* replicator input port */
-			port@2 {
-				reg = <0>;
-				replicator1_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&funnel1_out_port0>;
-				};
-			};
-		};
-	};
-
-	replicator2 {
-		/* non-configurable replicators don't show up on the
-		 * AMBA bus.  As such no need to add "arm,primecell".
-		 */
-		compatible = "arm,coresight-replicator";
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* replicator output ports */
-			port@0 {
-				reg = <0>;
-				replicator2_out_port0: endpoint {
-					remote-endpoint = <&etb2_in_port>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-					replicator2_out_port1: endpoint {
-					remote-endpoint = <&funnel4_in_port2>;
-				};
-			};
-
-			/* replicator input port */
-			port@2 {
-				reg = <0>;
-				replicator2_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&funnel2_out_port0>;
-				};
-			};
-		};
-	};
-
-	replicator3 {
-		/* non-configurable replicators don't show up on the
-		 * AMBA bus.  As such no need to add "arm,primecell".
-		 */
-		compatible = "arm,coresight-replicator";
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* replicator output ports */
-			port@0 {
-				reg = <0>;
-				replicator3_out_port0: endpoint {
-					remote-endpoint = <&etb3_in_port>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-				replicator3_out_port1: endpoint {
-					remote-endpoint = <&funnel4_in_port3>;
-				};
-			};
-
-			/* replicator input port */
-			port@2 {
-				reg = <0>;
-				replicator3_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&funnel3_out_port0>;
-				};
-			};
-		};
-	};
-
-	funnel@0,e3c41000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0xe3c41000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel0_out_port0: endpoint {
-					remote-endpoint =
-						<&replicator0_in_port0>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel0_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm0_out_port>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel0_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm1_out_port>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel0_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm2_out_port>;
-				};
-			};
-
-			port@4 {
-				reg = <3>;
-				funnel0_in_port3: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm3_out_port>;
-				};
-			};
-		};
-	};
-
-	funnel@0,e3c81000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0xe3c81000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel1_out_port0: endpoint {
-					remote-endpoint =
-						<&replicator1_in_port0>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel1_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm4_out_port>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel1_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm5_out_port>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel1_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm6_out_port>;
-				};
-			};
-
-			port@4 {
-				reg = <3>;
-				funnel1_in_port3: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm7_out_port>;
-				};
-			};
-		};
-	};
-
-	funnel@0,e3cc1000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0xe3cc1000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel2_out_port0: endpoint {
-					remote-endpoint =
-						<&replicator2_in_port0>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel2_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm8_out_port>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel2_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm9_out_port>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel2_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm10_out_port>;
-				};
-			};
-
-			port@4 {
-				reg = <3>;
-				funnel2_in_port3: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm11_out_port>;
-				};
-			};
-		};
-	};
-
-	funnel@0,e3d01000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0xe3d01000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel3_out_port0: endpoint {
-					remote-endpoint =
-						<&replicator3_in_port0>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel3_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm12_out_port>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel3_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm13_out_port>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel3_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm14_out_port>;
-				};
-			};
-
-			port@4 {
-				reg = <3>;
-				funnel3_in_port3: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm15_out_port>;
-				};
-			};
-		};
-	};
-
-	funnel@0,e3c04000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0xe3c04000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel4_out_port0: endpoint {
-					remote-endpoint = <&tpiu_in_port>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel4_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint =
-						<&replicator0_out_port1>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel4_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint =
-						<&replicator1_out_port1>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel4_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint =
-						<&replicator2_out_port1>;
-				};
-			};
-
-			port@4 {
-				reg = <3>;
-				funnel4_in_port3: endpoint {
-					slave-mode;
-					remote-endpoint =
-						<&replicator3_out_port1>;
-				};
-			};
-		};
-	};
-
-	ptm@0,e3c7c000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3c7c000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU0>;
-		port {
-			ptm0_out_port: endpoint {
-				remote-endpoint = <&funnel0_in_port0>;
-			};
-		};
-	};
-
-	ptm@0,e3c7d000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3c7d000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU1>;
-		port {
-			ptm1_out_port: endpoint {
-				remote-endpoint = <&funnel0_in_port1>;
-			};
-		};
-	};
-
-	ptm@0,e3c7e000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3c7e000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU2>;
-		port {
-			ptm2_out_port: endpoint {
-				remote-endpoint = <&funnel0_in_port2>;
-			};
-		};
-	};
-
-	ptm@0,e3c7f000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3c7f000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU3>;
-		port {
-			ptm3_out_port: endpoint {
-				remote-endpoint = <&funnel0_in_port3>;
-			};
-		};
-	};
-
-	ptm@0,e3cbc000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cbc000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU4>;
-		port {
-			ptm4_out_port: endpoint {
-				remote-endpoint = <&funnel1_in_port0>;
-			};
-		};
-	};
-
-	ptm@0,e3cbd000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cbd000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU5>;
-		port {
-			ptm5_out_port: endpoint {
-				remote-endpoint = <&funnel1_in_port1>;
-			};
-		};
-	};
-
-	ptm@0,e3cbe000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cbe000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU6>;
-		port {
-			ptm6_out_port: endpoint {
-				remote-endpoint = <&funnel1_in_port2>;
-			};
-		};
-	};
-
-	ptm@0,e3cbf000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cbf000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU7>;
-		port {
-			ptm7_out_port: endpoint {
-				remote-endpoint = <&funnel1_in_port3>;
-			};
-		};
-	};
-
-	ptm@0,e3cfc000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cfc000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU8>;
-		port {
-			ptm8_out_port: endpoint {
-				remote-endpoint = <&funnel2_in_port0>;
-			};
-		};
-	};
-
-	ptm@0,e3cfd000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cfd000 0 0x1000>;
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU9>;
-		port {
-			ptm9_out_port: endpoint {
-				remote-endpoint = <&funnel2_in_port1>;
-			};
-		};
-	};
-
-	ptm@0,e3cfe000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cfe000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU10>;
-		port {
-			ptm10_out_port: endpoint {
-				remote-endpoint = <&funnel2_in_port2>;
-			};
-		};
-	};
-
-	ptm@0,e3cff000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3cff000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU11>;
-		port {
-			ptm11_out_port: endpoint {
-				remote-endpoint = <&funnel2_in_port3>;
-			};
-		};
-	};
-
-	ptm@0,e3d3c000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3d3c000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU12>;
-		port {
-			ptm12_out_port: endpoint {
-				remote-endpoint = <&funnel3_in_port0>;
-			};
-		};
-	};
-
-	ptm@0,e3d3d000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3d3d000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU13>;
-		port {
-			ptm13_out_port: endpoint {
-				remote-endpoint = <&funnel3_in_port1>;
-			};
-		};
-	};
-
-	ptm@0,e3d3e000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3d3e000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU14>;
-		port {
-			ptm14_out_port: endpoint {
-				remote-endpoint = <&funnel3_in_port2>;
-			};
-		};
-	};
-
-	ptm@0,e3d3f000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0xe3d3f000 0 0x1000>;
-
-		clocks = <&clk_375m>;
-		clock-names = "apb_pclk";
-		cpu = <&CPU15>;
-		port {
-			ptm15_out_port: endpoint {
-				remote-endpoint = <&funnel3_in_port3>;
-			};
-		};
-	};
-};
diff -uNr dts/imx6dl.dtsi dts_old/imx6dl.dtsi
--- dts/imx6dl.dtsi	2017-05-03 17:33:40.810422330 +0800
+++ dts_old/imx6dl.dtsi	2017-03-21 10:22:42.981517103 +0800
@@ -24,33 +24,29 @@
 			next-level-cache = <&L2>;
 			operating-points = <
 				/* kHz    uV */
-				/* fj_ltls chang for da9063
-				996000  1250000
-				792000  1175000
-				396000  1000000	
-				*/	    
+				996000  1300000
+				792000  1250000
+				396000  1100000			    
 				/* kHz    uV */
-                                
+                                /* fj_ltls
 				996000  1275000
 				792000  1175000
 				396000  1150000
-				
+				*/
                               
 			>;
 			fsl,soc-operating-points = <
 
 				/* ARM kHz  SOC-PU uV */
-				/* fj_ltls chang for da9063
-				996000	1250000
-				792000	1175000
-				396000	1175000
-				*/
+				996000	1300000
+				792000	1250000
+				396000	1250000
 				/* ARM kHz  SOC-PU uV */
-				
+				/*fj_ltls 
 				996000	1175000
 				792000	1175000
 				396000	1175000
-
+				*/
 			>;
 			clock-latency = <61036>; /* two CLK32 periods */
 			clocks = <&clks IMX6QDL_CLK_ARM>,
diff -uNr dts/imx6dl.dtsi~ dts_old/imx6dl.dtsi~
--- dts/imx6dl.dtsi~	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx6dl.dtsi~	1970-01-01 08:00:00.000000000 +0800
@@ -1,227 +0,0 @@
-
-/*
- * Copyright 2013 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- *
- */
-
-#include <dt-bindings/interrupt-controller/irq.h>
-#include "imx6dl-pinfunc.h"
-#include "imx6qdl.dtsi"
-
-/ {
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu0: cpu@0 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <0>;
-			next-level-cache = <&L2>;
-			operating-points = <
-				/* kHz    uV */
-				996000  1250000
-				792000  1175000
-				396000  1000000		    
-				/* kHz    uV */
-                                /* fj_ltls
-				996000  1275000
-				792000  1175000
-				396000  1150000
-				*/
-                              
-			>;
-			fsl,soc-operating-points = <
-
-				/* ARM kHz  SOC-PU uV */
-				996000	1250000
-				792000	1175000
-				396000	1175000
-				/* ARM kHz  SOC-PU uV */
-				/*fj_ltls 
-				996000	1175000
-				792000	1175000
-				396000	1175000
-				*/
-			>;
-			clock-latency = <61036>; /* two CLK32 periods */
-			clocks = <&clks IMX6QDL_CLK_ARM>,
-				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
-				 <&clks IMX6QDL_CLK_STEP>,
-				 <&clks IMX6QDL_CLK_PLL1_SW>,
-				 <&clks IMX6QDL_CLK_PLL1_SYS>,
-				 <&clks IMX6QDL_PLL1_BYPASS>,
-				 <&clks IMX6QDL_CLK_PLL1>,
-				 <&clks IMX6QDL_PLL1_BYPASS_SRC> ;
-			clock-names = "arm", "pll2_pfd2_396m", "step",
-				      "pll1_sw", "pll1_sys", "pll1_bypass", "pll1", "pll1_bypass_src";
-			arm-supply = <&reg_arm>;
-			pu-supply = <&reg_pu>;
-			soc-supply = <&reg_soc>;
-		};
-
-		cpu@1 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <1>;
-			next-level-cache = <&L2>;
-		};
-	};
-
-	soc {
-		busfreq {
-			compatible = "fsl,imx_busfreq";
-			clocks = <&clks IMX6QDL_CLK_PLL2_BUS>, <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
-				<&clks IMX6QDL_CLK_PLL2_198M>, <&clks IMX6QDL_CLK_ARM>,
-				<&clks IMX6QDL_CLK_PLL3_USB_OTG>, <&clks IMX6QDL_CLK_PERIPH>,
-				<&clks IMX6QDL_CLK_PERIPH_PRE>, <&clks IMX6QDL_CLK_PERIPH_CLK2>,
-				<&clks IMX6QDL_CLK_PERIPH_CLK2_SEL>, <&clks IMX6QDL_CLK_OSC>,
-				<&clks IMX6QDL_CLK_AXI_ALT_SEL>, <&clks IMX6QDL_CLK_AXI_SEL> ,
-				<&clks IMX6QDL_CLK_PLL3_PFD1_540M>;
-			clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
-				"periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "axi_alt_sel", "axi_sel", "pll3_pfd1_540m";
-			interrupts = <0 107 0x04>, <0 112 0x4>;
-			interrupt-names = "irq_busfreq_0", "irq_busfreq_1";
-			fsl,max_ddr_freq = <400000000>;
-		};
-
-		gpu@00130000 {
-			compatible = "fsl,imx6dl-gpu", "fsl,imx6q-gpu";
-			reg = <0x00130000 0x4000>, <0x00134000 0x4000>,
-			      <0x0 0x0>;
-			reg-names = "iobase_3d", "iobase_2d",
-				    "phys_baseaddr";
-			interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 10 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "irq_3d", "irq_2d";
-			clocks = <&clks IMX6QDL_CLK_OPENVG_AXI>, <&clks IMX6QDL_CLK_GPU3D_AXI>,
-				 <&clks IMX6QDL_CLK_GPU2D_CORE>, <&clks IMX6QDL_CLK_GPU3D_CORE>,
-				 <&clks IMX6QDL_CLK_DUMMY>;
-			clock-names = "gpu2d_axi_clk", "gpu3d_axi_clk",
-				      "gpu2d_clk", "gpu3d_clk",
-				      "gpu3d_shader_clk";
-			resets = <&src 0>, <&src 3>;
-			reset-names = "gpu3d", "gpu2d";
-			power-domains = <&gpc 1>;
-		};
-
-		ocrams: sram@00900000 {
-			compatible = "fsl,lpm-sram";
-			reg = <0x00900000 0x4000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		ocrams_ddr: sram@00904000 {
-			compatible = "fsl,ddr-lpm-sram";
-			reg = <0x00904000 0x1000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		ocram: sram@00905000 {
-			compatible = "mmio-sram";
-			reg = <0x00905000 0x1B000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		aips1: aips-bus@02000000 {
-			vpu@02040000 {
-				iramsize = <0>;
-			};
-
-			iomuxc: iomuxc@020e0000 {
-				compatible = "fsl,imx6dl-iomuxc";
-			};
-
-			dcic2: dcic@020e8000 {
-				clocks = <&clks IMX6QDL_CLK_DCIC1 >,
-						<&clks IMX6QDL_CLK_DCIC2>; /* DCIC2 depend on DCIC1 clock in imx6dl*/
-				clock-names = "dcic", "disp-axi";
-			};
-
-			pxp: pxp@020f0000 {
-				compatible = "fsl,imx6dl-pxp-dma";
-				reg = <0x020f0000 0x4000>;
-				interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPU2>, <&clks IMX6QDL_CLK_DUMMY>;
-				clock-names = "pxp-axi", "disp-axi";
-				status = "disabled";
-			};
-
-			epdc: epdc@020f4000 {
-				compatible = "fsl,imx6dl-epdc";
-				reg = <0x020f4000 0x4000>;
-				interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPU2>, <&clks IMX6QDL_CLK_IPU2_DI1>;
-				clock-names = "epdc_axi", "epdc_pix";
-			};
-
-			lcdif: lcdif@020f8000 {
-				reg = <0x020f8000 0x4000>;
-				interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
-			};
-		};
-
-		aips2: aips-bus@02100000 {
-			mipi_dsi: mipi@021e0000 {
-				compatible = "fsl,imx6dl-mipi-dsi";
-				reg = <0x021e0000 0x4000>;
-				interrupts = <0 102 0x04>;
-				gpr = <&gpr>;
-				clocks = <&clks IMX6QDL_CLK_HSI_TX>, <&clks IMX6QDL_CLK_VIDEO_27M>;
-				clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
-				status = "disabled";
-			};
-
-			i2c4: i2c@021f8000 {
-				#address-cells = <1>;
-				#size-cells = <0>;
-				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
-				reg = <0x021f8000 0x4000>;
-				interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6DL_CLK_I2C4>;
-				status = "disabled";
-			};
-		};
-	};
-};
-
-&ecspi1 {
-	dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi2 {
-	dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi3 {
-	dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi4 {
-	dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ldb {
-	compatible = "fsl,imx6dl-ldb", "fsl,imx53-ldb";
-
-	clocks = <&clks IMX6QDL_CLK_LDB_DI0>, <&clks IMX6QDL_CLK_LDB_DI1>,
-		 <&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
-		 <&clks IMX6QDL_CLK_IPU2_DI0_SEL>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_3_5>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_3_5>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_7>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_7>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_SEL>;
-	clock-names = "ldb_di0", "ldb_di1",
-		      "di0_sel", "di1_sel",
-		      "di2_sel",
-		      "ldb_di0_div_3_5", "ldb_di1_div_3_5",
-		      "ldb_di0_div_7", "ldb_di1_div_7",
-		      "ldb_di0_div_sel", "ldb_di1_div_sel";
-};
diff -uNr dts/imx6dl-sabresd.dts dts_old/imx6dl-sabresd.dts
--- dts/imx6dl-sabresd.dts	2017-05-03 17:33:40.810422330 +0800
+++ dts_old/imx6dl-sabresd.dts	2017-03-21 10:22:43.021516827 +0800
@@ -16,14 +16,6 @@
 	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";
 };
 
-//fj_ltls add
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	pu-supply = <&reg_pu>;
-	soc-supply = <&reg_soc>;
-};
-
-
 &battery {
 	offset-charger = <1485>;
 	offset-discharger = <1464>;
diff -uNr dts/imx6dl-sabresd.dts~ dts_old/imx6dl-sabresd.dts~
--- dts/imx6dl-sabresd.dts~	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx6dl-sabresd.dts~	1970-01-01 08:00:00.000000000 +0800
@@ -1,159 +0,0 @@
-/*
- * Copyright (C) 2013 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-/dts-v1/;
-
-#include "imx6dl.dtsi"
-#include "imx6qdl-sabresd.dtsi"
-
-/ {
-	model = "Freescale i.MX6 DualLite SABRE Smart Device Board";
-	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";
-};
-
-//fj_ltls add
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	pu-supply = <&reg_pu>;
-	soc-supply = <&reg_soc>;
-};
-
-&battery {
-	offset-charger = <1485>;
-	offset-discharger = <1464>;
-	offset-usb-charger = <1285>;
-};
-
-&iomuxc {
-        epdc {
-                pinctrl_epdc_0: epdcgrp-0 {
-                        fsl,pins = <
-                                MX6QDL_PAD_EIM_A16__EPDC_DATA00    0x80000000
-                                MX6QDL_PAD_EIM_DA10__EPDC_DATA01   0x80000000
-                                MX6QDL_PAD_EIM_DA12__EPDC_DATA02   0x80000000
-                                MX6QDL_PAD_EIM_DA11__EPDC_DATA03   0x80000000
-                                MX6QDL_PAD_EIM_LBA__EPDC_DATA04    0x80000000
-                                MX6QDL_PAD_EIM_EB2__EPDC_DATA05    0x80000000
-                                MX6QDL_PAD_EIM_CS0__EPDC_DATA06    0x80000000
-                                MX6QDL_PAD_EIM_RW__EPDC_DATA07     0x80000000
-                                MX6QDL_PAD_EIM_A21__EPDC_GDCLK     0x80000000
-                                MX6QDL_PAD_EIM_A22__EPDC_GDSP      0x80000000
-                                MX6QDL_PAD_EIM_A23__EPDC_GDOE      0x80000000
-                                MX6QDL_PAD_EIM_A24__EPDC_GDRL      0x80000000
-                                MX6QDL_PAD_EIM_D31__EPDC_SDCLK_P   0x80000000
-                                MX6QDL_PAD_EIM_D27__EPDC_SDOE      0x80000000
-                                MX6QDL_PAD_EIM_DA1__EPDC_SDLE      0x80000000
-                                MX6QDL_PAD_EIM_EB1__EPDC_SDSHR     0x80000000
-                                MX6QDL_PAD_EIM_DA2__EPDC_BDR0      0x80000000
-                                MX6QDL_PAD_EIM_DA4__EPDC_SDCE0     0x80000000
-                                MX6QDL_PAD_EIM_DA5__EPDC_SDCE1     0x80000000
-                                MX6QDL_PAD_EIM_DA6__EPDC_SDCE2     0x80000000
-                        >;
-                };
-        };
-};
-
-&epdc {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_epdc_0>;
-        V3P3-supply = <&V3P3_reg>;
-        VCOM-supply = <&VCOM_reg>;
-        DISPLAY-supply = <&DISPLAY_reg>;
-        status = "okay";
-};
-
-&i2c3 {
-        max17135@48 {
-                compatible = "maxim,max17135";
-                reg = <0x48>;
-                vneg_pwrup = <1>;
-                gvee_pwrup = <1>;
-                vpos_pwrup = <2>;
-                gvdd_pwrup = <1>;
-                gvdd_pwrdn = <1>;
-                vpos_pwrdn = <2>;
-                gvee_pwrdn = <1>;
-                vneg_pwrdn = <1>;
-                SENSOR-supply = <&reg_sensor>;
-                gpio_pmic_pwrgood = <&gpio2 21 0>;
-                gpio_pmic_vcom_ctrl = <&gpio3 17 0>;
-                gpio_pmic_wakeup = <&gpio3 20 0>;
-                gpio_pmic_v3p3 = <&gpio2 20 0>;
-                gpio_pmic_intr = <&gpio2 25 0>;
-
-                regulators {
-                        DISPLAY_reg: DISPLAY {
-                                regulator-name = "DISPLAY";
-                        };
-
-                        GVDD_reg: GVDD {
-                                /* 20v */
-                                regulator-name = "GVDD";
-                        };
-
-                        GVEE_reg: GVEE {
-                                /* -22v */
-                                regulator-name = "GVEE";
-                        };
-
-                        HVINN_reg: HVINN {
-                                /* -22v */
-                                regulator-name = "HVINN";
-                        };
-
-                        HVINP_reg: HVINP {
-                                /* 20v */
-                                regulator-name = "HVINP";
-                        };
-
-                        VCOM_reg: VCOM {
-                                regulator-name = "VCOM";
-                                /* 2's-compliment, -4325000 */
-                                regulator-min-microvolt = <0xffbe0178>;
-                                /* 2's-compliment, -500000 */
-                                regulator-max-microvolt = <0xfff85ee0>;
-                        };
-
-                        VNEG_reg: VNEG {
-                                /* -15v */
-                                regulator-name = "VNEG";
-                        };
-
-                        VPOS_reg: VPOS {
-                                /* 15v */
-                                regulator-name = "VPOS";
-                        };
-
-                        V3P3_reg: V3P3 {
-                                regulator-name = "V3P3";
-                        };
-                };
-        };
-};
-
-&ldb {
-	lvds-channel@0 {
-		crtc = "ipu1-di0";
-	};
-
-	lvds-channel@1 {
-		crtc = "ipu1-di1";
-	};
-};
-
-&mxcfb1 {
-	status = "okay";
-};
-
-&mxcfb2 {
-	status = "okay";
-};
-
-&pxp {
-	status = "okay";
-};
diff -uNr dts/imx6qdl.dtsi~ dts_old/imx6qdl.dtsi~
--- dts/imx6qdl.dtsi~	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6qdl.dtsi~	1970-01-01 08:00:00.000000000 +0800
@@ -1,1201 +0,0 @@
-/*
- * Copyright 2011 Freescale Semiconductor, Inc.
- * Copyright 2011 Linaro Ltd.
- *
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-
-#include <dt-bindings/clock/imx6qdl-clock.h>
-#include <dt-bindings/gpio/gpio.h>
-
-#include "skeleton.dtsi"
-
-/ {
-	aliases {
-		gpio0 = &gpio1;
-		gpio1 = &gpio2;
-		gpio2 = &gpio3;
-		gpio3 = &gpio4;
-		gpio4 = &gpio5;
-		gpio5 = &gpio6;
-		gpio6 = &gpio7;
-		i2c0 = &i2c1;
-		i2c1 = &i2c2;
-		i2c2 = &i2c3;
-		ipu0 = &ipu1;
-		mmc0 = &usdhc1;
-		mmc1 = &usdhc2;
-		mmc2 = &usdhc3;
-		mmc3 = &usdhc4;
-		serial0 = &uart1;
-		serial1 = &uart2;
-		serial2 = &uart3;
-		serial3 = &uart4;
-		serial4 = &uart5;
-		spi0 = &ecspi1;
-		spi1 = &ecspi2;
-		spi2 = &ecspi3;
-		spi3 = &ecspi4;
-		usbphy0 = &usbphy1;
-		usbphy1 = &usbphy2;
-	};
-
-	intc: interrupt-controller@00a01000 {
-		compatible = "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <1>;
-		#size-cells = <1>;
-		interrupt-controller;
-		reg = <0x00a01000 0x1000>,
-		      <0x00a00100 0x100>;
-	};
-
-	clocks {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		ckil {
-			compatible = "fsl,imx-ckil", "fixed-clock";
-			clock-frequency = <32768>;
-		};
-
-		ckih1 {
-			compatible = "fsl,imx-ckih1", "fixed-clock";
-			clock-frequency = <0>;
-		};
-
-		osc {
-			compatible = "fsl,imx-osc", "fixed-clock";
-			clock-frequency = <24000000>;
-		};
-	};
-
-	soc {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "simple-bus";
-		interrupt-parent = <&intc>;
-		ranges;
-
-		caam_sm: caam-sm@00100000 {
-			compatible = "fsl,imx6q-caam-sm";
-			reg = <0x00100000 0x3fff>;
-		};
-
-		dma_apbh: dma-apbh@00110000 {
-			compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
-			reg = <0x00110000 0x2000>;
-			interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 13 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 13 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 13 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
-			#dma-cells = <1>;
-			dma-channels = <4>;
-			clocks = <&clks IMX6QDL_CLK_APBH_DMA>;
-		};
-
-		irq_sec_vio: caam_secvio {
-			compatible = "fsl,imx6q-caam-secvio";
-			interrupts = <0 20 0x04>;
-			secvio_src = <0x8000001d>;
-		};
-
-		gpmi: gpmi-nand@00112000 {
-			compatible = "fsl,imx6q-gpmi-nand";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
-			reg-names = "gpmi-nand", "bch";
-			interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "bch";
-			clocks = <&clks IMX6QDL_CLK_GPMI_IO>,
-				 <&clks IMX6QDL_CLK_GPMI_APB>,
-				 <&clks IMX6QDL_CLK_GPMI_BCH>,
-				 <&clks IMX6QDL_CLK_GPMI_BCH_APB>,
-				 <&clks IMX6QDL_CLK_PER1_BCH>;
-			clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
-				      "gpmi_bch_apb", "per1_bch";
-			dmas = <&dma_apbh 0>;
-			dma-names = "rx-tx";
-			status = "disabled";
-		};
-
-		timer@00a00600 {
-			compatible = "arm,cortex-a9-twd-timer";
-			reg = <0x00a00600 0x20>;
-			interrupts = <1 13 0xf01>;
-			clocks = <&clks IMX6QDL_CLK_TWD>;
-		};
-
-		L2: l2-cache@00a02000 {
-			compatible = "arm,pl310-cache";
-			reg = <0x00a02000 0x1000>;
-			interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>;
-			cache-unified;
-			cache-level = <2>;
-			arm,tag-latency = <4 2 3>;
-			arm,data-latency = <4 2 3>;
-		};
-
-		pcie: pcie@0x01000000 {
-			compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
-			reg = <0x01ffc000 0x4000>, <0x01f00000 0x80000>;
-			reg-names = "dbi", "config";
-			#address-cells = <3>;
-			#size-cells = <2>;
-			device_type = "pci";
-			ranges = <0x81000000 0 0          0x01f80000 0 0x00010000 /* downstream I/O */
-				  0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable memory */
-			num-lanes = <1>;
-			interrupts = <0 120 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "msi";
-			#interrupt-cells = <1>;
-			interrupt-map-mask = <0 0 0 0x7>;
-			interrupt-map = <0 0 0 1 &intc 0 123 IRQ_TYPE_LEVEL_HIGH>,
-			                <0 0 0 2 &intc 0 122 IRQ_TYPE_LEVEL_HIGH>,
-			                <0 0 0 3 &intc 0 121 IRQ_TYPE_LEVEL_HIGH>,
-			                <0 0 0 4 &intc 0 120 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX6QDL_CLK_PCIE_REF_125M>,
-				 <&clks IMX6QDL_CLK_SATA_REF_100M>,
-				 <&clks IMX6QDL_CLK_LVDS1_GATE>, <&clks IMX6QDL_CLK_PCIE_AXI>;
-			clock-names = "pcie_phy", "ref_100m", "pcie_bus", "pcie";
-			status = "disabled";
-		};
-
-		pmu {
-			compatible = "arm,cortex-a9-pmu";
-			interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		hdmi_core: hdmi_core@00120000 {
-			compatible = "fsl,imx6q-hdmi-core";
-			reg = <0x00120000 0x9000>;
-			clocks = <&clks IMX6QDL_CLK_HDMI_ISFR>,
-					<&clks IMX6QDL_CLK_HDMI_IAHB>,
-					<&clks IMX6QDL_CLK_HSI_TX>;
-			clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
-			status = "disabled";
-		};
-
-		hdmi_video: hdmi_video@020e0000 {
-			compatible = "fsl,imx6q-hdmi-video";
-			reg = <0x020e0000 0x1000>;
-			reg-names = "hdmi_gpr";
-			interrupts = <0 115 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX6QDL_CLK_HDMI_ISFR>,
-					<&clks IMX6QDL_CLK_HDMI_IAHB>,
-					<&clks IMX6QDL_CLK_HSI_TX>;
-			clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
-			status = "disabled";
-		};
-
-		hdmi_audio: hdmi_audio@00120000 {
-			compatible = "fsl,imx6q-hdmi-audio";
-			clocks = <&clks IMX6QDL_CLK_HDMI_ISFR>,
-					<&clks IMX6QDL_CLK_HDMI_IAHB>,
-					<&clks IMX6QDL_CLK_HSI_TX>;
-			clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
-			dmas = <&sdma 2 24 0>;
-			dma-names = "tx";
-			status = "disabled";
-		};
-
-		hdmi_cec: hdmi_cec@00120000 {
-			compatible = "fsl,imx6q-hdmi-cec";
-			interrupts = <0 115 IRQ_TYPE_LEVEL_HIGH>;
-			status = "disabled";
-		};
-
-		aips-bus@02000000 { /* AIPS1 */
-			compatible = "fsl,aips-bus", "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			reg = <0x02000000 0x100000>;
-			ranges;
-
-			spba-bus@02000000 {
-				compatible = "fsl,spba-bus", "simple-bus";
-				#address-cells = <1>;
-				#size-cells = <1>;
-				reg = <0x02000000 0x40000>;
-				ranges;
-
-				spdif: spdif@02004000 {
-					compatible = "fsl,imx35-spdif";
-					reg = <0x02004000 0x4000>;
-					interrupts = <0 52 IRQ_TYPE_LEVEL_HIGH>;
-					dmas = <&sdma 14 18 0>,
-					       <&sdma 15 18 0>;
-					dma-names = "rx", "tx";
-					clocks = <&clks IMX6QDL_CLK_SPDIF_GCLK>, <&clks IMX6QDL_CLK_OSC>,
-						 <&clks IMX6QDL_CLK_SPDIF>, <&clks IMX6QDL_CLK_ASRC>,
-						 <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_ESAI_EXTAL>,
-						 <&clks IMX6QDL_CLK_IPG>, <&clks IMX6QDL_CLK_MLB>,
-						 <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_SPBA>;
-					clock-names = "core",  "rxtx0",
-						      "rxtx1", "rxtx2",
-						      "rxtx3", "rxtx4",
-						      "rxtx5", "rxtx6",
-						      "rxtx7", "dma";
-					status = "disabled";
-				};
-
-				ecspi1: ecspi@02008000 {
-					#address-cells = <1>;
-					#size-cells = <0>;
-					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
-					reg = <0x02008000 0x4000>;
-					interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ECSPI1>,
-						 <&clks IMX6QDL_CLK_ECSPI1>;
-					clock-names = "ipg", "per";
-					status = "disabled";
-				};
-
-				ecspi2: ecspi@0200c000 {
-					#address-cells = <1>;
-					#size-cells = <0>;
-					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
-					reg = <0x0200c000 0x4000>;
-					interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ECSPI2>,
-						 <&clks IMX6QDL_CLK_ECSPI2>;
-					clock-names = "ipg", "per";
-					status = "disabled";
-				};
-
-				ecspi3: ecspi@02010000 {
-					#address-cells = <1>;
-					#size-cells = <0>;
-					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
-					reg = <0x02010000 0x4000>;
-					interrupts = <0 33 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ECSPI3>,
-						 <&clks IMX6QDL_CLK_ECSPI3>;
-					clock-names = "ipg", "per";
-					status = "disabled";
-				};
-
-				ecspi4: ecspi@02014000 {
-					#address-cells = <1>;
-					#size-cells = <0>;
-					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
-					reg = <0x02014000 0x4000>;
-					interrupts = <0 34 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ECSPI4>,
-						 <&clks IMX6QDL_CLK_ECSPI4>;
-					clock-names = "ipg", "per";
-					status = "disabled";
-				};
-
-				uart1: serial@02020000 {
-					compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
-					reg = <0x02020000 0x4000>;
-					interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_UART_IPG>,
-						 <&clks IMX6QDL_CLK_UART_SERIAL>;
-					clock-names = "ipg", "per";
-					dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
-					dma-names = "rx", "tx";
-					status = "disabled";
-				};
-
-				esai: esai@02024000 {
-					compatible = "fsl,imx35-esai";
-					reg = <0x02024000 0x4000>;
-					interrupts = <0 51 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ESAI_IPG>,
-						 <&clks IMX6QDL_CLK_ESAI_MEM>,
-						 <&clks IMX6QDL_CLK_ESAI_EXTAL>,
-						 <&clks IMX6QDL_CLK_ESAI_IPG>,
-						 <&clks IMX6QDL_CLK_SPBA>;
-					clock-names = "core", "mem", "extal", "fsys", "dma";
-					dmas = <&sdma 23 21 0>,
-					       <&sdma 24 21 0>;
-					dma-names = "rx", "tx";
-					status = "disabled";
-				};
-
-				ssi1: ssi@02028000 {
-					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
-					reg = <0x02028000 0x4000>;
-					interrupts = <0 46 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_SSI1_IPG>,
-						 <&clks IMX6QDL_CLK_SSI1>;
-					clock-names = "ipg", "baud";
-					dmas = <&sdma 37 22 0>,
-					       <&sdma 38 22 0>;
-					dma-names = "rx", "tx";
-					fsl,fifo-depth = <15>;
-					fsl,ssi-dma-events = <38 37>;
-					status = "disabled";
-				};
-
-				ssi2: ssi@0202c000 {
-					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
-					reg = <0x0202c000 0x4000>;
-					interrupts = <0 47 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_SSI2_IPG>,
-						 <&clks IMX6QDL_CLK_SSI2>;
-					clock-names = "ipg", "baud";
-					dmas = <&sdma 41 22 0>,
-					       <&sdma 42 22 0>;
-					dma-names = "rx", "tx";
-					fsl,fifo-depth = <15>;
-					fsl,ssi-dma-events = <42 41>;
-					status = "disabled";
-				};
-
-				ssi3: ssi@02030000 {
-					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
-					reg = <0x02030000 0x4000>;
-					interrupts = <0 48 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_SSI3_IPG>,
-						 <&clks IMX6QDL_CLK_SSI3>;
-					clock-names = "ipg", "baud";
-					dmas = <&sdma 45 22 0>,
-					       <&sdma 46 22 0>;
-					dma-names = "rx", "tx";
-					fsl,fifo-depth = <15>;
-					fsl,ssi-dma-events = <46 45>;
-					status = "disabled";
-				};
-
-				asrc: asrc@02034000 {
-					compatible = "fsl,imx53-asrc";
-					reg = <0x02034000 0x4000>;
-					interrupts = <0 50 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6QDL_CLK_ASRC_IPG>,
-						<&clks IMX6QDL_CLK_ASRC_MEM>, <&clks 0>,
-						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
-						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
-						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
-						<&clks IMX6QDL_CLK_ASRC>, <&clks 0>, <&clks 0>,
-						<&clks IMX6QDL_CLK_SPBA>;
-					clock-names = "mem", "ipg", "asrck_0",
-						"asrck_1", "asrck_2", "asrck_3", "asrck_4",
-						"asrck_5", "asrck_6", "asrck_7", "asrck_8",
-						"asrck_9", "asrck_a", "asrck_b", "asrck_c",
-						"asrck_d", "asrck_e", "asrck_f", "dma";
-					dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>,
-						<&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>;
-					dma-names = "rxa", "rxb", "rxc",
-						"txa", "txb", "txc";
-					fsl,asrc-rate  = <48000>;
-					fsl,asrc-width = <16>;
-					status = "okay";
-				};
-
-				spba@0203c000 {
-					reg = <0x0203c000 0x4000>;
-				};
-			};
-
-			vpu: vpu@02040000 {
-				compatible = "fsl,imx6-vpu";
-				reg = <0x02040000 0x3c000>;
-				reg-names = "vpu_regs";
-				interrupts = <0 3 IRQ_TYPE_EDGE_RISING>,
-				             <0 12 IRQ_TYPE_LEVEL_HIGH>;
-				interrupt-names = "vpu_jpu_irq", "vpu_ipi_irq";
-				clocks = <&clks IMX6QDL_CLK_VPU_AXI>,
-					 <&clks IMX6QDL_CLK_MMDC_CH0_AXI>,
-					 <&clks IMX6QDL_CLK_OCRAM>;
-				clock-names = "vpu_clk", "mmdc_ch0_axi", "ocram";
-				iramsize = <0x21000>;
-				iram = <&ocram>;
-				resets = <&src 1>;
-				power-domains = <&gpc 1>;
-			};
-
-			aipstz@0207c000 { /* AIPSTZ1 */
-				reg = <0x0207c000 0x4000>;
-			};
-
-			pwm1: pwm@02080000 {
-				#pwm-cells = <2>;
-				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
-				reg = <0x02080000 0x4000>;
-				interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPG>,
-					 <&clks IMX6QDL_CLK_PWM1>;
-				clock-names = "ipg", "per";
-			};
-
-			pwm2: pwm@02084000 {
-				#pwm-cells = <2>;
-				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
-				reg = <0x02084000 0x4000>;
-				interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPG>,
-					 <&clks IMX6QDL_CLK_PWM2>;
-				clock-names = "ipg", "per";
-			};
-
-			pwm3: pwm@02088000 {
-				#pwm-cells = <2>;
-				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
-				reg = <0x02088000 0x4000>;
-				interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPG>,
-					 <&clks IMX6QDL_CLK_PWM3>;
-				clock-names = "ipg", "per";
-			};
-
-			pwm4: pwm@0208c000 {
-				#pwm-cells = <2>;
-				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
-				reg = <0x0208c000 0x4000>;
-				interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_IPG>,
-					 <&clks IMX6QDL_CLK_PWM4>;
-				clock-names = "ipg", "per";
-			};
-
-			flexcan1: can@02090000 {
-				compatible = "fsl,imx6q-flexcan";
-				reg = <0x02090000 0x4000>;
-				interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_CAN1_IPG>,
-					 <&clks IMX6QDL_CLK_CAN1_SERIAL>;
-				clock-names = "ipg", "per";
-				stop-mode = <&gpr 0x34 28 0x10 17>;
-				status = "disabled";
-			};
-
-			flexcan2: can@02094000 {
-				compatible = "fsl,imx6q-flexcan";
-				reg = <0x02094000 0x4000>;
-				interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_CAN2_IPG>,
-					 <&clks IMX6QDL_CLK_CAN2_SERIAL>;
-				clock-names = "ipg", "per";
-				stop-mode = <&gpr 0x34 29 0x10 18>;
-				status = "disabled";
-			};
-
-			gpt: gpt@02098000 {
-				compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
-				reg = <0x02098000 0x4000>;
-				interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_GPT_IPG>,
-					 <&clks IMX6QDL_CLK_GPT_IPG_PER>;
-				clock-names = "ipg", "per";
-			};
-
-			gpio1: gpio@0209c000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x0209c000 0x4000>;
-				interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 67 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio2: gpio@020a0000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020a0000 0x4000>;
-				interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 69 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio3: gpio@020a4000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020a4000 0x4000>;
-				interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 71 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio4: gpio@020a8000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020a8000 0x4000>;
-				interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 73 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio5: gpio@020ac000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020ac000 0x4000>;
-				interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 75 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio6: gpio@020b0000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020b0000 0x4000>;
-				interrupts = <0 76 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 77 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			gpio7: gpio@020b4000 {
-				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
-				reg = <0x020b4000 0x4000>;
-				interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 79 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-controller;
-				#gpio-cells = <2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			kpp: kpp@020b8000 {
-				reg = <0x020b8000 0x4000>;
-				interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			wdog1: wdog@020bc000 {
-				compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
-				reg = <0x020bc000 0x4000>;
-				interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_DUMMY>;
-			};
-
-			wdog2: wdog@020c0000 {
-				compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
-				reg = <0x020c0000 0x4000>;
-				interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_DUMMY>;
-				status = "disabled";
-			};
-
-			clks: ccm@020c4000 {
-				compatible = "fsl,imx6q-ccm";
-				reg = <0x020c4000 0x4000>;
-				interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 88 IRQ_TYPE_LEVEL_HIGH>;
-				#clock-cells = <1>;
-			};
-
-			anatop: anatop@020c8000 {
-				compatible = "fsl,imx6q-anatop", "syscon", "simple-bus";
-				reg = <0x020c8000 0x1000>;
-				interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 54 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 127 IRQ_TYPE_LEVEL_HIGH>;
-
-				regulator-1p1@110 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vdd1p1";
-					regulator-min-microvolt = <800000>;
-					regulator-max-microvolt = <1375000>;
-					regulator-always-on;
-					anatop-reg-offset = <0x110>;
-					anatop-vol-bit-shift = <8>;
-					anatop-vol-bit-width = <5>;
-					anatop-min-bit-val = <4>;
-					anatop-min-voltage = <800000>;
-					anatop-max-voltage = <1375000>;
-					anatop-enable-bit = <0>;
-				};
-
-				reg_3p0: regulator-3p0@120 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vdd3p0";
-					regulator-min-microvolt = <2625000>;
-					regulator-max-microvolt = <3400000>;
-					anatop-reg-offset = <0x120>;
-					anatop-vol-bit-shift = <8>;
-					anatop-vol-bit-width = <5>;
-					anatop-min-bit-val = <0>;
-					anatop-min-voltage = <2625000>;
-					anatop-max-voltage = <3400000>;
-					anatop-enable-bit = <0>;
-				};
-
-				regulator-2p5@130 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vdd2p5";
-					regulator-min-microvolt = <2000000>;
-					regulator-max-microvolt = <2750000>;
-					regulator-always-on;
-					anatop-reg-offset = <0x130>;
-					anatop-vol-bit-shift = <8>;
-					anatop-vol-bit-width = <5>;
-					anatop-min-bit-val = <0>;
-					anatop-min-voltage = <2000000>;
-					anatop-max-voltage = <2750000>;
-					anatop-enable-bit = <0>;
-				};
-
-				reg_arm: regulator-vddcore@140 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vddarm";
-					regulator-min-microvolt = <725000>;
-					regulator-max-microvolt = <1450000>;
-					regulator-always-on;
-					anatop-reg-offset = <0x140>;
-					anatop-vol-bit-shift = <0>;
-					anatop-vol-bit-width = <5>;
-					anatop-delay-reg-offset = <0x170>;
-					anatop-delay-bit-shift = <24>;
-					anatop-delay-bit-width = <2>;
-					anatop-min-bit-val = <1>;
-					anatop-min-voltage = <725000>;
-					anatop-max-voltage = <1450000>;
-					regulator-allow-bypass;
-				};
-
-				reg_pu: regulator-vddpu@140 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vddpu";
-					regulator-min-microvolt = <725000>;
-					regulator-max-microvolt = <1450000>;
-					regulator-enable-ramp-delay = <150>;
-					regulator-boot-on;
-					anatop-reg-offset = <0x140>;
-					anatop-vol-bit-shift = <9>;
-					anatop-vol-bit-width = <5>;
-					anatop-delay-reg-offset = <0x170>;
-					anatop-delay-bit-shift = <26>;
-					anatop-delay-bit-width = <2>;
-					anatop-min-bit-val = <1>;
-					anatop-min-voltage = <725000>;
-					anatop-max-voltage = <1450000>;
-					regulator-allow-bypass;
-				};
-
-				reg_soc: regulator-vddsoc@140 {
-					compatible = "fsl,anatop-regulator";
-					regulator-name = "vddsoc";
-					regulator-min-microvolt = <725000>;
-					regulator-max-microvolt = <1450000>;
-					regulator-always-on;
-					anatop-reg-offset = <0x140>;
-					anatop-vol-bit-shift = <18>;
-					anatop-vol-bit-width = <5>;
-					anatop-delay-reg-offset = <0x170>;
-					anatop-delay-bit-shift = <28>;
-					anatop-delay-bit-width = <2>;
-					anatop-min-bit-val = <1>;
-					anatop-min-voltage = <725000>;
-					anatop-max-voltage = <1450000>;
-					regulator-allow-bypass;
-				};
-			};
-
-			tempmon: tempmon {
-				compatible = "fsl,imx6q-tempmon";
-				interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>;
-				fsl,tempmon = <&anatop>;
-				fsl,tempmon-data = <&ocotp>;
-				clocks = <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
-			};
-
-			usbphy1: usbphy@020c9000 {
-				compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
-				reg = <0x020c9000 0x1000>;
-				interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBPHY1>;
-				phy-3p0-supply = <&reg_3p0>;
-				fsl,anatop = <&anatop>;
-			};
-
-			usbphy2: usbphy@020ca000 {
-				compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
-				reg = <0x020ca000 0x1000>;
-				interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBPHY2>;
-				phy-3p0-supply = <&reg_3p0>;
-				fsl,anatop = <&anatop>;
-			};
-
-			usbphy_nop1: usbphy_nop1 {
-				compatible = "usb-nop-xceiv";
-				clocks = <&clks IMX6QDL_CLK_USBPHY1>;
-				clock-names = "main_clk";
-			};
-
-			usbphy_nop2: usbphy_nop2 {
-				compatible = "usb-nop-xceiv";
-				clocks = <&clks IMX6QDL_CLK_USBPHY1>;
-				clock-names = "main_clk";
-			};
-
-			caam_snvs: caam-snvs@020cc000 {
-				compatible = "fsl,imx6q-caam-snvs";
-				reg = <0x020cc000 0x4000>;
-			};
-#if 0
-//fj_ltls for da9063 20160617
-
-			snvs@020cc000 {
-				compatible = "fsl,sec-v4.0-mon", "simple-bus";
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x020cc000 0x4000>;
-
-				snvs-rtc-lp@34 {
-					compatible = "fsl,sec-v4.0-mon-rtc-lp";
-					reg = <0x34 0x58>;
-					interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>,
-						     <0 20 IRQ_TYPE_LEVEL_HIGH>;
-				};
-			};
-#endif
-
-			epit1: epit@020d0000 { /* EPIT1 */
-				reg = <0x020d0000 0x4000>;
-				interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			epit2: epit@020d4000 { /* EPIT2 */
-				reg = <0x020d4000 0x4000>;
-				interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			src: src@020d8000 {
-				compatible = "fsl,imx6q-src", "fsl,imx51-src";
-				reg = <0x020d8000 0x4000>;
-				interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 96 IRQ_TYPE_LEVEL_HIGH>;
-				#reset-cells = <1>;
-			};
-
-			gpc: gpc@020dc000 {
-				compatible = "fsl,imx6q-gpc";
-				reg = <0x020dc000 0x4000>;
-				interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 90 IRQ_TYPE_LEVEL_HIGH>;
-				pu-supply = <&reg_pu>;
-				clocks = <&clks IMX6QDL_CLK_GPU3D_CORE>,
-					 <&clks IMX6QDL_CLK_GPU3D_SHADER>,
-					 <&clks IMX6QDL_CLK_GPU2D_CORE>,
-					 <&clks IMX6QDL_CLK_GPU2D_AXI>,
-					 <&clks IMX6QDL_CLK_OPENVG_AXI>,
-					 <&clks IMX6QDL_CLK_VPU_AXI>,
-					 <&clks IMX6QDL_CLK_IPG>;
-				#power-domain-cells = <1>;
-			};
-
-			gpr: iomuxc-gpr@020e0000 {
-				compatible = "fsl,imx6q-iomuxc-gpr", "syscon";
-				reg = <0x020e0000 0x38>;
-			};
-
-			iomuxc: iomuxc@020e0000 {
-				compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
-				reg = <0x020e0000 0x4000>;
-			};
-
-			ldb: ldb@020e0008 {
-				#address-cells = <1>;
-				#size-cells = <0>;
-				gpr = <&gpr>;
-				status = "disabled";
-
-				lvds-channel@0 {
-					reg = <0>;
-					status = "disabled";
-				};
-
-				lvds-channel@1 {
-					reg = <1>;
-					status = "disabled";
-				};
-			};
-
-			dcic1: dcic@020e4000 {
-				compatible = "fsl,imx6q-dcic";
-				reg = <0x020e4000 0x4000>;
-				interrupts = <0 124 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_DCIC1>, <&clks IMX6QDL_CLK_DCIC1>;
-				clock-names = "dcic", "disp-axi";
-				gpr = <&gpr>;
-				status = "disabled";
-			};
-
-			dcic2: dcic@020e8000 {
-				compatible = "fsl,imx6q-dcic";
-				reg = <0x020e8000 0x4000>;
-				interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_DCIC2>, <&clks IMX6QDL_CLK_DCIC2>;
-				clock-names = "dcic", "disp-axi";
-				gpr = <&gpr>;
-				status = "disabled";
-			};
-
-			sdma: sdma@020ec000 {
-				compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
-				reg = <0x020ec000 0x4000>;
-				interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_SDMA>,
-					 <&clks IMX6QDL_CLK_SDMA>;
-				clock-names = "ipg", "ahb";
-				#dma-cells = <3>;
-				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
-			};
-		};
-
-		aips-bus@02100000 { /* AIPS2 */
-			compatible = "fsl,aips-bus", "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			reg = <0x02100000 0x100000>;
-			ranges;
-
-			crypto: caam@2100000 {
-				compatible = "fsl,sec-v4.0";
-				#address-cells = <1>;
-				#size-cells = <1>;
-				reg = <0x2100000 0x40000>;
-				ranges = <0 0x2100000 0x40000>;
-				interrupt-parent = <&intc>; /* interrupts = <0 92 0x4>; */
-				clocks = <&clks IMX6QDL_CAAM_MEM>, <&clks IMX6QDL_CAAM_ACLK>, <&clks IMX6QDL_CAAM_IPG> ,<&clks IMX6QDL_CLK_EIM_SLOW>;
-				clock-names = "caam_mem", "caam_aclk", "caam_ipg", "caam_emi_slow";
-
-				sec_jr0: jr0@1000 {
-					compatible = "fsl,sec-v4.0-job-ring";
-					reg = <0x1000 0x1000>;
-					interrupt-parent = <&intc>;
-					interrupts = <0 105 0x4>;
-				};
-
-				sec_jr1: jr1@2000 {
-					compatible = "fsl,sec-v4.0-job-ring";
-					reg = <0x2000 0x1000>;
-					interrupt-parent = <&intc>;
-					interrupts = <0 106 0x4>;
-				};
-			};
-
-			aipstz@0217c000 { /* AIPSTZ2 */
-				reg = <0x0217c000 0x4000>;
-			};
-
-			usbotg: usb@02184000 {
-				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
-				reg = <0x02184000 0x200>;
-				interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBOH3>;
-				fsl,usbphy = <&usbphy1>;
-				fsl,usbmisc = <&usbmisc 0>;
-				fsl,anatop = <&anatop>;
-				status = "disabled";
-			};
-
-			usbh1: usb@02184200 {
-				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
-				reg = <0x02184200 0x200>;
-				interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBOH3>;
-				fsl,usbphy = <&usbphy2>;
-				fsl,usbmisc = <&usbmisc 1>;
-				status = "disabled";
-			};
-
-			usbh2: usb@02184400 {
-				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
-				reg = <0x02184400 0x200>;
-				interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBOH3>;
-				fsl,usbmisc = <&usbmisc 2>;
-				phy_type = "hsic";
-				fsl,usbphy = <&usbphy_nop1>;
-				fsl,anatop = <&anatop>;
-				status = "disabled";
-			};
-
-			usbh3: usb@02184600 {
-				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
-				reg = <0x02184600 0x200>;
-				interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USBOH3>;
-				fsl,usbmisc = <&usbmisc 3>;
-				phy_type = "hsic";
-				fsl,usbphy = <&usbphy_nop2>;
-				fsl,anatop = <&anatop>;
-				status = "disabled";
-			};
-
-			usbmisc: usbmisc@02184800 {
-				#index-cells = <1>;
-				compatible = "fsl,imx6q-usbmisc";
-				reg = <0x02184800 0x200>;
-				clocks = <&clks IMX6QDL_CLK_USBOH3>;
-			};
-
-			fec: ethernet@02188000 {
-				compatible = "fsl,imx6q-fec";
-				reg = <0x02188000 0x4000>;
-				interrupts-extended =
-					<&intc 0 118 IRQ_TYPE_LEVEL_HIGH>,
-					<&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_ENET>,
-					 <&clks IMX6QDL_CLK_ENET>,
-					 <&clks IMX6QDL_CLK_ENET_REF>;
-				clock-names = "ipg", "ahb", "ptp";
-				status = "disabled";
-			};
-
-			mlb: mlb@0218c000 {
-				compatible = "fsl,imx6q-mlb150";
-				reg = <0x0218c000 0x4000>;
-				interrupts = <0 53 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 117 IRQ_TYPE_LEVEL_HIGH>,
-					     <0 126 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_MLB>,
-					 <&clks IMX6QDL_CLK_PLL8_MLB>;
-				clock-names = "mlb", "pll8_mlb";
-				iram = <&ocram>;
-				status = "disabled";
-			};
-
-			usdhc1: usdhc@02190000 {
-				compatible = "fsl,imx6q-usdhc";
-				reg = <0x02190000 0x4000>;
-				interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USDHC1>,
-					 <&clks IMX6QDL_CLK_USDHC1>,
-					 <&clks IMX6QDL_CLK_USDHC1>;
-				clock-names = "ipg", "ahb", "per";
-				bus-width = <4>;
-				status = "disabled";
-			};
-
-			usdhc2: usdhc@02194000 {
-				compatible = "fsl,imx6q-usdhc";
-				reg = <0x02194000 0x4000>;
-				interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USDHC2>,
-					 <&clks IMX6QDL_CLK_USDHC2>,
-					 <&clks IMX6QDL_CLK_USDHC2>;
-				clock-names = "ipg", "ahb", "per";
-				bus-width = <4>;
-				status = "disabled";
-			};
-
-			usdhc3: usdhc@02198000 {
-				compatible = "fsl,imx6q-usdhc";
-				reg = <0x02198000 0x4000>;
-				interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USDHC3>,
-					 <&clks IMX6QDL_CLK_USDHC3>,
-					 <&clks IMX6QDL_CLK_USDHC3>;
-				clock-names = "ipg", "ahb", "per";
-				bus-width = <4>;
-				status = "disabled";
-			};
-
-			usdhc4: usdhc@0219c000 {
-				compatible = "fsl,imx6q-usdhc";
-				reg = <0x0219c000 0x4000>;
-				interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_USDHC4>,
-					 <&clks IMX6QDL_CLK_USDHC4>,
-					 <&clks IMX6QDL_CLK_USDHC4>;
-				clock-names = "ipg", "ahb", "per";
-				bus-width = <4>;
-				status = "disabled";
-			};
-
-			i2c1: i2c@021a0000 {
-				#address-cells = <1>;
-				#size-cells = <0>;
-				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
-				reg = <0x021a0000 0x4000>;
-				interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_I2C1>;
-				status = "disabled";
-			};
-
-			i2c2: i2c@021a4000 {
-				#address-cells = <1>;
-				#size-cells = <0>;
-				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
-				reg = <0x021a4000 0x4000>;
-				interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_I2C2>;
-				status = "disabled";
-			};
-
-			i2c3: i2c@021a8000 {
-				#address-cells = <1>;
-				#size-cells = <0>;
-				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
-				reg = <0x021a8000 0x4000>;
-				interrupts = <0 38 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_I2C3>;
-				status = "disabled";
-			};
-
-			romcp@021ac000 {
-				reg = <0x021ac000 0x4000>;
-			};
-
-			mmdc0-1@021b0000 { /* MMDC0-1 */
-				compatible = "fsl,imx6q-mmdc-combine";
-				reg = <0x021b0000 0x8000>;
-			};
-
-			mmdc0: mmdc@021b0000 { /* MMDC0 */
-				compatible = "fsl,imx6q-mmdc";
-				reg = <0x021b0000 0x4000>;
-			};
-
-			mmdc1: mmdc@021b4000 { /* MMDC1 */
-				reg = <0x021b4000 0x4000>;
-			};
-
-			weim: weim@021b8000 {
-				compatible = "fsl,imx6q-weim";
-				reg = <0x021b8000 0x4000>;
-				interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_EIM_SLOW>;
-			};
-
-			ocotp: ocotp-ctrl@021bc000 {
-				compatible = "syscon";
-				reg = <0x021bc000 0x4000>;
-				clocks = <&clks IMX6QDL_CLK_IIM>;
-			};
-
-			ocotp-fuse@021bc000 {
-				compatible = "fsl,imx6q-ocotp";
-				reg = <0x021bc000 0x4000>;
-				clocks = <&clks IMX6QDL_CLK_IIM>;
-			};
-
-			tzasc@021d0000 { /* TZASC1 */
-				reg = <0x021d0000 0x4000>;
-				interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			tzasc@021d4000 { /* TZASC2 */
-				reg = <0x021d4000 0x4000>;
-				interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			audmux: audmux@021d8000 {
-				compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
-				reg = <0x021d8000 0x4000>;
-				status = "disabled";
-			};
-
-			mipi_csi: mipi_csi@021dc000 { /* MIPI-CSI */
-				compatible = "fsl,imx6q-mipi-csi2";
-				reg = <0x021dc000 0x4000>;
-				interrupts = <0 100 0x04>, <0 101 0x04>;
-				clocks = <&clks IMX6QDL_CLK_HSI_TX>,
-					 <&clks IMX6QDL_CLK_EMI_SEL>,
-					 <&clks IMX6QDL_CLK_VIDEO_27M>;
-				/* Note: clks 138 is hsi_tx, however, the dphy_c
-				 * hsi_tx and pll_refclk use the same clk gate.
-				 * In current clk driver, open/close clk gate do
-				 * use hsi_tx for a temporary debug purpose.
-				 */
-				clock-names = "dphy_clk", "pixel_clk", "cfg_clk";
-				status = "disabled";
-			};
-
-			mipi@021e0000 { /* MIPI-DSI */
-				reg = <0x021e0000 0x4000>;
-			};
-
-			vdoa@021e4000 {
-				compatible = "fsl,imx6q-vdoa";
-				reg = <0x021e4000 0x4000>;
-				interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_VDOA>;
-				iram = <&ocram>;
-			};
-
-			uart2: serial@021e8000 {
-				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
-				reg = <0x021e8000 0x4000>;
-				interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_UART_IPG>,
-					 <&clks IMX6QDL_CLK_UART_SERIAL>;
-				clock-names = "ipg", "per";
-				dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
-				dma-names = "rx", "tx";
-				status = "disabled";
-			};
-
-			uart3: serial@021ec000 {
-				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
-				reg = <0x021ec000 0x4000>;
-				interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_UART_IPG>,
-					 <&clks IMX6QDL_CLK_UART_SERIAL>;
-				clock-names = "ipg", "per";
-				dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
-				dma-names = "rx", "tx";
-				status = "disabled";
-			};
-
-			uart4: serial@021f0000 {
-				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
-				reg = <0x021f0000 0x4000>;
-				interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_UART_IPG>,
-					 <&clks IMX6QDL_CLK_UART_SERIAL>;
-				clock-names = "ipg", "per";
-				dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
-				dma-names = "rx", "tx";
-				status = "disabled";
-			};
-
-			uart5: serial@021f4000 {
-				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
-				reg = <0x021f4000 0x4000>;
-				interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&clks IMX6QDL_CLK_UART_IPG>,
-					 <&clks IMX6QDL_CLK_UART_SERIAL>;
-				clock-names = "ipg", "per";
-				dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
-				dma-names = "rx", "tx";
-				status = "disabled";
-			};
-		};
-
-		ipu1: ipu@02400000 {
-			compatible = "fsl,imx6q-ipu";
-			reg = <0x02400000 0x400000>;
-			interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 5 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX6QDL_CLK_IPU1>,
-				 <&clks IMX6QDL_CLK_IPU1_DI0>, <&clks IMX6QDL_CLK_IPU1_DI1>,
-				 <&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
-				 <&clks IMX6QDL_CLK_LDB_DI0>, <&clks IMX6QDL_CLK_LDB_DI1>;
-			clock-names = "bus",
-				      "di0", "di1",
-				      "di0_sel", "di1_sel",
-				      "ldb_di0", "ldb_di1";
-			resets = <&src 2>;
-			bypass_reset = <0>;
-		};
-
-		imx_ion {
-			compatible = "fsl,mxc-ion";
-			fsl,heap-id = <0>;
-		};
-	};
-};
diff -uNr dts/imx6qdl-sabreauto.dtsi dts_old/imx6qdl-sabreauto.dtsi
--- dts/imx6qdl-sabreauto.dtsi	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6qdl-sabreauto.dtsi	2017-03-21 10:22:42.997516992 +0800
@@ -23,23 +23,11 @@
 		reg = <0x10000000 0x80000000>;
 	};
 
-	pwm-backlight {
+	backlight {
 		compatible = "pwm-backlight";
-		pwms = <&pwm3 0 50000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		pwms = <&pwm3 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <7>;
 	};
 
 	clocks {
@@ -58,36 +46,35 @@
 		home {
 			label = "Home";
 			gpios = <&gpio1 11 1>;
-			gpio-key;
+			gpio-key,wakeup;
 			linux,code = <KEY_HOME>;
 		};
 
 		back {
 			label = "Back";
 			gpios = <&gpio1 12 1>;
-			gpio-key;
+			gpio-key,wakeup;
 			linux,code = <KEY_BACK>;
 		};
 
-		/* Reconfig to power key in Android*/
-		power {
-			label = "Power Button";
+		program {
+			label = "Program";
 			gpios = <&gpio2 12 1>;
-			linux,code = <116>; /* KEY_POWER */
 			gpio-key,wakeup;
+			linux,code = <KEY_PROGRAM>;
 		};
 
 		volume-up {
 			label = "Volume Up";
 			gpios = <&gpio2 15 1>;
-			gpio-key;
+			gpio-key,wakeup;
 			linux,code = <KEY_VOLUMEUP>;
 		};
 
 		volume-down {
 			label = "Volume Down";
 			gpios = <&gpio5 14 1>;
-			gpio-key;
+			gpio-key,wakeup;
 			linux,code = <KEY_VOLUMEDOWN>;
 		};
 	};
@@ -284,15 +271,6 @@
 		compatible = "fsl,mxc_v4l2_output";
 		status = "okay";
 	};
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size= <262144>; /*256K*/
-		ftrace_size= <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
 };
 
 &audmux {
@@ -366,6 +344,7 @@
 		pinctrl-0 = <&pinctrl_egalax_int>;
 		interrupt-parent = <&gpio2>;
 		interrupts = <28 2>;
+		wakeup-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
 	};
 
 	pmic: pfuze100@08 {
@@ -556,7 +535,7 @@
 	mag3110@0e {
 		compatible = "fsl,mag3110";
 		reg = <0x0e>;
-		position = <7>;
+		position = <2>;
 		interrupt-parent = <&gpio2>;
 		interrupts = <29 1>;
 	};
diff -uNr dts/imx6qdl-sabresd.dtsi dts_old/imx6qdl-sabresd.dtsi
--- dts/imx6qdl-sabresd.dtsi	2017-05-03 17:33:40.810422330 +0800
+++ dts_old/imx6qdl-sabresd.dtsi	2017-03-21 10:43:01.446299682 +0800
@@ -13,9 +13,8 @@
 #include <dt-bindings/input/input.h>
 #include <dt-bindings/sound/fsl-imx-audmux.h>
 
-#define PC7106   0
+#define PC7106   0625
 #define PC9715   1
-#define X7   	 2
 #define MACHIPTYPE PC7106
 
 
@@ -32,17 +31,12 @@
 		pinctrl-names = "default";
 		dok_input = <&gpio2 24 1>;
 		uok_input = <&gpio1 27 1>;
-		Detect_input = <&gpio7 0 1>;
-		Detect_inputold = <&gpio6 18 1>;//old pcb usb this
-		//Detect_input = <&gpio6 18 1>;
 		//chg_input = <&gpio3 23 1>;
 		//chg_input = <&gpio1 29 1>;
-#if (!(MACHIPTYPE==X7))
 		flt_input = <&gpio5 2 1>;
-#endif
 		fsl,dcm_always_high;
 		fsl,dc_valid;
-		//fsl,usb_valid;
+		fsl,usb_valid;
 		status = "okay";
 	};
 
@@ -124,8 +118,9 @@
 		};
 	};
 
-#if (MACHIPTYPE==PC9715)
-// fj_ltls PC9715 
+#if 1
+//#if (MACHIPTYPE==PC9715)
+// fj_ltls pc9715 
 	gpio-keys {
 		compatible = "gpio-keys";
 		pinctrl-names = "default";
@@ -161,8 +156,9 @@
 			linux,code = <KEY_F3>;
 		};
 	};
-#elif (MACHIPTYPE==PC7106)
-//PC9715
+#else
+
+//pc7106
 	gpio-keys {
 		compatible = "gpio-keys";
 		pinctrl-names = "default";
@@ -171,7 +167,7 @@
 		power {
 			label = "Power Button";
 			//gpios = <&gpio1 29 1>;// gpio29
-			//gpio-key,wakeup;
+			gpio-key,wakeup;
 			linux,code = <KEY_POWER>;
 		};
 
@@ -202,81 +198,6 @@
 			linux,code = <KEY_BACK>;
 		};
 	};
-#else
-//X7
-	gpio-keys {
-		compatible = "gpio-keys";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_gpio_keys>;
-
-		power {
-			label = "Power Button";
-			//gpios = <&gpio1 29 1>;// gpio29
-			gpio-key,wakeup;
-			linux,code = <KEY_POWER>;
-		};
-
-
-		home {
-			label = "Home Button";
-			gpios = <&gpio6 10 1>;
-			//gpio-key,wakeup;
-			//linux,code = <KEY_VOLUMEUP>;
-			//linux,code = <KEY_F1>;
-			linux,code = <KEY_HOMEPAGE>;
-		};
-
-		menu {
-			label = "MENU Button";
-			gpios = <&gpio1 4 1>;
-			//gpio-key,wakeup;
-			//linux,code = <KEY_VOLUMEDOWN>;
-			//linux,code = <KEY_F2>;
-			linux,code = <KEY_MENU>;
-
-		};
-		back {
-			label = "BACK Button";
-			gpios = <&gpio1 5 1>;
-			//gpio-key,wakeup;
-			//linux,code = <KEY_VOLUMEDOWN>;
-			//linux,code = <KEY_F3>;
-			linux,code = <KEY_BACK>;
-		};
-
-		volume-up {
-			label = "Volume Up";
-			gpios = <&gpio1 13 1>;
-			//gpio-key,wakeup;
-			linux,code = <KEY_VOLUMEUP>;
-			//linux,code = <KEY_F1>;
-		};
-
-		volume-down {
-			label = "Volume Down";
-			gpios = <&gpio1 12 1>;
-			//gpio-key,wakeup;
-			linux,code = <KEY_VOLUMEDOWN>;
-			//linux,code = <KEY_F2>;
-		};
-
-		backlight-up {
-			label = "Volume Up";
-			gpios = <&gpio1 14 1>;
-			//gpio-key,wakeup;
-			linux,code = <KEY_BRIGHTNESSUP>;
-			//linux,code = <KEY_F1>;
-		};
-
-		backlight-down {
-			label = "Volume Down";
-			gpios = <&gpio1 15 1>;
-			//gpio-key,wakeup;
-			linux,code = <KEY_BRIGHTNESSDOWN>;
-			//linux,code = <KEY_F2>;
-		};
-
-	};
 #endif
 //david_wang
 	sound {
@@ -311,25 +232,16 @@
 		mux-ext-port = <3>;
 		hp-det-gpios = <&gpio7 8 1>;
 		//mic-det-gpios = <&gpio1 9 1>; //fj_ltls for gpio
-#if (MACHIPTYPE==X7)
-//X7
-		speaker-amp-gpios =<&gpio5 2 0>;
-
-#else
-//PC9715
 		speaker-amp-gpios = <&gpio6 9 0>;
-#endif
 		
 	};
-//fj_ltls del hdmi
-#if 0
+
 	sound-hdmi {
 		compatible = "fsl,imx6q-audio-hdmi",
 			     "fsl,imx-audio-hdmi";
 		model = "imx-audio-hdmi";
 		hdmi-controller = <&hdmi_audio>;
 	};
-#endif
 
 	mxcfb1: fb@0 {
 		compatible = "fsl,mxc_sdc_fb";
@@ -383,23 +295,11 @@
 		status = "okay";
 	};
 
-	pwm-backlight {
+	backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <7>;
 		status = "okay";
                 //fj_ltls add panel_en 20160328
                 enable-gpios = <&gpio1 30 0>;
@@ -434,28 +334,10 @@
 		reset-delay-us = <50>;
 		#reset-cells = <0>;
 	};
-
-
+         //fj_ltls add for 3g from android
 	minipcie_ctrl {
 		power-on-gpio = <&gpio3 19 0>;
 	};
-
-#if 0
-    bt_rfkill {
-                compatible = "fsl,mxc_bt_rfkill";
-                      //  bt-power-gpios = <&gpio1 2 0>;
-                                status ="okay";
-    };
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size = <262144>; /*256K*/
-		ftrace_size = <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
-#endif
 };
 
 &audmux {
@@ -622,13 +504,11 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
-//fj_ltls del hdmi
-#if 0
+
 	hdmi: edid@50 {
 		compatible = "fsl,imx6-hdmi-i2c";
 		reg = <0x50>;
 	};
-#endif
 
 	max11801@48 {
 		compatible = "maxim,max11801";
@@ -637,11 +517,12 @@
 		interrupts = <26 2>;
 		work-mode = <1>;/*DCM mode*/
 	};
+
+
 	/*
 	 * This is left here to satisfy i.MX6 Quad Plus build (sw2_reg, sw4_reg),
 	 * but we don't support this board currently with DA9063, just the i.MX6Q.
 	 */
-#if 0
 	pmic2: pfuze100@08 {
 		compatible = "fsl,pfuze100";
 		reg = <0x08>;
@@ -660,7 +541,7 @@
 			};
 		};
 	};
-#endif
+
 	pmic: da9063@58 {
 		compatible = "dlg,da9063";
 		reg = <0x58>;
@@ -684,8 +565,7 @@
 				regulator-max-microvolt = <1570000>;
 //				regulator-min-microamp = <500000>;
 				/* overdrive */
-				//regulator-min-microamp = <3800000>;
-				regulator-min-microamp = <4000000>;
+				regulator-min-microamp = <3800000>;
 				regulator-max-microamp = <4000000>;
 				regulator-boot-on;
                                 regulator-always-on;
@@ -703,8 +583,7 @@
 				regulator-max-microvolt = <1570000>;
 //				regulator-min-microamp = <500000>;
 				/* overdrive */
-				//regulator-min-microamp = <3800000>;
-				regulator-min-microamp = <4000000>;
+				regulator-min-microamp = <3800000>;
 				regulator-max-microamp = <4000000>;
 				regulator-boot-on;
                                 regulator-always-on;
@@ -763,30 +642,12 @@
                                         regulator-off-in-suspend;
                                 };
 			};
-#if 0
- //ltls change
 			DA9063_BPERI: bperi {
 				regulator-name = "BPERI";
 				regulator-min-microvolt = <800000>;
 				regulator-max-microvolt = <3440000>;
-				regulator-min-microamp = <1500000>;
-				regulator-max-microamp = <3000000>;
-				regulator-boot-on;
-                                regulator-always-on;
-                                regulator-state-mem {
-                                        regulator-on-in-suspend;
-                                };
-                                regulator-state-disk {
-                                        regulator-off-in-suspend;
-                                };
-			};
-#else
-			sw2_reg: bperi {
-				regulator-name = "BPERI";
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3440000>;
-				//regulator-min-microamp = <1500000>;//fj_ltls for lcd down to 2.4v
-				regulator-min-microamp = <3000000>;//fj_ltls for lcd down to 2.4v
+				//regulator-min-microamp = <1500000>;//fj_ltls for lcd enable down GEN_3V3 
+				regulator-min-microamp = <3000000>;
 				regulator-max-microamp = <3000000>;
 				regulator-boot-on;
                                 regulator-always-on;
@@ -797,7 +658,6 @@
                                         regulator-off-in-suspend;
                                 };
 			};
-#endif
 			/* note -- these contraints used to be LDO2, but have
 			 * been H/W swapped with LDO1 for this platform
 			 */
@@ -1055,8 +915,6 @@
 		};
 	};
 #endif
-
-#if 0
 	egalax_ts@04 {
 		compatible = "eeti,egalax_ts";
 		reg = <0x04>;
@@ -1064,7 +922,6 @@
 		interrupts = <8 2>;
 		wakeup-gpios = <&gpio6 8 0>;
 	};
-#endif
 
 	goodix_ts@5d {
 		compatible = "goodix,gt928";
@@ -1140,7 +997,7 @@
 				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000
 				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
 				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000				
-				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000 //fj_ltls for check DC power  
+				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
 				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
 				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
 				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
@@ -1165,10 +1022,8 @@
 				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
 				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
 				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
-				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x80000000 
 				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 0x80000000  //battery check
 				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x80000000 //fj_ltls for ACC 
-
 			>;
 		};
 
@@ -1184,7 +1039,7 @@
 		pinctrl_ecspi1: ecspi1grp {
 			fsl,pins = <
 				//MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1
-				//MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
+				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
 				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1
 			>;
 		};
@@ -1228,33 +1083,20 @@
 			fsl,pins = <
 				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
 				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
-				MX6QDL_PAD_GPIO_16__GPIO7_IO11	        0x80000000 // fu she 625Mhz
+				MX6QDL_PAD_GPIO_16__GPIO7_IO11	        0x80000000
 			>;
 		};
 
 		pinctrl_gpio_keys: gpio_keysgrp {
 			fsl,pins = <
-
-#if (MACHIPTYPE==X7)
-				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10  0x80000000  //home
-				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000   // menu
-				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000  //back
-				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15  0x80000000//backlight -
-				MX6QDL_PAD_SD2_DAT1__GPIO1_IO14  0x80000000//backlight +
-				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13  0x80000000 //vol+
-				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12  0x80000000//vol-
-#else
 				//MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
 				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
 				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10  0x80000000
 				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000
 				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000
-#endif
 			>;
 		};
 
-//fj_ltls del hdmi
-#if 1
 		pinctrl_hdmi_cec: hdmicecgrp {
 			fsl,pins = <
 				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
@@ -1267,7 +1109,6 @@
 				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
 			>;
 		};
-#endif
 
 		pinctrl_i2c1: i2c1grp {
 			fsl,pins = <
@@ -1409,12 +1250,10 @@
 			fsl,pins = <
 				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
 				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
-#if (!(MACHIPTYPE==X7))
 				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
 				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
 				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
 				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
-#endif
 				//MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
 				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
 				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
@@ -1431,7 +1270,7 @@
 				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
 				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
 				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
-				//MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
 				//MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
 				//MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059 ACC
 			>;
@@ -1455,14 +1294,11 @@
 	};
 };
 
-//fj_ltls del hdmi
-#if 0
 &dcic1 {
 	dcic_id = <0>;
 	dcic_mux = "dcic-hdmi";
 	status = "okay";
 };
-#endif
 
 &dcic2 {
 	dcic_id = <1>;
@@ -1490,15 +1326,10 @@
 
 &gpc {
 	/* use ldo-bypass, u-boot will check it and configure */
-	fsl,ldo-bypass = <0>;// fj_ltls '0' set ldo mode '1' set bypass mode
+	fsl,ldo-bypass = <1>;
 	fsl,wdog-reset = <1>;//fj_ltls for watchdog
-	pu-supply = <&reg_pu>;
 };
 
-
-//fj_ltls del hdmi
-#if 0
-
 &hdmi_audio {
 	status = "okay";
 };
@@ -1521,7 +1352,6 @@
 	fsl,phy_reg_cksymtx = <0x800d>;
 	status = "okay";
 };
-#endif
 
 &ldb {
 	status = "okay";
@@ -1685,7 +1515,6 @@
 &usdhc2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_usdhc2>;
-	//bus-width = <4>;//fj_ltls
 	bus-width = <8>;
 	cd-gpios = <&gpio2 2 0>;
 	//wp-gpios = <&gpio2 3 0>;
@@ -1698,7 +1527,6 @@
 &usdhc3 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_usdhc3>;
-	//bus-width = <4>;//fj_ltls
 	bus-width = <8>;
 	cd-gpios = <&gpio2 0 0>;
 	//wp-gpios = <&gpio2 1 0>;
@@ -1726,3 +1554,4 @@
 	status = "okay";
 };
 
+
diff -uNr dts/imx6qdl-sabresd.dtsi~ dts_old/imx6qdl-sabresd.dtsi~
--- dts/imx6qdl-sabresd.dtsi~	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6qdl-sabresd.dtsi~	2017-03-21 10:22:43.025516800 +0800
@@ -31,15 +31,12 @@
 		pinctrl-names = "default";
 		dok_input = <&gpio2 24 1>;
 		uok_input = <&gpio1 27 1>;
-		Detect_input = <&gpio7 0 1>;
-		Detect_inputold = <&gpio6 18 1>;//old pcb usb this
-		//Detect_input = <&gpio6 18 1>;
 		//chg_input = <&gpio3 23 1>;
 		//chg_input = <&gpio1 29 1>;
 		flt_input = <&gpio5 2 1>;
 		fsl,dcm_always_high;
 		fsl,dc_valid;
-		//fsl,usb_valid;
+		fsl,usb_valid;
 		status = "okay";
 	};
 
@@ -121,7 +118,8 @@
 		};
 	};
 
-#if (MACHIPTYPE==PC9715)
+#if 1
+//#if (MACHIPTYPE==PC9715)
 // fj_ltls pc9715 
 	gpio-keys {
 		compatible = "gpio-keys";
@@ -159,6 +157,7 @@
 		};
 	};
 #else
+
 //pc7106
 	gpio-keys {
 		compatible = "gpio-keys";
@@ -168,7 +167,7 @@
 		power {
 			label = "Power Button";
 			//gpios = <&gpio1 29 1>;// gpio29
-			//gpio-key,wakeup;
+			gpio-key,wakeup;
 			linux,code = <KEY_POWER>;
 		};
 
@@ -296,23 +295,11 @@
 		status = "okay";
 	};
 
-	pwm-backlight {
+	backlight {
 		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 50000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		pwms = <&pwm1 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <7>;
 		status = "okay";
                 //fj_ltls add panel_en 20160328
                 enable-gpios = <&gpio1 30 0>;
@@ -347,28 +334,6 @@
 		reset-delay-us = <50>;
 		#reset-cells = <0>;
 	};
-
-
-	minipcie_ctrl {
-		power-on-gpio = <&gpio3 19 0>;
-	};
-
-#if 0
-    bt_rfkill {
-                compatible = "fsl,mxc_bt_rfkill";
-                      //  bt-power-gpios = <&gpio1 2 0>;
-                                status ="okay";
-    };
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size = <262144>; /*256K*/
-		ftrace_size = <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
-#endif
 };
 
 &audmux {
@@ -548,11 +513,12 @@
 		interrupts = <26 2>;
 		work-mode = <1>;/*DCM mode*/
 	};
+
+
 	/*
 	 * This is left here to satisfy i.MX6 Quad Plus build (sw2_reg, sw4_reg),
 	 * but we don't support this board currently with DA9063, just the i.MX6Q.
 	 */
-#if 0
 	pmic2: pfuze100@08 {
 		compatible = "fsl,pfuze100";
 		reg = <0x08>;
@@ -571,7 +537,7 @@
 			};
 		};
 	};
-#endif
+
 	pmic: da9063@58 {
 		compatible = "dlg,da9063";
 		reg = <0x58>;
@@ -672,8 +638,6 @@
                                         regulator-off-in-suspend;
                                 };
 			};
-#if 0
- //ltls change
 			DA9063_BPERI: bperi {
 				regulator-name = "BPERI";
 				regulator-min-microvolt = <800000>;
@@ -689,23 +653,6 @@
                                         regulator-off-in-suspend;
                                 };
 			};
-#else
-			sw2_reg: bperi {
-				regulator-name = "BPERI";
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3440000>;
-				regulator-min-microamp = <1500000>;
-				regulator-max-microamp = <3000000>;
-				regulator-boot-on;
-                                regulator-always-on;
-                                regulator-state-mem {
-                                        regulator-on-in-suspend;
-                                };
-                                regulator-state-disk {
-                                        regulator-off-in-suspend;
-                                };
-			};
-#endif
 			/* note -- these contraints used to be LDO2, but have
 			 * been H/W swapped with LDO1 for this platform
 			 */
@@ -1068,10 +1015,8 @@
 				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
 				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
 				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
-				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x80000000 
 				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 0x80000000  //battery check
 				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x80000000 //fj_ltls for ACC 
-
 			>;
 		};
 
@@ -1087,7 +1032,7 @@
 		pinctrl_ecspi1: ecspi1grp {
 			fsl,pins = <
 				//MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1
-				//MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
+				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
 				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1
 			>;
 		};
@@ -1131,7 +1076,7 @@
 			fsl,pins = <
 				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
 				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
-				//MX6QDL_PAD_GPIO_16__GPIO7_IO11	        0x80000000
+				MX6QDL_PAD_GPIO_16__GPIO7_IO11	        0x80000000
 			>;
 		};
 
@@ -1318,7 +1263,7 @@
 				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
 				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
 				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
-				//MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
 				//MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
 				//MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059 ACC
 			>;
@@ -1374,9 +1319,8 @@
 
 &gpc {
 	/* use ldo-bypass, u-boot will check it and configure */
-	fsl,ldo-bypass = <0>;// fj_ltls '0' set ldo mode '1' set bypass mode
+	fsl,ldo-bypass = <1>;
 	fsl,wdog-reset = <1>;//fj_ltls for watchdog
-	pu-supply = <&reg_pu>;
 };
 
 &hdmi_audio {
@@ -1603,3 +1547,4 @@
 	status = "okay";
 };
 
+
diff -uNr dts/imx6q.dtsi dts_old/imx6q.dtsi
--- dts/imx6q.dtsi	2017-05-03 17:33:40.810422330 +0800
+++ dts_old/imx6q.dtsi	2017-03-21 10:22:42.993517020 +0800
@@ -27,25 +27,29 @@
 			reg = <0>;
 			next-level-cache = <&L2>;
 			operating-points = <
-/*
-				1200000 1275000
-				996000  1250000
-				852000  1250000
-				792000  1175000
-				396000  1000000
-*/
+                                1200000 1300000
+                                996000  1300000
+                                852000  1300000
+                                792000  1250000
+                                396000  1100000
 				/* Original kHz    uV */
 				/* kHz    uV */
-				
+				/*
 				1200000 1275000
 				996000  1250000
 				852000  1250000
 				792000  1175000
 				396000  975000
-				
+				*/
 			>;
 			fsl,soc-operating-points = <
 				/* PEBIX values */
+                                1200000       1300000
+                                996000        1300000
+                                852000        1300000
+                                792000        1250000
+                                396000        1250000
+				/* Original ARM kHz  SOC-PU uV */
 				/*
 				1200000 1275000
 				996000	1250000
@@ -53,14 +57,6 @@
 				792000	1175000
 				396000	1175000
 				*/
-				/* Original ARM kHz  SOC-PU uV */
-
-				1200000 1275000
-				996000	1250000
-				852000	1250000
-				792000	1175000
-				396000	1175000
-
 			>;
 			clock-latency = <61036>; /* two CLK32 periods */
 			clocks = <&clks IMX6QDL_CLK_ARM>,
diff -uNr dts/imx6q.dtsi~ dts_old/imx6q.dtsi~
--- dts/imx6q.dtsi~	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6q.dtsi~	1970-01-01 08:00:00.000000000 +0800
@@ -1,283 +0,0 @@
-
-/*
- * Copyright 2013-2014 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- *
- */
-
-#include <dt-bindings/interrupt-controller/irq.h>
-#include "imx6q-pinfunc.h"
-#include "imx6qdl.dtsi"
-
-/ {
-	aliases {
-		ipu1 = &ipu2;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu0: cpu@0 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <0>;
-			next-level-cache = <&L2>;
-			operating-points = <
-				1200000 1275000
-				996000  1250000
-				852000  1250000
-				792000  1175000
-				396000  1000000
-				/* Original kHz    uV */
-				/* kHz    uV */
-				/*
-				1200000 1275000
-				996000  1250000
-				852000  1250000
-				792000  1175000
-				396000  975000
-				*/
-			>;
-			fsl,soc-operating-points = <
-				/* PEBIX values */
-				1200000 1275000
-				996000	1250000
-				852000	1250000
-				792000	1175000
-				396000	1175000
-				/* Original ARM kHz  SOC-PU uV */
-				/*
-				1200000 1275000
-				996000	1250000
-				852000	1250000
-				792000	1175000
-				396000	1175000
-				*/
-			>;
-			clock-latency = <61036>; /* two CLK32 periods */
-			clocks = <&clks IMX6QDL_CLK_ARM>,
-				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
-				 <&clks IMX6QDL_CLK_STEP>,
-				 <&clks IMX6QDL_CLK_PLL1_SW>,
-				 <&clks IMX6QDL_CLK_PLL1_SYS>,
-				 <&clks IMX6QDL_PLL1_BYPASS>,
-				 <&clks IMX6QDL_CLK_PLL1>,
-				 <&clks IMX6QDL_PLL1_BYPASS_SRC> ;
-			clock-names = "arm", "pll2_pfd2_396m", "step",
-				      "pll1_sw", "pll1_sys", "pll1_bypass", "pll1", "pll1_bypass_src";
-			arm-supply = <&reg_arm>;
-			pu-supply = <&reg_pu>;
-			soc-supply = <&reg_soc>;
-		};
-
-		cpu@1 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <1>;
-			next-level-cache = <&L2>;
-		};
-
-		cpu@2 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <2>;
-			next-level-cache = <&L2>;
-		};
-
-		cpu@3 {
-			compatible = "arm,cortex-a9";
-			device_type = "cpu";
-			reg = <3>;
-			next-level-cache = <&L2>;
-		};
-	};
-
-	soc {
-		busfreq {
-			compatible = "fsl,imx_busfreq";
-			clocks = <&clks 171>, <&clks 6>, <&clks 11>, <&clks 104>, <&clks 172>, <&clks 58>,
-				<&clks 18>, <&clks 60>, <&clks 20>, <&clks 3>;
-			clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
-				"periph_pre", "periph_clk2", "periph_clk2_sel", "osc";
-			interrupts = <0 107 0x04>, <0 112 0x4>, <0 113 0x4>, <0 114 0x4>;
-			interrupt-names = "irq_busfreq_0", "irq_busfreq_1", "irq_busfreq_2", "irq_busfreq_3";
-			fsl,max_ddr_freq = <528000000>;
-		};
-
-		gpu@00130000 {
-			compatible = "fsl,imx6q-gpu";
-			reg = <0x00130000 0x4000>, <0x00134000 0x4000>,
-			      <0x02204000 0x4000>, <0x0 0x0>;
-			reg-names = "iobase_3d", "iobase_2d",
-				    "iobase_vg", "phys_baseaddr";
-			interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 10 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 11 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "irq_3d", "irq_2d", "irq_vg";
-			clocks = <&clks IMX6QDL_CLK_GPU2D_AXI>, <&clks IMX6QDL_CLK_OPENVG_AXI>,
-				 <&clks IMX6QDL_CLK_GPU3D_AXI>, <&clks IMX6QDL_CLK_GPU2D_CORE>,
-				 <&clks IMX6QDL_CLK_GPU3D_CORE>, <&clks IMX6QDL_CLK_GPU3D_SHADER>;
-			clock-names = "gpu2d_axi_clk", "openvg_axi_clk",
-				      "gpu3d_axi_clk", "gpu2d_clk",
-				      "gpu3d_clk", "gpu3d_shader_clk";
-			resets = <&src 0>, <&src 3>, <&src 3>;
-			reset-names = "gpu3d", "gpu2d", "gpuvg";
-			power-domains = <&gpc 1>;
-		};
-
-		ocrams: sram@00900000 {
-			compatible = "fsl,lpm-sram";
-			reg = <0x00900000 0x4000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		ocrams_ddr: sram@00904000 {
-			compatible = "fsl,ddr-lpm-sram";
-			reg = <0x00904000 0x1000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		ocram: sram@00905000 {
-			compatible = "mmio-sram";
-			reg = <0x00905000 0x3B000>;
-			clocks = <&clks IMX6QDL_CLK_OCRAM>;
-		};
-
-		aips-bus@02000000 { /* AIPS1 */
-			spba-bus@02000000 {
-				ecspi5: ecspi@02018000 {
-					#address-cells = <1>;
-					#size-cells = <0>;
-					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
-					reg = <0x02018000 0x4000>;
-					interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6Q_CLK_ECSPI5>,
-						 <&clks IMX6Q_CLK_ECSPI5>;
-					clock-names = "ipg", "per";
-					status = "disabled";
-				};
-			};
-
-			iomuxc: iomuxc@020e0000 {
-				compatible = "fsl,imx6q-iomuxc";
-
-				ipu2 {
-					pinctrl_ipu2_1: ipu2grp-1 {
-						fsl,pins = <
-							MX6QDL_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK 0x10
-							MX6QDL_PAD_DI0_PIN15__IPU2_DI0_PIN15       0x10
-							MX6QDL_PAD_DI0_PIN2__IPU2_DI0_PIN02        0x10
-							MX6QDL_PAD_DI0_PIN3__IPU2_DI0_PIN03        0x10
-							MX6QDL_PAD_DI0_PIN4__IPU2_DI0_PIN04        0x80000000
-							MX6QDL_PAD_DISP0_DAT0__IPU2_DISP0_DATA00   0x10
-							MX6QDL_PAD_DISP0_DAT1__IPU2_DISP0_DATA01   0x10
-							MX6QDL_PAD_DISP0_DAT2__IPU2_DISP0_DATA02   0x10
-							MX6QDL_PAD_DISP0_DAT3__IPU2_DISP0_DATA03   0x10
-							MX6QDL_PAD_DISP0_DAT4__IPU2_DISP0_DATA04   0x10
-							MX6QDL_PAD_DISP0_DAT5__IPU2_DISP0_DATA05   0x10
-							MX6QDL_PAD_DISP0_DAT6__IPU2_DISP0_DATA06   0x10
-							MX6QDL_PAD_DISP0_DAT7__IPU2_DISP0_DATA07   0x10
-							MX6QDL_PAD_DISP0_DAT8__IPU2_DISP0_DATA08   0x10
-							MX6QDL_PAD_DISP0_DAT9__IPU2_DISP0_DATA09   0x10
-							MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10  0x10
-							MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11  0x10
-							MX6QDL_PAD_DISP0_DAT12__IPU2_DISP0_DATA12  0x10
-							MX6QDL_PAD_DISP0_DAT13__IPU2_DISP0_DATA13  0x10
-							MX6QDL_PAD_DISP0_DAT14__IPU2_DISP0_DATA14  0x10
-							MX6QDL_PAD_DISP0_DAT15__IPU2_DISP0_DATA15  0x10
-							MX6QDL_PAD_DISP0_DAT16__IPU2_DISP0_DATA16  0x10
-							MX6QDL_PAD_DISP0_DAT17__IPU2_DISP0_DATA17  0x10
-							MX6QDL_PAD_DISP0_DAT18__IPU2_DISP0_DATA18  0x10
-							MX6QDL_PAD_DISP0_DAT19__IPU2_DISP0_DATA19  0x10
-							MX6QDL_PAD_DISP0_DAT20__IPU2_DISP0_DATA20  0x10
-							MX6QDL_PAD_DISP0_DAT21__IPU2_DISP0_DATA21  0x10
-							MX6QDL_PAD_DISP0_DAT22__IPU2_DISP0_DATA22  0x10
-							MX6QDL_PAD_DISP0_DAT23__IPU2_DISP0_DATA23  0x10
-						>;
-					};
-				};
-			};
-		};
-
-		aips-bus@02100000 { /* AIPS2 */
-			mipi_dsi: mipi@021e0000 {
-				compatible = "fsl,imx6q-mipi-dsi";
-				reg = <0x021e0000 0x4000>;
-				interrupts = <0 102 0x04>;
-				gpr = <&gpr>;
-				clocks = <&clks IMX6QDL_CLK_HSI_TX>, <&clks IMX6QDL_CLK_VIDEO_27M>;
-				clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
-				status = "disabled";
-			};
-		};
-
-		sata: sata@02200000 {
-			compatible = "fsl,imx6q-ahci";
-			reg = <0x02200000 0x4000>;
-			interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX6QDL_CLK_SATA>,
-				 <&clks IMX6QDL_CLK_SATA_REF_100M>,
-				 <&clks IMX6QDL_CLK_AHB>;
-			clock-names = "sata", "sata_ref", "ahb";
-			status = "disabled";
-		};
-
-		ipu2: ipu@02800000 {
-			compatible = "fsl,imx6q-ipu";
-			reg = <0x02800000 0x400000>;
-			interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
-				     <0 7 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks IMX6QDL_CLK_IPU2>,
-				 <&clks IMX6QDL_CLK_IPU2_DI0>, <&clks IMX6QDL_CLK_IPU2_DI1>,
-				 <&clks IMX6QDL_CLK_IPU2_DI0_SEL>, <&clks IMX6QDL_CLK_IPU2_DI1_SEL>,
-				 <&clks IMX6QDL_CLK_LDB_DI0>, <&clks IMX6QDL_CLK_LDB_DI1>;
-			clock-names = "bus",
-				      "di0", "di1",
-				      "di0_sel", "di1_sel",
-				      "ldb_di0", "ldb_di1";
-			resets = <&src 4>;
-			bypass_reset = <0>;
-		};
-	};
-};
-
-&ecspi1 {
-	dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi2 {
-	dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi3 {
-	dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ecspi4 {
-	dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
-	dma-names = "rx", "tx";
-};
-
-&ldb {
-	compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
-
-	clocks = <&clks IMX6QDL_CLK_LDB_DI0>, <&clks IMX6QDL_CLK_LDB_DI1>,
-		 <&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
-		 <&clks IMX6QDL_CLK_IPU2_DI0_SEL>, <&clks IMX6QDL_CLK_IPU2_DI1_SEL>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_3_5>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_3_5>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_7>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_7>,
-		 <&clks IMX6QDL_CLK_LDB_DI0_DIV_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_DIV_SEL>;
-	clock-names = "ldb_di0", "ldb_di1",
-		      "di0_sel", "di1_sel",
-		      "di2_sel", "di3_sel",
-		      "ldb_di0_div_3_5", "ldb_di1_div_3_5",
-		      "ldb_di0_div_7", "ldb_di1_div_7",
-		      "ldb_di0_div_sel", "ldb_di1_div_sel";
-};
diff -uNr dts/imx6qp-sabresd.dts dts_old/imx6qp-sabresd.dts
--- dts/imx6qp-sabresd.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6qp-sabresd.dts	2017-03-21 10:22:42.953517295 +0800
@@ -51,11 +51,6 @@
 	};
 };
 
-&i2c1 {
-	mma8451@1c {
-		position = <1>;
-	};
-};
 &mxcfb1 {
 	prefetch;
 };
@@ -71,17 +66,15 @@
 &mxcfb4 {
 	prefetch;
 };
-
-#if 0
+#if 0 //fj_ltls 
 &ov564x {
 	DOVDD-supply = <&sw4_reg>; /* 1.8v */
 };
-
+#endif
 
 &ov564x_mipi {
 	DOVDD-supply = <&sw4_reg>; /* 1.8v */
 };
-#endif
 
 &pcie {
 	power-on-gpio = <&gpio3 19 0>;
diff -uNr dts/imx6qp-sabresd-ldo.dts~ dts_old/imx6qp-sabresd-ldo.dts~
--- dts/imx6qp-sabresd-ldo.dts~	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6qp-sabresd-ldo.dts~	1970-01-01 08:00:00.000000000 +0800
@@ -1,29 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx6qp-sabresd.dts"
-
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	soc-supply = <&reg_soc>;
-};
-
-&gpc {
-	/* use ldo-enable, u-boot will check it and configure */
-	fsl,ldo-bypass = <0>;
-	/* watchdog select of reset source */
-	fsl,wdog-reset = <1>;
-};
-
-&wdog1 {
-	status = "okay";
-};
-
-&wdog2 {
-	status = "disabled";
-};
diff -uNr dts/imx6q-sabresd.dts dts_old/imx6q-sabresd.dts
--- dts/imx6q-sabresd.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6q-sabresd.dts	2017-03-21 10:22:42.981517103 +0800
@@ -20,13 +20,6 @@
 	compatible = "fsl,imx6q-sabresd", "fsl,imx6q";
 };
 
-//fj_ltls add
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	pu-supply = <&reg_pu>;
-	soc-supply = <&reg_soc>;
-};
-
 &battery {
 	offset-charger = <1900>;
 	offset-discharger = <1694>;
diff -uNr dts/imx6q-sabresd.dts~ dts_old/imx6q-sabresd.dts~
--- dts/imx6q-sabresd.dts~	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6q-sabresd.dts~	1970-01-01 08:00:00.000000000 +0800
@@ -1,64 +0,0 @@
-/*
- * Copyright 2012 Freescale Semiconductor, Inc.
- * Copyright 2011 Linaro Ltd.
- *
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-
-/dts-v1/;
-
-#include "imx6q.dtsi"
-#include "imx6qdl-sabresd.dtsi"
-
-/ {
-	model = "Freescale i.MX6 Quad SABRE Smart Device Board";
-	compatible = "fsl,imx6q-sabresd", "fsl,imx6q";
-};
-
-//fj_ltls add
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	pu-supply = <&reg_pu>;
-	soc-supply = <&reg_soc>;
-};
-
-&battery {
-	offset-charger = <1900>;
-	offset-discharger = <1694>;
-	offset-usb-charger = <1685>;
-};
-
-&ldb {
-	lvds-channel@0 {
-		crtc = "ipu1-di0";
-	};
-
-	lvds-channel@1 {
-		crtc = "ipu2-di1";
-	};
-};
-
-&mxcfb1 {
-	status = "okay";
-};
-
-&mxcfb2 {
-	status = "okay";
-};
-
-&mxcfb3 {
-	status = "okay";
-};
-
-&mxcfb4 {
-	status = "okay";
-};
-
-&sata {
-	status = "okay";
-};
diff -uNr dts/imx6sl.dtsi dts_old/imx6sl.dtsi
--- dts/imx6sl.dtsi	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx6sl.dtsi	2017-03-21 10:22:42.981517103 +0800
@@ -947,10 +947,5 @@
 				power-domains = <&gpc 1>;
 			};
 		};
-
-		imx_ion {
-			compatible = "fsl,mxc-ion";
-			fsl,heap-id = <0>;
-		};
 	};
 };
diff -uNr dts/imx6sl-evk.dts dts_old/imx6sl-evk.dts
--- dts/imx6sl-evk.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx6sl-evk.dts	2017-03-21 10:22:42.957517267 +0800
@@ -81,64 +81,13 @@
 			regulator-max-microvolt = <4325000>;
 			regulator-boot-on;
 		};
-		wlreg_on: fixedregulator@100 {
-			compatible = "regulator-fixed";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			regulator-name = "wlreg_on";
-			gpio = <&gpio5 16 0>;
-			startup-delay-us = <100>;
-			enable-active-high;
-		};
-
 	};
 
-	bcmdhd_wlan_1: bcmdhd_wlan@0 {
-	       compatible = "android,bcmdhd_wlan";
-	       wlreg_on-supply = <&wlreg_on>;
-       };
-
-	pwm-backlight {
+	backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <
-			0  1  2  3  4  5  6  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100 101 102 103 104 105 106 107 108 109
-			110 111 112 113 114 115 116 117 118 119
-			120 121 122 123 124 125 126 127 128 129
-			130 131 132 133 134 135 136 137 138 139
-			140 141 142 143 144 145 146 147 148 149
-			150 151 152 153 154 155 156 157 158 159
-			160 161 162 163 164 165 166 167 168 169
-			170 171 172 173 174 175 176 177 178 179
-			180 181 182 183 184 185 186 187 188 189
-			190 191 192 193 194 195 196 197 198 199
-			200 201 202 203 204 205 206 207 208 209
-			210 211 212 213 214 215 216 217 218 219
-			220 221 222 223 224 225 226 227 228 229
-			230 231 232 233 234 235 236 237 238 239
-			240 241 242 243 244 245 246 247 248 249
-			250 251 252 253 254 255
-			>;
-		default-brightness-level = <255>;
-	};
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size= <262144>; /*256K*/
-		ftrace_size= <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
 	};
 
 	pxp_v4l2_out {
@@ -470,7 +419,7 @@
 		interrupt-parent = <&gpio2>;
 		interrupts = <10 2>;
 		mode_str ="1280x720M@60";
-		bits-per-pixel = <32>;
+		bits-per-pixel = <16>;
 		resets = <&sii902x_reset>;
 		reg = <0x39>;
 	};
@@ -737,7 +686,10 @@
 				MX6SL_PAD_SD1_DAT1__SD1_DATA1		0x17059
 				MX6SL_PAD_SD1_DAT2__SD1_DATA2		0x17059
 				MX6SL_PAD_SD1_DAT3__SD1_DATA3		0x17059
-				MX6SL_PAD_SD3_DAT2__GPIO5_IO16		0x13069 /* WL_REG_ON */
+				MX6SL_PAD_SD1_DAT4__SD1_DATA4		0x17059
+				MX6SL_PAD_SD1_DAT5__SD1_DATA5		0x17059
+				MX6SL_PAD_SD1_DAT6__SD1_DATA6		0x17059
+				MX6SL_PAD_SD1_DAT7__SD1_DATA7		0x17059
 			>;
 		};
 
@@ -809,6 +761,9 @@
 				MX6SL_PAD_SD3_CMD__SD3_CMD		0x17059
 				MX6SL_PAD_SD3_CLK__SD3_CLK		0x10059
 				MX6SL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6SL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6SL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6SL_PAD_SD3_DAT3__SD3_DATA3		0x17059
 			>;
 		};
 
@@ -817,6 +772,9 @@
 				MX6SL_PAD_SD3_CMD__SD3_CMD		0x170b9
 				MX6SL_PAD_SD3_CLK__SD3_CLK		0x100b9
 				MX6SL_PAD_SD3_DAT0__SD3_DATA0		0x170b9
+				MX6SL_PAD_SD3_DAT1__SD3_DATA1		0x170b9
+				MX6SL_PAD_SD3_DAT2__SD3_DATA2		0x170b9
+				MX6SL_PAD_SD3_DAT3__SD3_DATA3		0x170b9
 			>;
 		};
 
@@ -825,6 +783,9 @@
 				MX6SL_PAD_SD3_CMD__SD3_CMD		0x170f9
 				MX6SL_PAD_SD3_CLK__SD3_CLK		0x100f9
 				MX6SL_PAD_SD3_DAT0__SD3_DATA0		0x170f9
+				MX6SL_PAD_SD3_DAT1__SD3_DATA1		0x170f9
+				MX6SL_PAD_SD3_DAT2__SD3_DATA2		0x170f9
+				MX6SL_PAD_SD3_DAT3__SD3_DATA3		0x170f9
 			>;
 		};
 
@@ -859,14 +820,14 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_kpp>;
 	linux,keymap = <
-			MATRIX_KEY(0x1, 0x1, KEY_UP)
-			MATRIX_KEY(0x2, 0x1, KEY_DOWN)
-			MATRIX_KEY(0x2, 0x0, KEY_BACK)
-			MATRIX_KEY(0x1, 0x2, KEY_POWER)
-			MATRIX_KEY(0x0, 0x2, KEY_RIGHT)
-			MATRIX_KEY(0x1, 0x0, KEY_LEFT)
-			MATRIX_KEY(0x0, 0x1, KEY_VOLUMEDOWN)
-			MATRIX_KEY(0x0, 0x0, KEY_VOLUMEUP)
+			MATRIX_KEY(0x0, 0x0, KEY_UP)         /* ROW0, COL0 */
+			MATRIX_KEY(0x0, 0x1, KEY_DOWN)       /* ROW0, COL1 */
+			MATRIX_KEY(0x0, 0x2, KEY_ENTER)      /* ROW0, COL2 */
+			MATRIX_KEY(0x1, 0x0, KEY_HOME)       /* ROW1, COL0 */
+			MATRIX_KEY(0x1, 0x1, KEY_RIGHT)      /* ROW1, COL1 */
+			MATRIX_KEY(0x1, 0x2, KEY_LEFT)       /* ROW1, COL2 */
+			MATRIX_KEY(0x2, 0x0, KEY_VOLUMEDOWN) /* ROW2, COL0 */
+			MATRIX_KEY(0x2, 0x1, KEY_VOLUMEUP)   /* ROW2, COL1 */
 	>;
 	status = "okay";
 };
@@ -954,17 +915,15 @@
 };
 
 &usdhc1 {
-	pinctrl-names = "default";
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc1>;
 	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
-	bus-width = <4>;
+	bus-width = <8>;
 	cd-gpios = <&gpio4 7 0>;
 	wp-gpios = <&gpio4 6 0>;
 	keep-power-in-suspend;
 	enable-sdio-wakeup;
-	wifi-host;
-	pm-ignore-notify;
 	status = "okay";
 };
 
@@ -981,8 +940,12 @@
 };
 
 &usdhc3 {
-	pinctrl-names = "default";
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc3>;
-	bus-width = <1>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	cd-gpios = <&gpio3 22 0>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
 	status = "okay";
 };
diff -uNr dts/imx6sx.dtsi dts_old/imx6sx.dtsi
--- dts/imx6sx.dtsi	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6sx.dtsi	2017-03-21 10:22:42.993517020 +0800
@@ -1497,26 +1497,5 @@
 			power-domains = <&gpc 2>;
 			status = "disabled";
 		};
-
-		imx_ion {
-			compatible = "fsl,mxc-ion";
-			fsl,heap-id = <0>;
-		};
 	};
 };
-
-&caam_sm  {
-	status = "disabled";
-};
-
-&irq_sec_vio  {
-	status = "disabled";
-};
-
-&caam_snvs  {
-	status = "disabled";
-};
-
-&crypto {
-	status = "disabled";
-};
diff -uNr dts/imx6sx-sabreauto.dts dts_old/imx6sx-sabreauto.dts
--- dts/imx6sx-sabreauto.dts	2017-05-03 17:33:40.798422509 +0800
+++ dts_old/imx6sx-sabreauto.dts	2017-03-21 10:22:42.929517459 +0800
@@ -14,23 +14,11 @@
 	model = "Freescale i.MX6 SoloX Sabre Auto Board";
 	compatible = "fsl,imx6sx-sabreauto", "fsl,imx6sx";
 
-	pwm-backlight {
+	backlight2 {
 		compatible = "pwm-backlight";
-		pwms = <&pwm4 0 50000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		pwms = <&pwm4 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
 		fb-names = "mxs-lcdif1";
 	};
 
@@ -53,7 +41,7 @@
 		compatible = "hannstar,cabc";
 
 		lvds0 {
-			gpios = <&max7310_a 7 GPIO_ACTIVE_HIGH>;
+			gpios = <&max7310_a 0 GPIO_ACTIVE_HIGH>;
 		};
 	};
 
@@ -197,15 +185,6 @@
 		spdif-controller = <&spdif>;
 		spdif-in;
 	};
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size= <262144>; /*256K*/
-		ftrace_size= <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
 };
 
 &iomuxc {
@@ -785,7 +764,7 @@
 	mag3110@0e {
 		compatible = "fsl,mag3110";
 		reg = <0x0e>;
-		position = <7>;
+		position = <2>;
 		interrupt-parent = <&gpio6>;
 		interrupts = <6 1>;
 	};
@@ -805,7 +784,7 @@
 	status = "okay";
 
 	display1: display {
-		bits-per-pixel = <32>;
+		bits-per-pixel = <16>;
 		bus-width = <18>;
 	};
 };
diff -uNr dts/imx6sx-sdb.dts dts_old/imx6sx-sdb.dts
--- dts/imx6sx-sdb.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx6sx-sdb.dts	2017-03-21 10:22:42.985517074 +0800
@@ -23,23 +23,11 @@
 		reg = <0x80000000 0x40000000>;
 	};
 
-	pwm-backlight {
+	backlight1 {
 		compatible = "pwm-backlight";
-		pwms = <&pwm4 0 50000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		pwms = <&pwm3 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
 		fb-names = "mxs-lcdif0";
 	};
 
@@ -73,7 +61,7 @@
 		compatible = "hannstar,cabc";
 
 		lvds0 {
-			gpios = <&gpio4 18 GPIO_ACTIVE_HIGH>;
+			gpios = <&gpio4 26 GPIO_ACTIVE_HIGH>;
 		};
 	};
 
@@ -105,7 +93,6 @@
 			regulator-max-microvolt = <3000000>;
 			gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>;
 			enable-active-high;
-			regulator-always-on;
 		};
 
 		reg_psu_5v: regulator@1 {
@@ -160,21 +147,6 @@
 			regulator-always-on;
 			enable-active-high;
 		};
-		wlreg_on: fixedregulator@100 {
-			compatible = "regulator-fixed";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			regulator-name = "wlreg_on";
-			gpio = <&gpio6 10 0>;
-			startup-delay-us = <100>;
-			enable-active-high;
-		};
-
-	};
-
-	bcmdhd_wlan_1: bcmdhd_wlan@0 {
-		compatible = "android,bcmdhd_wlan";
-		wlreg_on-supply = <&wlreg_on>;
 	};
 
 	sound {
@@ -210,21 +182,6 @@
 		#reset-cells = <0>;
 		status = "disabled";
 	};
-
-    bt_rfkill {
-        compatible = "fsl,mxc_bt_rfkill";
-        bt-power-gpios = <&gpio6 11 0>;
-        status = "okay";
-    };
-
-	ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size= <262144>; /*256K*/
-		ftrace_size= <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
 };
 
 &adc1 {
@@ -296,7 +253,7 @@
 	status = "disabled";
 
 	display0: display {
-		bits-per-pixel = <32>;
+		bits-per-pixel = <16>;
 		bus-width = <24>;
 
 		display-timings {
@@ -326,7 +283,7 @@
 	status = "okay";
 
 	display1: display {
-		bits-per-pixel = <32>;
+		bits-per-pixel = <16>;
 		bus-width = <18>;
 	};
 };
@@ -473,13 +430,6 @@
 	status = "okay";
 };
 
-&uart3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc2>;
-	fsl,uart-has-rtscts;
-	status = "okay";
-};
-
 &uart5 { /* for bluetooth */
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_uart5>;
@@ -514,21 +464,28 @@
 	tx-d-cal = <0x5>;
 };
 
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	non-removable;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
 
 &usdhc3 {
-	pinctrl-names = "default";
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc3>;
-	bus-width = <4>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
 	cd-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
 	wp-gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>;
 	keep-power-in-suspend;
 	enable-sdio-wakeup;
 	vmmc-supply = <&vcc_sd3>;
-	no-1-8-v;       /* force 3.3V VIO */
-	wifi-host;      /* pull in card detect mechanism for BCMDHD driver */
-	pm-ignore-notify;
 	status = "okay";
-
 };
 
 &usdhc4 {
@@ -659,7 +616,7 @@
 		interrupt-parent = <&gpio4>;
 		interrupts = <21 2>;
 		mode_str ="1280x720M@60";
-		bits-per-pixel = <32>;
+		bits-per-pixel = <16>;
 		resets = <&sii902x_reset>;
 		reg = <0x39>;
 		status = "disabled";
@@ -692,7 +649,7 @@
 	mma8451@1c {
 		compatible = "fsl,mma8451";
 		reg = <0x1c>;
-		position = <3>;
+		position = <1>;
 		interrupt-parent = <&gpio6>;
 		interrupts = <2 8>;
 		interrupt-route = <2>;
@@ -701,7 +658,7 @@
 	mag3110@0e {
 		compatible = "fsl,mag3110";
 		reg = <0x0e>;
-		position = <3>;
+		position = <2>;
 		interrupt-parent = <&gpio6>;
 		interrupts = <5 1>;
 		shared-interrupt;
@@ -1069,8 +1026,8 @@
 				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10059
 				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17059
 				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17059
-				MX6SX_PAD_SD2_DATA2__GPIO6_IO_10	0x13069 /* WL_REG_ON */
-		    		MX6SX_PAD_SD2_DATA3__GPIO6_IO_11        0x13069 /* BT_REG_ON */
+				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17059
+				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17059
 			>;
 		};
 
@@ -1082,10 +1039,10 @@
 				MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x17069
 				MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x17069
 				MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x17069
-				MX6SX_PAD_SD3_DATA4__UART3_RX           0x1b0b1
-				MX6SX_PAD_SD3_DATA5__UART3_TX           0x1b0b1
-				MX6SX_PAD_SD3_DATA7__UART3_CTS_B        0x1b0b1
-				MX6SX_PAD_SD3_DATA6__UART3_RTS_B        0x1b0b1
+				MX6SX_PAD_SD3_DATA4__USDHC3_DATA4	0x17069
+				MX6SX_PAD_SD3_DATA5__USDHC3_DATA5	0x17069
+				MX6SX_PAD_SD3_DATA6__USDHC3_DATA6	0x17069
+				MX6SX_PAD_SD3_DATA7__USDHC3_DATA7	0x17069
 				MX6SX_PAD_KEY_COL0__GPIO2_IO_10		0x17059 /* CD */
 				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15		0x17059 /* WP */
 			>;
diff -uNr dts/imx6ul-14x14-evk.dts dts_old/imx6ul-14x14-evk.dts
--- dts/imx6ul-14x14-evk.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/imx6ul-14x14-evk.dts	2017-03-21 10:22:42.969517185 +0800
@@ -419,6 +419,7 @@
 				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059 /* SD1 CD */
 				MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT	0x17059 /* SD1 VSELECT */
 				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0x17059 /* SD1 RESET */
+				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x80000000
 			>;
 		};
 
@@ -464,7 +465,6 @@
 				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
 				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
 				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
-				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x80000000
 			>;
 		};
 
diff -uNr dts/imx7d.dtsi dts_old/imx7d.dtsi
--- dts/imx7d.dtsi	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx7d.dtsi	2017-03-21 10:22:42.997516992 +0800
@@ -96,27 +96,6 @@
 		};
 
 	};
-	gpio-keys {
-		compatible = "gpio-keys";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_gpio_keys>;
-
-
-                /* map vol up and vol down key in Android*/
-		volume-up {
-			label = "Volume Up";
-			gpios = <&gpio5 11 1>;
-			gpio-key;
-			linux,code = <KEY_VOLUMEUP>;
-		};
-		volume-down {
-			label = "Volume Down";
-			gpios = <&gpio5 10 1>;
-			gpio-key;
-			linux,code = <KEY_VOLUMEDOWN>;
-		};
-
-	};
 
 	timer {
 		compatible = "arm,armv7-timer";
@@ -1443,10 +1422,5 @@
 			pcie-phy-supply = <&reg_1p0d>;
 			status = "disabled";
 		};
-
-		imx_ion {
-			compatible = "fsl,mxc-ion";
-			fsl,heap-id = <0>;
-		};
 	};
 };
diff -uNr dts/imx7d-sdb.dts dts_old/imx7d-sdb.dts
--- dts/imx7d-sdb.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx7d-sdb.dts	2017-03-21 10:22:43.001516965 +0800
@@ -19,23 +19,12 @@
 		reg = <0x80000000 0x80000000>;
 	};
 
-	pwm-backlight {
+	backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <
-			0  /*1  2  3  4  5  6*/  7  8  9
-			10 11 12 13 14 15 16 17 18 19
-			20 21 22 23 24 25 26 27 28 29
-			30 31 32 33 34 35 36 37 38 39
-			40 41 42 43 44 45 46 47 48 49
-			50 51 52 53 54 55 56 57 58 59
-			60 61 62 63 64 65 66 67 68 69
-			70 71 72 73 74 75 76 77 78 79
-			80 81 82 83 84 85 86 87 88 89
-			90 91 92 93 94 95 96 97 98 99
-			100
-			>;
-		default-brightness-level = <94>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
+		status = "okay";
 	};
 
 	pxp_v4l2_out {
@@ -111,15 +100,12 @@
 			regulator-max-microvolt = <5000000>;
 			regulator-name = "wlreg_on";
 			gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
-			startup-delay-us = <100>; /* WL_REG_ON needs 61 usec delay */
 			enable-active-high;
 		};
 	};
 
 	bcmdhd_wlan_0: bcmdhd_wlan@0 {
 		compatible = "android,bcmdhd_wlan";
-		/* OOB_IRQ: ECSPI2_SCLK (gpio4 20) */
-		gpios = <&gpio4 20 0>;
 		wlreg_on-supply = <&wlreg_on>;
 	};
 
@@ -172,20 +158,6 @@
 			spi-max-frequency = <100000>;
 		};
 	};
-
-    ramoops_device {
-		compatible = "fsl,mxc_ramoops";
-		record_size = <524288>; /*512K*/
-		console_size= <262144>; /*256K*/
-		ftrace_size= <262144>;  /*256K*/
-		dump_oops = <1>;
-		status = "okay";
-	};
-    bt_rfkill {
-        compatible = "fsl,mxc_bt_rfkill";
-        bt-power-gpios = <&gpio4 23 0>;
-        status ="okay";
-    };
 };
 
 &adc1 {
@@ -408,33 +380,21 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
-    fxos8700@0e {
-        compatible = "fsl,fxos8700";
-        reg = <0x1e>;
-        position = <3>;
-        interrupt-parent = <&gpio1>;
-        interrupts = <5 1>;
-        shared-interrupt;
-    };
-
-    fxas2100x@0e {
-        compatible = "fsl,fxas2100x";
-        reg = <0x20>;
-        position = <3>;
-        interrupt-parent = <&gpio1>;
-        interrupts = <5 1>;
-        shared-interrupt;
-    };
-
-    mpl3115@0e {
-        compatible = "fsl,mpl3115";
-        reg = <0x60>;
-        position = <3>;
-        interrupt-parent = <&gpio1>;
-        interrupts = <5 1>;
-        shared-interrupt;
-    };
 
+	fxas2100x@20 {
+		compatible = "fsl,fxas2100x";
+		reg = <0x20>;
+	};
+
+	fxos8700@1e {
+		compatible = "fsl,fxos8700";
+		reg = <0x1e>;
+	};
+
+	mpl3115@60 {
+		compatible = "fsl,mpl3115";
+		reg = <0x60>;
+	};
 };
 
 &i2c3 {
@@ -519,7 +479,7 @@
 		pinctrl-0 = <&pinctrl_sii902x>;
 		interrupt-parent = <&gpio2>;
 		interrupts = <13 IRQ_TYPE_EDGE_FALLING>;
-		mode_str ="640x480M@60";
+		mode_str ="1280x720M@60";
 		bits-per-pixel = <16>;
 		reg = <0x39>;
 		status = "okay";
@@ -572,12 +532,6 @@
 				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */
 			>;
 		};
-		pinctrl_gpio_keys: gpio_keysgrp {
-			fsl,pins = <
-				MX7D_PAD_SD2_RESET_B__GPIO5_IO11	0x59
-				MX7D_PAD_SD2_WP__GPIO5_IO10  		0x59
-                        >;
-                };
 
                 pinctrl_epdc0: epdcgrp0 {
                         fsl,pins = <
@@ -865,8 +819,7 @@
 				MX7D_PAD_SD2_DATA1__SD2_DATA1   0x59
 				MX7D_PAD_SD2_DATA2__SD2_DATA2   0x59
 				MX7D_PAD_SD2_DATA3__SD2_DATA3   0x59
-				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	0x19 /* WL_REG_ON */
-				MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20	0x19 /* WL OOB */
+				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	0x59 /* WL_REG_ON */
 			>;
 		};
 
@@ -1125,7 +1078,6 @@
 	keep-power-in-suspend;
 	tuning-step = <2>;
 	wifi-host;
-    pm-ignore-notify;
 	status = "okay";
 };
 
diff -uNr dts/imx7d-sdb-epdc.dts dts_old/imx7d-sdb-epdc.dts
--- dts/imx7d-sdb-epdc.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx7d-sdb-epdc.dts	2017-03-21 10:22:42.989517047 +0800
@@ -31,7 +31,3 @@
 &sii902x {
 	status = "disabled";
 };
-
-&lcdif {
-	status = "disabled";
-};
diff -uNr dts/imx7d-sdb-touch.dts dts_old/imx7d-sdb-touch.dts
--- dts/imx7d-sdb-touch.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/imx7d-sdb-touch.dts	2017-03-21 10:22:42.985517074 +0800
@@ -16,15 +16,13 @@
 		interrupt-parent = <&gpio2>;
 		interrupts = <13 0>;
 		pendown-gpio = <&gpio2 13 0>;
-		ti,x-min = /bits/ 16 <177>;
-		ti,x-max = /bits/ 16 <3923>;
-		ti,y-min = /bits/ 16 <347>;
-		ti,y-max = /bits/ 16 <3803>;
+		ti,x-min = /bits/ 16 <0>;
+		ti,x-max = /bits/ 16 <0>;
+		ti,y-min = /bits/ 16 <0>;
+		ti,y-max = /bits/ 16 <0>;
 		ti,pressure-max = /bits/ 16 <0>;
 		ti,x-plat-ohms = /bits/ 16 <400>;
-		ti,yx_swap_en;
-		/* comment out wakeup for android requirement */
-		/* linux,wakeup;*/
+		linux,wakeup;
 	};
 };
 
diff -uNr dts/Makefile dts_old/Makefile
--- dts/Makefile	2017-05-03 17:33:40.798422509 +0800
+++ dts_old/Makefile	2017-03-21 10:22:42.949517322 +0800
@@ -413,14 +413,7 @@
 dtb-$(CONFIG_ARCH_VEXPRESS) += vexpress-v2p-ca5s.dtb \
 	vexpress-v2p-ca9.dtb \
 	vexpress-v2p-ca15-tc1.dtb \
-	vexpress-v2p-ca15_a7.dtb \
-	rtsm_ve-cortex_a9x2.dtb \
-	rtsm_ve-cortex_a9x4.dtb \
-	rtsm_ve-cortex_a15x1.dtb \
-	rtsm_ve-cortex_a15x2.dtb \
-	rtsm_ve-cortex_a15x4.dtb \
-	rtsm_ve-v2p-ca15x1-ca7x1.dtb \
-	rtsm_ve-v2p-ca15x4-ca7x4.dtb
+	vexpress-v2p-ca15_a7.dtb
 dtb-$(CONFIG_ARCH_VIRT) += xenvm-4.2.dtb
 dtb-$(CONFIG_ARCH_VT8500) += vt8500-bv07.dtb \
 	wm8505-ref.dtb \
@@ -431,15 +424,8 @@
 	zynq-zc706.dtb \
 	zynq-zed.dtb
 
-DTB_NAMES := $(subst $\",,$(CONFIG_BUILD_ARM_APPENDED_DTB_IMAGE_NAMES))
-ifneq ($(DTB_NAMES),)
-DTB_LIST := $(addsuffix .dtb,$(DTB_NAMES))
-else
-DTB_LIST := $(dtb-y)
-endif
-
 targets += dtbs
-targets += $(DTB_LIST)
+targets += $(dtb-y)
 endif
 
 # *.dtb used to be generated in the directory above. Clean out the
diff -uNr dts/rtsm_ve-cortex_a15x1.dts dts_old/rtsm_ve-cortex_a15x1.dts
--- dts/rtsm_ve-cortex_a15x1.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-cortex_a15x1.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,159 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA15x1CT
- *
- * RTSM_VE_Cortex_A15x1.lisa
- */
-
-/dts-v1/;
-
-/ {
-	model = "RTSM_VE_CortexA15x1";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a15x1", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0 0x2c001000 0 0x1000>,
-		      <0 0x2c002000 0 0x1000>,
-		      <0 0x2c004000 0 0x2000>,
-		      <0 0x2c006000 0 0x2000>;
-		interrupts = <1 9 0xf04>;
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0 0x08000000 0x04000000>,
-			 <1 0 0 0x14000000 0x04000000>,
-			 <2 0 0 0x18000000 0x04000000>,
-			 <3 0 0 0x1c000000 0x04000000>,
-			 <4 0 0 0x0c000000 0x04000000>,
-			 <5 0 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-cortex_a15x2.dts dts_old/rtsm_ve-cortex_a15x2.dts
--- dts/rtsm_ve-cortex_a15x2.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-cortex_a15x2.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,165 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA15x2CT
- *
- * RTSM_VE_Cortex_A15x2.lisa
- */
-
-/dts-v1/;
-
-/ {
-	model = "RTSM_VE_CortexA15x2";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a15x2", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0 0x2c001000 0 0x1000>,
-		      <0 0x2c002000 0 0x1000>,
-		      <0 0x2c004000 0 0x2000>,
-		      <0 0x2c006000 0 0x2000>;
-		interrupts = <1 9 0xf04>;
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0 0x08000000 0x04000000>,
-			 <1 0 0 0x14000000 0x04000000>,
-			 <2 0 0 0x18000000 0x04000000>,
-			 <3 0 0 0x1c000000 0x04000000>,
-			 <4 0 0 0x0c000000 0x04000000>,
-			 <5 0 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-cortex_a15x4.dts dts_old/rtsm_ve-cortex_a15x4.dts
--- dts/rtsm_ve-cortex_a15x4.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-cortex_a15x4.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,177 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA15x4CT
- *
- * RTSM_VE_Cortex_A15x4.lisa
- */
-
-/dts-v1/;
-
-/ {
-	model = "RTSM_VE_CortexA15x4";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a15x4", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-		};
-
-		cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-		};
-
-		cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0 0x2c001000 0 0x1000>,
-		      <0 0x2c002000 0 0x1000>,
-		      <0 0x2c004000 0 0x2000>,
-		      <0 0x2c006000 0 0x2000>;
-		interrupts = <1 9 0xf04>;
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0 0x08000000 0x04000000>,
-			 <1 0 0 0x14000000 0x04000000>,
-			 <2 0 0 0x18000000 0x04000000>,
-			 <3 0 0 0x1c000000 0x04000000>,
-			 <4 0 0 0x0c000000 0x04000000>,
-			 <5 0 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-cortex_a9x2.dts dts_old/rtsm_ve-cortex_a9x2.dts
--- dts/rtsm_ve-cortex_a9x2.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/rtsm_ve-cortex_a9x2.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,171 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA9MPx2CT
- *
- * RTSM_VE_Cortex_A9x2.lisa
- */
-
-/dts-v1/;
-
-/ {
-	model = "RTSM_VE_CortexA9x2";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a9x2", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <1>;
-	#size-cells = <1>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <0>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <1>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0x80000000 0x80000000>;
-	};
-
-	scu@2c000000 {
-		compatible = "arm,cortex-a9-scu";
-		reg = <0x2c000000 0x58>;
-	};
-
-	timer@2c000600 {
-		compatible = "arm,cortex-a9-twd-timer";
-		reg = <0x2c000600 0x20>;
-		interrupts = <1 13 0xf04>;
-	};
-
-	watchdog@2c000620 {
-		compatible = "arm,cortex-a9-twd-wdt";
-		reg = <0x2c000620 0x20>;
-		interrupts = <1 14 0xf04>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0x2c001000 0x1000>,
-		      <0x2c000100 0x100>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0x08000000 0x04000000>,
-			 <1 0 0x14000000 0x04000000>,
-			 <2 0 0x18000000 0x04000000>,
-			 <3 0 0x1c000000 0x04000000>,
-			 <4 0 0x0c000000 0x04000000>,
-			 <5 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-cortex_a9x4.dts dts_old/rtsm_ve-cortex_a9x4.dts
--- dts/rtsm_ve-cortex_a9x4.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-cortex_a9x4.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,183 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA9MPx4CT
- *
- * RTSM_VE_Cortex_A9x4.lisa
- */
-
-/dts-v1/;
-
-/ {
-	model = "RTSM_VE_CortexA9x4";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a9x4", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <1>;
-	#size-cells = <1>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <0>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <1>;
-		};
-
-		cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <2>;
-		};
-
-		cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a9";
-			reg = <3>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0x80000000 0x80000000>;
-	};
-
-	scu@2c000000 {
-		compatible = "arm,cortex-a9-scu";
-		reg = <0x2c000000 0x58>;
-	};
-
-	timer@2c000600 {
-		compatible = "arm,cortex-a9-twd-timer";
-		reg = <0x2c000600 0x20>;
-		interrupts = <1 13 0xf04>;
-	};
-
-	watchdog@2c000620 {
-		compatible = "arm,cortex-a9-twd-wdt";
-		reg = <0x2c000620 0x20>;
-		interrupts = <1 14 0xf04>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0x2c001000 0x1000>,
-		      <0x2c000100 0x100>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0x08000000 0x04000000>,
-			 <1 0 0x14000000 0x04000000>,
-			 <2 0 0x18000000 0x04000000>,
-			 <3 0 0x1c000000 0x04000000>,
-			 <4 0 0x0c000000 0x04000000>,
-			 <5 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-motherboard.dtsi dts_old/rtsm_ve-motherboard.dtsi
--- dts/rtsm_ve-motherboard.dtsi	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-motherboard.dtsi	1970-01-01 08:00:00.000000000 +0800
@@ -1,231 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * Motherboard component
- *
- * VEMotherBoard.lisa
- */
-
-	motherboard {
-		compatible = "arm,vexpress,v2m-p1", "simple-bus";
-		arm,hbi = <0x190>;
-		arm,vexpress,site = <0>;
-		arm,v2m-memory-map = "rs1";
-		#address-cells = <2>; /* SMB chipselect number and offset */
-		#size-cells = <1>;
-		#interrupt-cells = <1>;
-		ranges;
-
-		flash@0,00000000 {
-			compatible = "arm,vexpress-flash", "cfi-flash";
-			reg = <0 0x00000000 0x04000000>,
-			      <4 0x00000000 0x04000000>;
-			bank-width = <4>;
-		};
-
-		vram@2,00000000 {
-			compatible = "arm,vexpress-vram";
-			reg = <2 0x00000000 0x00800000>;
-		};
-
-		ethernet@2,02000000 {
-			compatible = "smsc,lan91c111";
-			reg = <2 0x02000000 0x10000>;
-			interrupts = <15>;
-		};
-
-		iofpga@3,00000000 {
-			compatible = "arm,amba-bus", "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			ranges = <0 3 0 0x200000>;
-
-			v2m_sysreg: sysreg@010000 {
-				compatible = "arm,vexpress-sysreg";
-				reg = <0x010000 0x1000>;
-				gpio-controller;
-				#gpio-cells = <2>;
-			};
-
-			v2m_sysctl: sysctl@020000 {
-				compatible = "arm,sp810", "arm,primecell";
-				reg = <0x020000 0x1000>;
-				clocks = <&v2m_refclk32khz>, <&v2m_refclk1mhz>, <&smbclk>;
-				clock-names = "refclk", "timclk", "apb_pclk";
-				#clock-cells = <1>;
-				clock-output-names = "timerclken0", "timerclken1", "timerclken2", "timerclken3";
-			};
-
-			aaci@040000 {
-				compatible = "arm,pl041", "arm,primecell";
-				reg = <0x040000 0x1000>;
-				interrupts = <11>;
-				clocks = <&smbclk>;
-				clock-names = "apb_pclk";
-			};
-
-			mmci@050000 {
-				compatible = "arm,pl180", "arm,primecell";
-				reg = <0x050000 0x1000>;
-				interrupts = <9 10>;
-				cd-gpios = <&v2m_sysreg 0 0>;
-				wp-gpios = <&v2m_sysreg 1 0>;
-				max-frequency = <12000000>;
-				vmmc-supply = <&v2m_fixed_3v3>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "mclk", "apb_pclk";
-			};
-
-			kmi@060000 {
-				compatible = "arm,pl050", "arm,primecell";
-				reg = <0x060000 0x1000>;
-				interrupts = <12>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "KMIREFCLK", "apb_pclk";
-			};
-
-			kmi@070000 {
-				compatible = "arm,pl050", "arm,primecell";
-				reg = <0x070000 0x1000>;
-				interrupts = <13>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "KMIREFCLK", "apb_pclk";
-			};
-
-			v2m_serial0: uart@090000 {
-				compatible = "arm,pl011", "arm,primecell";
-				reg = <0x090000 0x1000>;
-				interrupts = <5>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "uartclk", "apb_pclk";
-			};
-
-			v2m_serial1: uart@0a0000 {
-				compatible = "arm,pl011", "arm,primecell";
-				reg = <0x0a0000 0x1000>;
-				interrupts = <6>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "uartclk", "apb_pclk";
-			};
-
-			v2m_serial2: uart@0b0000 {
-				compatible = "arm,pl011", "arm,primecell";
-				reg = <0x0b0000 0x1000>;
-				interrupts = <7>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "uartclk", "apb_pclk";
-			};
-
-			v2m_serial3: uart@0c0000 {
-				compatible = "arm,pl011", "arm,primecell";
-				reg = <0x0c0000 0x1000>;
-				interrupts = <8>;
-				clocks = <&v2m_clk24mhz>, <&smbclk>;
-				clock-names = "uartclk", "apb_pclk";
-			};
-
-			wdt@0f0000 {
-				compatible = "arm,sp805", "arm,primecell";
-				reg = <0x0f0000 0x1000>;
-				interrupts = <0>;
-				clocks = <&v2m_refclk32khz>, <&smbclk>;
-				clock-names = "wdogclk", "apb_pclk";
-			};
-
-			v2m_timer01: timer@110000 {
-				compatible = "arm,sp804", "arm,primecell";
-				reg = <0x110000 0x1000>;
-				interrupts = <2>;
-				clocks = <&v2m_sysctl 0>, <&v2m_sysctl 1>, <&smbclk>;
-				clock-names = "timclken1", "timclken2", "apb_pclk";
-			};
-
-			v2m_timer23: timer@120000 {
-				compatible = "arm,sp804", "arm,primecell";
-				reg = <0x120000 0x1000>;
-				interrupts = <3>;
-				clocks = <&v2m_sysctl 2>, <&v2m_sysctl 3>, <&smbclk>;
-				clock-names = "timclken1", "timclken2", "apb_pclk";
-			};
-
-			rtc@170000 {
-				compatible = "arm,pl031", "arm,primecell";
-				reg = <0x170000 0x1000>;
-				interrupts = <4>;
-				clocks = <&smbclk>;
-				clock-names = "apb_pclk";
-			};
-
-			clcd@1f0000 {
-				compatible = "arm,pl111", "arm,primecell";
-				reg = <0x1f0000 0x1000>;
-				interrupts = <14>;
-				clocks = <&v2m_oscclk1>, <&smbclk>;
-				clock-names = "v2m:oscclk1", "apb_pclk";
-				mode = "VGA";
-				use_dma = <0>;
-				framebuffer = <0x18000000 0x00180000>;
-			};
-
-			virtio_block@0130000 {
-				compatible = "virtio,mmio";
-				reg = <0x130000 0x200>;
-				interrupts = <42>;
-			};
-
-		};
-
-		v2m_fixed_3v3: fixedregulator@0 {
-			compatible = "regulator-fixed";
-			regulator-name = "3V3";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-		};
-
-		v2m_clk24mhz: clk24mhz {
-			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <24000000>;
-			clock-output-names = "v2m:clk24mhz";
-		};
-
-		v2m_refclk1mhz: refclk1mhz {
-			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <1000000>;
-			clock-output-names = "v2m:refclk1mhz";
-		};
-
-		v2m_refclk32khz: refclk32khz {
-			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <32768>;
-			clock-output-names = "v2m:refclk32khz";
-		};
-
-		mcc {
-			compatible = "simple-bus";
-			arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-			v2m_oscclk1: osc@1 {
-				/* CLCD clock */
-				compatible = "arm,vexpress-osc";
-				arm,vexpress-sysreg,func = <1 1>;
-				freq-range = <23750000 63500000>;
-				#clock-cells = <0>;
-				clock-output-names = "v2m:oscclk1";
-			};
-
-			muxfpga@0 {
-				compatible = "arm,vexpress-muxfpga";
-				arm,vexpress-sysreg,func = <7 0>;
-			};
-
-			shutdown@0 {
-				compatible = "arm,vexpress-shutdown";
-				arm,vexpress-sysreg,func = <8 0>;
-			};
-		};
-	};
diff -uNr dts/rtsm_ve-v2p-ca15x1-ca7x1.dts dts_old/rtsm_ve-v2p-ca15x1-ca7x1.dts
--- dts/rtsm_ve-v2p-ca15x1-ca7x1.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/rtsm_ve-v2p-ca15x1-ca7x1.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,233 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA15x4CT
- * ARMCortexA7x4CT
- * RTSM_VE_Cortex_A15x1_A7x1.lisa
- */
-
-/dts-v1/;
-
-/memreserve/ 0xff000000 0x01000000;
-
-/ {
-	model = "RTSM_VE_CortexA15x1-A7x1";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a15x1_a7x1", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	clusters {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cluster0: cluster@0 {
-			reg = <0>;
-//			freqs = <500000000 600000000 700000000 800000000 900000000 1000000000 1100000000 1200000000>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core0: core@0 {
-					reg = <0>;
-				};
-
-			};
-		};
-
-		cluster1: cluster@1 {
-			reg = <1>;
-//			freqs = <350000000 400000000 500000000 600000000 700000000 800000000 900000000 1000000000>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core1: core@0 {
-					reg = <0>;
-				};
-
-			};
-		};
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu0: cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-			cluster = <&cluster0>;
-			core = <&core0>;
-//			clock-frequency = <1000000000>;
-			cci-control-port = <&cci_control1>;
-		};
-
-		cpu1: cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a7";
-			reg = <0x100>;
-			cluster = <&cluster1>;
-			core = <&core1>;
-//			clock-frequency = <800000000>;
-			cci-control-port = <&cci_control2>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	cci@2c090000 {
-		compatible = "arm,cci-400", "arm,cci";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		reg = <0 0x2c090000 0 0x1000>;
-		ranges = <0x0 0x0 0x2c090000 0x10000>;
-
-		cci_control1: slave-if@4000 {
-			compatible = "arm,cci-400-ctrl-if";
-			interface-type = "ace";
-			reg = <0x4000 0x1000>;
-		};
-
-		cci_control2: slave-if@5000 {
-			compatible = "arm,cci-400-ctrl-if";
-			interface-type = "ace";
-			reg = <0x5000 0x1000>;
-		};
-	};
-
-	dcscb@60000000 {
-		compatible = "arm,rtsm,dcscb";
-		reg = <0 0x60000000 0 0x1000>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0 0x2c001000 0 0x1000>,
-		      <0 0x2c002000 0 0x1000>,
-		      <0 0x2c004000 0 0x2000>,
-		      <0 0x2c006000 0 0x2000>;
-		interrupts = <1 9 0xf04>;
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0 0x08000000 0x04000000>,
-			 <1 0 0 0x14000000 0x04000000>,
-			 <2 0 0 0x18000000 0x04000000>,
-			 <3 0 0 0x1c000000 0x04000000>,
-			 <4 0 0 0x0c000000 0x04000000>,
-			 <5 0 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/rtsm_ve-v2p-ca15x4-ca7x4.dts dts_old/rtsm_ve-v2p-ca15x4-ca7x4.dts
--- dts/rtsm_ve-v2p-ca15x4-ca7x4.dts	2017-05-03 17:33:40.798422509 +0800
+++ dts_old/rtsm_ve-v2p-ca15x4-ca7x4.dts	1970-01-01 08:00:00.000000000 +0800
@@ -1,317 +0,0 @@
-/*
- * ARM Ltd. Fast Models
- *
- * Versatile Express (VE) system model
- * ARMCortexA15x4CT
- * ARMCortexA7x4CT
- * RTSM_VE_Cortex_A15x4_A7x4.lisa
- */
-
-/dts-v1/;
-
-/memreserve/ 0xff000000 0x01000000;
-
-/ {
-	model = "RTSM_VE_CortexA15x4-A7x4";
-	arm,vexpress,site = <0xf>;
-	compatible = "arm,rtsm_ve,cortex_a15x4_a7x4", "arm,vexpress";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen { };
-
-	aliases {
-		serial0 = &v2m_serial0;
-		serial1 = &v2m_serial1;
-		serial2 = &v2m_serial2;
-		serial3 = &v2m_serial3;
-	};
-
-	clusters {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cluster0: cluster@0 {
-			reg = <0>;
-//			freqs = <500000000 600000000 700000000 800000000 900000000 1000000000 1100000000 1200000000>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core0: core@0 {
-					reg = <0>;
-				};
-
-				core1: core@1 {
-					reg = <1>;
-				};
-
-				core2: core@2 {
-					reg = <2>;
-				};
-
-				core3: core@3 {
-					reg = <3>;
-				};
-
-			};
-		};
-
-		cluster1: cluster@1 {
-			reg = <1>;
-//			freqs = <350000000 400000000 500000000 600000000 700000000 800000000 900000000 1000000000>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core4: core@0 {
-					reg = <0>;
-				};
-
-				core5: core@1 {
-					reg = <1>;
-				};
-
-				core6: core@2 {
-					reg = <2>;
-				};
-				
-				core7: core@3 {
-					reg = <3>;
-				};
-				
-			};
-		};
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		cpu0: cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-			cluster = <&cluster0>;
-			core = <&core0>;
-//			clock-frequency = <1000000000>;
-			cci-control-port = <&cci_control1>;
-		};
-
-		cpu1: cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-			cluster = <&cluster0>;
-			core = <&core1>;
-//			clock-frequency = <1000000000>;
-			cci-control-port = <&cci_control1>;
-		};
-
-		cpu2: cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <2>;
-			cluster = <&cluster0>;
-			core = <&core2>;
-//			clock-frequency = <1000000000>;
-			cci-control-port = <&cci_control1>;
-		};
-
-		cpu3: cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <3>;
-			cluster = <&cluster0>;
-			core = <&core3>;
-//			clock-frequency = <1000000000>;
-			cci-control-port = <&cci_control1>;
-		};
-
-		cpu4: cpu@4 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a7";
-			reg = <0x100>;
-			cluster = <&cluster1>;
-			core = <&core4>;
-//			clock-frequency = <800000000>;
-			cci-control-port = <&cci_control2>;
-		};
-
-		cpu5: cpu@5 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a7";
-			reg = <0x101>;
-			cluster = <&cluster1>;
-			core = <&core5>;
-//			clock-frequency = <800000000>;
-			cci-control-port = <&cci_control2>;
-		};
-		
-		cpu6: cpu@6 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a7";
-			reg = <0x102>;
-			cluster = <&cluster1>;
-			core = <&core6>;
-//			clock-frequency = <800000000>;
-			cci-control-port = <&cci_control2>;
-		};
-		
-		cpu7: cpu@7 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a7";
-			reg = <0x103>;
-			cluster = <&cluster1>;
-			core = <&core7>;
-//			clock-frequency = <800000000>;
-			cci-control-port = <&cci_control2>;
-		};
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	cci@2c090000 {
-		compatible = "arm,cci-400", "arm,cci";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		reg = <0 0x2c090000 0 0x1000>;
-		ranges = <0x0 0x0 0x2c090000 0x10000>;
-
-		cci_control1: slave-if@4000 {
-			compatible = "arm,cci-400-ctrl-if";
-			interface-type = "ace";
-			reg = <0x4000 0x1000>;
-		};
-
-		cci_control2: slave-if@5000 {
-			compatible = "arm,cci-400-ctrl-if";
-			interface-type = "ace";
-			reg = <0x5000 0x1000>;
-		};
-	};
-
-	dcscb@60000000 {
-		compatible = "arm,rtsm,dcscb";
-		reg = <0 0x60000000 0 0x1000>;
-	};
-
-	gic: interrupt-controller@2c001000 {
-		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-		#interrupt-cells = <3>;
-		#address-cells = <0>;
-		interrupt-controller;
-		reg = <0 0x2c001000 0 0x1000>,
-		      <0 0x2c002000 0 0x1000>,
-		      <0 0x2c004000 0 0x2000>,
-		      <0 0x2c006000 0 0x2000>;
-		interrupts = <1 9 0xf04>;
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts = <1 13 0xf08>,
-			     <1 14 0xf08>,
-			     <1 11 0xf08>,
-			     <1 10 0xf08>;
-	};
-
-	dcc {
-		compatible = "arm,vexpress,config-bus";
-		arm,vexpress,config-bridge = <&v2m_sysreg>;
-
-		osc@0 {
-			/* ACLK clock to the AXI master port on the test chip */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 0>;
-			freq-range = <30000000 50000000>;
-			#clock-cells = <0>;
-			clock-output-names = "extsaxiclk";
-		};
-
-		oscclk1: osc@1 {
-			/* Reference clock for the CLCD */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 1>;
-			freq-range = <10000000 80000000>;
-			#clock-cells = <0>;
-			clock-output-names = "clcdclk";
-		};
-
-		smbclk: oscclk2: osc@2 {
-			/* Reference clock for the test chip internal PLLs */
-			compatible = "arm,vexpress-osc";
-			arm,vexpress-sysreg,func = <1 2>;
-			freq-range = <33000000 100000000>;
-			#clock-cells = <0>;
-			clock-output-names = "tcrefclk";
-		};
-	};
-
-	smb {
-		compatible = "simple-bus";
-
-		#address-cells = <2>;
-		#size-cells = <1>;
-		ranges = <0 0 0 0x08000000 0x04000000>,
-			 <1 0 0 0x14000000 0x04000000>,
-			 <2 0 0 0x18000000 0x04000000>,
-			 <3 0 0 0x1c000000 0x04000000>,
-			 <4 0 0 0x0c000000 0x04000000>,
-			 <5 0 0 0x10000000 0x04000000>;
-
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 63>;
-		interrupt-map = <0 0  0 &gic 0  0 4>,
-				<0 0  1 &gic 0  1 4>,
-				<0 0  2 &gic 0  2 4>,
-				<0 0  3 &gic 0  3 4>,
-				<0 0  4 &gic 0  4 4>,
-				<0 0  5 &gic 0  5 4>,
-				<0 0  6 &gic 0  6 4>,
-				<0 0  7 &gic 0  7 4>,
-				<0 0  8 &gic 0  8 4>,
-				<0 0  9 &gic 0  9 4>,
-				<0 0 10 &gic 0 10 4>,
-				<0 0 11 &gic 0 11 4>,
-				<0 0 12 &gic 0 12 4>,
-				<0 0 13 &gic 0 13 4>,
-				<0 0 14 &gic 0 14 4>,
-				<0 0 15 &gic 0 15 4>,
-				<0 0 16 &gic 0 16 4>,
-				<0 0 17 &gic 0 17 4>,
-				<0 0 18 &gic 0 18 4>,
-				<0 0 19 &gic 0 19 4>,
-				<0 0 20 &gic 0 20 4>,
-				<0 0 21 &gic 0 21 4>,
-				<0 0 22 &gic 0 22 4>,
-				<0 0 23 &gic 0 23 4>,
-				<0 0 24 &gic 0 24 4>,
-				<0 0 25 &gic 0 25 4>,
-				<0 0 26 &gic 0 26 4>,
-				<0 0 27 &gic 0 27 4>,
-				<0 0 28 &gic 0 28 4>,
-				<0 0 29 &gic 0 29 4>,
-				<0 0 30 &gic 0 30 4>,
-				<0 0 31 &gic 0 31 4>,
-				<0 0 32 &gic 0 32 4>,
-				<0 0 33 &gic 0 33 4>,
-				<0 0 34 &gic 0 34 4>,
-				<0 0 35 &gic 0 35 4>,
-				<0 0 36 &gic 0 36 4>,
-				<0 0 37 &gic 0 37 4>,
-				<0 0 38 &gic 0 38 4>,
-				<0 0 39 &gic 0 39 4>,
-				<0 0 40 &gic 0 40 4>,
-				<0 0 41 &gic 0 41 4>,
-				<0 0 42 &gic 0 42 4>;
-
-		/include/ "rtsm_ve-motherboard.dtsi"
-	};
-};
-
-/include/ "clcd-panels.dtsi"
diff -uNr dts/vexpress-v2m.dtsi dts_old/vexpress-v2m.dtsi
--- dts/vexpress-v2m.dtsi	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/vexpress-v2m.dtsi	2017-03-21 10:22:42.973517157 +0800
@@ -227,7 +227,6 @@
 			};
 
 			clcd@1f000 {
-				status = "disabled";
 				compatible = "arm,pl111", "arm,primecell";
 				reg = <0x1f000 0x1000>;
 				interrupts = <14>;
diff -uNr dts/vexpress-v2m-rs1.dtsi dts_old/vexpress-v2m-rs1.dtsi
--- dts/vexpress-v2m-rs1.dtsi	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/vexpress-v2m-rs1.dtsi	2017-03-21 10:22:43.001516965 +0800
@@ -228,7 +228,6 @@
 			};
 
 			clcd@1f0000 {
-				status = "disabled";
 				compatible = "arm,pl111", "arm,primecell";
 				reg = <0x1f0000 0x1000>;
 				interrupts = <14>;
diff -uNr dts/vexpress-v2p-ca15_a7.dts dts_old/vexpress-v2p-ca15_a7.dts
--- dts/vexpress-v2p-ca15_a7.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/vexpress-v2p-ca15_a7.dts	2017-03-21 10:22:42.933517432 +0800
@@ -9,8 +9,6 @@
 
 /dts-v1/;
 
-/memreserve/ 0xff000000 0x01000000;
-
 / {
 	model = "V2P-CA15_CA7";
 	arm,hbi = <0x249>;
@@ -31,60 +29,29 @@
 		i2c1 = &v2m_i2c_pcie;
 	};
 
-	clusters {
+	cpus {
 		#address-cells = <1>;
 		#size-cells = <0>;
 
-		cluster0: cluster@0 {
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
 			reg = <0>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core0: core@0 {
-					reg = <0>;
-				};
-
-				core1: core@1 {
-					reg = <1>;
-				};
-
-			};
+			cci-control-port = <&cci_control1>;
 		};
 
-		cluster1: cluster@1 {
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
 			reg = <1>;
-			cores {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				core2: core@0 {
-					reg = <0>;
-				};
-
-				core3: core@1 {
-					reg = <1>;
-				};
-
-				core4: core@2 {
-					reg = <2>;
-				};
-			};
+			cci-control-port = <&cci_control1>;
 		};
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
 
 		cpu2: cpu@2 {
 			device_type = "cpu";
 			compatible = "arm,cortex-a7";
 			reg = <0x100>;
 			cci-control-port = <&cci_control2>;
-			cluster = <&cluster1>;
-			core = <&core2>;
-			clock-frequency = <800000000>;
 		};
 
 		cpu3: cpu@3 {
@@ -92,9 +59,6 @@
 			compatible = "arm,cortex-a7";
 			reg = <0x101>;
 			cci-control-port = <&cci_control2>;
-			cluster = <&cluster1>;
-			core = <&core3>;
-			clock-frequency = <800000000>;
 		};
 
 		cpu4: cpu@4 {
@@ -102,35 +66,12 @@
 			compatible = "arm,cortex-a7";
 			reg = <0x102>;
 			cci-control-port = <&cci_control2>;
-			cluster = <&cluster1>;
-			core = <&core4>;
-			clock-frequency = <800000000>;
-		};
-
-		cpu0: cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <0>;
-			cci-control-port = <&cci_control1>;
-			cluster = <&cluster0>;
-			core = <&core0>;
-			clock-frequency = <1000000000>;
-		};
-
-		cpu1: cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a15";
-			reg = <1>;
-			cci-control-port = <&cci_control1>;
-			cluster = <&cluster0>;
-			core = <&core1>;
-			clock-frequency = <1000000000>;
 		};
 	};
 
 	memory@80000000 {
 		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
+		reg = <0 0x80000000 0 0x40000000>;
 	};
 
 	wdt@2a490000 {
@@ -145,8 +86,6 @@
 		compatible = "arm,hdlcd";
 		reg = <0 0x2b000000 0 0x1000>;
 		interrupts = <0 85 4>;
-		mode = "1024x768-16@60";
-		framebuffer = <0 0xff000000 0 0x01000000>;
 		clocks = <&oscclk5>;
 		clock-names = "pxlclk";
 	};
@@ -188,16 +127,6 @@
 			interface-type = "ace";
 			reg = <0x5000 0x1000>;
 		};
-
-		pmu@9000 {
-			 compatible = "arm,cci-400-pmu";
-			 reg = <0x9000 0x5000>;
-			 interrupts = <0 101 4>,
-				      <0 102 4>,
-				      <0 103 4>,
-				      <0 104 4>,
-				      <0 105 4>;
-		};
 	};
 
 	memory-controller@7ffd0000 {
@@ -235,21 +164,12 @@
 			     <1 10 0xf08>;
 	};
 
-	pmu_a15 {
+	pmu {
 		compatible = "arm,cortex-a15-pmu";
-		cluster  = <&cluster0>;
 		interrupts = <0 68 4>,
 			     <0 69 4>;
 	};
 
-	pmu_a7 {
-		compatible = "arm,cortex-a7-pmu";
-		cluster  = <&cluster1>;
-		interrupts = <0 128 4>,
-			     <0 129 4>,
-			     <0 130 4>;
-	};
-
 	oscclk6a: oscclk6a {
 		/* Reference 24MHz clock */
 		compatible = "fixed-clock";
@@ -258,19 +178,6 @@
 		clock-output-names = "oscclk6a";
 	};
 
-/* PSCI requires support from firmware and is not present in the normal TC2
- * distribution, so this node is commented out by default...
-
-	psci {
-		compatible      = "arm,psci";
-		method          = "smc";
-		cpu_suspend     = <0x80100001>;
-		cpu_off         = <0x80100002>;
-		cpu_on          = <0x80100003>;
-		migrate         = <0x80100004>;
-	};
-*/
-
 	dcc {
 		compatible = "arm,vexpress,config-bus";
 		arm,vexpress,config-bridge = <&v2m_sysreg>;
@@ -427,205 +334,6 @@
 		};
 	};
 
-	etb@0,20010000 {
-		compatible = "arm,coresight-etb10", "arm,primecell";
-		reg = <0 0x20010000 0 0x1000>;
-
-		coresight-default-sink;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			etb_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator_out_port0>;
-			};
-		};
-	};
-
-	tpiu@0,20030000 {
-		compatible = "arm,coresight-tpiu", "arm,primecell";
-		reg = <0 0x20030000 0 0x1000>;
-
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			tpiu_in_port: endpoint@0 {
-				slave-mode;
-				remote-endpoint = <&replicator_out_port1>;
-			};
-		};
-	};
-
-	replicator {
-		/* non-configurable replicators don't show up on the
-		 * AMBA bus.  As such no need to add "arm,primecell".
-		 */
-		compatible = "arm,coresight-replicator";
-
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* replicator output ports */
-			port@0 {
-				reg = <0>;
-				replicator_out_port0: endpoint {
-					remote-endpoint = <&etb_in_port>;
-				};
-			};
-
-			port@1 {
-				reg = <1>;
-				replicator_out_port1: endpoint {
-					remote-endpoint = <&tpiu_in_port>;
-				};
-			};
-
-			/* replicator input port */
-			port@2 {
-				reg = <0>;
-				replicator_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&funnel_out_port0>;
-				};
-			};
-		};
-	};
-
-	funnel@0,20040000 {
-		compatible = "arm,coresight-funnel", "arm,primecell";
-		reg = <0 0x20040000 0 0x1000>;
-
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		ports {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* funnel output port */
-			port@0 {
-				reg = <0>;
-				funnel_out_port0: endpoint {
-					remote-endpoint =
-						<&replicator_in_port0>;
-				};
-			};
-
-			/* funnel input ports */
-			port@1 {
-				reg = <0>;
-				funnel_in_port0: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm0_out_port>;
-				};
-			};
-
-			port@2 {
-				reg = <1>;
-				funnel_in_port1: endpoint {
-					slave-mode;
-					remote-endpoint = <&ptm1_out_port>;
-				};
-			};
-
-			port@3 {
-				reg = <2>;
-				funnel_in_port2: endpoint {
-					slave-mode;
-					remote-endpoint = <&etm0_out_port>;
-				};
-			};
-
-			/* Input port #3 is for ITM, not supported here */
-
-			port@4 {
-				reg = <4>;
-				funnel_in_port4: endpoint {
-					slave-mode;
-					remote-endpoint = <&etm1_out_port>;
-				};
-			};
-
-			port@5 {
-				reg = <5>;
-				funnel_in_port5: endpoint {
-					slave-mode;
-					remote-endpoint = <&etm2_out_port>;
-				};
-			};
-		};
-	};
-
-	ptm@0,2201c000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0x2201c000 0 0x1000>;
-
-		cpu = <&cpu0>;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			ptm0_out_port: endpoint {
-				remote-endpoint = <&funnel_in_port0>;
-			};
-		};
-	};
-
-	ptm@0,2201d000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0x2201d000 0 0x1000>;
-
-		cpu = <&cpu1>;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			ptm1_out_port: endpoint {
-				remote-endpoint = <&funnel_in_port1>;
-			};
-		};
-	};
-
-	etm@0,2203c000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0x2203c000 0 0x1000>;
-
-		cpu = <&cpu2>;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			etm0_out_port: endpoint {
-				remote-endpoint = <&funnel_in_port2>;
-			};
-		};
-	};
-
-	etm@0,2203d000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0x2203d000 0 0x1000>;
-
-		cpu = <&cpu3>;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			etm1_out_port: endpoint {
-				remote-endpoint = <&funnel_in_port4>;
-			};
-		};
-	};
-
-	etm@0,2203e000 {
-		compatible = "arm,coresight-etm3x", "arm,primecell";
-		reg = <0 0x2203e000 0 0x1000>;
-
-		cpu = <&cpu4>;
-		clocks = <&oscclk6a>;
-		clock-names = "apb_pclk";
-		port {
-			etm2_out_port: endpoint {
-				remote-endpoint = <&funnel_in_port5>;
-			};
-		};
-	};
-
 	smb {
 		compatible = "simple-bus";
 
diff -uNr dts/vexpress-v2p-ca15-tc1.dts dts_old/vexpress-v2p-ca15-tc1.dts
--- dts/vexpress-v2p-ca15-tc1.dts	2017-05-03 17:33:40.810422330 +0800
+++ dts_old/vexpress-v2p-ca15-tc1.dts	2017-03-21 10:22:42.973517157 +0800
@@ -9,8 +9,6 @@
 
 /dts-v1/;
 
-/memreserve/ 0xbf000000 0x01000000;
-
 / {
 	model = "V2P-CA15";
 	arm,hbi = <0x237>;
@@ -59,8 +57,6 @@
 		interrupts = <0 85 4>;
 		clocks = <&oscclk5>;
 		clock-names = "pxlclk";
-		mode = "1024x768-16@60";
-		framebuffer = <0 0xbf000000 0 0x01000000>;
 	};
 
 	memory-controller@2b0a0000 {
diff -uNr dts/vexpress-v2p-ca5s.dts dts_old/vexpress-v2p-ca5s.dts
--- dts/vexpress-v2p-ca5s.dts	2017-05-03 17:33:40.806422390 +0800
+++ dts_old/vexpress-v2p-ca5s.dts	2017-03-21 10:22:42.993517020 +0800
@@ -9,8 +9,6 @@
 
 /dts-v1/;
 
-/memreserve/ 0xbf000000 0x01000000;
-
 / {
 	model = "V2P-CA5s";
 	arm,hbi = <0x225>;
@@ -61,8 +59,6 @@
 		interrupts = <0 85 4>;
 		clocks = <&oscclk3>;
 		clock-names = "pxlclk";
-		mode = "640x480-16@60";
-		framebuffer = <0xbf000000 0x01000000>;
 	};
 
 	memory-controller@2a150000 {
diff -uNr dts/vexpress-v2p-ca9.dts dts_old/vexpress-v2p-ca9.dts
--- dts/vexpress-v2p-ca9.dts	2017-05-03 17:33:40.802422449 +0800
+++ dts_old/vexpress-v2p-ca9.dts	2017-03-21 10:22:42.949517322 +0800
@@ -9,8 +9,6 @@
 
 /dts-v1/;
 
-/include/ "clcd-panels.dtsi"
-
 / {
 	model = "V2P-CA9";
 	arm,hbi = <0x191>;
@@ -75,8 +73,6 @@
 		interrupts = <0 44 4>;
 		clocks = <&oscclk1>, <&oscclk2>;
 		clock-names = "clcdclk", "apb_pclk";
-		mode = "XVGA";
-		use_dma = <1>;
 	};
 
 	memory-controller@100e0000 {
