<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >SOPC_INST|DE4_SOPC_reset_ext_clk_domain_synch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|DE4_SOPC_reset_pll_c1_out_domain_synch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|DE4_SOPC_reset_pll_sys_clk_domain_synch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|ALTLVDS_TX_component|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_lvds_reset_sequencer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx_outclock_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|reset_sync_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|reset_sync_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena_inst</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3|altera_tse_mac_pcs_pma_inst</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3_receive</TD>
<TD >20</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3_transmit</TD>
<TD >15</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac3_control_port</TD>
<TD >170</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|ALTLVDS_TX_component|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_lvds_reset_sequencer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx_outclock_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|reset_sync_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|reset_sync_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena_inst</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2|altera_tse_mac_pcs_pma_inst</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2_receive</TD>
<TD >20</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2_transmit</TD>
<TD >15</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac2_control_port</TD>
<TD >170</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|ALTLVDS_TX_component|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_lvds_reset_sequencer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx_outclock_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|reset_sync_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|reset_sync_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena_inst</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1|altera_tse_mac_pcs_pma_inst</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1_receive</TD>
<TD >20</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1_transmit</TD>
<TD >15</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac1_control_port</TD>
<TD >170</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|ALTLVDS_TX_component|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_lvds_reset_sequencer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx_outclock_buf</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|reset_sync_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|reset_sync_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena_inst</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac|altera_tse_mac_pcs_pma_inst</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac_receive</TD>
<TD >20</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac_transmit</TD>
<TD >15</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_tse_mac_control_port</TD>
<TD >170</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sysid</TD>
<TD >3</TD>
<TD >19</TD>
<TD >1</TD>
<TD >19</TD>
<TD >32</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sysid_control_slave</TD>
<TD >70</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sys_timer</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sys_timer_s1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sw_pio</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_sw_pio_s1</TD>
<TD >95</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_seven_seg_pio</TD>
<TD >38</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >48</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_seven_seg_pio_s1</TD>
<TD >127</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pll|the_pll|altpll_component|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pll|the_pll</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pll</TD>
<TD >24</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pll_s1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp_msb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdempty_eq_comp_msb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|ws_dgrp|dffpipe16</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|ws_dgrp</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|ws_bwp</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|ws_brp</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rs_dgwp</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|fifo_ram</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo|upstream_fifo|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_upstream_fifo</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdempty_eq_comp_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|ws_dgrp|dffpipe13</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|ws_dgrp</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rs_dgwp|dffpipe10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rs_dgwp</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|fifo_ram</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo|downstream_fifo|auto_generated</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing|the_downstream_fifo</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing</TD>
<TD >133</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing_m1</TD>
<TD >218</TD>
<TD >24</TD>
<TD >60</TD>
<TD >24</TD>
<TD >66</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing_s1|rdv_fifo_for_master_0_master_to_peripheral_clock_crossing_s1</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_peripheral_clock_crossing_s1</TD>
<TD >108</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0|wrapper|altpcie_hip_pipen1b_inst</TD>
<TD >907</TD>
<TD >380</TD>
<TD >0</TD>
<TD >380</TD>
<TD >744</TD>
<TD >380</TD>
<TD >380</TD>
<TD >380</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0|wrapper</TD>
<TD >528</TD>
<TD >229</TD>
<TD >0</TD>
<TD >229</TD>
<TD >564</TD>
<TD >229</TD>
<TD >229</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0|rs_serdes</TD>
<TD >77</TD>
<TD >24</TD>
<TD >38</TD>
<TD >24</TD>
<TD >3</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0|serdes|pcie_compiler_0_serdes_alt4gxb_t27b_component</TD>
<TD >38</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >42</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0|serdes</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0</TD>
<TD >302</TD>
<TD >25</TD>
<TD >16</TD>
<TD >25</TD>
<TD >263</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0_Rx_Interface</TD>
<TD >247</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0_Tx_Interface|rdv_fifo_for_DE4_SOPC_burst_2_downstream_to_pcie_compiler_0_Tx_Interface</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0_Tx_Interface|burstcount_fifo_for_pcie_compiler_0_Tx_Interface</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0_Tx_Interface</TD>
<TD >188</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pcie_compiler_0_Control_Register_Access</TD>
<TD >100</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pb_pio</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_pb_pio_s1</TD>
<TD >95</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|p2b_adapter</TD>
<TD >14</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >20</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|b2p_adapter</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|transacto|p2m</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|transacto</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|p2b</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|b2p</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|fifo</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >10</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|timing_adt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst|jtag_phy_embedded_in_jtag_master</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0|master_0_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_master_0_master</TD>
<TD >440</TD>
<TD >1</TD>
<TD >46</TD>
<TD >1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_led_pio</TD>
<TD >38</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >40</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_led_pio_s1</TD>
<TD >127</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r|rfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_r</TD>
<TD >13</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w|wfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart|the_jtag_uart_scfifo_w</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart</TD>
<TD >38</TD>
<TD >10</TD>
<TD >23</TD>
<TD >10</TD>
<TD >36</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_jtag_uart_avalon_jtag_slave</TD>
<TD >105</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_high_res_timer</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_high_res_timer_s1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_256kb_0[7].unused_reg_core_256kb_0_x</TD>
<TD >52</TD>
<TD >32</TD>
<TD >50</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_256kb_0[6].unused_reg_core_256kb_0_x</TD>
<TD >52</TD>
<TD >32</TD>
<TD >50</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_256kb_0[5].unused_reg_core_256kb_0_x</TD>
<TD >52</TD>
<TD >32</TD>
<TD >50</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_256kb_0[3].unused_reg_core_256kb_0_x</TD>
<TD >52</TD>
<TD >32</TD>
<TD >50</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_256kb_0[2].unused_reg_core_256kb_0_x</TD>
<TD >52</TD>
<TD >32</TD>
<TD >50</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_4mb_3</TD>
<TD >56</TD>
<TD >32</TD>
<TD >54</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_4mb_2</TD>
<TD >56</TD>
<TD >32</TD>
<TD >54</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|unused_reg_core_4mb_0</TD>
<TD >56</TD>
<TD >32</TD>
<TD >54</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_que_intfc</TD>
<TD >190</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >189</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo|wptr_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo|rptr_empty</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo|fifo_mem</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo|sync_w2r</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo|sync_r2w</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|rx_async_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo|wptr_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo|rptr_empty</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo|fifo_mem</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo|sync_w2r</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo|sync_r2w</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync|tx_async_fifo</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_sync</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated|dpfifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm|syncfifo_512x32_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma|nf2_dma_bus_fsm</TD>
<TD >89</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_dma</TD>
<TD >245</TD>
<TD >33</TD>
<TD >50</TD>
<TD >33</TD>
<TD >222</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|device_id_reg</TD>
<TD >52</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|core_256kb_0_reg_grp</TD>
<TD >584</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >833</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|core_4mb_reg_grp</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >249</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|nf2_reg_grp_u</TD>
<TD >195</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|sram_inst|altsyncram_component|auto_generated</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|sram_inst</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|udp_reg_master</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_full_thresh_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_full_thresh_reg</TD>
<TD >57</TD>
<TD >23</TD>
<TD >13</TD>
<TD >23</TD>
<TD >71</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_words_in_q_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_words_in_q_reg</TD>
<TD >73</TD>
<TD >23</TD>
<TD >13</TD>
<TD >23</TD>
<TD >33</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_words_left_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_words_left_reg</TD>
<TD >73</TD>
<TD >23</TD>
<TD >13</TD>
<TD >23</TD>
<TD >73</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_in_q_reg|ram</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_in_q_reg</TD>
<TD >59</TD>
<TD >28</TD>
<TD >16</TD>
<TD >28</TD>
<TD >67</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|max_pkts_in_q_reg|ram</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|max_pkts_in_q_reg</TD>
<TD >77</TD>
<TD >46</TD>
<TD >16</TD>
<TD >46</TD>
<TD >65</TD>
<TD >46</TD>
<TD >46</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_rd_addr_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_rd_addr_reg</TD>
<TD >93</TD>
<TD >40</TD>
<TD >13</TD>
<TD >40</TD>
<TD >52</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_wr_addr_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_wr_addr_reg</TD>
<TD >93</TD>
<TD >40</TD>
<TD >13</TD>
<TD >40</TD>
<TD >52</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_addr_lo_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_addr_lo_reg</TD>
<TD >93</TD>
<TD >59</TD>
<TD >13</TD>
<TD >59</TD>
<TD >71</TD>
<TD >59</TD>
<TD >59</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_addr_hi_reg|ram</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|oq_addr_hi_reg</TD>
<TD >93</TD>
<TD >59</TD>
<TD >13</TD>
<TD >59</TD>
<TD >71</TD>
<TD >59</TD>
<TD >59</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_removed_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_removed_reg</TD>
<TD >57</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >33</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_overhead_bytes_removed_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_overhead_bytes_removed_reg</TD>
<TD >77</TD>
<TD >26</TD>
<TD >0</TD>
<TD >26</TD>
<TD >33</TD>
<TD >26</TD>
<TD >26</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkt_bytes_removed_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkt_bytes_removed_reg</TD>
<TD >77</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >33</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_dropped_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_dropped_reg</TD>
<TD >57</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >33</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_stored_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkts_stored_reg</TD>
<TD >57</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >33</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_overhead_bytes_stored_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_overhead_bytes_stored_reg</TD>
<TD >77</TD>
<TD >26</TD>
<TD >0</TD>
<TD >26</TD>
<TD >33</TD>
<TD >26</TD>
<TD >26</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkt_bytes_stored_reg|ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances|num_pkt_bytes_stored_reg</TD>
<TD >77</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >33</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_reg_instances</TD>
<TD >655</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >786</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_regs_host_iface</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_regs_eval_full</TD>
<TD >158</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_regs_eval_empty</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs|oq_regs_ctrl</TD>
<TD >572</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >592</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_regs</TD>
<TD >168</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[7].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[6].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[5].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[4].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[3].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[2].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[1].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt|output_fifo64.output_fifos[0].gmac_tx_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|remove_pkt</TD>
<TD >157</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >658</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|store_pkt</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|input_fifo|fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|input_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_header_parser|dst_oq_fifo|fifo</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_header_parser|dst_oq_fifo</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues|oq_header_parser</TD>
<TD >76</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|output_queues</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >757</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa|input_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|oa</TD>
<TD >275</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|hash_test</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u9_pipeline</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u8_mult</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u7_shifter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u6_alu</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u5_bus_mux</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u4_reg_bank</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u3_control</TD>
<TD >33</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u2_mem_ctrl</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u1_pc_next_ipv4</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu|u1_pc_next</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor|u1_cpu</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|service_processor</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr2</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|lr1</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb5|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb5|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb5</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb4|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb4|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb4</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb3|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb3|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb3</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb2|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb2|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb2</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb1|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb1|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb1</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb0|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb0|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|pb0</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|out_switch</TD>
<TD >580</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >624</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3|in_switch</TD>
<TD >378</TD>
<TD >205</TD>
<TD >0</TD>
<TD >205</TD>
<TD >784</TD>
<TD >205</TD>
<TD >205</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu3</TD>
<TD >136</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|hash_test</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u9_pipeline</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u8_mult</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u7_shifter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u6_alu</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u5_bus_mux</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u4_reg_bank</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u3_control</TD>
<TD >33</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u2_mem_ctrl</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u1_pc_next_ipv4</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu|u1_pc_next</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor|u1_cpu</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|service_processor</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr2</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|lr1</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb5|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb5|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb5</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb4|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb4|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb4</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb3|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb3|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb3</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb2|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb2|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb2</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb1|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb1|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb1</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb0|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb0|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|pb0</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|out_switch</TD>
<TD >580</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >624</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2|in_switch</TD>
<TD >378</TD>
<TD >205</TD>
<TD >0</TD>
<TD >205</TD>
<TD >784</TD>
<TD >205</TD>
<TD >205</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu2</TD>
<TD >136</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|hash_test</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u9_pipeline</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u8_mult</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u7_shifter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u6_alu</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u5_bus_mux</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u4_reg_bank</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u3_control</TD>
<TD >33</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u2_mem_ctrl</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u1_pc_next_ipv4</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu|u1_pc_next</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor|u1_cpu</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|service_processor</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr2</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|lr1</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb5|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb5|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb5</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb4|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb4|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb4</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb3|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb3|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb3</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb2|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb2|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb2</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb1|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb1|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb1</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb0|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb0|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|pb0</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|out_switch</TD>
<TD >580</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >624</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1|in_switch</TD>
<TD >378</TD>
<TD >205</TD>
<TD >0</TD>
<TD >205</TD>
<TD >784</TD>
<TD >205</TD>
<TD >205</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu1</TD>
<TD >136</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|router_op_lut_regs_non_cntr</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_5|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_5|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_5</TD>
<TD >47</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_4|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_4|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_4</TD>
<TD >47</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_3|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_3|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_2|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_2|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_2</TD>
<TD >47</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_1|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_1|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_0|rom|altsyncram_component|auto_generated</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_0|rom</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|security_mon_0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|hash_test</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u9_pipeline</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u8_mult</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u7_shifter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u6_alu</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u5_bus_mux</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u4_reg_bank</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u3_control</TD>
<TD >33</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u2_mem_ctrl</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u1_pc_next_ipv4</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu|u1_pc_next</TD>
<TD >62</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor|u1_cpu</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|service_processor</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr2</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram7|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram7</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram6|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram6</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram5|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram5</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram4|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram4</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram3|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram3</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram2|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram2</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram1|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram0|altsyncram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1|localram0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|lr1</TD>
<TD >62</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb5|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb5|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb5</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb4|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb4|pm</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >64</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb4</TD>
<TD >94</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >97</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb3|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb3|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb3</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb2|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb2|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb2</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb1|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb1|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb1</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb0|pm|altsyncram_component|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb0|pm</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|pb0</TD>
<TD >151</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >130</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|out_switch</TD>
<TD >580</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >624</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0|in_switch</TD>
<TD >378</TD>
<TD >205</TD>
<TD >0</TD>
<TD >205</TD>
<TD >784</TD>
<TD >205</TD>
<TD >205</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|ppu0</TD>
<TD >320</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >434</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core|fc</TD>
<TD >80</TD>
<TD >103</TD>
<TD >8</TD>
<TD >103</TD>
<TD >370</TD>
<TD >103</TD>
<TD >103</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|np_core</TD>
<TD >140</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >166</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_regs</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[7].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[6].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[5].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[4].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[3].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[2].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[1].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter|in_arb_queues[0].in_arb_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path|input_arbiter</TD>
<TD >647</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >141</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|user_data_path</TD>
<TD >727</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >738</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo|scfifo_component|auto_generated</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus|pci2net_fifo</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|jtag_bus</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr|hdr_fifo_inst</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|rm_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr|add_hdr_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr|add_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].add_rm_hdr</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_regs</TD>
<TD >53</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i|cpu_dma_queue_main</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[3].cpu_dma_queue_i</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr|hdr_fifo_inst</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|rm_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr|add_hdr_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr|add_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].add_rm_hdr</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_regs</TD>
<TD >53</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i|cpu_dma_queue_main</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[2].cpu_dma_queue_i</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr|hdr_fifo_inst</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|rm_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr|add_hdr_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr|add_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].add_rm_hdr</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_regs</TD>
<TD >53</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i|cpu_dma_queue_main</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[1].cpu_dma_queue_i</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr|hdr_fifo_inst</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|rm_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo|scfifo_component|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr|add_hdr_fifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr|add_hdr</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].add_rm_hdr</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_regs</TD>
<TD >53</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe10</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.tx_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main|cpu_fifos64.rx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i|cpu_dma_queue_main</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|cpu_queues[0].cpu_dma_queue_i</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|mac_grp_regs</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_pkt_sent_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_pkt_stored_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|tx_queue</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_pkt_dropped_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_pkt_good_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_pkt_bad_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|pkt_chk_fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp|rx_queue</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[3].nf2_mac_grp</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|mac_grp_regs</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_pkt_sent_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_pkt_stored_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|tx_queue</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_pkt_dropped_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_pkt_good_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_pkt_bad_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|pkt_chk_fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp|rx_queue</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[2].nf2_mac_grp</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|mac_grp_regs</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_pkt_sent_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_pkt_stored_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|tx_queue</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_pkt_dropped_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_pkt_good_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_pkt_bad_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|pkt_chk_fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp|rx_queue</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[1].nf2_mac_grp</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|mac_grp_regs</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_pkt_sent_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_pkt_stored_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue|tx_fifo_64.gmac_tx_fifo</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|tx_queue</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_pkt_dropped_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_pkt_good_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_pkt_bad_sync</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|pkt_chk_fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue|rx_fifo_64.gmac_rx_fifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp|rx_queue</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core|mac_groups[0].nf2_mac_grp</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|nf2_core</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cpci_heartbeat</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|dma_engine_cntr</TD>
<TD >144</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|dma_engine_alignment</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|dma_engine_pci_xfer</TD>
<TD >148</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|dma_engine_rr_arb</TD>
<TD >27</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|dma_engine_ctrl</TD>
<TD >100</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine|read_fifo</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|dma_engine</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|dma_rx_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master|pci2net_dma_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_dma_bus_master</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reprogram|reprog_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reprogram</TD>
<TD >38</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >17</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo|scfifo_component|auto_generated</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface|cpci_pci2net_fifo</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_iface</TD>
<TD >132</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cnet_reg_access</TD>
<TD >108</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|reg_file</TD>
<TD >188</TD>
<TD >1</TD>
<TD >22</TD>
<TD >1</TD>
<TD >319</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|pcie_i</TD>
<TD >220</TD>
<TD >7</TD>
<TD >3</TD>
<TD >7</TD>
<TD >228</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top|cc</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0|cpci_top</TD>
<TD >115</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >158</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0|ethernet_port_interface_0</TD>
<TD >327</TD>
<TD >11</TD>
<TD >12</TD>
<TD >11</TD>
<TD >301</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >301</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_source_3</TD>
<TD >15</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_source_2</TD>
<TD >15</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_source_1</TD>
<TD >15</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_source</TD>
<TD >15</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_master_1</TD>
<TD >220</TD>
<TD >20</TD>
<TD >56</TD>
<TD >20</TD>
<TD >67</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_master|selecto_nrdv_ethernet_port_interface_0_avalon_master_1_DE4_SOPC_burst_2_upstream_fifo</TD>
<TD >7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_master</TD>
<TD >154</TD>
<TD >8</TD>
<TD >90</TD>
<TD >8</TD>
<TD >67</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_control_port</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_sink_3</TD>
<TD >20</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_sink_2</TD>
<TD >20</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_sink_1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_streaming_sink</TD>
<TD >20</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_slave_1|rdv_fifo_for_DE4_SOPC_burst_1_downstream_to_ethernet_port_interface_0_avalon_slave_1</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_slave_1</TD>
<TD >112</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_slave|rdv_fifo_for_DE4_SOPC_burst_0_downstream_to_ethernet_port_interface_0_avalon_slave</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_ethernet_port_interface_0_avalon_slave</TD>
<TD >112</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|endofpacket_bit_pipe</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|master_FSM</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|write_request_edge_to_pulse</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|read_request_edge_to_pulse</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|slave_FSM</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|write_done_edge_to_pulse</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0|read_done_edge_to_pulse</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0_out</TD>
<TD >47</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_clock_0_in</TD>
<TD >92</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_3</TD>
<TD >115</TD>
<TD >5</TD>
<TD >6</TD>
<TD >5</TD>
<TD >113</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_3_downstream</TD>
<TD >93</TD>
<TD >1</TD>
<TD >40</TD>
<TD >1</TD>
<TD >50</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_3_upstream|rdv_fifo_for_pcie_compiler_0_Rx_Interface_to_DE4_SOPC_burst_3_upstream</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_3_upstream|burstcount_fifo_for_DE4_SOPC_burst_3_upstream</TD>
<TD >17</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_3_upstream</TD>
<TD >126</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2|the_DE4_SOPC_burst_2_fifo_module|DE4_SOPC_burst_2_fifo_module_fifo_ram|lpm_ram_dp_component|sram|ram_block|auto_generated</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2|the_DE4_SOPC_burst_2_fifo_module|DE4_SOPC_burst_2_fifo_module_fifo_ram</TD>
<TD >87</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2|the_DE4_SOPC_burst_2_fifo_module</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2</TD>
<TD >206</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >211</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2_downstream</TD>
<TD >182</TD>
<TD >1</TD>
<TD >86</TD>
<TD >1</TD>
<TD >93</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2_upstream|rdv_fifo_for_ethernet_port_interface_0_avalon_master_to_DE4_SOPC_burst_2_upstream</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2_upstream|burstcount_fifo_for_DE4_SOPC_burst_2_upstream</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_2_upstream</TD>
<TD >150</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >209</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_1</TD>
<TD >145</TD>
<TD >5</TD>
<TD >6</TD>
<TD >5</TD>
<TD >143</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_1_downstream</TD>
<TD >109</TD>
<TD >1</TD>
<TD >41</TD>
<TD >1</TD>
<TD >65</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_1_upstream|rdv_fifo_for_pcie_compiler_0_Rx_Interface_to_DE4_SOPC_burst_1_upstream</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_1_upstream|burstcount_fifo_for_DE4_SOPC_burst_1_upstream</TD>
<TD >17</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_1_upstream</TD>
<TD >126</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >152</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_0</TD>
<TD >145</TD>
<TD >5</TD>
<TD >6</TD>
<TD >5</TD>
<TD >143</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_0_downstream</TD>
<TD >109</TD>
<TD >1</TD>
<TD >41</TD>
<TD >1</TD>
<TD >65</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_0_upstream|rdv_fifo_for_pcie_compiler_0_Rx_Interface_to_DE4_SOPC_burst_0_upstream</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_0_upstream|burstcount_fifo_for_DE4_SOPC_burst_0_upstream</TD>
<TD >17</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >12</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST|the_DE4_SOPC_burst_0_upstream</TD>
<TD >126</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >152</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SOPC_INST</TD>
<TD >83</TD>
<TD >42</TD>
<TD >0</TD>
<TD >42</TD>
<TD >73</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio|state_mc_decode|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio|state_mc_counter|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio|state_mc_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio|rd_data_output_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio|pre_amble_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component|dprio</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p_component</TD>
<TD >19</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >altgx_reconfig_inst</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reconfig_pll_inst|altpll_component|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reconfig_pll_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >net_gen_reset_n</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >system_gen_reset_n</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_125_ins|altpll_component|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_125_ins</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ext_pll_ctrl_Inst</TD>
<TD >15</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >2</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
