// Seed: 2292721062
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 module_0,
    input wand id_5,
    output wor id_6,
    output wor id_7,
    input wand id_8,
    input tri1 id_9,
    output wor id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13
    , id_26,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    output tri id_18,
    output uwire id_19,
    input supply0 id_20,
    output supply0 id_21,
    output supply1 id_22,
    output supply0 id_23,
    output tri1 id_24
);
  assign id_22 = id_3;
  wire id_27;
  wire id_28, id_29, id_30, id_31;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wand id_7
);
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_3,
      id_7,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_6,
      id_3,
      id_6,
      id_2,
      id_6,
      id_1,
      id_4,
      id_2,
      id_4,
      id_7,
      id_7,
      id_0
  );
endmodule
