## Hi! This is Dharaneshwar Sasidharan

I am passionate about building real-world projects as well as learning and working with new technologies in digital design.  
This GitHub profile showcases my projects, skills, and learning journey.

üéì MSc Microelectronics & Microsystems at TU Hamburg  
üíª FPGA | Embedded Systems | Digital Design Engineer  
üìç Hamburg, Germany

## üîß Skills & Technologies
- **Programming:** C Programming, Python, Verilog, TCL Scripting, Bash, VHDL (Beginner level)
- **Toolchains:** Vivado, OSS-CAD-SUITE
- **FPGA Platform:** Lattice iCE40 (HX8K, UP5K), Xilinx Artix-7
- **Interfaces:** UART, I2C, SPI, VGA
- **Tools:** Git, Linux

## üìÇ Active Projects

## üìÇ Completed Projects

<img align="right" width="300" src="https://github.com/user-attachments/assets/c7f4956a-9c95-403d-99cd-c96e87591857" alt="ADXL345 Project">

### Digital FIR Filter design in Lattice iCE40UP5k FPGA

### ADXL345 IMU with Lattice iCE40HX8K FPGA
Real-time gesture recognition system using ADXL345 accelerometer and Lattice FPGA. Implemented a custom SPI controller, FIFO buffering, digital filtering (4-sample sliding window), and direction mapping with UART output. Overcame challenges in axis alignment and buffer management.

Tech Stack: Verilog | SPI | UART | Digital Signal Processing | Lattice iCE40HX8K | Yosys | Iverilog 

### [ADXL345 IMU with Lattice FPGA](https://github.com/Dharanesh07/Projects/tree/main/ADXL345-IMU-with-Lattice-FPGA)

<img align="right" width="300" src="images/adxl345-demo.png" alt="ADXL345 Project">

Real-time gesture recognition system using ADXL345 accelerometer and Lattice FPGA. Implements custom SPI controller, FIFO buffering, digital filtering (4-sample sliding window), and direction mapping with UART output. Overcame challenges in axis alignment, buffer management, and real-time debugging.

**Tech Stack:** Verilog | SPI | UART | Digital Signal Processing | Lattice iCE40

<br clear="right"/>

### LORA Mobile phone
