:tabs-sync-option:

<%= anchor_for_udb_doc_inst(inst.name) %>
= <%= inst.name %>

*<%= inst.long_name %>*

This instruction is defined by:

<%= inst.defined_by_condition.to_asciidoc %>

This instruction is included in the following profiles:

<%- design.arch.profiles.each do |profile| -%>
<%-   presence = profile.instruction_presence_obj(inst.name) -%>
<%-   unless presence.nil? -%>
<%-     if presence.mandatory? -%>
* <%= profile.marketing_name %> (Mandatory)
<%-     elsif presence.optional? -%>
* <%= profile.marketing_name %> (Optional)
<%-     end # if -%>
<%-   end # unless -%>
<%- end # do -%>

== Encoding

<%- if inst.multi_encoding? -%>
[NOTE]
This instruction has different encodings in RV32 and RV64.

[tabs]
====
RV32::
+
[wavedrom, ,svg,subs='attributes',width="100%"]
....
<%= JSON.dump inst.wavedrom_desc(32) %>
....

RV64::
+
[wavedrom, ,svg,subs='attributes',width="100%"]
....
<%= JSON.dump inst.wavedrom_desc(64) %>
....
====
<%- else -%>
[wavedrom, ,svg,subs='attributes',width="100%"]
....
<%= JSON.dump inst.wavedrom_desc(inst.base.nil? ? 32 : inst.base) %>
....
<%- end -%>

== Assembly format

`<%= inst.name %> <%= inst.assembly.gsub('x', 'r') %>`

== Synopsis

<%- if inst.data_independent_timing? -%>
[IMPORTANT]
This instruction must have data-independent timing when extension `Zkt` is enabled.
<%- end -%>

<%= inst.description %>

== Access
[cols="^,^,^,^,^"]
|===
| M | HS | U | VS | VU

| [.access-always]#Always#
| [.access-<%=inst.access['s']%>]#<%= inst.access['s'].capitalize %>#
| [.access-<%=inst.access['u']%>]#<%= inst.access['u'].capitalize %>#
| [.access-<%=inst.access['vs']%>]#<%= inst.access['vs'].capitalize %>#
| [.access-<%=inst.access['vu']%>]#<%= inst.access['vu'].capitalize %>#
|===

<%- if inst.access_detail? -%>
<%= inst.access_detail %>
<%- end -%>

== Decode Variables

<%- if inst.multi_encoding? -%>
[tabs]
====
RV32::
+
[source,idl]
----
<%- inst.decode_variables(32).each do |d| -%>
<%= d.sext? ? 'signed ' : '' %>Bits<<%= d.size %>> <%= d.name %> = <%= d.extract %>;
<%- end -%>
----

RV64::
+
[source,idl]
----
<%- inst.decode_variables(64).each do |d| -%>
<%= d.sext? ? 'signed ' : '' %>Bits<<%= d.size %>> <%= d.name %> = <%= d.extract %>;
<%- end -%>
----
====
<%- else -%>
[source,idl]
----
<%- inst.decode_variables(inst.base.nil? ? 32 : inst.base).each do |d| -%>
<%= d.sext? ? 'signed ' : '' %>Bits<<%= d.size %>> <%= d.name %> = <%= d.extract %>;
<%- end -%>
----
<%- end -%>

== Execution

[tabs]
====
<%- if inst.key?("operation()") -%>
IDL::
+
[source,idl,subs="specialchars,macros"]
----
<%= inst.operation_ast(design.symtab).gen_adoc %>
----
<%- end -%>

<%- if inst.key?("sail()") -%>
Sail::
+
[source,sail]
----
<%= inst["sail()"] %>
----
<%- end -%>
====

<% exception_list = inst.reachable_exceptions_str(design.symtab, 64) -%>
<%- unless exception_list.empty? -%>
== Exceptions

This instruction may result in the following synchronous exceptions:

  <%- exception_list.sort.each do |etype| -%>
  * <%= etype %>
  <%- end -%>

<%- end -%>
