{"Title": "Chip-Chat: Challenges and Opportunities in Conversational Hardware Design", "Doi": "10.1109/MLCAD58807.2023.10299874", "Authors": ["j. blocklove", "s. garg", "r. karri", "h. pearce"], "Key Words": ["hardware design", "cad", "llm"], "Abstract": "modern hardware design starts with specifications provided in natural language. these are then translated by hardware engineers into appropriate hardware description languages  hdls  such as verilog before synthesizing circuit elements. automating this translation could reduce sources of human error from the engineering process. but it is only recently that artificial intelligence  ai  has demonstrated capabilities for machine based end to end design translations. commercially available instruction tuned large language models  llms  such as openai\u201a\u00e4\u00f4s chatgpt and google\u201a\u00e4\u00f4s bard claim to be able to produce code in a variety of programming languages  but studies examining them for hardware are still lacking. in this work we thus explore the challenges faced and opportunities presented when leveraging these recent advances in llms for hardware design. given that these \u201a\u00e4\u00f2conversational\u201a\u00e4\u00f4 llms perform best when used interactively we perform a case study where a hardware engineer co architects a novel 8 bit accumulator based microprocessor architecture with the llm according to real world hardware constraints. we then sent the processor to tapeout in a skywater 130nm shuttle meaning that this \u201a\u00e4\u00f2chip chat\u201a\u00e4\u00f4 resulted in what we believe to be the world\u201a\u00e4\u00f4s first wholly ai written hdl for tapeout.", "Pub Date": "2023-10-31"}