#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ba93e105e30 .scope module, "tb_register_file" "tb_register_file" 2 1;
 .timescale 0 0;
v0x5ba93e120580_0 .var "clk", 0 0;
v0x5ba93e120640_0 .net "read_data_1", 31 0, L_0x5ba93e131030;  1 drivers
v0x5ba93e1206e0_0 .net "read_data_2", 31 0, L_0x5ba93e1315f0;  1 drivers
v0x5ba93e1207e0_0 .var "read_reg_1", 4 0;
v0x5ba93e1208b0_0 .var "read_reg_2", 4 0;
v0x5ba93e120950_0 .var "reg_write", 0 0;
v0x5ba93e120a20_0 .var "rst_n", 0 0;
v0x5ba93e120af0_0 .var "write_data", 31 0;
v0x5ba93e120bc0_0 .var "write_reg", 4 0;
S_0x5ba93e105fc0 .scope module, "uut" "register_file" 2 7, 3 1 0, S_0x5ba93e105e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "read_reg_1";
    .port_info 3 /INPUT 5 "read_reg_2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x7411f1ed0018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5ba93e0f7230_0 .net/2u *"_ivl_0", 4 0, L_0x7411f1ed0018;  1 drivers
L_0x7411f1ed00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ba93e11f290_0 .net *"_ivl_11", 1 0, L_0x7411f1ed00a8;  1 drivers
L_0x7411f1ed00f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5ba93e11f370_0 .net/2u *"_ivl_14", 4 0, L_0x7411f1ed00f0;  1 drivers
v0x5ba93e11f430_0 .net *"_ivl_16", 0 0, L_0x5ba93e131240;  1 drivers
L_0x7411f1ed0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba93e11f4f0_0 .net/2u *"_ivl_18", 31 0, L_0x7411f1ed0138;  1 drivers
v0x5ba93e11f620_0 .net *"_ivl_2", 0 0, L_0x5ba93e120cc0;  1 drivers
v0x5ba93e11f6e0_0 .net *"_ivl_20", 31 0, L_0x5ba93e1313d0;  1 drivers
v0x5ba93e11f7c0_0 .net *"_ivl_22", 6 0, L_0x5ba93e1314b0;  1 drivers
L_0x7411f1ed0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ba93e11f8a0_0 .net *"_ivl_25", 1 0, L_0x7411f1ed0180;  1 drivers
L_0x7411f1ed0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba93e11f980_0 .net/2u *"_ivl_4", 31 0, L_0x7411f1ed0060;  1 drivers
v0x5ba93e11fa60_0 .net *"_ivl_6", 31 0, L_0x5ba93e130df0;  1 drivers
v0x5ba93e11fb40_0 .net *"_ivl_8", 6 0, L_0x5ba93e130ef0;  1 drivers
v0x5ba93e11fc20_0 .net "clk", 0 0, v0x5ba93e120580_0;  1 drivers
v0x5ba93e11fce0_0 .net "read_data_1", 31 0, L_0x5ba93e131030;  alias, 1 drivers
v0x5ba93e11fdc0_0 .net "read_data_2", 31 0, L_0x5ba93e1315f0;  alias, 1 drivers
v0x5ba93e11fea0_0 .net "read_reg_1", 4 0, v0x5ba93e1207e0_0;  1 drivers
v0x5ba93e11ff80_0 .net "read_reg_2", 4 0, v0x5ba93e1208b0_0;  1 drivers
v0x5ba93e120060_0 .net "reg_write", 0 0, v0x5ba93e120950_0;  1 drivers
v0x5ba93e120120 .array "registers", 0 31, 31 0;
v0x5ba93e1201e0_0 .net "rst_n", 0 0, v0x5ba93e120a20_0;  1 drivers
v0x5ba93e1202a0_0 .net "write_data", 31 0, v0x5ba93e120af0_0;  1 drivers
v0x5ba93e120380_0 .net "write_reg", 4 0, v0x5ba93e120bc0_0;  1 drivers
E_0x5ba93e103230 .event posedge, v0x5ba93e11fc20_0;
L_0x5ba93e120cc0 .cmp/eq 5, v0x5ba93e1207e0_0, L_0x7411f1ed0018;
L_0x5ba93e130df0 .array/port v0x5ba93e120120, L_0x5ba93e130ef0;
L_0x5ba93e130ef0 .concat [ 5 2 0 0], v0x5ba93e1207e0_0, L_0x7411f1ed00a8;
L_0x5ba93e131030 .functor MUXZ 32, L_0x5ba93e130df0, L_0x7411f1ed0060, L_0x5ba93e120cc0, C4<>;
L_0x5ba93e131240 .cmp/eq 5, v0x5ba93e1208b0_0, L_0x7411f1ed00f0;
L_0x5ba93e1313d0 .array/port v0x5ba93e120120, L_0x5ba93e1314b0;
L_0x5ba93e1314b0 .concat [ 5 2 0 0], v0x5ba93e1208b0_0, L_0x7411f1ed0180;
L_0x5ba93e1315f0 .functor MUXZ 32, L_0x5ba93e1313d0, L_0x7411f1ed0138, L_0x5ba93e131240, C4<>;
    .scope S_0x5ba93e105fc0;
T_0 ;
    %wait E_0x5ba93e103230;
    %load/vec4 v0x5ba93e120060_0;
    %load/vec4 v0x5ba93e120380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5ba93e1202a0_0;
    %load/vec4 v0x5ba93e120380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ba93e120120, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ba93e105e30;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x5ba93e120580_0;
    %inv;
    %store/vec4 v0x5ba93e120580_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ba93e105e30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba93e120580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba93e120a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba93e120950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ba93e120a20_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5ba93e120bc0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5ba93e120af0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ba93e120950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba93e120950_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5ba93e1207e0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 23 "$display", "Reg1 = %h (expected DEADBEEF)", v0x5ba93e120640_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ba93e120bc0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5ba93e120af0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ba93e120950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba93e120950_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ba93e1207e0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Reg0 = %h (expected 00000000)", v0x5ba93e120640_0 {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_register_file.v";
    "register_file.v";
