
Insudose.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bb80  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0801bcc0  0801bcc0  0001ccc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801c49c  0801c49c  0001d49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801c4a4  0801c4a4  0001d4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801c4a8  0801c4a8  0001d4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000308  20000008  0801c4ac  0001e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000310  0801c7b4  0001e310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000348  0801c7e9  0001e348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000114d0  2000035c  0801c7fa  0001e35c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001182c  0801c7fa  0001e82c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001fa67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00020000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00020000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0801c7fa  0001f1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00042e12  00000000  00000000  0001fa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000a309  00000000  00000000  000628a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000039b8  00000000  00000000  0006cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002bbb  00000000  00000000  00070570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000391dd  00000000  00000000  0007312b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0004eeea  00000000  00000000  000ac308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011225b  00000000  00000000  000fb1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020d44d  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ff80  00000000  00000000  0020d490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000070  00000000  00000000  0021d410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000035c 	.word	0x2000035c
 800015c:	00000000 	.word	0x00000000
 8000160:	0801bca8 	.word	0x0801bca8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000360 	.word	0x20000360
 800017c:	0801bca8 	.word	0x0801bca8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b92:	463b      	mov	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
 8000ba0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ba2:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000ba4:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <MX_ADC1_Init+0xc0>)
 8000ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bba:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 8000bc6:	4b20      	ldr	r3, [pc, #128]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c02:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c04:	f003 fac0 	bl	8004188 <HAL_ADC_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000c0e:	f001 ff35 	bl	8002a7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_ADC1_Init+0xc4>)
 8000c14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c16:	2306      	movs	r3, #6
 8000c18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1e:	237f      	movs	r3, #127	@ 0x7f
 8000c20:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c22:	2304      	movs	r3, #4
 8000c24:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c30:	f003 fdd0 	bl	80047d4 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c3a:	f001 ff1f 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000378 	.word	0x20000378
 8000c4c:	50040000 	.word	0x50040000
 8000c50:	19200040 	.word	0x19200040

08000c54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <HAL_ADC_MspInit+0x54>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d113      	bne.n	8000c9e <HAL_ADC_MspInit+0x4a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c76:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c7a:	f7ff ff6d 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff ff6a 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = BATT_Pin;
 8000c84:	2302      	movs	r3, #2
 8000c86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATT_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 030c 	add.w	r3, r7, #12
 8000c94:	4619      	mov	r1, r3
 8000c96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9a:	f004 fe9d 	bl	80059d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3720      	adds	r7, #32
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	50040000 	.word	0x50040000

08000cac <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b088      	sub	sp, #32
 8000cb0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <APPD_EnableCPU2+0x34>)
 8000cb4:	1d3c      	adds	r4, r7, #4
 8000cb6:	461d      	mov	r5, r3
 8000cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc0:	c403      	stmia	r4!, {r0, r1}
 8000cc2:	8022      	strh	r2, [r4, #0]
 8000cc4:	3402      	adds	r4, #2
 8000cc6:	0c13      	lsrs	r3, r2, #16
 8000cc8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000cca:	f013 f8d9 	bl	8013e80 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f012 fb66 	bl	80133a2 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000cd6:	bf00      	nop
}
 8000cd8:	3720      	adds	r7, #32
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	0801bcc0 	.word	0x0801bcc0

08000ce4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000cec:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cf2:	f023 0207 	bic.w	r2, r3, #7
 8000cf6:	4905      	ldr	r1, [pc, #20]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	58000400 	.word	0x58000400

08000d10 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000d18:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d1a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000d1e:	4905      	ldr	r1, [pc, #20]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	58000800 	.word	0x58000800

08000d38 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d44:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000d46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000d4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d52:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	cafecafe 	.word	0xcafecafe

08000d74 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000d86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	608b      	str	r3, [r1, #8]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <LL_DBGMCU_GetDeviceID+0x18>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e0042000 	.word	0xe0042000

08000db8 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000dbc:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <LL_DBGMCU_GetRevisionID+0x18>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	0c1b      	lsrs	r3, r3, #16
 8000dc2:	b29b      	uxth	r3, r3
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e0042000 	.word	0xe0042000

08000dd4 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dde:	f023 0304 	bic.w	r3, r3, #4
 8000de2:	6113      	str	r3, [r2, #16]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	22ff      	movs	r2, #255	@ 0xff
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	22ca      	movs	r2, #202	@ 0xca
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2253      	movs	r2, #83	@ 0x53
 8000e20:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f023 0207 	bic.w	r2, r3, #7
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	431a      	orrs	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	609a      	str	r2, [r3, #8]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <MX_APPE_Config+0x18>)
 8000e5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e5e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000e60:	f000 f824 	bl	8000eac <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000e64:	f000 f829 	bl	8000eba <Config_HSE>

  return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	58004000 	.word	0x58004000

08000e70 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000e74:	f000 f835 	bl	8000ee2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000e78:	f000 f84e 	bl	8000f18 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000e7c:	4903      	ldr	r1, [pc, #12]	@ (8000e8c <MX_APPE_Init+0x1c>)
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fe34 	bl	8001aec <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000e84:	f000 f856 	bl	8000f34 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000e88:	bf00      	nop
}
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000588 	.word	0x20000588

08000e90 <Init_Smps>:

void Init_Smps(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000e94:	bf00      	nop
}
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <Init_Exti>:

void Init_Exti(void)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000ea2:	2050      	movs	r0, #80	@ 0x50
 8000ea4:	f7ff ff34 	bl	8000d10 <LL_EXTI_EnableIT_32_63>

  return;
 8000ea8:	bf00      	nop
}
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000eb0:	bf00      	nop
}
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f013 f871 	bl	8013fa8 <OTP_Read>
 8000ec6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d005      	beq.n	8000eda <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	799b      	ldrb	r3, [r3, #6]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff30 	bl	8000d38 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
}
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <System_Init>:

static void System_Init(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
  Init_Smps();
 8000ee6:	f7ff ffd3 	bl	8000e90 <Init_Smps>

  Init_Exti();
 8000eea:	f7ff ffd8 	bl	8000e9e <Init_Exti>

  Init_Rtc();
 8000eee:	f000 f803 	bl	8000ef8 <Init_Rtc>

  return;
 8000ef2:	bf00      	nop
}
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <Init_Rtc+0x1c>)
 8000efe:	f7ff ff86 	bl	8000e0e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000f02:	2100      	movs	r1, #0
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f06:	f7ff ff92 	bl	8000e2e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000f0a:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f0c:	f7ff ff72 	bl	8000df4 <LL_RTC_EnableWriteProtection>

  return;
 8000f10:	bf00      	nop
}
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40002800 	.word	0x40002800

08000f18 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000f1c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000f20:	f7ff ff28 	bl	8000d74 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000f24:	f017 fd52 	bl	80189cc <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000f28:	2004      	movs	r0, #4
 8000f2a:	f7ff fedb 	bl	8000ce4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000f2e:	bf00      	nop
}
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000f3a:	f012 fde7 	bl	8013b0c <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000f3e:	4a11      	ldr	r2, [pc, #68]	@ (8000f84 <appe_Tl_Init+0x50>)
 8000f40:	2100      	movs	r1, #0
 8000f42:	2004      	movs	r0, #4
 8000f44:	f017 ff06 	bl	8018d54 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <appe_Tl_Init+0x54>)
 8000f4a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <appe_Tl_Init+0x58>)
 8000f4e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000f50:	463b      	mov	r3, r7
 8000f52:	4619      	mov	r1, r3
 8000f54:	480e      	ldr	r0, [pc, #56]	@ (8000f90 <appe_Tl_Init+0x5c>)
 8000f56:	f012 fc9b 	bl	8013890 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <appe_Tl_Init+0x60>)
 8000f5c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <appe_Tl_Init+0x64>)
 8000f60:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <appe_Tl_Init+0x68>)
 8000f64:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000f66:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000f6a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000f6c:	f107 0308 	add.w	r3, r7, #8
 8000f70:	4618      	mov	r0, r3
 8000f72:	f012 ff11 	bl	8013d98 <TL_MM_Init>

  TL_Enable();
 8000f76:	f012 fdc3 	bl	8013b00 <TL_Enable>

  return;
 8000f7a:	bf00      	nop
}
 8000f7c:	3720      	adds	r7, #32
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	080138c9 	.word	0x080138c9
 8000f88:	20030734 	.word	0x20030734
 8000f8c:	08000fa1 	.word	0x08000fa1
 8000f90:	08000fb9 	.word	0x08000fb9
 8000f94:	2003094c 	.word	0x2003094c
 8000f98:	20030840 	.word	0x20030840
 8000f9c:	200301f8 	.word	0x200301f8

08000fa0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000faa:	bf00      	nop
}
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
	...

08000fb8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	330b      	adds	r3, #11
 8000fc6:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	d81f      	bhi.n	8001016 <APPE_SysUserEvtRx+0x5e>
 8000fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fdc <APPE_SysUserEvtRx+0x24>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08000ffd 	.word	0x08000ffd
 8000fe0:	0800100f 	.word	0x0800100f
 8000fe4:	08001017 	.word	0x08001017
 8000fe8:	08001017 	.word	0x08001017
 8000fec:	08001017 	.word	0x08001017
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001017 	.word	0x08001017
 8000ff8:	08001017 	.word	0x08001017
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4618      	mov	r0, r3
 8001002:	f012 f9fb 	bl	80133fc <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f81b 	bl	8001042 <APPE_SysEvtReadyProcessing>
    break;
 800100c:	e004      	b.n	8001018 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f806 	bl	8001020 <APPE_SysEvtError>
    break;
 8001014:	e000      	b.n	8001018 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8001016:	bf00      	nop
  }

  return;
 8001018:	bf00      	nop
}
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	330b      	adds	r3, #11
 800102e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3302      	adds	r3, #2
 8001034:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001036:	bf00      	nop
}
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b08a      	sub	sp, #40	@ 0x28
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800105c:	2300      	movs	r3, #0
 800105e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	330b      	adds	r3, #11
 8001066:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	3302      	adds	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d11d      	bne.n	80010b2 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001076:	f7ff fe19 	bl	8000cac <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800107a:	230f      	movs	r3, #15
 800107c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800107e:	237f      	movs	r3, #127	@ 0x7f
 8001080:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001082:	f7ff fe99 	bl	8000db8 <LL_DBGMCU_GetRevisionID>
 8001086:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	b29b      	uxth	r3, r3
 800108c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800108e:	f7ff fe85 	bl	8000d9c <LL_DBGMCU_GetDeviceID>
 8001092:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001094:	6a3b      	ldr	r3, [r7, #32]
 8001096:	b29b      	uxth	r3, r3
 8001098:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4618      	mov	r0, r3
 80010a0:	f012 f996 	bl	80133d0 <SHCI_C2_Config>

    APP_BLE_Init();
 80010a4:	f016 f876 	bl	8017194 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2001      	movs	r0, #1
 80010ac:	f017 fca0 	bl	80189f0 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80010b0:	e007      	b.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d103      	bne.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
  return;
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
}
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b084      	sub	sp, #16
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d2:	f002 fd47 	bl	8003b64 <HAL_GetTick>
 80010d6:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e2:	d00a      	beq.n	80010fa <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80010e4:	f002 fd56 	bl	8003b94 <HAL_GetTickFreq>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010f2:	e002      	b.n	80010fa <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80010f4:	f7ff fe6e 	bl	8000dd4 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80010f8:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	f002 fd33 	bl	8003b64 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	429a      	cmp	r2, r3
 8001108:	d8f4      	bhi.n	80010f4 <HAL_Delay+0x2a>
  }
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f017 fc98 	bl	8018a50 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001128:	bf00      	nop
}
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800113a:	2100      	movs	r1, #0
 800113c:	2004      	movs	r0, #4
 800113e:	f017 fe2b 	bl	8018d98 <UTIL_SEQ_SetTask>
  return;
 8001142:	bf00      	nop
}
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001152:	2002      	movs	r0, #2
 8001154:	f017 fe8c 	bl	8018e70 <UTIL_SEQ_SetEvt>
  return;
 8001158:	bf00      	nop
}
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001168:	2002      	movs	r0, #2
 800116a:	f017 fea1 	bl	8018eb0 <UTIL_SEQ_WaitEvt>
  return;
 800116e:	bf00      	nop
}
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LL_AHB2_GRP1_EnableClock>:
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800117e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001182:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001184:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4313      	orrs	r3, r2
 800118c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001192:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4013      	ands	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ffda 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2002      	movs	r0, #2
 80011c4:	f7ff ffd7 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	2001      	movs	r0, #1
 80011ca:	f7ff ffd4 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ce:	2010      	movs	r0, #16
 80011d0:	f7ff ffd1 	bl	8001176 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f248 0190 	movw	r1, #32912	@ 0x8090
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f004 fe61 	bl	8005ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 80011e2:	2200      	movs	r2, #0
 80011e4:	2179      	movs	r1, #121	@ 0x79
 80011e6:	4835      	ldr	r0, [pc, #212]	@ (80012bc <MX_GPIO_Init+0x114>)
 80011e8:	f004 fe5c 	bl	8005ea4 <HAL_GPIO_WritePin>
                          |D_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ENT_Pin DOSE_Pin */
  GPIO_InitStruct.Pin = ENT_Pin|DOSE_Pin;
 80011ec:	2305      	movs	r3, #5
 80011ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4619      	mov	r1, r3
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001202:	f004 fbe9 	bl	80059d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PW_TMP_Pin PW_MIC_Pin D_CS_Pin */
  GPIO_InitStruct.Pin = PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin;
 8001206:	f248 0390 	movw	r3, #32912	@ 0x8090
 800120a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001220:	f004 fbda 	bl	80059d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_Pin LIST_Pin */
  GPIO_InitStruct.Pin = ESC_Pin|LIST_Pin;
 8001224:	2360      	movs	r3, #96	@ 0x60
 8001226:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122c:	2301      	movs	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f004 fbce 	bl	80059d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CEN_Pin D_SCLK_Pin D_DC_Pin D_MOSI_Pin
                           D_RST_Pin */
  GPIO_InitStruct.Pin = CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 800123c:	2379      	movs	r3, #121	@ 0x79
 800123e:	607b      	str	r3, [r7, #4]
                          |D_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	4619      	mov	r1, r3
 8001250:	481a      	ldr	r0, [pc, #104]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001252:	f004 fbc1 	bl	80059d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_I_Pin */
  GPIO_InitStruct.Pin = USB_I_Pin;
 8001256:	2310      	movs	r3, #16
 8001258:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800125a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800125e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(USB_I_GPIO_Port, &GPIO_InitStruct);
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4619      	mov	r1, r3
 8001268:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <MX_GPIO_Init+0x118>)
 800126a:	f004 fbb5 	bl	80059d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : D_BUSY_Pin */
  GPIO_InitStruct.Pin = D_BUSY_Pin;
 800126e:	2380      	movs	r3, #128	@ 0x80
 8001270:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(D_BUSY_GPIO_Port, &GPIO_InitStruct);
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001280:	f004 fbaa 	bl	80059d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2100      	movs	r1, #0
 8001288:	2006      	movs	r0, #6
 800128a:	f004 fb46 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800128e:	2006      	movs	r0, #6
 8001290:	f004 fb5d 	bl	800594e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2100      	movs	r1, #0
 8001298:	2008      	movs	r0, #8
 800129a:	f004 fb3e 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800129e:	2008      	movs	r0, #8
 80012a0:	f004 fb55 	bl	800594e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	200a      	movs	r0, #10
 80012aa:	f004 fb36 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012ae:	200a      	movs	r0, #10
 80012b0:	f004 fb4d 	bl	800594e <HAL_NVIC_EnableIRQ>

}
 80012b4:	bf00      	nop
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	48000400 	.word	0x48000400
 80012c0:	48001000 	.word	0x48001000

080012c4 <LL_EXTI_EnableIT_0_31>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80012d2:	4905      	ldr	r1, [pc, #20]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	58000800 	.word	0x58000800

080012ec <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4904      	ldr	r1, [pc, #16]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]

}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	58000800 	.word	0x58000800

08001310 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001316:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800131a:	b29b      	uxth	r3, r3
 800131c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001322:	b29b      	uxth	r3, r3
 8001324:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001326:	e005      	b.n	8001334 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <ReadRtcSsrValue+0x3c>)
 800132e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001330:	b29b      	uxth	r3, r3
 8001332:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d1f5      	bne.n	8001328 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800133c:	683b      	ldr	r3, [r7, #0]
}
 800133e:	4618      	mov	r0, r3
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40002800 	.word	0x40002800

08001350 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001360:	79ba      	ldrb	r2, [r7, #6]
 8001362:	491d      	ldr	r1, [pc, #116]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	440b      	add	r3, r1
 800136e:	3315      	adds	r3, #21
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	2b06      	cmp	r3, #6
 8001378:	d009      	beq.n	800138e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	4916      	ldr	r1, [pc, #88]	@ (80013d8 <LinkTimerAfter+0x88>)
 800137e:	4613      	mov	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	440b      	add	r3, r1
 8001388:	3314      	adds	r3, #20
 800138a:	79fa      	ldrb	r2, [r7, #7]
 800138c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	4911      	ldr	r1, [pc, #68]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	440b      	add	r3, r1
 800139c:	3315      	adds	r3, #21
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80013a2:	79fa      	ldrb	r2, [r7, #7]
 80013a4:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	440b      	add	r3, r1
 80013b0:	3314      	adds	r3, #20
 80013b2:	79ba      	ldrb	r2, [r7, #6]
 80013b4:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80013b6:	79ba      	ldrb	r2, [r7, #6]
 80013b8:	4907      	ldr	r1, [pc, #28]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	4413      	add	r3, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	440b      	add	r3, r1
 80013c4:	3315      	adds	r3, #21
 80013c6:	79fa      	ldrb	r2, [r7, #7]
 80013c8:	701a      	strb	r2, [r3, #0]

  return;
 80013ca:	bf00      	nop
}
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200003dc 	.word	0x200003dc

080013dc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80013ec:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <LinkTimerBefore+0xb8>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	79ba      	ldrb	r2, [r7, #6]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d032      	beq.n	800145e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80013f8:	79ba      	ldrb	r2, [r7, #6]
 80013fa:	4927      	ldr	r1, [pc, #156]	@ (8001498 <LinkTimerBefore+0xbc>)
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	440b      	add	r3, r1
 8001406:	3314      	adds	r3, #20
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800140c:	7bfa      	ldrb	r2, [r7, #15]
 800140e:	4922      	ldr	r1, [pc, #136]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	440b      	add	r3, r1
 800141a:	3315      	adds	r3, #21
 800141c:	79fa      	ldrb	r2, [r7, #7]
 800141e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	491d      	ldr	r1, [pc, #116]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	440b      	add	r3, r1
 800142e:	3315      	adds	r3, #21
 8001430:	79ba      	ldrb	r2, [r7, #6]
 8001432:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001434:	79fa      	ldrb	r2, [r7, #7]
 8001436:	4918      	ldr	r1, [pc, #96]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3314      	adds	r3, #20
 8001444:	7bfa      	ldrb	r2, [r7, #15]
 8001446:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001448:	79ba      	ldrb	r2, [r7, #6]
 800144a:	4913      	ldr	r1, [pc, #76]	@ (8001498 <LinkTimerBefore+0xbc>)
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	440b      	add	r3, r1
 8001456:	3314      	adds	r3, #20
 8001458:	79fa      	ldrb	r2, [r7, #7]
 800145a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 800145c:	e014      	b.n	8001488 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	490d      	ldr	r1, [pc, #52]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001462:	4613      	mov	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	4413      	add	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	440b      	add	r3, r1
 800146c:	3315      	adds	r3, #21
 800146e:	79ba      	ldrb	r2, [r7, #6]
 8001470:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001472:	79ba      	ldrb	r2, [r7, #6]
 8001474:	4908      	ldr	r1, [pc, #32]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001476:	4613      	mov	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	440b      	add	r3, r1
 8001480:	3314      	adds	r3, #20
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	701a      	strb	r2, [r3, #0]
  return;
 8001486:	bf00      	nop
}
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000046c 	.word	0x2000046c
 8001498:	200003dc 	.word	0x200003dc

0800149c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80014a6:	4b4e      	ldr	r3, [pc, #312]	@ (80015e0 <linkTimer+0x144>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b06      	cmp	r3, #6
 80014ae:	d118      	bne.n	80014e2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80014b0:	4b4b      	ldr	r3, [pc, #300]	@ (80015e0 <linkTimer+0x144>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4b4b      	ldr	r3, [pc, #300]	@ (80015e4 <linkTimer+0x148>)
 80014b8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80014ba:	4a49      	ldr	r2, [pc, #292]	@ (80015e0 <linkTimer+0x144>)
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	4949      	ldr	r1, [pc, #292]	@ (80015e8 <linkTimer+0x14c>)
 80014c4:	4613      	mov	r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3315      	adds	r3, #21
 80014d0:	2206      	movs	r2, #6
 80014d2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80014d4:	4b45      	ldr	r3, [pc, #276]	@ (80015ec <linkTimer+0x150>)
 80014d6:	f04f 32ff 	mov.w	r2, #4294967295
 80014da:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	81fb      	strh	r3, [r7, #14]
 80014e0:	e078      	b.n	80015d4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80014e2:	f000 f909 	bl	80016f8 <ReturnTimeElapsed>
 80014e6:	4603      	mov	r3, r0
 80014e8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	493e      	ldr	r1, [pc, #248]	@ (80015e8 <linkTimer+0x14c>)
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	440b      	add	r3, r1
 80014f8:	3308      	adds	r3, #8
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	89fb      	ldrh	r3, [r7, #14]
 80014fe:	79fa      	ldrb	r2, [r7, #7]
 8001500:	4419      	add	r1, r3
 8001502:	4839      	ldr	r0, [pc, #228]	@ (80015e8 <linkTimer+0x14c>)
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4403      	add	r3, r0
 800150e:	3308      	adds	r3, #8
 8001510:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	4934      	ldr	r1, [pc, #208]	@ (80015e8 <linkTimer+0x14c>)
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	440b      	add	r3, r1
 8001520:	3308      	adds	r3, #8
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001526:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <linkTimer+0x144>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	4a2e      	ldr	r2, [pc, #184]	@ (80015e8 <linkTimer+0x14c>)
 8001530:	460b      	mov	r3, r1
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	440b      	add	r3, r1
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4413      	add	r3, r2
 800153a:	3308      	adds	r3, #8
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	429a      	cmp	r2, r3
 8001542:	d337      	bcc.n	80015b4 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001544:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <linkTimer+0x144>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800154a:	7b7a      	ldrb	r2, [r7, #13]
 800154c:	4926      	ldr	r1, [pc, #152]	@ (80015e8 <linkTimer+0x14c>)
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	3315      	adds	r3, #21
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800155e:	e013      	b.n	8001588 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001560:	7b7a      	ldrb	r2, [r7, #13]
 8001562:	4921      	ldr	r1, [pc, #132]	@ (80015e8 <linkTimer+0x14c>)
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3315      	adds	r3, #21
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001574:	7b7a      	ldrb	r2, [r7, #13]
 8001576:	491c      	ldr	r1, [pc, #112]	@ (80015e8 <linkTimer+0x14c>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	3315      	adds	r3, #21
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001588:	7b3b      	ldrb	r3, [r7, #12]
 800158a:	2b06      	cmp	r3, #6
 800158c:	d00b      	beq.n	80015a6 <linkTimer+0x10a>
 800158e:	7b3a      	ldrb	r2, [r7, #12]
 8001590:	4915      	ldr	r1, [pc, #84]	@ (80015e8 <linkTimer+0x14c>)
 8001592:	4613      	mov	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	440b      	add	r3, r1
 800159c:	3308      	adds	r3, #8
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d2dc      	bcs.n	8001560 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80015a6:	7b7a      	ldrb	r2, [r7, #13]
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fecf 	bl	8001350 <LinkTimerAfter>
 80015b2:	e00f      	b.n	80015d4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <linkTimer+0x144>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff0c 	bl	80013dc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <linkTimer+0x144>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <linkTimer+0x148>)
 80015cc:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <linkTimer+0x144>)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80015d4:	89fb      	ldrh	r3, [r7, #14]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000046c 	.word	0x2000046c
 80015e4:	2000046d 	.word	0x2000046d
 80015e8:	200003dc 	.word	0x200003dc
 80015ec:	20000470 	.word	0x20000470

080015f0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	460a      	mov	r2, r1
 80015fa:	71fb      	strb	r3, [r7, #7]
 80015fc:	4613      	mov	r3, r2
 80015fe:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001600:	4b39      	ldr	r3, [pc, #228]	@ (80016e8 <UnlinkTimer+0xf8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	79fa      	ldrb	r2, [r7, #7]
 8001608:	429a      	cmp	r2, r3
 800160a:	d111      	bne.n	8001630 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800160c:	4b36      	ldr	r3, [pc, #216]	@ (80016e8 <UnlinkTimer+0xf8>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <UnlinkTimer+0xfc>)
 8001614:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001616:	79fa      	ldrb	r2, [r7, #7]
 8001618:	4935      	ldr	r1, [pc, #212]	@ (80016f0 <UnlinkTimer+0x100>)
 800161a:	4613      	mov	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	3315      	adds	r3, #21
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <UnlinkTimer+0xf8>)
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	e03e      	b.n	80016ae <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001630:	79fa      	ldrb	r2, [r7, #7]
 8001632:	492f      	ldr	r1, [pc, #188]	@ (80016f0 <UnlinkTimer+0x100>)
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	440b      	add	r3, r1
 800163e:	3314      	adds	r3, #20
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001644:	79fa      	ldrb	r2, [r7, #7]
 8001646:	492a      	ldr	r1, [pc, #168]	@ (80016f0 <UnlinkTimer+0x100>)
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	3315      	adds	r3, #21
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001658:	79f9      	ldrb	r1, [r7, #7]
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	4824      	ldr	r0, [pc, #144]	@ (80016f0 <UnlinkTimer+0x100>)
 800165e:	460b      	mov	r3, r1
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	440b      	add	r3, r1
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4403      	add	r3, r0
 8001668:	3315      	adds	r3, #21
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	4920      	ldr	r1, [pc, #128]	@ (80016f0 <UnlinkTimer+0x100>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	4602      	mov	r2, r0
 800167e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	2b06      	cmp	r3, #6
 8001684:	d013      	beq.n	80016ae <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001686:	79f9      	ldrb	r1, [r7, #7]
 8001688:	7bba      	ldrb	r2, [r7, #14]
 800168a:	4819      	ldr	r0, [pc, #100]	@ (80016f0 <UnlinkTimer+0x100>)
 800168c:	460b      	mov	r3, r1
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	440b      	add	r3, r1
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	4403      	add	r3, r0
 8001696:	3314      	adds	r3, #20
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b2d8      	uxtb	r0, r3
 800169c:	4914      	ldr	r1, [pc, #80]	@ (80016f0 <UnlinkTimer+0x100>)
 800169e:	4613      	mov	r3, r2
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	3314      	adds	r3, #20
 80016aa:	4602      	mov	r2, r0
 80016ac:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	490f      	ldr	r1, [pc, #60]	@ (80016f0 <UnlinkTimer+0x100>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	330c      	adds	r3, #12
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <UnlinkTimer+0xf8>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b06      	cmp	r3, #6
 80016ca:	d107      	bne.n	80016dc <UnlinkTimer+0xec>
 80016cc:	79bb      	ldrb	r3, [r7, #6]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <UnlinkTimer+0x104>)
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295
 80016d8:	601a      	str	r2, [r3, #0]
  }

  return;
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
}
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	2000046c 	.word	0x2000046c
 80016ec:	2000046d 	.word	0x2000046d
 80016f0:	200003dc 	.word	0x200003dc
 80016f4:	20000470 	.word	0x20000470

080016f8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80016fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001706:	d026      	beq.n	8001756 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001708:	f7ff fe02 	bl	8001310 <ReadRtcSsrValue>
 800170c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800170e:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	d805      	bhi.n	8001724 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <ReturnTimeElapsed+0x70>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	e00a      	b.n	800173a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <ReturnTimeElapsed+0x74>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001730:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	4413      	add	r3, r2
 8001738:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <ReturnTimeElapsed+0x78>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <ReturnTimeElapsed+0x7c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	40d3      	lsrs	r3, r2
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	e001      	b.n	800175a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	b29b      	uxth	r3, r3
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000470 	.word	0x20000470
 800176c:	20000478 	.word	0x20000478
 8001770:	20000476 	.word	0x20000476
 8001774:	20000475 	.word	0x20000475

08001778 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d108      	bne.n	800179a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001788:	f7ff fdc2 	bl	8001310 <ReadRtcSsrValue>
 800178c:	4603      	mov	r3, r0
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <RestartWakeupCounter+0x9c>)
 8001790:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001792:	2003      	movs	r0, #3
 8001794:	f004 f903 	bl	800599e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001798:	e039      	b.n	800180e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d803      	bhi.n	80017a8 <RestartWakeupCounter+0x30>
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <RestartWakeupCounter+0xa0>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d002      	beq.n	80017ae <RestartWakeupCounter+0x36>
      Value -= 1;
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80017ae:	bf00      	nop
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f8      	beq.n	80017b0 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80017ce:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80017d0:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <RestartWakeupCounter+0xa8>)
 80017d2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80017d6:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80017d8:	2003      	movs	r0, #3
 80017da:	f004 f8ee 	bl	80059ba <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 80017de:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	0c1b      	lsrs	r3, r3, #16
 80017e4:	041b      	lsls	r3, r3, #16
 80017e6:	88fa      	ldrh	r2, [r7, #6]
 80017e8:	490e      	ldr	r1, [pc, #56]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80017ee:	f7ff fd8f 	bl	8001310 <ReadRtcSsrValue>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <RestartWakeupCounter+0x9c>)
 80017f6:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	4b07      	ldr	r3, [pc, #28]	@ (800181c <RestartWakeupCounter+0xa4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001806:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001808:	f3af 8000 	nop.w
  return ;
 800180c:	bf00      	nop
}
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000470 	.word	0x20000470
 8001818:	20000475 	.word	0x20000475
 800181c:	20000588 	.word	0x20000588
 8001820:	58000800 	.word	0x58000800
 8001824:	40002800 	.word	0x40002800

08001828 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800182e:	4b45      	ldr	r3, [pc, #276]	@ (8001944 <RescheduleTimerList+0x11c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800183a:	d107      	bne.n	800184c <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800183c:	bf00      	nop
 800183e:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <RescheduleTimerList+0x120>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1f8      	bne.n	800183e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800184c:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <RescheduleTimerList+0x120>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <RescheduleTimerList+0x120>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800185a:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 800185c:	4b3b      	ldr	r3, [pc, #236]	@ (800194c <RescheduleTimerList+0x124>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001862:	7bfa      	ldrb	r2, [r7, #15]
 8001864:	493a      	ldr	r1, [pc, #232]	@ (8001950 <RescheduleTimerList+0x128>)
 8001866:	4613      	mov	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	440b      	add	r3, r1
 8001870:	3308      	adds	r3, #8
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001876:	f7ff ff3f 	bl	80016f8 <ReturnTimeElapsed>
 800187a:	4603      	mov	r3, r0
 800187c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	429a      	cmp	r2, r3
 8001884:	d205      	bcs.n	8001892 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800188a:	4b32      	ldr	r3, [pc, #200]	@ (8001954 <RescheduleTimerList+0x12c>)
 800188c:	2201      	movs	r2, #1
 800188e:	701a      	strb	r2, [r3, #0]
 8001890:	e04d      	b.n	800192e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	4a30      	ldr	r2, [pc, #192]	@ (8001958 <RescheduleTimerList+0x130>)
 8001896:	8812      	ldrh	r2, [r2, #0]
 8001898:	b292      	uxth	r2, r2
 800189a:	4413      	add	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d906      	bls.n	80018b2 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <RescheduleTimerList+0x130>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80018aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
 80018b0:	e03d      	b.n	800192e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80018bc:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018c2:	e034      	b.n	800192e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80018c4:	7bfa      	ldrb	r2, [r7, #15]
 80018c6:	4922      	ldr	r1, [pc, #136]	@ (8001950 <RescheduleTimerList+0x128>)
 80018c8:	4613      	mov	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	440b      	add	r3, r1
 80018d2:	3308      	adds	r3, #8
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d20a      	bcs.n	80018f2 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80018dc:	7bfa      	ldrb	r2, [r7, #15]
 80018de:	491c      	ldr	r1, [pc, #112]	@ (8001950 <RescheduleTimerList+0x128>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	440b      	add	r3, r1
 80018ea:	3308      	adds	r3, #8
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	e013      	b.n	800191a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80018f2:	7bfa      	ldrb	r2, [r7, #15]
 80018f4:	4916      	ldr	r1, [pc, #88]	@ (8001950 <RescheduleTimerList+0x128>)
 80018f6:	4613      	mov	r3, r2
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	4413      	add	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	440b      	add	r3, r1
 8001900:	3308      	adds	r3, #8
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	7bfa      	ldrb	r2, [r7, #15]
 8001908:	1ac9      	subs	r1, r1, r3
 800190a:	4811      	ldr	r0, [pc, #68]	@ (8001950 <RescheduleTimerList+0x128>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4403      	add	r3, r0
 8001916:	3308      	adds	r3, #8
 8001918:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 800191a:	7bfa      	ldrb	r2, [r7, #15]
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <RescheduleTimerList+0x128>)
 800191e:	4613      	mov	r3, r2
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4413      	add	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	440b      	add	r3, r1
 8001928:	3315      	adds	r3, #21
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	2b06      	cmp	r3, #6
 8001932:	d1c7      	bne.n	80018c4 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001934:	89bb      	ldrh	r3, [r7, #12]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff1e 	bl	8001778 <RestartWakeupCounter>

  return ;
 800193c:	bf00      	nop
}
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40002800 	.word	0x40002800
 8001948:	20000588 	.word	0x20000588
 800194c:	2000046c 	.word	0x2000046c
 8001950:	200003dc 	.word	0x200003dc
 8001954:	20000474 	.word	0x20000474
 8001958:	2000047a 	.word	0x2000047a

0800195c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	@ 0x28
 8001960:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001962:	f3ef 8310 	mrs	r3, PRIMASK
 8001966:	617b      	str	r3, [r7, #20]
  return(result);
 8001968:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001970:	4b59      	ldr	r3, [pc, #356]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	22ca      	movs	r2, #202	@ 0xca
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24
 8001978:	4b57      	ldr	r3, [pc, #348]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2253      	movs	r2, #83	@ 0x53
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001980:	4b55      	ldr	r3, [pc, #340]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	4b54      	ldr	r3, [pc, #336]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800198e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001990:	4b52      	ldr	r3, [pc, #328]	@ (8001adc <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001998:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800199c:	4950      	ldr	r1, [pc, #320]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	440b      	add	r3, r1
 80019a8:	330c      	adds	r3, #12
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d16e      	bne.n	8001a90 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80019b2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019b6:	494a      	ldr	r1, [pc, #296]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019b8:	4613      	mov	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	440b      	add	r3, r1
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80019c6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ca:	4945      	ldr	r1, [pc, #276]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019cc:	4613      	mov	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3310      	adds	r3, #16
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80019dc:	4b41      	ldr	r3, [pc, #260]	@ (8001ae4 <HW_TS_RTC_Wakeup_Handler+0x188>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d04c      	beq.n	8001a80 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80019e6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ea:	493d      	ldr	r1, [pc, #244]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	330d      	adds	r3, #13
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d124      	bne.n	8001a4a <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fdf2 	bl	80015f0 <UnlinkTimer>
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f383 8810 	msr	PRIMASK, r3
}
 8001a16:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001a18:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001a1c:	4930      	ldr	r1, [pc, #192]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f9b8 	bl	8001da8 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a38:	4b27      	ldr	r3, [pc, #156]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	22ca      	movs	r2, #202	@ 0xca
 8001a3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a40:	4b25      	ldr	r3, [pc, #148]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2253      	movs	r2, #83	@ 0x53
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a48:	e012      	b.n	8001a70 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f383 8810 	msr	PRIMASK, r3
}
 8001a54:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001a56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f920 	bl	8001ca0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a60:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	22ca      	movs	r2, #202	@ 0xca
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2253      	movs	r2, #83	@ 0x53
 8001a6e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001a70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a74:	69fa      	ldr	r2, [r7, #28]
 8001a76:	4619      	mov	r1, r3
 8001a78:	69b8      	ldr	r0, [r7, #24]
 8001a7a:	f000 fa1b 	bl	8001eb4 <HW_TS_RTC_Int_AppNot>
 8001a7e:	e022      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001a80:	f7ff fed2 	bl	8001828 <RescheduleTimerList>
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f383 8810 	msr	PRIMASK, r3
}
 8001a8e:	e01a      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a90:	bf00      	nop
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f8      	beq.n	8001a92 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ab0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001ab4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f383 8810 	msr	PRIMASK, r3
}
 8001ac4:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001ac6:	4b04      	ldr	r3, [pc, #16]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	22ff      	movs	r2, #255	@ 0xff
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001ace:	bf00      	nop
}
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000588 	.word	0x20000588
 8001adc:	2000046c 	.word	0x2000046c
 8001ae0:	200003dc 	.word	0x200003dc
 8001ae4:	20000474 	.word	0x20000474
 8001ae8:	58000800 	.word	0x58000800

08001aec <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001af8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c74 <HW_TS_Init+0x188>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	22ca      	movs	r2, #202	@ 0xca
 8001afe:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b00:	4b5c      	ldr	r3, [pc, #368]	@ (8001c74 <HW_TS_Init+0x188>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2253      	movs	r2, #83	@ 0x53
 8001b06:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001b08:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4a5a      	ldr	r2, [pc, #360]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0e:	f043 0320 	orr.w	r3, r3, #32
 8001b12:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001b14:	4b58      	ldr	r3, [pc, #352]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f1c3 0304 	rsb	r3, r3, #4
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4b55      	ldr	r3, [pc, #340]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b28:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001b2a:	4b53      	ldr	r3, [pc, #332]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001b32:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001b36:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	fa92 f2a2 	rbit	r2, r2
 8001b3e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	2a00      	cmp	r2, #0
 8001b48:	d101      	bne.n	8001b4e <HW_TS_Init+0x62>
  {
    return 32U;
 8001b4a:	2220      	movs	r2, #32
 8001b4c:	e003      	b.n	8001b56 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	fab2 f282 	clz	r2, r2
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	40d3      	lsrs	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4b48      	ldr	r3, [pc, #288]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b60:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001b62:	4b45      	ldr	r3, [pc, #276]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b44      	ldr	r3, [pc, #272]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b74:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001b76:	4b43      	ldr	r3, [pc, #268]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	4a40      	ldr	r2, [pc, #256]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	fb02 f303 	mul.w	r3, r2, r3
 8001b84:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001b88:	4a3c      	ldr	r2, [pc, #240]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b8a:	7812      	ldrb	r2, [r2, #0]
 8001b8c:	40d3      	lsrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d904      	bls.n	8001ba4 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001b9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ba0:	801a      	strh	r2, [r3, #0]
 8001ba2:	e003      	b.n	8001bac <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	4b37      	ldr	r3, [pc, #220]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001baa:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bac:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb0:	f7ff fb9c 	bl	80012ec <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bb4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb8:	f7ff fb84 	bl	80012c4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d13d      	bne.n	8001c3e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001bc2:	4b32      	ldr	r3, [pc, #200]	@ (8001c8c <HW_TS_Init+0x1a0>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HW_TS_Init+0x1a4>)
 8001bca:	f04f 32ff 	mov.w	r2, #4294967295
 8001bce:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	77fb      	strb	r3, [r7, #31]
 8001bd4:	e00c      	b.n	8001bf0 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001bd6:	7ffa      	ldrb	r2, [r7, #31]
 8001bd8:	492e      	ldr	r1, [pc, #184]	@ (8001c94 <HW_TS_Init+0x1a8>)
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	330c      	adds	r3, #12
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bea:	7ffb      	ldrb	r3, [r7, #31]
 8001bec:	3301      	adds	r3, #1
 8001bee:	77fb      	strb	r3, [r7, #31]
 8001bf0:	7ffb      	ldrb	r3, [r7, #31]
 8001bf2:	2b05      	cmp	r3, #5
 8001bf4:	d9ef      	bls.n	8001bd6 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001bf6:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HW_TS_Init+0x1ac>)
 8001bf8:	2206      	movs	r2, #6
 8001bfa:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c74 <HW_TS_Init+0x188>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	4b1c      	ldr	r3, [pc, #112]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c0a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001c0c:	4b19      	ldr	r3, [pc, #100]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001c1c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c9c <HW_TS_Init+0x1b0>)
 8001c20:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001c24:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001c26:	2003      	movs	r0, #3
 8001c28:	f003 fec7 	bl	80059ba <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001c2c:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	4b10      	ldr	r3, [pc, #64]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	e009      	b.n	8001c52 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f003 fea6 	bl	800599e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001c52:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	22ff      	movs	r2, #255	@ 0xff
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2103      	movs	r1, #3
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f003 fe5b 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c64:	2003      	movs	r0, #3
 8001c66:	f003 fe72 	bl	800594e <HAL_NVIC_EnableIRQ>

  return;
 8001c6a:	bf00      	nop
}
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000588 	.word	0x20000588
 8001c78:	40002800 	.word	0x40002800
 8001c7c:	20000475 	.word	0x20000475
 8001c80:	20000476 	.word	0x20000476
 8001c84:	20000478 	.word	0x20000478
 8001c88:	2000047a 	.word	0x2000047a
 8001c8c:	20000474 	.word	0x20000474
 8001c90:	20000470 	.word	0x20000470
 8001c94:	200003dc 	.word	0x200003dc
 8001c98:	2000046c 	.word	0x2000046c
 8001c9c:	58000800 	.word	0x58000800

08001ca0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001caa:	f3ef 8310 	mrs	r3, PRIMASK
 8001cae:	60fb      	str	r3, [r7, #12]
  return(result);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001cb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb4:	b672      	cpsid	i
}
 8001cb6:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f003 fe56 	bl	800596a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001cbe:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	22ca      	movs	r2, #202	@ 0xca
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc6:	4b32      	ldr	r3, [pc, #200]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2253      	movs	r2, #83	@ 0x53
 8001ccc:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001cce:	79fa      	ldrb	r2, [r7, #7]
 8001cd0:	4930      	ldr	r1, [pc, #192]	@ (8001d94 <HW_TS_Stop+0xf4>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	330c      	adds	r3, #12
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d142      	bne.n	8001d6c <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fc80 	bl	80015f0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001cf0:	4b29      	ldr	r3, [pc, #164]	@ (8001d98 <HW_TS_Stop+0xf8>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cf6:	7cfb      	ldrb	r3, [r7, #19]
 8001cf8:	2b06      	cmp	r3, #6
 8001cfa:	d12f      	bne.n	8001d5c <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001cfc:	4b27      	ldr	r3, [pc, #156]	@ (8001d9c <HW_TS_Stop+0xfc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d08:	d107      	bne.n	8001d1a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001d0a:	bf00      	nop
 8001d0c:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f8      	bne.n	8001d0c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d28:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d2a:	bf00      	nop
 8001d2c:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f8      	beq.n	8001d2c <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d4a:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <HW_TS_Stop+0x100>)
 8001d4e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d52:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001d54:	2003      	movs	r0, #3
 8001d56:	f003 fe30 	bl	80059ba <HAL_NVIC_ClearPendingIRQ>
 8001d5a:	e007      	b.n	8001d6c <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <HW_TS_Stop+0x104>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	7cfa      	ldrb	r2, [r7, #19]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001d68:	f7ff fd5e 	bl	8001828 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d6c:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	22ff      	movs	r2, #255	@ 0xff
 8001d72:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001d74:	2003      	movs	r0, #3
 8001d76:	f003 fdea 	bl	800594e <HAL_NVIC_EnableIRQ>
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f383 8810 	msr	PRIMASK, r3
}
 8001d84:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001d86:	bf00      	nop
}
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000588 	.word	0x20000588
 8001d94:	200003dc 	.word	0x200003dc
 8001d98:	2000046c 	.word	0x2000046c
 8001d9c:	40002800 	.word	0x40002800
 8001da0:	58000800 	.word	0x58000800
 8001da4:	2000046d 	.word	0x2000046d

08001da8 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001db4:	79fa      	ldrb	r2, [r7, #7]
 8001db6:	493b      	ldr	r1, [pc, #236]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	440b      	add	r3, r1
 8001dc2:	330c      	adds	r3, #12
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d103      	bne.n	8001dd4 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ff66 	bl	8001ca0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dda:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001ddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dde:	b672      	cpsid	i
}
 8001de0:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001de2:	2003      	movs	r0, #3
 8001de4:	f003 fdc1 	bl	800596a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001de8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	22ca      	movs	r2, #202	@ 0xca
 8001dee:	625a      	str	r2, [r3, #36]	@ 0x24
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2253      	movs	r2, #83	@ 0x53
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	330c      	adds	r3, #12
 8001e08:	2202      	movs	r2, #2
 8001e0a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001e0c:	79fa      	ldrb	r2, [r7, #7]
 8001e0e:	4925      	ldr	r1, [pc, #148]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e10:	4613      	mov	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	4413      	add	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	440b      	add	r3, r1
 8001e1a:	3308      	adds	r3, #8
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001e20:	79fa      	ldrb	r2, [r7, #7]
 8001e22:	4920      	ldr	r1, [pc, #128]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3304      	adds	r3, #4
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fb30 	bl	800149c <linkTimer>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001e40:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <HW_TS_Start+0x104>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001e46:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <HW_TS_Start+0x108>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	7c7a      	ldrb	r2, [r7, #17]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d002      	beq.n	8001e58 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001e52:	f7ff fce9 	bl	8001828 <RescheduleTimerList>
 8001e56:	e013      	b.n	8001e80 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	4912      	ldr	r1, [pc, #72]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	440b      	add	r3, r1
 8001e66:	3308      	adds	r3, #8
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	8a7b      	ldrh	r3, [r7, #18]
 8001e6c:	79fa      	ldrb	r2, [r7, #7]
 8001e6e:	1ac9      	subs	r1, r1, r3
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4403      	add	r3, r0
 8001e7c:	3308      	adds	r3, #8
 8001e7e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001e80:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	22ff      	movs	r2, #255	@ 0xff
 8001e86:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001e88:	2003      	movs	r0, #3
 8001e8a:	f003 fd60 	bl	800594e <HAL_NVIC_EnableIRQ>
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f383 8810 	msr	PRIMASK, r3
}
 8001e98:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001e9a:	bf00      	nop
}
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200003dc 	.word	0x200003dc
 8001ea8:	20000588 	.word	0x20000588
 8001eac:	2000046c 	.word	0x2000046c
 8001eb0:	2000046d 	.word	0x2000046d

08001eb4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4798      	blx	r3

  return;
 8001ec6:	bf00      	nop
}
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <LL_AHB2_GRP1_EnableClock>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001edc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f38:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fac <MX_I2C1_Init+0x78>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8001f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f40:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb0 <MX_I2C1_Init+0x7c>)
 8001f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f44:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f4a:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f56:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f6e:	480e      	ldr	r0, [pc, #56]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f70:	f003 ffec 	bl	8005f4c <HAL_I2C_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f7a:	f000 fd7f 	bl	8002a7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4809      	ldr	r0, [pc, #36]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f82:	f004 fd33 	bl	80069ec <HAL_I2CEx_ConfigAnalogFilter>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f8c:	f000 fd76 	bl	8002a7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f90:	2100      	movs	r1, #0
 8001f92:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f94:	f004 fd75 	bl	8006a82 <HAL_I2CEx_ConfigDigitalFilter>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f9e:	f000 fd6d 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000047c 	.word	0x2000047c
 8001fac:	40005400 	.word	0x40005400
 8001fb0:	00100d14 	.word	0x00100d14

08001fb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b09c      	sub	sp, #112	@ 0x70
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fcc:	f107 030c 	add.w	r3, r7, #12
 8001fd0:	2250      	movs	r2, #80	@ 0x50
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f017 fd98 	bl	8019b0a <memset>
  if(i2cHandle->Instance==I2C1)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a1f      	ldr	r2, [pc, #124]	@ (800205c <HAL_I2C_MspInit+0xa8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d137      	bne.n	8002054 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fe8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f008 fda4 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ffe:	f000 fd3d 	bl	8002a7c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	2002      	movs	r0, #2
 8002004:	f7ff ff63 	bl	8001ece <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002008:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800200c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200e:	2312      	movs	r3, #18
 8002010:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002012:	2301      	movs	r3, #1
 8002014:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800201a:	2304      	movs	r3, #4
 800201c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002022:	4619      	mov	r1, r3
 8002024:	480e      	ldr	r0, [pc, #56]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002026:	f003 fcd7 	bl	80059d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800202a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800202e:	f7ff ff67 	bl	8001f00 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002032:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002036:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203c:	2301      	movs	r3, #1
 800203e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002040:	2300      	movs	r3, #0
 8002042:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002044:	2304      	movs	r3, #4
 8002046:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800204c:	4619      	mov	r1, r3
 800204e:	4804      	ldr	r0, [pc, #16]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002050:	f003 fcc2 	bl	80059d8 <HAL_GPIO_Init>

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002054:	bf00      	nop
 8002056:	3770      	adds	r7, #112	@ 0x70
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40005400 	.word	0x40005400
 8002060:	48000400 	.word	0x48000400

08002064 <LL_AHB3_GRP1_EnableClock>:
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800206c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002070:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4313      	orrs	r3, r2
 800207a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800207c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4013      	ands	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002088:	68fb      	ldr	r3, [r7, #12]
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_IPCC_Init+0x20>)
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <MX_IPCC_Init+0x24>)
 80020a0:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_IPCC_Init+0x20>)
 80020a4:	f004 fd3a 	bl	8006b1c <HAL_IPCC_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80020ae:	f000 fce5 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200004d0 	.word	0x200004d0
 80020bc:	58000c00 	.word	0x58000c00

080020c0 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <HAL_IPCC_MspInit+0x44>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d113      	bne.n	80020fa <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80020d2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80020d6:	f7ff ffc5 	bl	8002064 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	202c      	movs	r0, #44	@ 0x2c
 80020e0:	f003 fc1b 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80020e4:	202c      	movs	r0, #44	@ 0x2c
 80020e6:	f003 fc32 	bl	800594e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	202d      	movs	r0, #45	@ 0x2d
 80020f0:	f003 fc13 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80020f4:	202d      	movs	r0, #45	@ 0x2d
 80020f6:	f003 fc2a 	bl	800594e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	58000c00 	.word	0x58000c00

08002108 <LL_AHB2_GRP1_EnableClock>:
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002114:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002116:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002124:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212c:	68fb      	ldr	r3, [r7, #12]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_APB1_GRP1_EnableClock>:
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002146:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002148:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4313      	orrs	r3, r2
 8002150:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002156:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4013      	ands	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002178:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800217a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4313      	orrs	r3, r2
 8002182:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002188:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4013      	ands	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002190:	68fb      	ldr	r3, [r7, #12]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80021a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021b4:	4013      	ands	r3, r2
 80021b6:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	43db      	mvns	r3, r3
 80021d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021da:	4013      	ands	r3, r2
 80021dc:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim1;
LPTIM_HandleTypeDef hlptim2;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f2:	4a13      	ldr	r2, [pc, #76]	@ (8002240 <MX_LPTIM1_Init+0x54>)
 80021f4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002204:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002208:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800220c:	2200      	movs	r2, #0
 800220e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002212:	2200      	movs	r2, #0
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002218:	2200      	movs	r2, #0
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800221e:	2200      	movs	r2, #0
 8002220:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002224:	2200      	movs	r2, #0
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800222a:	f004 fd47 	bl	8006cbc <HAL_LPTIM_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8002234:	f000 fc22 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	2000050c 	.word	0x2000050c
 8002240:	40007c00 	.word	0x40007c00

08002244 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800224a:	4a13      	ldr	r2, [pc, #76]	@ (8002298 <MX_LPTIM2_Init+0x54>)
 800224c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800225c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002260:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002270:	2200      	movs	r2, #0
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002276:	2200      	movs	r2, #0
 8002278:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800227c:	2200      	movs	r2, #0
 800227e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002282:	f004 fd1b 	bl	8006cbc <HAL_LPTIM_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_LPTIM2_Init+0x4c>
  {
    Error_Handler();
 800228c:	f000 fbf6 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000544 	.word	0x20000544
 8002298:	40009400 	.word	0x40009400

0800229c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b09c      	sub	sp, #112	@ 0x70
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	2250      	movs	r2, #80	@ 0x50
 80022ba:	2100      	movs	r1, #0
 80022bc:	4618      	mov	r0, r3
 80022be:	f017 fc24 	bl	8019b0a <memset>
  if(lptimHandle->Instance==LPTIM1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <HAL_LPTIM_MspInit+0xc4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d126      	bne.n	800231a <HAL_LPTIM_MspInit+0x7e>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80022cc:	2310      	movs	r3, #16
 80022ce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 80022d0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d6:	f107 030c 	add.w	r3, r7, #12
 80022da:	4618      	mov	r0, r3
 80022dc:	f008 fc30 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80022e6:	f000 fbc9 	bl	8002a7c <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80022ea:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80022ee:	f7ff ff24 	bl	800213a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	2002      	movs	r0, #2
 80022f4:	f7ff ff08 	bl	8002108 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 80022f8:	2304      	movs	r3, #4
 80022fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8002308:	2301      	movs	r3, #1
 800230a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002310:	4619      	mov	r1, r3
 8002312:	4814      	ldr	r0, [pc, #80]	@ (8002364 <HAL_LPTIM_MspInit+0xc8>)
 8002314:	f003 fb60 	bl	80059d8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8002318:	e01e      	b.n	8002358 <HAL_LPTIM_MspInit+0xbc>
  else if(lptimHandle->Instance==LPTIM2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <HAL_LPTIM_MspInit+0xcc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d119      	bne.n	8002358 <HAL_LPTIM_MspInit+0xbc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8002324:	2320      	movs	r3, #32
 8002326:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSE;
 8002328:	f04f 1330 	mov.w	r3, #3145776	@ 0x300030
 800232c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	4618      	mov	r0, r3
 8002334:	f008 fc04 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_LPTIM_MspInit+0xa6>
      Error_Handler();
 800233e:	f000 fb9d 	bl	8002a7c <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8002342:	2020      	movs	r0, #32
 8002344:	f7ff ff12 	bl	800216c <LL_APB1_GRP2_EnableClock>
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 2, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2102      	movs	r1, #2
 800234c:	2030      	movs	r0, #48	@ 0x30
 800234e:	f003 fae4 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8002352:	2030      	movs	r0, #48	@ 0x30
 8002354:	f003 fafb 	bl	800594e <HAL_NVIC_EnableIRQ>
}
 8002358:	bf00      	nop
 800235a:	3770      	adds	r7, #112	@ 0x70
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40007c00 	.word	0x40007c00
 8002364:	48000400 	.word	0x48000400
 8002368:	40009400 	.word	0x40009400

0800236c <HAL_LPTIM_MspDeInit>:

void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <HAL_LPTIM_MspDeInit+0x44>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d108      	bne.n	8002390 <HAL_LPTIM_MspDeInit+0x24>
  {
  /* USER CODE BEGIN LPTIM1_MspDeInit 0 */

  /* USER CODE END LPTIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
 800237e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8002382:	f7ff ff0c 	bl	800219e <LL_APB1_GRP1_DisableClock>

    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    HAL_GPIO_DeInit(BUZZ_GPIO_Port, BUZZ_Pin);
 8002386:	2104      	movs	r1, #4
 8002388:	480a      	ldr	r0, [pc, #40]	@ (80023b4 <HAL_LPTIM_MspDeInit+0x48>)
 800238a:	f003 fc95 	bl	8005cb8 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

  /* USER CODE END LPTIM2_MspDeInit 1 */
  }
}
 800238e:	e00a      	b.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
  else if(lptimHandle->Instance==LPTIM2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_LPTIM_MspDeInit+0x4c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d105      	bne.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 800239a:	2020      	movs	r0, #32
 800239c:	f7ff ff12 	bl	80021c4 <LL_APB1_GRP2_DisableClock>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
 80023a0:	2030      	movs	r0, #48	@ 0x30
 80023a2:	f003 fae2 	bl	800596a <HAL_NVIC_DisableIRQ>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40007c00 	.word	0x40007c00
 80023b4:	48000400 	.word	0x48000400
 80023b8:	40009400 	.word	0x40009400

080023bc <LL_RCC_LSE_SetDriveCapability>:
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80023c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023cc:	f023 0218 	bic.w	r2, r3, #24
 80023d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_AHB2_GRP1_DisableClock>:
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80023f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023fe:	4013      	ands	r3, r2
 8002400:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <LL_APB1_GRP1_EnableClock>:
{
 800240e:	b480      	push	{r7}
 8002410:	b085      	sub	sp, #20
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002416:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800241a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800241c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4313      	orrs	r3, r2
 8002424:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4013      	ands	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002432:	68fb      	ldr	r3, [r7, #12]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <debounce_update>:
  uint32_t debounce_ms;     // threshold
  uint8_t active_low;       // invert logic
} DebounceCtx;

static uint8_t debounce_update(DebounceCtx *ctx, uint8_t raw_level, uint32_t now_ms)
{
 8002440:	b480      	push	{r7}
 8002442:	b087      	sub	sp, #28
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	460b      	mov	r3, r1
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	72fb      	strb	r3, [r7, #11]
  uint8_t event = 0; // 1=pressed, 2=released
 800244e:	2300      	movs	r3, #0
 8002450:	75fb      	strb	r3, [r7, #23]
  if (raw_level != ctx->stable_level) {
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	7afa      	ldrb	r2, [r7, #11]
 8002458:	429a      	cmp	r2, r3
 800245a:	d031      	beq.n	80024c0 <debounce_update+0x80>
    if ((now_ms - ctx->last_toggle_ms) >= ctx->debounce_ms) {
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	1ad2      	subs	r2, r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	429a      	cmp	r2, r3
 800246a:	d32c      	bcc.n	80024c6 <debounce_update+0x86>
      // accept new stable level
      ctx->stable_level = raw_level;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	7afa      	ldrb	r2, [r7, #11]
 8002470:	701a      	strb	r2, [r3, #0]
      ctx->last_toggle_ms = now_ms;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	605a      	str	r2, [r3, #4]
      uint8_t logical = ctx->active_low ? (ctx->stable_level == 0) : (ctx->stable_level == 1);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	7b1b      	ldrb	r3, [r3, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d007      	beq.n	8002490 <debounce_update+0x50>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	e006      	b.n	800249e <debounce_update+0x5e>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b01      	cmp	r3, #1
 8002496:	bf0c      	ite	eq
 8002498:	2301      	moveq	r3, #1
 800249a:	2300      	movne	r3, #0
 800249c:	b2db      	uxtb	r3, r3
 800249e:	75bb      	strb	r3, [r7, #22]
      if (logical != ctx->debounced_state) {
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	785b      	ldrb	r3, [r3, #1]
 80024a4:	7dba      	ldrb	r2, [r7, #22]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d00d      	beq.n	80024c6 <debounce_update+0x86>
        ctx->debounced_state = logical;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	7dba      	ldrb	r2, [r7, #22]
 80024ae:	705a      	strb	r2, [r3, #1]
        event = logical ? 1 : 2;
 80024b0:	7dbb      	ldrb	r3, [r7, #22]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <debounce_update+0x7a>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <debounce_update+0x7c>
 80024ba:	2302      	movs	r3, #2
 80024bc:	75fb      	strb	r3, [r7, #23]
 80024be:	e002      	b.n	80024c6 <debounce_update+0x86>
      }
    }
  } else {
    // no change; refresh timer baseline
    ctx->last_toggle_ms = now_ms;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	605a      	str	r2, [r3, #4]
  }
  return event;
 80024c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	371c      	adds	r7, #28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b093      	sub	sp, #76	@ 0x4c
 80024d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024da:	f001 fad5 	bl	8003a88 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80024de:	f7fe fcb9 	bl	8000e54 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024e2:	f000 f96f 	bl	80027c4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80024e6:	f000 fa01 	bl	80028ec <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80024ea:	f7ff fdd5 	bl	8002098 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ee:	f7fe fe5b 	bl	80011a8 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 80024f2:	f7ff fe7b 	bl	80021ec <MX_LPTIM1_Init>
  MX_RTC_Init();
 80024f6:	f000 faf9 	bl	8002aec <MX_RTC_Init>
  MX_I2C1_Init();
 80024fa:	f7ff fd1b 	bl	8001f34 <MX_I2C1_Init>
  MX_LPTIM2_Init();
 80024fe:	f7ff fea1 	bl	8002244 <MX_LPTIM2_Init>
  MX_ADC1_Init();
 8002502:	f7fe fb43 	bl	8000b8c <MX_ADC1_Init>
  MX_SAI1_Init();
 8002506:	f000 fba9 	bl	8002c5c <MX_SAI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800250a:	f00c f8c1 	bl	800e690 <MX_FATFS_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <main+0x44>
    Error_Handler();
 8002514:	f000 fab2 	bl	8002a7c <Error_Handler>
  }
  // Remove eager USB init; start based on PE4 (VBUS)
  // MX_USB_Device_Init();
  MX_RF_Init();
 8002518:	f000 fab6 	bl	8002a88 <MX_RF_Init>
#if ENABLE_EPD
  EPD_GPIO_Init();
  EPD_HW_Init();
  epd_inited = 1;
#endif
  HAL_GPIO_WritePin(PW_TMP_GPIO_Port, PW_TMP_Pin, GPIO_PIN_SET); // power temperature sensor
 800251c:	2201      	movs	r2, #1
 800251e:	2110      	movs	r1, #16
 8002520:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002524:	f003 fcbe 	bl	8005ea4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8002528:	2005      	movs	r0, #5
 800252a:	f7fe fdce 	bl	80010ca <HAL_Delay>
  TMP102_Init(&hi2c1);
 800252e:	489c      	ldr	r0, [pc, #624]	@ (80027a0 <main+0x2cc>)
 8002530:	f00c f820 	bl	800e574 <TMP102_Init>
  init_ramdisk();
 8002534:	f001 f8d0 	bl	80036d8 <init_ramdisk>

  // Charger config for CR2032: disable charging, set low-battery thresholds
  charger_set_enabled(false);
 8002538:	2000      	movs	r0, #0
 800253a:	f000 fe67 	bl	800320c <charger_set_enabled>
  charger_batt_watchdog_config(2700, 200, 100); // sleep=2.7V, hyst=0.2V, watchdog band=0.1V
 800253e:	2264      	movs	r2, #100	@ 0x64
 8002540:	21c8      	movs	r1, #200	@ 0xc8
 8002542:	f640 208c 	movw	r0, #2700	@ 0xa8c
 8002546:	f001 f807 	bl	8003558 <charger_batt_watchdog_config>

  // Initial USB state according to PE4
  usb_connected = (HAL_GPIO_ReadPin(USB_I_GPIO_Port, USB_I_Pin) == GPIO_PIN_SET);
 800254a:	2110      	movs	r1, #16
 800254c:	4895      	ldr	r0, [pc, #596]	@ (80027a4 <main+0x2d0>)
 800254e:	f003 fc91 	bl	8005e74 <HAL_GPIO_ReadPin>
 8002552:	4603      	mov	r3, r0
 8002554:	2b01      	cmp	r3, #1
 8002556:	bf0c      	ite	eq
 8002558:	2301      	moveq	r3, #1
 800255a:	2300      	movne	r3, #0
 800255c:	b2db      	uxtb	r3, r3
 800255e:	461a      	mov	r2, r3
 8002560:	4b91      	ldr	r3, [pc, #580]	@ (80027a8 <main+0x2d4>)
 8002562:	701a      	strb	r2, [r3, #0]
  if (usb_connected && !usb_started) {
 8002564:	4b90      	ldr	r3, [pc, #576]	@ (80027a8 <main+0x2d4>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d01b      	beq.n	80025a4 <main+0xd0>
 800256c:	4b8f      	ldr	r3, [pc, #572]	@ (80027ac <main+0x2d8>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d117      	bne.n	80025a4 <main+0xd0>
    // Start USB immediately to avoid host enumeration timeout
    USB_Device_Start();
 8002574:	f015 fcfa 	bl	8017f6c <USB_Device_Start>
    usb_started = 1;
 8002578:	4b8c      	ldr	r3, [pc, #560]	@ (80027ac <main+0x2d8>)
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
    // If ENTER is held, schedule bootloader jump after 5s
    if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 800257e:	2101      	movs	r1, #1
 8002580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002584:	f003 fc76 	bl	8005e74 <HAL_GPIO_ReadPin>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10a      	bne.n	80025a4 <main+0xd0>
      usb_boot_check_active = 1;
 800258e:	4b88      	ldr	r3, [pc, #544]	@ (80027b0 <main+0x2dc>)
 8002590:	2201      	movs	r2, #1
 8002592:	701a      	strb	r2, [r3, #0]
      usb_boot_deadline_ms = HAL_GetTick() + 5000u; // 5s window
 8002594:	f001 fae6 	bl	8003b64 <HAL_GetTick>
 8002598:	4603      	mov	r3, r0
 800259a:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800259e:	3308      	adds	r3, #8
 80025a0:	4a84      	ldr	r2, [pc, #528]	@ (80027b4 <main+0x2e0>)
 80025a2:	6013      	str	r3, [r2, #0]
    }
  }
  logger_set_usb_active(usb_connected);
 80025a4:	4b80      	ldr	r3, [pc, #512]	@ (80027a8 <main+0x2d4>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf14      	ite	ne
 80025ac:	2301      	movne	r3, #1
 80025ae:	2300      	moveq	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	4618      	mov	r0, r3
 80025b4:	f001 f880 	bl	80036b8 <logger_set_usb_active>
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80025b8:	f7fe fc5a 	bl	8000e70 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    MX_APPE_Process();
 80025bc:	f7fe fdaa 	bl	8001114 <MX_APPE_Process>
    /* USER CODE BEGIN WHILE */
    // removed old dose_event_pending handler; DOSE is handled by debounce below
    if (usb_event_pending) {
 80025c0:	4b7d      	ldr	r3, [pc, #500]	@ (80027b8 <main+0x2e4>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d04d      	beq.n	8002666 <main+0x192>
      usb_event_pending = 0;
 80025ca:	4b7b      	ldr	r3, [pc, #492]	@ (80027b8 <main+0x2e4>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
      uint8_t vbus_now = (HAL_GPIO_ReadPin(USB_I_GPIO_Port, USB_I_Pin) == GPIO_PIN_SET);
 80025d0:	2110      	movs	r1, #16
 80025d2:	4874      	ldr	r0, [pc, #464]	@ (80027a4 <main+0x2d0>)
 80025d4:	f003 fc4e 	bl	8005e74 <HAL_GPIO_ReadPin>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b01      	cmp	r3, #1
 80025dc:	bf0c      	ite	eq
 80025de:	2301      	moveq	r3, #1
 80025e0:	2300      	movne	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      if (vbus_now && !usb_started) {
 80025e8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d01c      	beq.n	800262a <main+0x156>
 80025f0:	4b6e      	ldr	r3, [pc, #440]	@ (80027ac <main+0x2d8>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d118      	bne.n	800262a <main+0x156>
        // Start USB immediately
        USB_Device_Start();
 80025f8:	f015 fcb8 	bl	8017f6c <USB_Device_Start>
        usb_started = 1;
 80025fc:	4b6b      	ldr	r3, [pc, #428]	@ (80027ac <main+0x2d8>)
 80025fe:	2201      	movs	r2, #1
 8002600:	701a      	strb	r2, [r3, #0]
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 8002602:	2101      	movs	r1, #1
 8002604:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002608:	f003 fc34 	bl	8005e74 <HAL_GPIO_ReadPin>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d11b      	bne.n	800264a <main+0x176>
          usb_boot_check_active = 1;
 8002612:	4b67      	ldr	r3, [pc, #412]	@ (80027b0 <main+0x2dc>)
 8002614:	2201      	movs	r2, #1
 8002616:	701a      	strb	r2, [r3, #0]
          usb_boot_deadline_ms = HAL_GetTick() + 5000u;
 8002618:	f001 faa4 	bl	8003b64 <HAL_GetTick>
 800261c:	4603      	mov	r3, r0
 800261e:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002622:	3308      	adds	r3, #8
 8002624:	4a63      	ldr	r2, [pc, #396]	@ (80027b4 <main+0x2e0>)
 8002626:	6013      	str	r3, [r2, #0]
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 8002628:	e00f      	b.n	800264a <main+0x176>
        }
      } else if (!vbus_now && usb_started) {
 800262a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10b      	bne.n	800264a <main+0x176>
 8002632:	4b5e      	ldr	r3, [pc, #376]	@ (80027ac <main+0x2d8>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d007      	beq.n	800264a <main+0x176>
        USB_Device_Stop();
 800263a:	f015 fca9 	bl	8017f90 <USB_Device_Stop>
        usb_started = 0;
 800263e:	4b5b      	ldr	r3, [pc, #364]	@ (80027ac <main+0x2d8>)
 8002640:	2200      	movs	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]
        usb_boot_check_active = 0;
 8002644:	4b5a      	ldr	r3, [pc, #360]	@ (80027b0 <main+0x2dc>)
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
      }
      usb_connected = vbus_now;
 800264a:	4a57      	ldr	r2, [pc, #348]	@ (80027a8 <main+0x2d4>)
 800264c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002650:	7013      	strb	r3, [r2, #0]
      logger_set_usb_active(usb_connected);
 8002652:	4b55      	ldr	r3, [pc, #340]	@ (80027a8 <main+0x2d4>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	bf14      	ite	ne
 800265a:	2301      	movne	r3, #1
 800265c:	2300      	moveq	r3, #0
 800265e:	b2db      	uxtb	r3, r3
 8002660:	4618      	mov	r0, r3
 8002662:	f001 f829 	bl	80036b8 <logger_set_usb_active>
    }

    // Handle deferred bootloader decision
    if (usb_boot_check_active) {
 8002666:	4b52      	ldr	r3, [pc, #328]	@ (80027b0 <main+0x2dc>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d018      	beq.n	80026a0 <main+0x1cc>
      // If still holding after deadline -> jump
      if ((int32_t)(HAL_GetTick() - usb_boot_deadline_ms) >= 0) {
 800266e:	f001 fa79 	bl	8003b64 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	4b4f      	ldr	r3, [pc, #316]	@ (80027b4 <main+0x2e0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	db05      	blt.n	800268a <main+0x1b6>
        JumpToBootloader();
 800267e:	f000 f985 	bl	800298c <JumpToBootloader>
        usb_boot_check_active = 0; // in case jump returns
 8002682:	4b4b      	ldr	r3, [pc, #300]	@ (80027b0 <main+0x2dc>)
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
 8002688:	e00a      	b.n	80026a0 <main+0x1cc>
      } else {
        // If user released early, cancel boot jump (USB already started)
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) != GPIO_PIN_RESET) {
 800268a:	2101      	movs	r1, #1
 800268c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002690:	f003 fbf0 	bl	8005e74 <HAL_GPIO_ReadPin>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <main+0x1cc>
          usb_boot_check_active = 0;
 800269a:	4b45      	ldr	r3, [pc, #276]	@ (80027b0 <main+0x2dc>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Debounce DOSE and act on PRESS event
    uint8_t dose_event = debounce_update(&s_db_dose, (HAL_GPIO_ReadPin(DOSE_GPIO_Port, DOSE_Pin) == GPIO_PIN_SET) ? 1 : 0, HAL_GetTick());
 80026a0:	2104      	movs	r1, #4
 80026a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026a6:	f003 fbe5 	bl	8005e74 <HAL_GPIO_ReadPin>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461c      	mov	r4, r3
 80026b8:	f001 fa54 	bl	8003b64 <HAL_GetTick>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	4621      	mov	r1, r4
 80026c2:	483e      	ldr	r0, [pc, #248]	@ (80027bc <main+0x2e8>)
 80026c4:	f7ff febc 	bl	8002440 <debounce_update>
 80026c8:	4603      	mov	r3, r0
 80026ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    if (dose_event == 1) { // pressed
 80026ce:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d161      	bne.n	800279a <main+0x2c6>
      RTC_TimeTypeDef sTime; RTC_DateTypeDef sDate;
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80026d6:	f107 0318 	add.w	r3, r7, #24
 80026da:	2200      	movs	r2, #0
 80026dc:	4619      	mov	r1, r3
 80026de:	4838      	ldr	r0, [pc, #224]	@ (80027c0 <main+0x2ec>)
 80026e0:	f009 fbdb 	bl	800be9a <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	2200      	movs	r2, #0
 80026ea:	4619      	mov	r1, r3
 80026ec:	4834      	ldr	r0, [pc, #208]	@ (80027c0 <main+0x2ec>)
 80026ee:	f009 fcbb 	bl	800c068 <HAL_RTC_GetDate>
      uint16_t yearFull = 2000u + sDate.Year;
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
 80026f4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80026f8:	867b      	strh	r3, [r7, #50]	@ 0x32
      uint8_t mon = sDate.Month;
 80026fa:	7d7b      	ldrb	r3, [r7, #21]
 80026fc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
      uint8_t day = sDate.Date;
 8002700:	7dbb      	ldrb	r3, [r7, #22]
 8002702:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
      uint8_t hour = sTime.Hours;
 8002706:	7e3b      	ldrb	r3, [r7, #24]
 8002708:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      uint8_t min = sTime.Minutes;
 800270c:	7e7b      	ldrb	r3, [r7, #25]
 800270e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      float temp_f = 0.0f;
 8002712:	f04f 0300 	mov.w	r3, #0
 8002716:	613b      	str	r3, [r7, #16]
      int8_t temp_i = LOG_NO_TEMP;
 8002718:	2380      	movs	r3, #128	@ 0x80
 800271a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      if (TMP102_ReadTemperature(&hi2c1, &temp_f) == HAL_OK) {
 800271e:	f107 0310 	add.w	r3, r7, #16
 8002722:	4619      	mov	r1, r3
 8002724:	481e      	ldr	r0, [pc, #120]	@ (80027a0 <main+0x2cc>)
 8002726:	f00b ff61 	bl	800e5ec <TMP102_ReadTemperature>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d116      	bne.n	800275e <main+0x28a>
        temp_i = (int8_t)(temp_f + (temp_f >= 0 ? 0.5f : -0.5f));
 8002730:	edd7 7a04 	vldr	s15, [r7, #16]
 8002734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273c:	db02      	blt.n	8002744 <main+0x270>
 800273e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002742:	e001      	b.n	8002748 <main+0x274>
 8002744:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002748:	edd7 7a04 	vldr	s15, [r7, #16]
 800274c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002754:	edc7 7a01 	vstr	s15, [r7, #4]
 8002758:	793b      	ldrb	r3, [r7, #4]
 800275a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
      uint8_t dose_units = 1; // fixed per request
 800275e:	2301      	movs	r3, #1
 8002760:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      append_log_rotating(yearFull, mon, day, hour, min, dose_units, temp_i);
 8002764:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8002768:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800276c:	f897 1031 	ldrb.w	r1, [r7, #49]	@ 0x31
 8002770:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 8002772:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002776:	9302      	str	r3, [sp, #8]
 8002778:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4623      	mov	r3, r4
 8002786:	f000 ffdd 	bl	8003744 <append_log_rotating>
      CHARGER_Fast fast = charger_get_fast();
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	4618      	mov	r0, r3
 8002790:	f000 fdfa 	bl	8003388 <charger_get_fast>
      Paint_DrawString_EN(5, 60, tempStr, &Font16, WHITE, BLACK);
      Paint_DrawString_EN(5, 80, battStr, &Font16, WHITE, BLACK);
      Paint_DrawString_EN(5, 100, chgStr, &Font16, WHITE, BLACK);
      EPD_Display(BlackImage);
#endif
      PlayBeep(100);
 8002794:	2064      	movs	r0, #100	@ 0x64
 8002796:	f000 f8dd 	bl	8002954 <PlayBeep>
    }
    __WFI(); // inline idle sleep
 800279a:	bf30      	wfi
  {
 800279c:	e70e      	b.n	80025bc <main+0xe8>
 800279e:	bf00      	nop
 80027a0:	2000047c 	.word	0x2000047c
 80027a4:	48001000 	.word	0x48001000
 80027a8:	2000057e 	.word	0x2000057e
 80027ac:	2000057f 	.word	0x2000057f
 80027b0:	20000580 	.word	0x20000580
 80027b4:	20000584 	.word	0x20000584
 80027b8:	2000057d 	.word	0x2000057d
 80027bc:	20000008 	.word	0x20000008
 80027c0:	20000588 	.word	0x20000588

080027c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b0a0      	sub	sp, #128	@ 0x80
 80027c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027ce:	2248      	movs	r2, #72	@ 0x48
 80027d0:	2100      	movs	r1, #0
 80027d2:	4618      	mov	r0, r3
 80027d4:	f017 f999 	bl	8019b0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	609a      	str	r2, [r3, #8]
 80027e4:	60da      	str	r2, [r3, #12]
 80027e6:	611a      	str	r2, [r3, #16]
 80027e8:	615a      	str	r2, [r3, #20]
 80027ea:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80027ec:	f006 fb76 	bl	8008edc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80027f0:	2010      	movs	r0, #16
 80027f2:	f7ff fde3 	bl	80023bc <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027f6:	4b3c      	ldr	r3, [pc, #240]	@ (80028e8 <SystemClock_Config+0x124>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027fe:	4a3a      	ldr	r2, [pc, #232]	@ (80028e8 <SystemClock_Config+0x124>)
 8002800:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	4b38      	ldr	r3, [pc, #224]	@ (80028e8 <SystemClock_Config+0x124>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8002812:	2367      	movs	r3, #103	@ 0x67
 8002814:	63bb      	str	r3, [r7, #56]	@ 0x38
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002816:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800281a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800281c:	2301      	movs	r3, #1
 800281e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002820:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002824:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002826:	2301      	movs	r3, #1
 8002828:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800282a:	2301      	movs	r3, #1
 800282c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = 0;
 800282e:	2300      	movs	r3, #0
 8002830:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002832:	2300      	movs	r3, #0
 8002834:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002836:	2360      	movs	r3, #96	@ 0x60
 8002838:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800283a:	2302      	movs	r3, #2
 800283c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800283e:	2301      	movs	r3, #1
 8002840:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002842:	2300      	movs	r3, #0
 8002844:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002846:	2320      	movs	r3, #32
 8002848:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800284a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800284e:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002850:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002854:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV3;
 8002856:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800285a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800285c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002860:	4618      	mov	r0, r3
 8002862:	f006 ffd5 	bl	8009810 <HAL_RCC_OscConfig>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800286c:	f000 f906 	bl	8002a7c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002870:	236f      	movs	r3, #111	@ 0x6f
 8002872:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002874:	2303      	movs	r3, #3
 8002876:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002878:	2380      	movs	r3, #128	@ 0x80
 800287a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800287c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002880:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002882:	2300      	movs	r3, #0
 8002884:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800288a:	2300      	movs	r3, #0
 800288c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	2103      	movs	r1, #3
 8002894:	4618      	mov	r0, r3
 8002896:	f007 fb2f 	bl	8009ef8 <HAL_RCC_ClockConfig>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80028a0:	f000 f8ec 	bl	8002a7c <Error_Handler>
  }

  /* USER CODE BEGIN USB_CRS */
  /* Configure CRS to auto-trim HSI48 using LSE for reliable USB FS clock */
  __HAL_RCC_CRS_CLK_ENABLE();
 80028a4:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80028a8:	f7ff fdb1 	bl	800240e <LL_APB1_GRP1_EnableClock>
  RCC_CRSInitTypeDef crs = {0};
 80028ac:	1d3b      	adds	r3, r7, #4
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	60da      	str	r2, [r3, #12]
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	615a      	str	r2, [r3, #20]
  crs.Prescaler = RCC_CRS_SYNC_DIV1;
 80028bc:	2300      	movs	r3, #0
 80028be:	607b      	str	r3, [r7, #4]
  crs.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80028c0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80028c4:	60bb      	str	r3, [r7, #8]
  crs.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
  crs.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(32768, 48000000); // LSE=32768Hz
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	613b      	str	r3, [r7, #16]
  crs.ErrorLimitValue = RCC_CRS_ERRORLIMIT_DEFAULT;
 80028d0:	2322      	movs	r3, #34	@ 0x22
 80028d2:	617b      	str	r3, [r7, #20]
  crs.HSI48CalibrationValue = 0x40; // mid calibration
 80028d4:	2340      	movs	r3, #64	@ 0x40
 80028d6:	61bb      	str	r3, [r7, #24]
  HAL_RCCEx_CRSConfig(&crs);
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	4618      	mov	r0, r3
 80028dc:	f008 febc 	bl	800b658 <HAL_RCCEx_CRSConfig>
  /* USER CODE END USB_CRS */
}
 80028e0:	bf00      	nop
 80028e2:	3780      	adds	r7, #128	@ 0x80
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	58000400 	.word	0x58000400

080028ec <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b094      	sub	sp, #80	@ 0x50
 80028f0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028f2:	463b      	mov	r3, r7
 80028f4:	2250      	movs	r2, #80	@ 0x50
 80028f6:	2100      	movs	r1, #0
 80028f8:	4618      	mov	r0, r3
 80028fa:	f017 f906 	bl	8019b0a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80028fe:	f44f 5351 	mov.w	r3, #13376	@ 0x3440
 8002902:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8002904:	2318      	movs	r3, #24
 8002906:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002908:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800290c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800290e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002912:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002914:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002918:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADCCLK;
 800291a:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <PeriphCommonClock_Config+0x64>)
 800291c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800291e:	2300      	movs	r3, #0
 8002920:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002922:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002926:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002928:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800292c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800292e:	2300      	movs	r3, #0
 8002930:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002932:	2310      	movs	r3, #16
 8002934:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002936:	463b      	mov	r3, r7
 8002938:	4618      	mov	r0, r3
 800293a:	f008 f901 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8002944:	f000 f89a 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002948:	bf00      	nop
 800294a:	3750      	adds	r7, #80	@ 0x50
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	10010000 	.word	0x10010000

08002954 <PlayBeep>:

/* USER CODE BEGIN 4 */
/////////////////this function generates acoustic signal on mcu GPIO pin via LPTIM//////////////////////
void PlayBeep(uint32_t duration_ms) {
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
	uint32_t period = 999;  // 1 kHz (f=clk 4MHz/999)
 800295c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002960:	60fb      	str	r3, [r7, #12]
	uint32_t pulse = 500;   // 50% duty cycle (D=pulse/period)
 8002962:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002966:	60bb      	str	r3, [r7, #8]
	// Spusti asova na generovanie PWM
    HAL_LPTIM_PWM_Start(&hlptim1, period, pulse);
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	68f9      	ldr	r1, [r7, #12]
 800296c:	4806      	ldr	r0, [pc, #24]	@ (8002988 <PlayBeep+0x34>)
 800296e:	f004 fa6f 	bl	8006e50 <HAL_LPTIM_PWM_Start>

    // akaj, km uplynie trvanie zvuku
    HAL_Delay(duration_ms);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7fe fba9 	bl	80010ca <HAL_Delay>

    // Zastav asova
    HAL_LPTIM_PWM_Stop(&hlptim1);
 8002978:	4803      	ldr	r0, [pc, #12]	@ (8002988 <PlayBeep+0x34>)
 800297a:	f004 fab6 	bl	8006eea <HAL_LPTIM_PWM_Stop>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000050c 	.word	0x2000050c

0800298c <JumpToBootloader>:

////////////////////this function releases all peripherials and jumps into bootloader/////////////////////////
void JumpToBootloader(void) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002992:	b672      	cpsid	i
}
 8002994:	bf00      	nop

    // Interupt disable
    __disable_irq();

    // Reset USB
    USB->CNTR = 0x0003;
 8002996:	4b24      	ldr	r3, [pc, #144]	@ (8002a28 <JumpToBootloader+0x9c>)
 8002998:	2203      	movs	r2, #3
 800299a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    // Pheripherial reset
    __HAL_RCC_GPIOC_CLK_DISABLE();
 800299e:	2004      	movs	r0, #4
 80029a0:	f7ff fd22 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 80029a4:	2002      	movs	r0, #2
 80029a6:	f7ff fd1f 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOA_CLK_DISABLE();
 80029aa:	2001      	movs	r0, #1
 80029ac:	f7ff fd1c 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>

    HAL_LPTIM_DeInit(&hlptim1);
 80029b0:	481e      	ldr	r0, [pc, #120]	@ (8002a2c <JumpToBootloader+0xa0>)
 80029b2:	f004 fa25 	bl	8006e00 <HAL_LPTIM_DeInit>
    HAL_RCC_DeInit();
 80029b6:	f006 fe8f 	bl	80096d8 <HAL_RCC_DeInit>

    // systick reset
    SysTick->CTRL = 0;
 80029ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002a30 <JumpToBootloader+0xa4>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80029c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <JumpToBootloader+0xa4>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80029c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a30 <JumpToBootloader+0xa4>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
    // Clear all interrupt bits
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	e010      	b.n	80029f4 <JumpToBootloader+0x68>
      {
        NVIC->ICER[i] = 0xFFFFFFFF;
 80029d2:	4a18      	ldr	r2, [pc, #96]	@ (8002a34 <JumpToBootloader+0xa8>)
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	3320      	adds	r3, #32
 80029d8:	f04f 31ff 	mov.w	r1, #4294967295
 80029dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80029e0:	4a14      	ldr	r2, [pc, #80]	@ (8002a34 <JumpToBootloader+0xa8>)
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
 80029e4:	3360      	adds	r3, #96	@ 0x60
 80029e6:	f04f 31ff 	mov.w	r1, #4294967295
 80029ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	3301      	adds	r3, #1
 80029f2:	73fb      	strb	r3, [r7, #15]
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	2b07      	cmp	r3, #7
 80029f8:	d9eb      	bls.n	80029d2 <JumpToBootloader+0x46>
  __ASM volatile ("cpsie i" : : : "memory");
 80029fa:	b662      	cpsie	i
}
 80029fc:	bf00      	nop

      /* Re-enable all interrupts */
      __enable_irq();

      /* Set up the jump to boot loader address + 4 */
      uint32_t jump_address = *(__IO uint32_t *)(BOOT_ADD + 4);
 80029fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <JumpToBootloader+0xac>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	60bb      	str	r3, [r7, #8]

      /* Set the main stack pointer to the boot loader stack */
      __set_MSP(*(uint32_t *)BOOT_ADD);
 8002a04:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <JumpToBootloader+0xb0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	f383 8808 	msr	MSP, r3
}
 8002a10:	bf00      	nop

      /* Call the function to jump to boot loader location */
      void (*boot_load)(void) = (void (*)(void))(jump_address);
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	607b      	str	r3, [r7, #4]

      //remap memory
      SYSCFG->MEMRMP = 0x01;
 8002a16:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <JumpToBootloader+0xb4>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

      // Now jump to the boot loader
      boot_load();
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4798      	blx	r3
      /* Jump is done successfully */
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40006800 	.word	0x40006800
 8002a2c:	2000050c 	.word	0x2000050c
 8002a30:	e000e010 	.word	0xe000e010
 8002a34:	e000e100 	.word	0xe000e100
 8002a38:	1fff0004 	.word	0x1fff0004
 8002a3c:	1fff0000 	.word	0x1fff0000
 8002a40:	40010000 	.word	0x40010000

08002a44 <HAL_GPIO_EXTI_Callback>:
}
*/
/////////////////////////////end of datalogger function//////////////////////

// EXTI events: mark pending flags for main loop processing
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == DOSE_Pin) {
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d103      	bne.n	8002a5c <HAL_GPIO_EXTI_Callback+0x18>
    dose_event_pending = 1;
 8002a54:	4b07      	ldr	r3, [pc, #28]	@ (8002a74 <HAL_GPIO_EXTI_Callback+0x30>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	701a      	strb	r2, [r3, #0]
  } else if (GPIO_Pin == USB_I_Pin) {
    usb_event_pending = 1;
  }
}
 8002a5a:	e005      	b.n	8002a68 <HAL_GPIO_EXTI_Callback+0x24>
  } else if (GPIO_Pin == USB_I_Pin) {
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	2b10      	cmp	r3, #16
 8002a60:	d102      	bne.n	8002a68 <HAL_GPIO_EXTI_Callback+0x24>
    usb_event_pending = 1;
 8002a62:	4b05      	ldr	r3, [pc, #20]	@ (8002a78 <HAL_GPIO_EXTI_Callback+0x34>)
 8002a64:	2201      	movs	r2, #1
 8002a66:	701a      	strb	r2, [r3, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	2000057c 	.word	0x2000057c
 8002a78:	2000057d 	.word	0x2000057d

08002a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a80:	b672      	cpsid	i
}
 8002a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <Error_Handler+0x8>

08002a88 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002a8c:	bf00      	nop
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002aa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_APB1_GRP1_EnableClock>:
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ac4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ac6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002ad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ad4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002adc:	68fb      	ldr	r3, [r7, #12]
}
 8002ade:	bf00      	nop
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
	...

08002aec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002af2:	1d3b      	adds	r3, r7, #4
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002b00:	2300      	movs	r3, #0
 8002b02:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b04:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b06:	4a2d      	ldr	r2, [pc, #180]	@ (8002bbc <MX_RTC_Init+0xd0>)
 8002b08:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002b10:	4b29      	ldr	r3, [pc, #164]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b12:	220f      	movs	r2, #15
 8002b14:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002b16:	4b28      	ldr	r3, [pc, #160]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b18:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002b1c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b1e:	4b26      	ldr	r3, [pc, #152]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b24:	4b24      	ldr	r3, [pc, #144]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b2a:	4b23      	ldr	r3, [pc, #140]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002b30:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b36:	4820      	ldr	r0, [pc, #128]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b38:	f009 f888 	bl	800bc4c <HAL_RTC_Init>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8002b42:	f7ff ff9b 	bl	8002a7c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b5e:	1d3b      	adds	r3, r7, #4
 8002b60:	2201      	movs	r2, #1
 8002b62:	4619      	mov	r1, r3
 8002b64:	4814      	ldr	r0, [pc, #80]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b66:	f009 f8f9 	bl	800bd5c <HAL_RTC_SetTime>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8002b70:	f7ff ff84 	bl	8002a7c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b74:	2301      	movs	r3, #1
 8002b76:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b84:	463b      	mov	r3, r7
 8002b86:	2201      	movs	r2, #1
 8002b88:	4619      	mov	r1, r3
 8002b8a:	480b      	ldr	r0, [pc, #44]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002b8c:	f009 f9e3 	bl	800bf56 <HAL_RTC_SetDate>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b96:	f7ff ff71 	bl	8002a7c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	4806      	ldr	r0, [pc, #24]	@ (8002bb8 <MX_RTC_Init+0xcc>)
 8002ba0:	f009 fb72 	bl	800c288 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002baa:	f7ff ff67 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002bae:	bf00      	nop
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000588 	.word	0x20000588
 8002bbc:	40002800 	.word	0x40002800

08002bc0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b096      	sub	sp, #88	@ 0x58
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bc8:	f107 0308 	add.w	r3, r7, #8
 8002bcc:	2250      	movs	r2, #80	@ 0x50
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f016 ff9a 	bl	8019b0a <memset>
  if(rtcHandle->Instance==RTC)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a12      	ldr	r2, [pc, #72]	@ (8002c24 <HAL_RTC_MspInit+0x64>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d11d      	bne.n	8002c1c <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002be0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002be4:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002be6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bea:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bec:	f107 0308 	add.w	r3, r7, #8
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f007 ffa5 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002bfc:	f7ff ff3e 	bl	8002a7c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002c00:	f7ff ff49 	bl	8002a96 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002c04:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002c08:	f7ff ff56 	bl	8002ab8 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2100      	movs	r1, #0
 8002c10:	2003      	movs	r0, #3
 8002c12:	f002 fe82 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002c16:	2003      	movs	r0, #3
 8002c18:	f002 fe99 	bl	800594e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	3758      	adds	r7, #88	@ 0x58
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40002800 	.word	0x40002800

08002c28 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002c30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c34:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002c60:	4b2d      	ldr	r3, [pc, #180]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c62:	4a2e      	ldr	r2, [pc, #184]	@ (8002d1c <MX_SAI1_Init+0xc0>)
 8002c64:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002c66:	4b2c      	ldr	r3, [pc, #176]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8002c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c6e:	2201      	movs	r2, #1
 8002c70:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002c72:	4b29      	ldr	r3, [pc, #164]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c74:	2280      	movs	r2, #128	@ 0x80
 8002c76:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002c78:	4b27      	ldr	r3, [pc, #156]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002c7e:	4b26      	ldr	r3, [pc, #152]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002c84:	4b24      	ldr	r3, [pc, #144]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002c8a:	4b23      	ldr	r3, [pc, #140]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002c90:	4b21      	ldr	r3, [pc, #132]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8002c96:	4b20      	ldr	r3, [pc, #128]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002ca4:	4a1e      	ldr	r2, [pc, #120]	@ (8002d20 <MX_SAI1_Init+0xc4>)
 8002ca6:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MonoStereoMode = SAI_MONOMODE;
 8002ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002caa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002cae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002cb0:	4b19      	ldr	r3, [pc, #100]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 8002cb6:	4b18      	ldr	r3, [pc, #96]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 2;
 8002cbe:	4b16      	ldr	r3, [pc, #88]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE | SAI_PDM_CLOCK2_ENABLE;
 8002cc4:	4b14      	ldr	r3, [pc, #80]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cc6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002cca:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8002ccc:	4b12      	ldr	r3, [pc, #72]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cce:	2220      	movs	r2, #32
 8002cd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002cfe:	2203      	movs	r2, #3
 8002d00:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8002d02:	4805      	ldr	r0, [pc, #20]	@ (8002d18 <MX_SAI1_Init+0xbc>)
 8002d04:	f009 fb8c 	bl	800c420 <HAL_SAI_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_SAI1_Init+0xb6>
  {
    Error_Handler();
 8002d0e:	f7ff feb5 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	200005ac 	.word	0x200005ac
 8002d1c:	40015404 	.word	0x40015404
 8002d20:	0002ee00 	.word	0x0002ee00

08002d24 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a16      	ldr	r2, [pc, #88]	@ (8002d8c <HAL_SAI_MspInit+0x68>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d126      	bne.n	8002d84 <HAL_SAI_MspInit+0x60>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8002d36:	4b16      	ldr	r3, [pc, #88]	@ (8002d90 <HAL_SAI_MspInit+0x6c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10b      	bne.n	8002d56 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002d3e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002d42:	f7ff ff71 	bl	8002c28 <LL_APB2_GRP1_EnableClock>

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	2026      	movs	r0, #38	@ 0x26
 8002d4c:	f002 fde5 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002d50:	2026      	movs	r0, #38	@ 0x26
 8002d52:	f002 fdfc 	bl	800594e <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8002d56:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <HAL_SAI_MspInit+0x6c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d90 <HAL_SAI_MspInit+0x6c>)
 8002d5e:	6013      	str	r3, [r2, #0]
    PA3     ------> SAI1_CK1
    PA8     ------> SAI1_CK2
    PA9     ------> SAI1_D2
    PA10     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002d60:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8002d64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d66:	2302      	movs	r3, #2
 8002d68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002d72:	2303      	movs	r3, #3
 8002d74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d80:	f002 fe2a 	bl	80059d8 <HAL_GPIO_Init>

    }
}
 8002d84:	bf00      	nop
 8002d86:	3720      	adds	r7, #32
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40015404 	.word	0x40015404
 8002d90:	20000644 	.word	0x20000644

08002d94 <LL_AHB3_GRP1_EnableClock>:
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002d9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002da2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4013      	ands	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002db8:	68fb      	ldr	r3, [r7, #12]
}
 8002dba:	bf00      	nop
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8002dcc:	463b      	mov	r3, r7
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002dd4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002dd8:	f7ff ffdc 	bl	8002d94 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2, 0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2102      	movs	r1, #2
 8002de0:	f06f 0001 	mvn.w	r0, #1
 8002de4:	f002 fd99 	bl	800591a <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 2, 0);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2102      	movs	r1, #2
 8002dec:	2005      	movs	r0, #5
 8002dee:	f002 fd94 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002df2:	2005      	movs	r0, #5
 8002df4:	f002 fdab 	bl	800594e <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	202e      	movs	r0, #46	@ 0x2e
 8002dfe:	f002 fd8c 	bl	800591a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002e02:	202e      	movs	r0, #46	@ 0x2e
 8002e04:	f002 fda3 	bl	800594e <HAL_NVIC_EnableIRQ>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8002e10:	463b      	mov	r3, r7
 8002e12:	4618      	mov	r0, r3
 8002e14:	f006 f872 	bl	8008efc <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8002e18:	f006 f8b2 	bl	8008f80 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e28:	bf00      	nop
 8002e2a:	e7fd      	b.n	8002e28 <NMI_Handler+0x4>

08002e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <HardFault_Handler+0x4>

08002e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <MemManage_Handler+0x4>

08002e3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <BusFault_Handler+0x4>

08002e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <UsageFault_Handler+0x4>

08002e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e7a:	f000 fe5f 	bl	8003b3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002e86:	f7fe fd69 	bl	800195c <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENT_Pin);
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	f003 f817 	bl	8005ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOSE_Pin);
 8002eae:	2004      	movs	r0, #4
 8002eb0:	f003 f810 	bl	8005ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002eb4:	bf00      	nop
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_I_Pin);
 8002ebc:	2010      	movs	r0, #16
 8002ebe:	f003 f809 	bl	8005ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002ecc:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <USB_LP_IRQHandler+0x10>)
 8002ece:	f004 faf9 	bl	80074c4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	200110d8 	.word	0x200110d8

08002edc <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0

  /* USER CODE END SAI1_IRQn 0 */
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002eee:	f014 fe4d 	bl	8017b8c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002efa:	f014 fe7d 	bl	8017bf8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002f06:	f002 fffd 	bl	8005f04 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
	...

08002f10 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8002f14:	4802      	ldr	r0, [pc, #8]	@ (8002f20 <LPTIM2_IRQHandler+0x10>)
 8002f16:	f004 f804 	bl	8006f22 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000544 	.word	0x20000544

08002f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return 1;
 8002f28:	2301      	movs	r3, #1
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <_kill>:

int _kill(int pid, int sig)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f3e:	f016 fe37 	bl	8019bb0 <__errno>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2216      	movs	r2, #22
 8002f46:	601a      	str	r2, [r3, #0]
  return -1;
 8002f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <_exit>:

void _exit (int status)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7ff ffe7 	bl	8002f34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f66:	bf00      	nop
 8002f68:	e7fd      	b.n	8002f66 <_exit+0x12>

08002f6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b086      	sub	sp, #24
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	60f8      	str	r0, [r7, #12]
 8002f72:	60b9      	str	r1, [r7, #8]
 8002f74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	e00a      	b.n	8002f92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f7c:	f3af 8000 	nop.w
 8002f80:	4601      	mov	r1, r0
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	60ba      	str	r2, [r7, #8]
 8002f88:	b2ca      	uxtb	r2, r1
 8002f8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	dbf0      	blt.n	8002f7c <_read+0x12>
  }

  return len;
 8002f9a:	687b      	ldr	r3, [r7, #4]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	e009      	b.n	8002fca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	60ba      	str	r2, [r7, #8]
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	dbf1      	blt.n	8002fb6 <_write+0x12>
  }
  return len;
 8002fd2:	687b      	ldr	r3, [r7, #4]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <_close>:

int _close(int file)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003004:	605a      	str	r2, [r3, #4]
  return 0;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <_isatty>:

int _isatty(int file)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800301c:	2301      	movs	r3, #1
}
 800301e:	4618      	mov	r0, r3
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800302a:	b480      	push	{r7}
 800302c:	b085      	sub	sp, #20
 800302e:	af00      	add	r7, sp, #0
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800304c:	4a14      	ldr	r2, [pc, #80]	@ (80030a0 <_sbrk+0x5c>)
 800304e:	4b15      	ldr	r3, [pc, #84]	@ (80030a4 <_sbrk+0x60>)
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003058:	4b13      	ldr	r3, [pc, #76]	@ (80030a8 <_sbrk+0x64>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d102      	bne.n	8003066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003060:	4b11      	ldr	r3, [pc, #68]	@ (80030a8 <_sbrk+0x64>)
 8003062:	4a12      	ldr	r2, [pc, #72]	@ (80030ac <_sbrk+0x68>)
 8003064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003066:	4b10      	ldr	r3, [pc, #64]	@ (80030a8 <_sbrk+0x64>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4413      	add	r3, r2
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	429a      	cmp	r2, r3
 8003072:	d207      	bcs.n	8003084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003074:	f016 fd9c 	bl	8019bb0 <__errno>
 8003078:	4603      	mov	r3, r0
 800307a:	220c      	movs	r2, #12
 800307c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800307e:	f04f 33ff 	mov.w	r3, #4294967295
 8003082:	e009      	b.n	8003098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003084:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <_sbrk+0x64>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800308a:	4b07      	ldr	r3, [pc, #28]	@ (80030a8 <_sbrk+0x64>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4413      	add	r3, r2
 8003092:	4a05      	ldr	r2, [pc, #20]	@ (80030a8 <_sbrk+0x64>)
 8003094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003096:	68fb      	ldr	r3, [r7, #12]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20030000 	.word	0x20030000
 80030a4:	00000400 	.word	0x00000400
 80030a8:	20000648 	.word	0x20000648
 80030ac:	20011830 	.word	0x20011830

080030b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80030b4:	4b24      	ldr	r3, [pc, #144]	@ (8003148 <SystemInit+0x98>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	4a23      	ldr	r2, [pc, #140]	@ (8003148 <SystemInit+0x98>)
 80030bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80030c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80030d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80030dc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80030de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030e8:	4b18      	ldr	r3, [pc, #96]	@ (800314c <SystemInit+0x9c>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80030ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030fa:	f023 0305 	bic.w	r3, r3, #5
 80030fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003102:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003106:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800310a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800310e:	f023 0301 	bic.w	r3, r3, #1
 8003112:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311a:	4a0d      	ldr	r2, [pc, #52]	@ (8003150 <SystemInit+0xa0>)
 800311c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800311e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003122:	4a0b      	ldr	r2, [pc, #44]	@ (8003150 <SystemInit+0xa0>)
 8003124:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003130:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003134:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800313a:	2200      	movs	r2, #0
 800313c:	619a      	str	r2, [r3, #24]
}
 800313e:	bf00      	nop
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	e000ed00 	.word	0xe000ed00
 800314c:	faf6fefb 	.word	0xfaf6fefb
 8003150:	22041000 	.word	0x22041000

08003154 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003154:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003156:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003158:	3304      	adds	r3, #4

0800315a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800315a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800315c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800315e:	d3f9      	bcc.n	8003154 <CopyDataInit>
  bx lr
 8003160:	4770      	bx	lr

08003162 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003162:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003164:	3004      	adds	r0, #4

08003166 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003166:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003168:	d3fb      	bcc.n	8003162 <FillZerobss>
  bx lr
 800316a:	4770      	bx	lr

0800316c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800316c:	480c      	ldr	r0, [pc, #48]	@ (80031a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800316e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003170:	f7ff ff9e 	bl	80030b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003174:	480b      	ldr	r0, [pc, #44]	@ (80031a4 <LoopForever+0x6>)
 8003176:	490c      	ldr	r1, [pc, #48]	@ (80031a8 <LoopForever+0xa>)
 8003178:	4a0c      	ldr	r2, [pc, #48]	@ (80031ac <LoopForever+0xe>)
 800317a:	2300      	movs	r3, #0
 800317c:	f7ff ffed 	bl	800315a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003180:	480b      	ldr	r0, [pc, #44]	@ (80031b0 <LoopForever+0x12>)
 8003182:	490c      	ldr	r1, [pc, #48]	@ (80031b4 <LoopForever+0x16>)
 8003184:	4a0c      	ldr	r2, [pc, #48]	@ (80031b8 <LoopForever+0x1a>)
 8003186:	2300      	movs	r3, #0
 8003188:	f7ff ffe7 	bl	800315a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800318c:	480b      	ldr	r0, [pc, #44]	@ (80031bc <LoopForever+0x1e>)
 800318e:	490c      	ldr	r1, [pc, #48]	@ (80031c0 <LoopForever+0x22>)
 8003190:	2300      	movs	r3, #0
 8003192:	f7ff ffe8 	bl	8003166 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003196:	f016 fd11 	bl	8019bbc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800319a:	f7ff f99b 	bl	80024d4 <main>

0800319e <LoopForever>:

LoopForever:
  b LoopForever
 800319e:	e7fe      	b.n	800319e <LoopForever>
  ldr   r0, =_estack
 80031a0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80031a4:	20000008 	.word	0x20000008
 80031a8:	20000310 	.word	0x20000310
 80031ac:	0801c4ac 	.word	0x0801c4ac
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80031b0:	200301e4 	.word	0x200301e4
 80031b4:	20030a67 	.word	0x20030a67
 80031b8:	0801c7fa 	.word	0x0801c7fa
  INIT_BSS _sbss, _ebss
 80031bc:	2000035c 	.word	0x2000035c
 80031c0:	2001182c 	.word	0x2001182c

080031c4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031c4:	e7fe      	b.n	80031c4 <ADC1_IRQHandler>

080031c6 <chg_pin_is_low>:
#endif

/* ======= Charger GPIO (CEN/CHG) ======= */

static inline uint8_t chg_pin_is_low(void)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	af00      	add	r7, sp, #0
#if CHARGER_CHG_ACTIVE_LOW
    return (HAL_GPIO_ReadPin(CHARGER_CHG_GPIO_Port, CHARGER_CHG_Pin) == GPIO_PIN_RESET);
 80031ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80031ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031d2:	f002 fe4f 	bl	8005e74 <HAL_GPIO_ReadPin>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
#else
    return (HAL_GPIO_ReadPin(CHARGER_CHG_GPIO_Port, CHARGER_CHG_Pin) == GPIO_PIN_SET);
#endif
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <cen_write>:

static inline void cen_write(bool enable)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
#if CHARGER_CEN_ACTIVE_HIGH
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
 80031f2:	79fb      	ldrb	r3, [r7, #7]
 80031f4:	461a      	mov	r2, r3
 80031f6:	2101      	movs	r1, #1
 80031f8:	4803      	ldr	r0, [pc, #12]	@ (8003208 <cen_write+0x20>)
 80031fa:	f002 fe53 	bl	8005ea4 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	48000400 	.word	0x48000400

0800320c <charger_set_enabled>:

void charger_set_enabled(bool enable)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
    cen_write(enable);
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff ffe5 	bl	80031e8 <cen_write>
}
 800321e:	bf00      	nop
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <read_vdda_mv_once>:
/* ======= FAST status a VBAT meranie ======= */

#if CHARGER_USE_ADC
/* Jednorazovo zmeraj VDDA cez VREFINT (presny prepoet mV) */
static uint32_t read_vdda_mv_once(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef s = {0};
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
 800323c:	615a      	str	r2, [r3, #20]
    s.Channel      = ADC_CHANNEL_VREFINT;
 800323e:	4b1e      	ldr	r3, [pc, #120]	@ (80032b8 <read_vdda_mv_once+0x90>)
 8003240:	607b      	str	r3, [r7, #4]
    s.Rank         = ADC_REGULAR_RANK_1;
 8003242:	2306      	movs	r3, #6
 8003244:	60bb      	str	r3, [r7, #8]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003246:	2307      	movs	r3, #7
 8003248:	60fb      	str	r3, [r7, #12]

    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return 3000;
 800324a:	1d3b      	adds	r3, r7, #4
 800324c:	4619      	mov	r1, r3
 800324e:	481b      	ldr	r0, [pc, #108]	@ (80032bc <read_vdda_mv_once+0x94>)
 8003250:	f001 fac0 	bl	80047d4 <HAL_ADC_ConfigChannel>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d002      	beq.n	8003260 <read_vdda_mv_once+0x38>
 800325a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800325e:	e027      	b.n	80032b0 <read_vdda_mv_once+0x88>
    if (HAL_ADC_Start(&hadc1) != HAL_OK)            return 3000;
 8003260:	4816      	ldr	r0, [pc, #88]	@ (80032bc <read_vdda_mv_once+0x94>)
 8003262:	f001 f8dd 	bl	8004420 <HAL_ADC_Start>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <read_vdda_mv_once+0x4a>
 800326c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003270:	e01e      	b.n	80032b0 <read_vdda_mv_once+0x88>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return 3000; }
 8003272:	2105      	movs	r1, #5
 8003274:	4811      	ldr	r0, [pc, #68]	@ (80032bc <read_vdda_mv_once+0x94>)
 8003276:	f001 f95a 	bl	800452e <HAL_ADC_PollForConversion>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <read_vdda_mv_once+0x64>
 8003280:	480e      	ldr	r0, [pc, #56]	@ (80032bc <read_vdda_mv_once+0x94>)
 8003282:	f001 f921 	bl	80044c8 <HAL_ADC_Stop>
 8003286:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800328a:	e011      	b.n	80032b0 <read_vdda_mv_once+0x88>
    uint16_t raw = (uint16_t)HAL_ADC_GetValue(&hadc1);
 800328c:	480b      	ldr	r0, [pc, #44]	@ (80032bc <read_vdda_mv_once+0x94>)
 800328e:	f001 fa93 	bl	80047b8 <HAL_ADC_GetValue>
 8003292:	4603      	mov	r3, r0
 8003294:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8003296:	4809      	ldr	r0, [pc, #36]	@ (80032bc <read_vdda_mv_once+0x94>)
 8003298:	f001 f916 	bl	80044c8 <HAL_ADC_Stop>

    return __HAL_ADC_CALC_VREFANALOG_VOLTAGE(raw, ADC_RESOLUTION_12B);
 800329c:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <read_vdda_mv_once+0x98>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	461a      	mov	r2, r3
 80032a2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80032a6:	fb03 f202 	mul.w	r2, r3, r2
 80032aa:	8bfb      	ldrh	r3, [r7, #30]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3720      	adds	r7, #32
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	80000001 	.word	0x80000001
 80032bc:	20000378 	.word	0x20000378
 80032c0:	1fff75aa 	.word	0x1fff75aa

080032c4 <read_vbat_mv_once>:

/* Jednorazovo zmeraj VBAT v mV cez deli */
static int32_t read_vbat_mv_once(uint32_t vdda_mv)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08c      	sub	sp, #48	@ 0x30
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef s = {0};
 80032cc:	f107 030c 	add.w	r3, r7, #12
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	611a      	str	r2, [r3, #16]
 80032dc:	615a      	str	r2, [r3, #20]
    s.Channel      = CHARGER_ADC_CHANNEL;
 80032de:	4b25      	ldr	r3, [pc, #148]	@ (8003374 <read_vbat_mv_once+0xb0>)
 80032e0:	60fb      	str	r3, [r7, #12]
    s.Rank         = ADC_REGULAR_RANK_1;
 80032e2:	2306      	movs	r3, #6
 80032e4:	613b      	str	r3, [r7, #16]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80032e6:	2307      	movs	r3, #7
 80032e8:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return -1;
 80032ea:	f107 030c 	add.w	r3, r7, #12
 80032ee:	4619      	mov	r1, r3
 80032f0:	4821      	ldr	r0, [pc, #132]	@ (8003378 <read_vbat_mv_once+0xb4>)
 80032f2:	f001 fa6f 	bl	80047d4 <HAL_ADC_ConfigChannel>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <read_vbat_mv_once+0x3e>
 80032fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003300:	e033      	b.n	800336a <read_vbat_mv_once+0xa6>
    if (HAL_ADC_Start(&hadc1) != HAL_OK)            return -1;
 8003302:	481d      	ldr	r0, [pc, #116]	@ (8003378 <read_vbat_mv_once+0xb4>)
 8003304:	f001 f88c 	bl	8004420 <HAL_ADC_Start>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <read_vbat_mv_once+0x50>
 800330e:	f04f 33ff 	mov.w	r3, #4294967295
 8003312:	e02a      	b.n	800336a <read_vbat_mv_once+0xa6>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return -1; }
 8003314:	2105      	movs	r1, #5
 8003316:	4818      	ldr	r0, [pc, #96]	@ (8003378 <read_vbat_mv_once+0xb4>)
 8003318:	f001 f909 	bl	800452e <HAL_ADC_PollForConversion>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <read_vbat_mv_once+0x6a>
 8003322:	4815      	ldr	r0, [pc, #84]	@ (8003378 <read_vbat_mv_once+0xb4>)
 8003324:	f001 f8d0 	bl	80044c8 <HAL_ADC_Stop>
 8003328:	f04f 33ff 	mov.w	r3, #4294967295
 800332c:	e01d      	b.n	800336a <read_vbat_mv_once+0xa6>
    uint16_t raw_vbat = (uint16_t)HAL_ADC_GetValue(&hadc1);
 800332e:	4812      	ldr	r0, [pc, #72]	@ (8003378 <read_vbat_mv_once+0xb4>)
 8003330:	f001 fa42 	bl	80047b8 <HAL_ADC_GetValue>
 8003334:	4603      	mov	r3, r0
 8003336:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    HAL_ADC_Stop(&hadc1);
 8003338:	480f      	ldr	r0, [pc, #60]	@ (8003378 <read_vbat_mv_once+0xb4>)
 800333a:	f001 f8c5 	bl	80044c8 <HAL_ADC_Stop>

    /* Prepoet raw -> mV na ADC pine -> mV na batrii */
    uint32_t mv_adc = ((uint32_t)raw_vbat * vdda_mv) / 4095u;
 800333e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	fb03 f202 	mul.w	r2, r3, r2
 8003346:	4b0d      	ldr	r3, [pc, #52]	@ (800337c <read_vbat_mv_once+0xb8>)
 8003348:	fba3 1302 	umull	r1, r3, r3, r2
 800334c:	1ad2      	subs	r2, r2, r3
 800334e:	0852      	lsrs	r2, r2, #1
 8003350:	4413      	add	r3, r2
 8003352:	0adb      	lsrs	r3, r3, #11
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t mv_bat = (mv_adc * (uint32_t)(CHARGER_RTOP_OHM + CHARGER_RBOT_OHM)) / (uint32_t)CHARGER_RBOT_OHM;
 8003356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003358:	4a09      	ldr	r2, [pc, #36]	@ (8003380 <read_vbat_mv_once+0xbc>)
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	4a09      	ldr	r2, [pc, #36]	@ (8003384 <read_vbat_mv_once+0xc0>)
 8003360:	fba2 2303 	umull	r2, r3, r2, r3
 8003364:	0b9b      	lsrs	r3, r3, #14
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
    return (int32_t)mv_bat;
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800336a:	4618      	mov	r0, r3
 800336c:	3730      	adds	r7, #48	@ 0x30
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	19200040 	.word	0x19200040
 8003378:	20000378 	.word	0x20000378
 800337c:	00100101 	.word	0x00100101
 8003380:	0007e388 	.word	0x0007e388
 8003384:	593d921b 	.word	0x593d921b

08003388 <charger_get_fast>:
#endif /* CHARGER_USE_ADC */

CHARGER_Fast charger_get_fast(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
    CHARGER_Fast out;
    out.status = chg_pin_is_low() ? CHARGER_STATUS_CHARGING : CHARGER_STATUS_IDLE;
 8003390:	f7ff ff19 	bl	80031c6 <chg_pin_is_low>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	bf14      	ite	ne
 800339a:	2301      	movne	r3, #1
 800339c:	2300      	moveq	r3, #0
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	743b      	strb	r3, [r7, #16]

#if CHARGER_USE_ADC
    uint32_t vdda = read_vdda_mv_once();
 80033a2:	f7ff ff41 	bl	8003228 <read_vdda_mv_once>
 80033a6:	6178      	str	r0, [r7, #20]
    out.batt_mv   = read_vbat_mv_once(vdda);
 80033a8:	6978      	ldr	r0, [r7, #20]
 80033aa:	f7ff ff8b 	bl	80032c4 <read_vbat_mv_once>
 80033ae:	4603      	mov	r3, r0
 80033b0:	60fb      	str	r3, [r7, #12]

    /* Vyhodnotenie politiky + (dis)arm watchdog sa riei v helperi niie. */
    /* Ak ADC nepouzivas, helper ticho nerobi nic. */
    extern void charger__policy_eval_and_arm(int32_t last_batt_mv, uint32_t last_vdda_mv);
#if CHARGER_USE_ADC
    charger__policy_eval_and_arm(out.batt_mv, vdda);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6979      	ldr	r1, [r7, #20]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 f904 	bl	80035c4 <charger__policy_eval_and_arm>
#else
    charger__policy_eval_and_arm(-1, 0);
#endif

    return out;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	461a      	mov	r2, r3
 80033c0:	f107 030c 	add.w	r3, r7, #12
 80033c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80033c8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <mv_to_counts>:
static uint16_t s_sleep_cnt   = 0;  /* ADC threshold pre pokles */
static uint16_t s_recover_cnt = 0;  /* ADC threshold pre navrat */

/* Prepoet VBAT mV -> ADC counts, s ohadom na deli a VDDA */
static uint16_t mv_to_counts(uint32_t mv_vbat, uint32_t vdda_mv)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
    uint32_t vadc_mv = (mv_vbat * (uint32_t)CHARGER_RBOT_OHM) /
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f24b 7298 	movw	r2, #47000	@ 0xb798
 80033e4:	fb02 f303 	mul.w	r3, r2, r3
 80033e8:	08db      	lsrs	r3, r3, #3
 80033ea:	4a11      	ldr	r2, [pc, #68]	@ (8003430 <mv_to_counts+0x5c>)
 80033ec:	fba2 2303 	umull	r2, r3, r2, r3
 80033f0:	0b5b      	lsrs	r3, r3, #13
 80033f2:	60bb      	str	r3, [r7, #8]
                       (uint32_t)(CHARGER_RTOP_OHM + CHARGER_RBOT_OHM);
    if (vdda_mv == 0) vdda_mv = 3000;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d102      	bne.n	8003400 <mv_to_counts+0x2c>
 80033fa:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80033fe:	603b      	str	r3, [r7, #0]
    uint32_t counts = (vadc_mv * 4095u) / vdda_mv;
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	4613      	mov	r3, r2
 8003404:	031b      	lsls	r3, r3, #12
 8003406:	1a9a      	subs	r2, r3, r2
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	fbb2 f3f3 	udiv	r3, r2, r3
 800340e:	60fb      	str	r3, [r7, #12]
    if (counts > 4095u) counts = 4095u;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003416:	d302      	bcc.n	800341e <mv_to_counts+0x4a>
 8003418:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800341c:	60fb      	str	r3, [r7, #12]
    return (uint16_t)counts;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	b29b      	uxth	r3, r3
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	20737af3 	.word	0x20737af3

08003434 <awd_apply_window_normal>:

/* Nastavenie AWD okna (HAL) podle stavu */
static void awd_apply_window_normal(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
    ADC_AnalogWDGConfTypeDef awd = {0};
 800343a:	463b      	mov	r3, r7
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]
 8003446:	611a      	str	r2, [r3, #16]
 8003448:	615a      	str	r2, [r3, #20]
    awd.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800344a:	4b0e      	ldr	r3, [pc, #56]	@ (8003484 <awd_apply_window_normal+0x50>)
 800344c:	603b      	str	r3, [r7, #0]
    awd.WatchdogMode   = ADC_ANALOGWATCHDOG_SINGLE_REG;   /* len regular kanl */
 800344e:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 8003452:	607b      	str	r3, [r7, #4]
    awd.Channel        = CHARGER_ADC_CHANNEL;
 8003454:	4b0c      	ldr	r3, [pc, #48]	@ (8003488 <awd_apply_window_normal+0x54>)
 8003456:	60bb      	str	r3, [r7, #8]
    awd.ITMode         = ENABLE;                           /* IRQ povolene */
 8003458:	2301      	movs	r3, #1
 800345a:	733b      	strb	r3, [r7, #12]
    awd.HighThreshold  = 4095;                             /* horn strop */
 800345c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8003460:	613b      	str	r3, [r7, #16]
    awd.LowThreshold   = s_sleep_cnt;                      /* spodn hranica = Sleep */
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <awd_apply_window_normal+0x58>)
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	617b      	str	r3, [r7, #20]

    (void)HAL_ADC_AnalogWDGConfig(&hadc1, &awd);
 8003468:	463b      	mov	r3, r7
 800346a:	4619      	mov	r1, r3
 800346c:	4808      	ldr	r0, [pc, #32]	@ (8003490 <awd_apply_window_normal+0x5c>)
 800346e:	f001 fd77 	bl	8004f60 <HAL_ADC_AnalogWDGConfig>
    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8003472:	4b07      	ldr	r3, [pc, #28]	@ (8003490 <awd_apply_window_normal+0x5c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2280      	movs	r2, #128	@ 0x80
 8003478:	601a      	str	r2, [r3, #0]
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	7dc00000 	.word	0x7dc00000
 8003488:	19200040 	.word	0x19200040
 800348c:	2000064e 	.word	0x2000064e
 8003490:	20000378 	.word	0x20000378

08003494 <awd_apply_window_recover>:

static void awd_apply_window_recover(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
    ADC_AnalogWDGConfTypeDef awd = {0};
 800349a:	463b      	mov	r3, r7
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	60da      	str	r2, [r3, #12]
 80034a6:	611a      	str	r2, [r3, #16]
 80034a8:	615a      	str	r2, [r3, #20]
    awd.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <awd_apply_window_recover+0x4c>)
 80034ac:	603b      	str	r3, [r7, #0]
    awd.WatchdogMode   = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80034ae:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 80034b2:	607b      	str	r3, [r7, #4]
    awd.Channel        = CHARGER_ADC_CHANNEL;
 80034b4:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <awd_apply_window_recover+0x50>)
 80034b6:	60bb      	str	r3, [r7, #8]
    awd.ITMode         = ENABLE;
 80034b8:	2301      	movs	r3, #1
 80034ba:	733b      	strb	r3, [r7, #12]
    awd.HighThreshold  = s_recover_cnt;                    /* horn hranica = Recover */
 80034bc:	4b0a      	ldr	r3, [pc, #40]	@ (80034e8 <awd_apply_window_recover+0x54>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	613b      	str	r3, [r7, #16]
    awd.LowThreshold   = 0;
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]

    (void)HAL_ADC_AnalogWDGConfig(&hadc1, &awd);
 80034c6:	463b      	mov	r3, r7
 80034c8:	4619      	mov	r1, r3
 80034ca:	4808      	ldr	r0, [pc, #32]	@ (80034ec <awd_apply_window_recover+0x58>)
 80034cc:	f001 fd48 	bl	8004f60 <HAL_ADC_AnalogWDGConfig>
    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80034d0:	4b06      	ldr	r3, [pc, #24]	@ (80034ec <awd_apply_window_recover+0x58>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2280      	movs	r2, #128	@ 0x80
 80034d6:	601a      	str	r2, [r3, #0]
}
 80034d8:	bf00      	nop
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	7dc00000 	.word	0x7dc00000
 80034e4:	19200040 	.word	0x19200040
 80034e8:	20000650 	.word	0x20000650
 80034ec:	20000378 	.word	0x20000378

080034f0 <adc_start_for_watchdog>:

/* Intern: spusti ADC v reime s IT (spotreba len ked bezi);
 * Predpoklad: hadc1.Init.ContinuousConvMode = ENABLE v CubeMX _alebo_ u pri tvojom ADC init-e.
 * (Continuous reim NEzvyuje spotrebu, kym ADC nie je spustene; zacne az po HAL_ADC_Start_IT.) */
static void adc_start_for_watchdog(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
    /* Uisti sa, ze merame nas VBAT kanal (regular group) */
    ADC_ChannelConfTypeDef ch = {0};
 80034f6:	463b      	mov	r3, r7
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
 8003504:	615a      	str	r2, [r3, #20]
    ch.Channel      = CHARGER_ADC_CHANNEL;
 8003506:	4b09      	ldr	r3, [pc, #36]	@ (800352c <adc_start_for_watchdog+0x3c>)
 8003508:	603b      	str	r3, [r7, #0]
    ch.Rank         = ADC_REGULAR_RANK_1;
 800350a:	2306      	movs	r3, #6
 800350c:	607b      	str	r3, [r7, #4]
    ch.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800350e:	2307      	movs	r3, #7
 8003510:	60bb      	str	r3, [r7, #8]
    (void)HAL_ADC_ConfigChannel(&hadc1, &ch);
 8003512:	463b      	mov	r3, r7
 8003514:	4619      	mov	r1, r3
 8003516:	4806      	ldr	r0, [pc, #24]	@ (8003530 <adc_start_for_watchdog+0x40>)
 8003518:	f001 f95c 	bl	80047d4 <HAL_ADC_ConfigChannel>

    (void)HAL_ADC_Start_IT(&hadc1);
 800351c:	4804      	ldr	r0, [pc, #16]	@ (8003530 <adc_start_for_watchdog+0x40>)
 800351e:	f001 f893 	bl	8004648 <HAL_ADC_Start_IT>
}
 8003522:	bf00      	nop
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	19200040 	.word	0x19200040
 8003530:	20000378 	.word	0x20000378

08003534 <adc_stop_watchdog>:

static void adc_stop_watchdog(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
    __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_AWD1);
 8003538:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <adc_stop_watchdog+0x20>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	4b05      	ldr	r3, [pc, #20]	@ (8003554 <adc_stop_watchdog+0x20>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003546:	605a      	str	r2, [r3, #4]
    (void)HAL_ADC_Stop_IT(&hadc1);
 8003548:	4802      	ldr	r0, [pc, #8]	@ (8003554 <adc_stop_watchdog+0x20>)
 800354a:	f001 f8fa 	bl	8004742 <HAL_ADC_Stop_IT>
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000378 	.word	0x20000378

08003558 <charger_batt_watchdog_config>:

/* ===== API: konfigurcia politiky ===== */

void charger_batt_watchdog_config(uint32_t sleep_mv, uint32_t hyst_mv, uint32_t bwdg_mv)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
    s_sleep_mv = sleep_mv;
 8003564:	4a07      	ldr	r2, [pc, #28]	@ (8003584 <charger_batt_watchdog_config+0x2c>)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6013      	str	r3, [r2, #0]
    s_hyst_mv  = hyst_mv;
 800356a:	4a07      	ldr	r2, [pc, #28]	@ (8003588 <charger_batt_watchdog_config+0x30>)
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	6013      	str	r3, [r2, #0]
    s_bwdg_mv  = bwdg_mv;
 8003570:	4a06      	ldr	r2, [pc, #24]	@ (800358c <charger_batt_watchdog_config+0x34>)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6013      	str	r3, [r2, #0]

    /* Disarm pri zmene politiky (bezpecne default) */
    charger_batt_watchdog_disarm();
 8003576:	f000 f80b 	bl	8003590 <charger_batt_watchdog_disarm>
}
 800357a:	bf00      	nop
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	2000001c 	.word	0x2000001c
 8003588:	20000020 	.word	0x20000020
 800358c:	20000024 	.word	0x20000024

08003590 <charger_batt_watchdog_disarm>:
{
    return s_batt_low;
}

void charger_batt_watchdog_disarm(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
    adc_stop_watchdog();
 8003594:	f7ff ffce 	bl	8003534 <adc_stop_watchdog>
    s_batt_low  = false;
 8003598:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <charger_batt_watchdog_disarm+0x24>)
 800359a:	2200      	movs	r2, #0
 800359c:	701a      	strb	r2, [r3, #0]
    s_mon_state = MON_DISABLED;
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <charger_batt_watchdog_disarm+0x28>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
    s_sleep_cnt = 0;
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <charger_batt_watchdog_disarm+0x2c>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	801a      	strh	r2, [r3, #0]
    s_recover_cnt = 0;
 80035aa:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <charger_batt_watchdog_disarm+0x30>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	801a      	strh	r2, [r3, #0]
}
 80035b0:	bf00      	nop
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	2000064c 	.word	0x2000064c
 80035b8:	2000064d 	.word	0x2000064d
 80035bc:	2000064e 	.word	0x2000064e
 80035c0:	20000650 	.word	0x20000650

080035c4 <charger__policy_eval_and_arm>:
 *  - Ak VBAT <= Sleep_V       -> nastav low flag a armuj okno "recover" (LOW state).
 *  - Inak ak VBAT <= Sleep_V + Bwdg_V -> armuj okno "normal" (NORMAL state).
 *  - Inak -> disarm (etri spotrebu).
 */
void charger__policy_eval_and_arm(int32_t last_batt_mv, uint32_t last_vdda_mv)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
    (void)last_vdda_mv; /* VDDA sme uz pouzili pri merani; prahy pocitame nizsie samostatne */

    if (last_batt_mv < 0) {
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	da02      	bge.n	80035da <charger__policy_eval_and_arm+0x16>
        /* Bez ADC merania netusime; radsej disarm pre istotu. */
        charger_batt_watchdog_disarm();
 80035d4:	f7ff ffdc 	bl	8003590 <charger_batt_watchdog_disarm>
        return;
 80035d8:	e05a      	b.n	8003690 <charger__policy_eval_and_arm+0xcc>
    }

    /* Prepoet prahov na counts poda aktulnej (erstvo zmeranej) VDDA */
    uint32_t vdda_mv = read_vdda_mv_once();
 80035da:	f7ff fe25 	bl	8003228 <read_vdda_mv_once>
 80035de:	60f8      	str	r0, [r7, #12]
    s_sleep_cnt   = mv_to_counts(s_sleep_mv, vdda_mv);
 80035e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003698 <charger__policy_eval_and_arm+0xd4>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68f9      	ldr	r1, [r7, #12]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff fef4 	bl	80033d4 <mv_to_counts>
 80035ec:	4603      	mov	r3, r0
 80035ee:	461a      	mov	r2, r3
 80035f0:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <charger__policy_eval_and_arm+0xd8>)
 80035f2:	801a      	strh	r2, [r3, #0]
    s_recover_cnt = mv_to_counts(s_sleep_mv + s_hyst_mv, vdda_mv);
 80035f4:	4b28      	ldr	r3, [pc, #160]	@ (8003698 <charger__policy_eval_and_arm+0xd4>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b29      	ldr	r3, [pc, #164]	@ (80036a0 <charger__policy_eval_and_arm+0xdc>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4413      	add	r3, r2
 80035fe:	68f9      	ldr	r1, [r7, #12]
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff fee7 	bl	80033d4 <mv_to_counts>
 8003606:	4603      	mov	r3, r0
 8003608:	461a      	mov	r2, r3
 800360a:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <charger__policy_eval_and_arm+0xe0>)
 800360c:	801a      	strh	r2, [r3, #0]
    if (s_recover_cnt <= s_sleep_cnt) s_recover_cnt = s_sleep_cnt + 1;
 800360e:	4b25      	ldr	r3, [pc, #148]	@ (80036a4 <charger__policy_eval_and_arm+0xe0>)
 8003610:	881a      	ldrh	r2, [r3, #0]
 8003612:	4b22      	ldr	r3, [pc, #136]	@ (800369c <charger__policy_eval_and_arm+0xd8>)
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d805      	bhi.n	8003626 <charger__policy_eval_and_arm+0x62>
 800361a:	4b20      	ldr	r3, [pc, #128]	@ (800369c <charger__policy_eval_and_arm+0xd8>)
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	3301      	adds	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <charger__policy_eval_and_arm+0xe0>)
 8003624:	801a      	strh	r2, [r3, #0]

    if ((uint32_t)last_batt_mv <= s_sleep_mv) {
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4b1b      	ldr	r3, [pc, #108]	@ (8003698 <charger__policy_eval_and_arm+0xd4>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d812      	bhi.n	8003656 <charger__policy_eval_and_arm+0x92>
        /* Uz sme pod prahom -> nastav flag a prepnime AWD na recover,
         * aby sme vedeli zaregistrovat zvysenie naptia (prebudenie). */
        s_batt_low  = true;
 8003630:	4b1d      	ldr	r3, [pc, #116]	@ (80036a8 <charger__policy_eval_and_arm+0xe4>)
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]
        s_mon_state = MON_LOW;
 8003636:	4b1d      	ldr	r3, [pc, #116]	@ (80036ac <charger__policy_eval_and_arm+0xe8>)
 8003638:	2202      	movs	r2, #2
 800363a:	701a      	strb	r2, [r3, #0]
        adc_start_for_watchdog();
 800363c:	f7ff ff58 	bl	80034f0 <adc_start_for_watchdog>
        awd_apply_window_recover();
 8003640:	f7ff ff28 	bl	8003494 <awd_apply_window_recover>
        __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_AWD1);
 8003644:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <charger__policy_eval_and_arm+0xec>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	4b19      	ldr	r3, [pc, #100]	@ (80036b0 <charger__policy_eval_and_arm+0xec>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003652:	605a      	str	r2, [r3, #4]
        return;
 8003654:	e01c      	b.n	8003690 <charger__policy_eval_and_arm+0xcc>
    }

    if ((uint32_t)last_batt_mv <= (s_sleep_mv + s_bwdg_mv)) {
 8003656:	4b10      	ldr	r3, [pc, #64]	@ (8003698 <charger__policy_eval_and_arm+0xd4>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4b16      	ldr	r3, [pc, #88]	@ (80036b4 <charger__policy_eval_and_arm+0xf0>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	441a      	add	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	d312      	bcc.n	800368c <charger__policy_eval_and_arm+0xc8>
        /* Sme v okoli prahu -> armuj watchdog na pokles */
        s_batt_low  = false;
 8003666:	4b10      	ldr	r3, [pc, #64]	@ (80036a8 <charger__policy_eval_and_arm+0xe4>)
 8003668:	2200      	movs	r2, #0
 800366a:	701a      	strb	r2, [r3, #0]
        s_mon_state = MON_NORMAL;
 800366c:	4b0f      	ldr	r3, [pc, #60]	@ (80036ac <charger__policy_eval_and_arm+0xe8>)
 800366e:	2201      	movs	r2, #1
 8003670:	701a      	strb	r2, [r3, #0]
        adc_start_for_watchdog();
 8003672:	f7ff ff3d 	bl	80034f0 <adc_start_for_watchdog>
        awd_apply_window_normal();
 8003676:	f7ff fedd 	bl	8003434 <awd_apply_window_normal>
        __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_AWD1);
 800367a:	4b0d      	ldr	r3, [pc, #52]	@ (80036b0 <charger__policy_eval_and_arm+0xec>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	4b0b      	ldr	r3, [pc, #44]	@ (80036b0 <charger__policy_eval_and_arm+0xec>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003688:	605a      	str	r2, [r3, #4]
        return;
 800368a:	e001      	b.n	8003690 <charger__policy_eval_and_arm+0xcc>
    }

    /* Daleko od prahu -> vypni watchdog, setri spotrebu */
    charger_batt_watchdog_disarm();
 800368c:	f7ff ff80 	bl	8003590 <charger_batt_watchdog_disarm>
}
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	2000001c 	.word	0x2000001c
 800369c:	2000064e 	.word	0x2000064e
 80036a0:	20000020 	.word	0x20000020
 80036a4:	20000650 	.word	0x20000650
 80036a8:	2000064c 	.word	0x2000064c
 80036ac:	2000064d 	.word	0x2000064d
 80036b0:	20000378 	.word	0x20000378
 80036b4:	20000024 	.word	0x20000024

080036b8 <logger_set_usb_active>:
#include "logger.h"
#include "stm32wbxx_hal_flash.h"
#include "stm32wbxx_hal_flash_ex.h"

static volatile bool s_usb_active = false;
void logger_set_usb_active(bool active) { s_usb_active = active; }
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	71fb      	strb	r3, [r7, #7]
 80036c2:	4a04      	ldr	r2, [pc, #16]	@ (80036d4 <logger_set_usb_active+0x1c>)
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	7013      	strb	r3, [r2, #0]
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	20000652 	.word	0x20000652

080036d8 <init_ramdisk>:
extern void PlayBeep(uint32_t duration_ms);
uint8_t ram_disk[SECTOR_SIZE * NUM_SECTORS] = {0};


//////////////init ramdisk/////////////////
bool init_ramdisk(void) {
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af02      	add	r7, sp, #8

    FRESULT res = f_mount(&USERFatFs, "0:", 1);
 80036de:	2201      	movs	r2, #1
 80036e0:	4915      	ldr	r1, [pc, #84]	@ (8003738 <init_ramdisk+0x60>)
 80036e2:	4816      	ldr	r0, [pc, #88]	@ (800373c <init_ramdisk+0x64>)
 80036e4:	f012 fa84 	bl	8015bf0 <f_mount>
 80036e8:	4603      	mov	r3, r0
 80036ea:	71fb      	strb	r3, [r7, #7]
    if (res == FR_NO_FILESYSTEM) {
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	2b0d      	cmp	r3, #13
 80036f0:	d117      	bne.n	8003722 <init_ramdisk+0x4a>
        static BYTE work[512];

        res = f_mkfs("0:", FM_FAT | FM_SFD, 512, work, sizeof(work)); //funkcna fat12
 80036f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	4b11      	ldr	r3, [pc, #68]	@ (8003740 <init_ramdisk+0x68>)
 80036fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036fe:	2109      	movs	r1, #9
 8003700:	480d      	ldr	r0, [pc, #52]	@ (8003738 <init_ramdisk+0x60>)
 8003702:	f013 f89b 	bl	801683c <f_mkfs>
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]


        if (res != FR_OK) {
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <init_ramdisk+0x3c>

        	return false;
 8003710:	2300      	movs	r3, #0
 8003712:	e00c      	b.n	800372e <init_ramdisk+0x56>
        }

        res = f_mount(&USERFatFs, "0:", 1); // remount
 8003714:	2201      	movs	r2, #1
 8003716:	4908      	ldr	r1, [pc, #32]	@ (8003738 <init_ramdisk+0x60>)
 8003718:	4808      	ldr	r0, [pc, #32]	@ (800373c <init_ramdisk+0x64>)
 800371a:	f012 fa69 	bl	8015bf0 <f_mount>
 800371e:	4603      	mov	r3, r0
 8003720:	71fb      	strb	r3, [r7, #7]
        if (res != FR_OK){

        }
    }

    return (res == FR_OK);
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	0801bcdc 	.word	0x0801bcdc
 800373c:	2001085c 	.word	0x2001085c
 8003740:	20010658 	.word	0x20010658

08003744 <append_log_rotating>:
///////////end of ramdisk init func/////////////////////

/////////roundrobin write data//////////////
void append_log_rotating(uint16_t year, uint8_t mon, uint8_t day,
                         uint8_t hour, uint8_t min,
                         uint8_t davka, int8_t teplota_c) {
 8003744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003746:	f5ad 7d31 	sub.w	sp, sp, #708	@ 0x2c4
 800374a:	af04      	add	r7, sp, #16
 800374c:	4605      	mov	r5, r0
 800374e:	460c      	mov	r4, r1
 8003750:	4610      	mov	r0, r2
 8003752:	4619      	mov	r1, r3
 8003754:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003758:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800375c:	462a      	mov	r2, r5
 800375e:	801a      	strh	r2, [r3, #0]
 8003760:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003764:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 8003768:	4622      	mov	r2, r4
 800376a:	701a      	strb	r2, [r3, #0]
 800376c:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003770:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003774:	4602      	mov	r2, r0
 8003776:	701a      	strb	r2, [r3, #0]
 8003778:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800377c:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 8003780:	460a      	mov	r2, r1
 8003782:	701a      	strb	r2, [r3, #0]
    // poas MSC nepeme
    if (s_usb_active) return;
 8003784:	4bb6      	ldr	r3, [pc, #728]	@ (8003a60 <append_log_rotating+0x31c>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	f040 8161 	bne.w	8003a52 <append_log_rotating+0x30e>
    char line[MAX_LOG_LINE_LEN];

    // --- zostavenie riadku s podporou "lomtok" ---
    // as: ak ktorkovek komponent je sentinel, zapeme 12 lomtok
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 8003790:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003794:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800379e:	4293      	cmp	r3, r2
 80037a0:	d018      	beq.n	80037d4 <append_log_rotating+0x90>
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 80037a2:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037a6:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2bff      	cmp	r3, #255	@ 0xff
 80037ae:	d011      	beq.n	80037d4 <append_log_rotating+0x90>
 80037b0:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037b4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	2bff      	cmp	r3, #255	@ 0xff
 80037bc:	d00a      	beq.n	80037d4 <append_log_rotating+0x90>
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 80037be:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037c2:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2bff      	cmp	r3, #255	@ 0xff
 80037ca:	d003      	beq.n	80037d4 <append_log_rotating+0x90>
 80037cc:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 80037d0:	2bff      	cmp	r3, #255	@ 0xff
 80037d2:	d101      	bne.n	80037d8 <append_log_rotating+0x94>
 80037d4:	2301      	movs	r3, #1
 80037d6:	e000      	b.n	80037da <append_log_rotating+0x96>
 80037d8:	2300      	movs	r3, #0
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 80037da:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
 80037de:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
                        (min  == LOG_NO_U8);

    char ts[13]; // 12 znakov + '\0'
    if (!time_missing) {
 80037ea:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 80037ee:	f083 0301 	eor.w	r3, r3, #1
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d053      	beq.n	80038a0 <append_log_rotating+0x15c>
    	// nechaj: char ts[13]; toto je aby kompilator vedel ze ziaden znak neprekroci danu hodnotu
    	snprintf(ts, sizeof(ts), "%04u%02u%02u%02u%02u",
 80037f8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037fc:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	4a98      	ldr	r2, [pc, #608]	@ (8003a64 <append_log_rotating+0x320>)
 8003804:	fba2 1203 	umull	r1, r2, r2, r3
 8003808:	0b52      	lsrs	r2, r2, #13
 800380a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800380e:	fb01 f202 	mul.w	r2, r1, r2
 8003812:	1a9b      	subs	r3, r3, r2
 8003814:	b29b      	uxth	r3, r3
 8003816:	469c      	mov	ip, r3
 8003818:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800381c:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	4a91      	ldr	r2, [pc, #580]	@ (8003a68 <append_log_rotating+0x324>)
 8003824:	fba2 1203 	umull	r1, r2, r2, r3
 8003828:	0952      	lsrs	r2, r2, #5
 800382a:	2164      	movs	r1, #100	@ 0x64
 800382c:	fb01 f202 	mul.w	r2, r1, r2
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	b2db      	uxtb	r3, r3
 8003834:	461c      	mov	r4, r3
 8003836:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800383a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	4a89      	ldr	r2, [pc, #548]	@ (8003a68 <append_log_rotating+0x324>)
 8003842:	fba2 1203 	umull	r1, r2, r2, r3
 8003846:	0952      	lsrs	r2, r2, #5
 8003848:	2164      	movs	r1, #100	@ 0x64
 800384a:	fb01 f202 	mul.w	r2, r1, r2
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	b2db      	uxtb	r3, r3
 8003852:	461d      	mov	r5, r3
 8003854:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003858:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	4a82      	ldr	r2, [pc, #520]	@ (8003a68 <append_log_rotating+0x324>)
 8003860:	fba2 1203 	umull	r1, r2, r2, r3
 8003864:	0952      	lsrs	r2, r2, #5
 8003866:	2164      	movs	r1, #100	@ 0x64
 8003868:	fb01 f202 	mul.w	r2, r1, r2
 800386c:	1a9b      	subs	r3, r3, r2
 800386e:	b2db      	uxtb	r3, r3
 8003870:	461e      	mov	r6, r3
 8003872:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 8003876:	4a7c      	ldr	r2, [pc, #496]	@ (8003a68 <append_log_rotating+0x324>)
 8003878:	fba2 1203 	umull	r1, r2, r2, r3
 800387c:	0952      	lsrs	r2, r2, #5
 800387e:	2164      	movs	r1, #100	@ 0x64
 8003880:	fb01 f202 	mul.w	r2, r1, r2
 8003884:	1a9b      	subs	r3, r3, r2
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f107 001c 	add.w	r0, r7, #28
 800388c:	9303      	str	r3, [sp, #12]
 800388e:	9602      	str	r6, [sp, #8]
 8003890:	9501      	str	r5, [sp, #4]
 8003892:	9400      	str	r4, [sp, #0]
 8003894:	4663      	mov	r3, ip
 8003896:	4a75      	ldr	r2, [pc, #468]	@ (8003a6c <append_log_rotating+0x328>)
 8003898:	210d      	movs	r1, #13
 800389a:	f016 f8bd 	bl	8019a18 <sniprintf>
 800389e:	e00c      	b.n	80038ba <append_log_rotating+0x176>
		         (unsigned)(mon  % 100u),
		         (unsigned)(day  % 100u),
		         (unsigned)(hour % 100u),
		         (unsigned)(min  % 100u));
    } else {
        memset(ts, '/', 12);
 80038a0:	f107 031c 	add.w	r3, r7, #28
 80038a4:	220c      	movs	r2, #12
 80038a6:	212f      	movs	r1, #47	@ 0x2f
 80038a8:	4618      	mov	r0, r3
 80038aa:	f016 f92e 	bl	8019b0a <memset>
        ts[12] = '\0';
 80038ae:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80038b2:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80038b6:	2200      	movs	r2, #0
 80038b8:	731a      	strb	r2, [r3, #12]
    }

    // dvka: ak sentinel  "/"
    char dosebuf[5];
    if (davka != LOG_NO_U8) snprintf(dosebuf, sizeof(dosebuf), "%u", davka);
 80038ba:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 80038be:	2bff      	cmp	r3, #255	@ 0xff
 80038c0:	d008      	beq.n	80038d4 <append_log_rotating+0x190>
 80038c2:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 80038c6:	f107 0014 	add.w	r0, r7, #20
 80038ca:	4a69      	ldr	r2, [pc, #420]	@ (8003a70 <append_log_rotating+0x32c>)
 80038cc:	2105      	movs	r1, #5
 80038ce:	f016 f8a3 	bl	8019a18 <sniprintf>
 80038d2:	e003      	b.n	80038dc <append_log_rotating+0x198>
    else strcpy(dosebuf, "/");
 80038d4:	f107 0314 	add.w	r3, r7, #20
 80038d8:	222f      	movs	r2, #47	@ 0x2f
 80038da:	801a      	strh	r2, [r3, #0]

    // teplota: ak sentinel  "/"
    char tempbuf[6];
    if (teplota_c != LOG_NO_TEMP) snprintf(tempbuf, sizeof(tempbuf), "%d", teplota_c);
 80038dc:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 80038e0:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80038e4:	d008      	beq.n	80038f8 <append_log_rotating+0x1b4>
 80038e6:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 80038ea:	f107 000c 	add.w	r0, r7, #12
 80038ee:	4a61      	ldr	r2, [pc, #388]	@ (8003a74 <append_log_rotating+0x330>)
 80038f0:	2106      	movs	r1, #6
 80038f2:	f016 f891 	bl	8019a18 <sniprintf>
 80038f6:	e003      	b.n	8003900 <append_log_rotating+0x1bc>
    else strcpy(tempbuf, "/");
 80038f8:	f107 030c 	add.w	r3, r7, #12
 80038fc:	222f      	movs	r2, #47	@ 0x2f
 80038fe:	801a      	strh	r2, [r3, #0]

    // vsledn riadok: "YYYYMMDDHHMM,davka,teplota\r\n" alebo "////////////,/ ,/\r\n"
    snprintf(line, sizeof(line), "%s,%s,%s\r\n", ts, dosebuf, tempbuf);
 8003900:	f107 021c 	add.w	r2, r7, #28
 8003904:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003908:	f107 030c 	add.w	r3, r7, #12
 800390c:	9301      	str	r3, [sp, #4]
 800390e:	f107 0314 	add.w	r3, r7, #20
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	4613      	mov	r3, r2
 8003916:	4a58      	ldr	r2, [pc, #352]	@ (8003a78 <append_log_rotating+0x334>)
 8003918:	2140      	movs	r1, #64	@ 0x40
 800391a:	f016 f87d 	bl	8019a18 <sniprintf>
    UINT line_len = (UINT)strlen(line);
 800391e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003922:	4618      	mov	r0, r3
 8003924:	f7fc fc7c 	bl	8000220 <strlen>
 8003928:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8

    // --- otvor sbor ---
    res = f_open(&file, LOG_FILE_NAME, FA_WRITE | FA_OPEN_ALWAYS);
 800392c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003930:	2212      	movs	r2, #18
 8003932:	4952      	ldr	r1, [pc, #328]	@ (8003a7c <append_log_rotating+0x338>)
 8003934:	4618      	mov	r0, r3
 8003936:	f012 f9a1 	bl	8015c7c <f_open>
 800393a:	4603      	mov	r3, r0
 800393c:	f887 32a7 	strb.w	r3, [r7, #679]	@ 0x2a7
    if (res != FR_OK) return;
 8003940:	f897 32a7 	ldrb.w	r3, [r7, #679]	@ 0x2a7
 8003944:	2b00      	cmp	r3, #0
 8003946:	f040 8086 	bne.w	8003a56 <append_log_rotating+0x312>

    FSIZE_t size = f_size(&file);
 800394a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800394e:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0

    if (!s_wrapped && size < LOG_FILE_SIZE) {
 8003958:	4b49      	ldr	r3, [pc, #292]	@ (8003a80 <append_log_rotating+0x33c>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	f083 0301 	eor.w	r3, r3, #1
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d044      	beq.n	80039f0 <append_log_rotating+0x2ac>
 8003966:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800396a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800396e:	d23f      	bcs.n	80039f0 <append_log_rotating+0x2ac>
        // FZA 1: prirodzen rast len relnymi dtami
        log_offset = (uint32_t)size;
 8003970:	4a44      	ldr	r2, [pc, #272]	@ (8003a84 <append_log_rotating+0x340>)
 8003972:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003976:	6013      	str	r3, [r2, #0]

        if ((size + line_len) <= LOG_FILE_SIZE) {
 8003978:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 800397c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 8003980:	4413      	add	r3, r2
 8003982:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003986:	d818      	bhi.n	80039ba <append_log_rotating+0x276>
            // ete sa zmest  append na koniec
            f_lseek(&file, size);
 8003988:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800398c:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 8003990:	4618      	mov	r0, r3
 8003992:	f012 fd4a 	bl	801642a <f_lseek>
            f_write(&file, line, line_len, &bw);
 8003996:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800399a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800399e:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 80039a2:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 80039a6:	f012 fb23 	bl	8015ff0 <f_write>
            log_offset += line_len;
 80039aa:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <append_log_rotating+0x340>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80039b2:	4413      	add	r3, r2
 80039b4:	4a33      	ldr	r2, [pc, #204]	@ (8003a84 <append_log_rotating+0x340>)
 80039b6:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 80039b8:	e045      	b.n	8003a46 <append_log_rotating+0x302>
        } else {
            // tmto riadkom by sme presiahli limit  prechod do ring reimu
            s_wrapped = true;
 80039ba:	4b31      	ldr	r3, [pc, #196]	@ (8003a80 <append_log_rotating+0x33c>)
 80039bc:	2201      	movs	r2, #1
 80039be:	701a      	strb	r2, [r3, #0]
            log_offset = 0;
 80039c0:	4b30      	ldr	r3, [pc, #192]	@ (8003a84 <append_log_rotating+0x340>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
            f_lseek(&file, 0);
 80039c6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80039ca:	2100      	movs	r1, #0
 80039cc:	4618      	mov	r0, r3
 80039ce:	f012 fd2c 	bl	801642a <f_lseek>
            f_write(&file, line, line_len, &bw);
 80039d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80039d6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80039da:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 80039de:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 80039e2:	f012 fb05 	bl	8015ff0 <f_write>
            log_offset = line_len;
 80039e6:	4a27      	ldr	r2, [pc, #156]	@ (8003a84 <append_log_rotating+0x340>)
 80039e8:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80039ec:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 80039ee:	e02a      	b.n	8003a46 <append_log_rotating+0x302>
            // vekos ostva na doterajom "high-watermark"; ni nepredvypame
        }
    } else {
        // FZA 2: ring reim (prepis najstarch dt)
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 80039f0:	4b24      	ldr	r3, [pc, #144]	@ (8003a84 <append_log_rotating+0x340>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d902      	bls.n	8003a02 <append_log_rotating+0x2be>
            log_offset = 0; // netiepi riadok cez koniec
 80039fc:	4b21      	ldr	r3, [pc, #132]	@ (8003a84 <append_log_rotating+0x340>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
        }
        f_lseek(&file, log_offset);
 8003a02:	4b20      	ldr	r3, [pc, #128]	@ (8003a84 <append_log_rotating+0x340>)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f012 fd0c 	bl	801642a <f_lseek>
        f_write(&file, line, line_len, &bw);
 8003a12:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003a16:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8003a1a:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 8003a1e:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 8003a22:	f012 fae5 	bl	8015ff0 <f_write>

        log_offset += line_len;
 8003a26:	4b17      	ldr	r3, [pc, #92]	@ (8003a84 <append_log_rotating+0x340>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 8003a2e:	4413      	add	r3, r2
 8003a30:	4a14      	ldr	r2, [pc, #80]	@ (8003a84 <append_log_rotating+0x340>)
 8003a32:	6013      	str	r3, [r2, #0]
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <append_log_rotating+0x340>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d902      	bls.n	8003a46 <append_log_rotating+0x302>
            log_offset = 0;
 8003a40:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <append_log_rotating+0x340>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
        }
    }

    f_close(&file);
 8003a46:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f012 fcc3 	bl	80163d6 <f_close>
 8003a50:	e002      	b.n	8003a58 <append_log_rotating+0x314>
    if (s_usb_active) return;
 8003a52:	bf00      	nop
 8003a54:	e000      	b.n	8003a58 <append_log_rotating+0x314>
    if (res != FR_OK) return;
 8003a56:	bf00      	nop
}
 8003a58:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a60:	20000652 	.word	0x20000652
 8003a64:	d1b71759 	.word	0xd1b71759
 8003a68:	51eb851f 	.word	0x51eb851f
 8003a6c:	0801bce0 	.word	0x0801bce0
 8003a70:	0801bcf8 	.word	0x0801bcf8
 8003a74:	0801bcfc 	.word	0x0801bcfc
 8003a78:	0801bd00 	.word	0x0801bd00
 8003a7c:	0801bd0c 	.word	0x0801bd0c
 8003a80:	20000653 	.word	0x20000653
 8003a84:	20000654 	.word	0x20000654

08003a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a92:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac4 <HAL_Init+0x3c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a0b      	ldr	r2, [pc, #44]	@ (8003ac4 <HAL_Init+0x3c>)
 8003a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a9c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a9e:	2003      	movs	r0, #3
 8003aa0:	f001 ff30 	bl	8005904 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003aa4:	200f      	movs	r0, #15
 8003aa6:	f000 f80f 	bl	8003ac8 <HAL_InitTick>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	71fb      	strb	r3, [r7, #7]
 8003ab4:	e001      	b.n	8003aba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ab6:	f7ff f986 	bl	8002dc6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003aba:	79fb      	ldrb	r3, [r7, #7]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	58004000 	.word	0x58004000

08003ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003ad4:	4b17      	ldr	r3, [pc, #92]	@ (8003b34 <HAL_InitTick+0x6c>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d024      	beq.n	8003b26 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003adc:	f006 fbb8 	bl	800a250 <HAL_RCC_GetHCLKFreq>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	4b14      	ldr	r3, [pc, #80]	@ (8003b34 <HAL_InitTick+0x6c>)
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aec:	fbb3 f3f1 	udiv	r3, r3, r1
 8003af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af4:	4618      	mov	r0, r3
 8003af6:	f001 ff46 	bl	8005986 <HAL_SYSTICK_Config>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10f      	bne.n	8003b20 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b0f      	cmp	r3, #15
 8003b04:	d809      	bhi.n	8003b1a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b06:	2200      	movs	r2, #0
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0e:	f001 ff04 	bl	800591a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b12:	4a09      	ldr	r2, [pc, #36]	@ (8003b38 <HAL_InitTick+0x70>)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6013      	str	r3, [r2, #0]
 8003b18:	e007      	b.n	8003b2a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	73fb      	strb	r3, [r7, #15]
 8003b1e:	e004      	b.n	8003b2a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	73fb      	strb	r3, [r7, #15]
 8003b24:	e001      	b.n	8003b2a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	2000002c 	.word	0x2000002c
 8003b38:	20000028 	.word	0x20000028

08003b3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_IncTick+0x20>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <HAL_IncTick+0x24>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	4a04      	ldr	r2, [pc, #16]	@ (8003b60 <HAL_IncTick+0x24>)
 8003b4e:	6013      	str	r3, [r2, #0]
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	2000002c 	.word	0x2000002c
 8003b60:	20010858 	.word	0x20010858

08003b64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  return uwTick;
 8003b68:	4b03      	ldr	r3, [pc, #12]	@ (8003b78 <HAL_GetTick+0x14>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	20010858 	.word	0x20010858

08003b7c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003b80:	4b03      	ldr	r3, [pc, #12]	@ (8003b90 <HAL_GetTickPrio+0x14>)
 8003b82:	681b      	ldr	r3, [r3, #0]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	20000028 	.word	0x20000028

08003b94 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003b98:	4b03      	ldr	r3, [pc, #12]	@ (8003ba8 <HAL_GetTickFreq+0x14>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	2000002c 	.word	0x2000002c

08003bac <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	609a      	str	r2, [r3, #8]
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
 8003c20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	3360      	adds	r3, #96	@ 0x60
 8003c26:	461a      	mov	r2, r3
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <LL_ADC_SetOffset+0x44>)
 8003c36:	4013      	ands	r3, r2
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003c4c:	bf00      	nop
 8003c4e:	371c      	adds	r7, #28
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	03fff000 	.word	0x03fff000

08003c5c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3360      	adds	r3, #96	@ 0x60
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3360      	adds	r3, #96	@ 0x60
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	431a      	orrs	r2, r3
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e000      	b.n	8003cd8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003cd6:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	3330      	adds	r3, #48	@ 0x30
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	0a1b      	lsrs	r3, r3, #8
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	f003 030c 	and.w	r3, r3, #12
 8003d00:	4413      	add	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f003 031f 	and.w	r3, r3, #31
 8003d0e:	211f      	movs	r1, #31
 8003d10:	fa01 f303 	lsl.w	r3, r1, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	401a      	ands	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	0e9b      	lsrs	r3, r3, #26
 8003d1c:	f003 011f 	and.w	r1, r3, #31
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f003 031f 	and.w	r3, r3, #31
 8003d26:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003d30:	bf00      	nop
 8003d32:	371c      	adds	r7, #28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	3314      	adds	r3, #20
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	0e5b      	lsrs	r3, r3, #25
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	4413      	add	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	0d1b      	lsrs	r3, r3, #20
 8003d64:	f003 031f 	and.w	r3, r3, #31
 8003d68:	2107      	movs	r1, #7
 8003d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	401a      	ands	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	0d1b      	lsrs	r3, r3, #20
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d80:	431a      	orrs	r2, r3
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003d86:	bf00      	nop
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
	...

08003d94 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dac:	43db      	mvns	r3, r3
 8003dae:	401a      	ands	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f003 0318 	and.w	r3, r3, #24
 8003db6:	4908      	ldr	r1, [pc, #32]	@ (8003dd8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003db8:	40d9      	lsrs	r1, r3
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	400b      	ands	r3, r1
 8003dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003dca:	bf00      	nop
 8003dcc:	3714      	adds	r7, #20
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	0007ffff 	.word	0x0007ffff

08003ddc <LL_ADC_SetAnalogWDMonitChannels>:
  *         (0) On STM32WB, parameter available only on analog watchdog number: AWD1.
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b087      	sub	sp, #28
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	330c      	adds	r3, #12
 8003dec:	4618      	mov	r0, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	0d1b      	lsrs	r3, r3, #20
 8003df2:	f003 0103 	and.w	r1, r3, #3
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	f003 0201 	and.w	r2, r3, #1
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	4413      	add	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4403      	add	r3, r0
 8003e0a:	617b      	str	r3, [r7, #20]
                                                      + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 8003e16:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	401a      	ands	r2, r3
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	400b      	ands	r3, r1
 8003e24:	431a      	orrs	r2, r3
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003e2a:	bf00      	nop
 8003e2c:	371c      	adds	r7, #28
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b087      	sub	sp, #28
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	60f8      	str	r0, [r7, #12]
 8003e3e:	60b9      	str	r1, [r7, #8]
 8003e40:	607a      	str	r2, [r7, #4]
 8003e42:	603b      	str	r3, [r7, #0]

  MODIFY_REG(ADCx->TR,
             ADC_TR_HT | ADC_TR_LT,
             (AWDThresholdHighValue << ADC_TR_HT_BITOFFSET_POS) | AWDThresholdLowValue);
#else
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3320      	adds	r3, #32
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	0d1b      	lsrs	r3, r3, #20
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	f003 030c 	and.w	r3, r3, #12
 8003e54:	4413      	add	r3, r2
 8003e56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	0419      	lsls	r1, r3, #16
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	430b      	orrs	r3, r1
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003e6e:	bf00      	nop
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003e8a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6093      	str	r3, [r2, #8]
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003eae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003eb2:	d101      	bne.n	8003eb8 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e000      	b.n	8003eba <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003ed6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003eda:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003efe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f02:	d101      	bne.n	8003f08 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f4e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f52:	f043 0202 	orr.w	r2, r3, #2
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <LL_ADC_IsEnabled+0x18>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <LL_ADC_IsEnabled+0x1a>
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d101      	bne.n	8003fa4 <LL_ADC_IsDisableOngoing+0x18>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e000      	b.n	8003fa6 <LL_ADC_IsDisableOngoing+0x1a>
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr

08003fb2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fc2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003fc6:	f043 0204 	orr.w	r2, r3, #4
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003fee:	f043 0210 	orr.w	r2, r3, #16
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b04      	cmp	r3, #4
 8004014:	d101      	bne.n	800401a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004038:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 0308 	and.w	r3, r3, #8
 8004060:	2b08      	cmp	r3, #8
 8004062:	d101      	bne.n	8004068 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2280      	movs	r2, #128	@ 0x80
 8004082:	601a      	str	r2, [r3, #0]
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800409e:	601a      	str	r2, [r3, #0]
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ba:	601a      	str	r2, [r3, #0]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	605a      	str	r2, [r3, #4]
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	605a      	str	r2, [r3, #4]
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	605a      	str	r2, [r3, #4]
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	605a      	str	r2, [r3, #4]
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	605a      	str	r2, [r3, #4]
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	605a      	str	r2, [r3, #4]
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8004194:	2300      	movs	r3, #0
 8004196:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004198:	2300      	movs	r3, #0
 800419a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e12e      	b.n	8004404 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7fc fd4d 	bl	8000c54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff fe66 	bl	8003e9e <LL_ADC_IsDeepPowerDownEnabled>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff fe4c 	bl	8003e7a <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff fe81 	bl	8003eee <LL_ADC_IsInternalRegulatorEnabled>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d115      	bne.n	800421e <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff fe65 	bl	8003ec6 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041fc:	4b83      	ldr	r3, [pc, #524]	@ (800440c <HAL_ADC_Init+0x284>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	099b      	lsrs	r3, r3, #6
 8004202:	4a83      	ldr	r2, [pc, #524]	@ (8004410 <HAL_ADC_Init+0x288>)
 8004204:	fba2 2303 	umull	r2, r3, r2, r3
 8004208:	099b      	lsrs	r3, r3, #6
 800420a:	3301      	adds	r3, #1
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004210:	e002      	b.n	8004218 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	3b01      	subs	r3, #1
 8004216:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1f9      	bne.n	8004212 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff fe63 	bl	8003eee <LL_ADC_IsInternalRegulatorEnabled>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10d      	bne.n	800424a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004232:	f043 0210 	orr.w	r2, r3, #16
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	f043 0201 	orr.w	r2, r3, #1
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f7ff fed7 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8004254:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	2b00      	cmp	r3, #0
 8004260:	f040 80c7 	bne.w	80043f2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2b00      	cmp	r3, #0
 8004268:	f040 80c3 	bne.w	80043f2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004270:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004274:	f043 0202 	orr.w	r2, r3, #2
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff fe70 	bl	8003f66 <LL_ADC_IsEnabled>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10b      	bne.n	80042a4 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800428c:	4861      	ldr	r0, [pc, #388]	@ (8004414 <HAL_ADC_Init+0x28c>)
 800428e:	f7ff fe6a 	bl	8003f66 <LL_ADC_IsEnabled>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d105      	bne.n	80042a4 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	4619      	mov	r1, r3
 800429e:	485e      	ldr	r0, [pc, #376]	@ (8004418 <HAL_ADC_Init+0x290>)
 80042a0:	f7ff fc84 	bl	8003bac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	7e5b      	ldrb	r3, [r3, #25]
 80042a8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042ae:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80042b4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80042ba:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042c2:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80042c4:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d106      	bne.n	80042e4 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042da:	3b01      	subs	r3, #1
 80042dc:	045b      	lsls	r3, r3, #17
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d009      	beq.n	8004300 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	4b45      	ldr	r3, [pc, #276]	@ (800441c <HAL_ADC_Init+0x294>)
 8004308:	4013      	ands	r3, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	69b9      	ldr	r1, [r7, #24]
 8004310:	430b      	orrs	r3, r1
 8004312:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f7ff fe72 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 800431e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff fe93 	bl	8004050 <LL_ADC_INJ_IsConversionOngoing>
 800432a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d13d      	bne.n	80043ae <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d13a      	bne.n	80043ae <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800433c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004344:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004346:	4313      	orrs	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004354:	f023 0302 	bic.w	r3, r3, #2
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	69b9      	ldr	r1, [r7, #24]
 800435e:	430b      	orrs	r3, r1
 8004360:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004368:	2b01      	cmp	r3, #1
 800436a:	d118      	bne.n	800439e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004376:	f023 0304 	bic.w	r3, r3, #4
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004382:	4311      	orrs	r1, r2
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004388:	4311      	orrs	r1, r2
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800438e:	430a      	orrs	r2, r1
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	611a      	str	r2, [r3, #16]
 800439c:	e007      	b.n	80043ae <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	691a      	ldr	r2, [r3, #16]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0201 	bic.w	r2, r2, #1
 80043ac:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d10c      	bne.n	80043d0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043bc:	f023 010f 	bic.w	r1, r3, #15
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	1e5a      	subs	r2, r3, #1
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80043ce:	e007      	b.n	80043e0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 020f 	bic.w	r2, r2, #15
 80043de:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e4:	f023 0303 	bic.w	r3, r3, #3
 80043e8:	f043 0201 	orr.w	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	655a      	str	r2, [r3, #84]	@ 0x54
 80043f0:	e007      	b.n	8004402 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f6:	f043 0210 	orr.w	r2, r3, #16
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004402:	7ffb      	ldrb	r3, [r7, #31]
}
 8004404:	4618      	mov	r0, r3
 8004406:	3720      	adds	r7, #32
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20000018 	.word	0x20000018
 8004410:	053e2d63 	.word	0x053e2d63
 8004414:	50040000 	.word	0x50040000
 8004418:	50040300 	.word	0x50040300
 800441c:	fff0c007 	.word	0xfff0c007

08004420 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff fde8 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d140      	bne.n	80044ba <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800443e:	2b01      	cmp	r3, #1
 8004440:	d101      	bne.n	8004446 <HAL_ADC_Start+0x26>
 8004442:	2302      	movs	r3, #2
 8004444:	e03c      	b.n	80044c0 <HAL_ADC_Start+0xa0>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f001 f84e 	bl	80054f0 <ADC_Enable>
 8004454:	4603      	mov	r3, r0
 8004456:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d128      	bne.n	80044b0 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004462:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004466:	f023 0301 	bic.w	r3, r3, #1
 800446a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004476:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800447a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800447e:	d106      	bne.n	800448e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004484:	f023 0206 	bic.w	r2, r3, #6
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	659a      	str	r2, [r3, #88]	@ 0x58
 800448c:	e002      	b.n	8004494 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	221c      	movs	r2, #28
 800449a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff fd82 	bl	8003fb2 <LL_ADC_REG_StartConversion>
 80044ae:	e006      	b.n	80044be <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80044b8:	e001      	b.n	80044be <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80044ba:	2302      	movs	r3, #2
 80044bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80044be:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_ADC_Stop+0x16>
 80044da:	2302      	movs	r3, #2
 80044dc:	e023      	b.n	8004526 <HAL_ADC_Stop+0x5e>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80044e6:	2103      	movs	r1, #3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 ff45 	bl	8005378 <ADC_ConversionStop>
 80044ee:	4603      	mov	r3, r0
 80044f0:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d111      	bne.n	800451c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f001 f873 	bl	80055e4 <ADC_Disable>
 80044fe:	4603      	mov	r3, r0
 8004500:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d109      	bne.n	800451c <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	f043 0201 	orr.w	r2, r3, #1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004524:	7bfb      	ldrb	r3, [r7, #15]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d102      	bne.n	8004546 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004540:	2308      	movs	r3, #8
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	e010      	b.n	8004568 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e06d      	b.n	8004640 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8004564:	2304      	movs	r3, #4
 8004566:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004568:	f7ff fafc 	bl	8003b64 <HAL_GetTick>
 800456c:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800456e:	e021      	b.n	80045b4 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004576:	d01d      	beq.n	80045b4 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004578:	f7ff faf4 	bl	8003b64 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d302      	bcc.n	800458e <HAL_ADC_PollForConversion+0x60>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d112      	bne.n	80045b4 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4013      	ands	r3, r2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10b      	bne.n	80045b4 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a0:	f043 0204 	orr.w	r2, r3, #4
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e045      	b.n	8004640 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4013      	ands	r3, r2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0d6      	beq.n	8004570 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7ff fb73 	bl	8003cbe <LL_ADC_REG_IsTriggerSourceSWStart>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d01c      	beq.n	8004618 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	7e5b      	ldrb	r3, [r3, #25]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d118      	bne.n	8004618 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0308 	and.w	r3, r3, #8
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d111      	bne.n	8004618 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004604:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d105      	bne.n	8004618 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004610:	f043 0201 	orr.w	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d104      	bne.n	8004628 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2208      	movs	r2, #8
 8004624:	601a      	str	r2, [r3, #0]
 8004626:	e00a      	b.n	800463e <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d103      	bne.n	800463e <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	220c      	movs	r2, #12
 800463c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff fcd4 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d169      	bne.n	8004734 <HAL_ADC_Start_IT+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_ADC_Start_IT+0x26>
 800466a:	2302      	movs	r3, #2
 800466c:	e065      	b.n	800473a <HAL_ADC_Start_IT+0xf2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 ff3a 	bl	80054f0 <ADC_Enable>
 800467c:	4603      	mov	r3, r0
 800467e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d151      	bne.n	800472a <HAL_ADC_Start_IT+0xe2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800468e:	f023 0301 	bic.w	r3, r3, #1
 8004692:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800469e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d006      	beq.n	80046b4 <HAL_ADC_Start_IT+0x6c>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046aa:	f023 0206 	bic.w	r2, r3, #6
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80046b2:	e002      	b.n	80046ba <HAL_ADC_Start_IT+0x72>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	221c      	movs	r2, #28
 80046c0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 021c 	bic.w	r2, r2, #28
 80046d8:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d108      	bne.n	80046f4 <HAL_ADC_Start_IT+0xac>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0208 	orr.w	r2, r2, #8
 80046f0:	605a      	str	r2, [r3, #4]
          break;
 80046f2:	e008      	b.n	8004706 <HAL_ADC_Start_IT+0xbe>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0204 	orr.w	r2, r2, #4
 8004702:	605a      	str	r2, [r3, #4]
          break;
 8004704:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800470a:	2b00      	cmp	r3, #0
 800470c:	d107      	bne.n	800471e <HAL_ADC_Start_IT+0xd6>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f042 0210 	orr.w	r2, r2, #16
 800471c:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff fc45 	bl	8003fb2 <LL_ADC_REG_StartConversion>
 8004728:	e006      	b.n	8004738 <HAL_ADC_Start_IT+0xf0>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004732:	e001      	b.n	8004738 <HAL_ADC_Start_IT+0xf0>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004734:	2302      	movs	r3, #2
 8004736:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8004738:	7bfb      	ldrb	r3, [r7, #15]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <HAL_ADC_Stop_IT+0x16>
 8004754:	2302      	movs	r3, #2
 8004756:	e02b      	b.n	80047b0 <HAL_ADC_Stop_IT+0x6e>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004760:	2103      	movs	r1, #3
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 fe08 	bl	8005378 <ADC_ConversionStop>
 8004768:	4603      	mov	r3, r0
 800476a:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d119      	bne.n	80047a6 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 021c 	bic.w	r2, r2, #28
 8004780:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 ff2e 	bl	80055e4 <ADC_Disable>
 8004788:	4603      	mov	r3, r0
 800478a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800478c:	7bfb      	ldrb	r3, [r7, #15]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <HAL_ADC_Stop_IT+0x64>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004796:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800479a:	f023 0301 	bic.w	r3, r3, #1
 800479e:	f043 0201 	orr.w	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80047ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
	...

080047d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b0b6      	sub	sp, #216	@ 0xd8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_ADC_ConfigChannel+0x22>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e39f      	b.n	8004f36 <HAL_ADC_ConfigChannel+0x762>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff fbfd 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	f040 8384 	bne.w	8004f18 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6818      	ldr	r0, [r3, #0]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	461a      	mov	r2, r3
 800481e:	f7ff fa61 	bl	8003ce4 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff fbeb 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 800482c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff fc0b 	bl	8004050 <LL_ADC_INJ_IsConversionOngoing>
 800483a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800483e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004842:	2b00      	cmp	r3, #0
 8004844:	f040 81a6 	bne.w	8004b94 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004848:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800484c:	2b00      	cmp	r3, #0
 800484e:	f040 81a1 	bne.w	8004b94 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6818      	ldr	r0, [r3, #0]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	6819      	ldr	r1, [r3, #0]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	461a      	mov	r2, r3
 8004860:	f7ff fa6c 	bl	8003d3c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	08db      	lsrs	r3, r3, #3
 8004870:	f003 0303 	and.w	r3, r3, #3
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b04      	cmp	r3, #4
 8004884:	d00a      	beq.n	800489c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6919      	ldr	r1, [r3, #16]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004896:	f7ff f9bd 	bl	8003c14 <LL_ADC_SetOffset>
 800489a:	e17b      	b.n	8004b94 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2100      	movs	r1, #0
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff f9da 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 80048a8:	4603      	mov	r3, r0
 80048aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d10a      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0xf4>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2100      	movs	r1, #0
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff f9cf 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 80048be:	4603      	mov	r3, r0
 80048c0:	0e9b      	lsrs	r3, r3, #26
 80048c2:	f003 021f 	and.w	r2, r3, #31
 80048c6:	e01e      	b.n	8004906 <HAL_ADC_ConfigChannel+0x132>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff f9c4 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80048de:	fa93 f3a3 	rbit	r3, r3
 80048e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80048e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80048ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 80048f6:	2320      	movs	r3, #32
 80048f8:	e004      	b.n	8004904 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 80048fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80048fe:	fab3 f383 	clz	r3, r3
 8004902:	b2db      	uxtb	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800490e:	2b00      	cmp	r3, #0
 8004910:	d105      	bne.n	800491e <HAL_ADC_ConfigChannel+0x14a>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	0e9b      	lsrs	r3, r3, #26
 8004918:	f003 031f 	and.w	r3, r3, #31
 800491c:	e018      	b.n	8004950 <HAL_ADC_ConfigChannel+0x17c>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004926:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800492a:	fa93 f3a3 	rbit	r3, r3
 800492e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004936:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800493a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8004942:	2320      	movs	r3, #32
 8004944:	e004      	b.n	8004950 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8004946:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800494a:	fab3 f383 	clz	r3, r3
 800494e:	b2db      	uxtb	r3, r3
 8004950:	429a      	cmp	r2, r3
 8004952:	d106      	bne.n	8004962 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2200      	movs	r2, #0
 800495a:	2100      	movs	r1, #0
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff f993 	bl	8003c88 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2101      	movs	r1, #1
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff f977 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 800496e:	4603      	mov	r3, r0
 8004970:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10a      	bne.n	800498e <HAL_ADC_ConfigChannel+0x1ba>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2101      	movs	r1, #1
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff f96c 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004984:	4603      	mov	r3, r0
 8004986:	0e9b      	lsrs	r3, r3, #26
 8004988:	f003 021f 	and.w	r2, r3, #31
 800498c:	e01e      	b.n	80049cc <HAL_ADC_ConfigChannel+0x1f8>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2101      	movs	r1, #1
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff f961 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 800499a:	4603      	mov	r3, r0
 800499c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80049a4:	fa93 f3a3 	rbit	r3, r3
 80049a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80049ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80049b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80049bc:	2320      	movs	r3, #32
 80049be:	e004      	b.n	80049ca <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80049c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049c4:	fab3 f383 	clz	r3, r3
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	461a      	mov	r2, r3
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d105      	bne.n	80049e4 <HAL_ADC_ConfigChannel+0x210>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	0e9b      	lsrs	r3, r3, #26
 80049de:	f003 031f 	and.w	r3, r3, #31
 80049e2:	e018      	b.n	8004a16 <HAL_ADC_ConfigChannel+0x242>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049f0:	fa93 f3a3 	rbit	r3, r3
 80049f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80049f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8004a08:	2320      	movs	r3, #32
 8004a0a:	e004      	b.n	8004a16 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8004a0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a10:	fab3 f383 	clz	r3, r3
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d106      	bne.n	8004a28 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	2101      	movs	r1, #1
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff f930 	bl	8003c88 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2102      	movs	r1, #2
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7ff f914 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004a34:	4603      	mov	r3, r0
 8004a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10a      	bne.n	8004a54 <HAL_ADC_ConfigChannel+0x280>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2102      	movs	r1, #2
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7ff f909 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	0e9b      	lsrs	r3, r3, #26
 8004a4e:	f003 021f 	and.w	r2, r3, #31
 8004a52:	e01e      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x2be>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2102      	movs	r1, #2
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7ff f8fe 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a6a:	fa93 f3a3 	rbit	r3, r3
 8004a6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004a7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8004a82:	2320      	movs	r3, #32
 8004a84:	e004      	b.n	8004a90 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004a86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a8a:	fab3 f383 	clz	r3, r3
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d105      	bne.n	8004aaa <HAL_ADC_ConfigChannel+0x2d6>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	0e9b      	lsrs	r3, r3, #26
 8004aa4:	f003 031f 	and.w	r3, r3, #31
 8004aa8:	e016      	b.n	8004ad8 <HAL_ADC_ConfigChannel+0x304>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ab6:	fa93 f3a3 	rbit	r3, r3
 8004aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004abc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004abe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8004aca:	2320      	movs	r3, #32
 8004acc:	e004      	b.n	8004ad8 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8004ace:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ad2:	fab3 f383 	clz	r3, r3
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d106      	bne.n	8004aea <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff f8cf 	bl	8003c88 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2103      	movs	r1, #3
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7ff f8b3 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004af6:	4603      	mov	r3, r0
 8004af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10a      	bne.n	8004b16 <HAL_ADC_ConfigChannel+0x342>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2103      	movs	r1, #3
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7ff f8a8 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	0e9b      	lsrs	r3, r3, #26
 8004b10:	f003 021f 	and.w	r2, r3, #31
 8004b14:	e017      	b.n	8004b46 <HAL_ADC_ConfigChannel+0x372>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2103      	movs	r1, #3
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff f89d 	bl	8003c5c <LL_ADC_GetOffsetChannel>
 8004b22:	4603      	mov	r3, r0
 8004b24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b28:	fa93 f3a3 	rbit	r3, r3
 8004b2c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004b2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b30:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004b32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8004b38:	2320      	movs	r3, #32
 8004b3a:	e003      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8004b3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b3e:	fab3 f383 	clz	r3, r3
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d105      	bne.n	8004b5e <HAL_ADC_ConfigChannel+0x38a>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	0e9b      	lsrs	r3, r3, #26
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	e011      	b.n	8004b82 <HAL_ADC_ConfigChannel+0x3ae>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b66:	fa93 f3a3 	rbit	r3, r3
 8004b6a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004b6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8004b76:	2320      	movs	r3, #32
 8004b78:	e003      	b.n	8004b82 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8004b7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b7c:	fab3 f383 	clz	r3, r3
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d106      	bne.n	8004b94 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	2103      	movs	r1, #3
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff f87a 	bl	8003c88 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff f9e4 	bl	8003f66 <LL_ADC_IsEnabled>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f040 81c2 	bne.w	8004f2a <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6818      	ldr	r0, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	6819      	ldr	r1, [r3, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f7ff f8ee 	bl	8003d94 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	4a8e      	ldr	r2, [pc, #568]	@ (8004df8 <HAL_ADC_ConfigChannel+0x624>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	f040 8130 	bne.w	8004e24 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10b      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x418>
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	0e9b      	lsrs	r3, r3, #26
 8004bda:	3301      	adds	r3, #1
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2b09      	cmp	r3, #9
 8004be2:	bf94      	ite	ls
 8004be4:	2301      	movls	r3, #1
 8004be6:	2300      	movhi	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	e019      	b.n	8004c20 <HAL_ADC_ConfigChannel+0x44c>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bf4:	fa93 f3a3 	rbit	r3, r3
 8004bf8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004bfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bfc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004bfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8004c04:	2320      	movs	r3, #32
 8004c06:	e003      	b.n	8004c10 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8004c08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c0a:	fab3 f383 	clz	r3, r3
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	3301      	adds	r3, #1
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	2b09      	cmp	r3, #9
 8004c18:	bf94      	ite	ls
 8004c1a:	2301      	movls	r3, #1
 8004c1c:	2300      	movhi	r3, #0
 8004c1e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d079      	beq.n	8004d18 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d107      	bne.n	8004c40 <HAL_ADC_ConfigChannel+0x46c>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	0e9b      	lsrs	r3, r3, #26
 8004c36:	3301      	adds	r3, #1
 8004c38:	069b      	lsls	r3, r3, #26
 8004c3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004c3e:	e015      	b.n	8004c6c <HAL_ADC_ConfigChannel+0x498>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c48:	fa93 f3a3 	rbit	r3, r3
 8004c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c50:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004c52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004c58:	2320      	movs	r3, #32
 8004c5a:	e003      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004c5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c5e:	fab3 f383 	clz	r3, r3
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	3301      	adds	r3, #1
 8004c66:	069b      	lsls	r3, r3, #26
 8004c68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d109      	bne.n	8004c8c <HAL_ADC_ConfigChannel+0x4b8>
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	0e9b      	lsrs	r3, r3, #26
 8004c7e:	3301      	adds	r3, #1
 8004c80:	f003 031f 	and.w	r3, r3, #31
 8004c84:	2101      	movs	r1, #1
 8004c86:	fa01 f303 	lsl.w	r3, r1, r3
 8004c8a:	e017      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x4e8>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c94:	fa93 f3a3 	rbit	r3, r3
 8004c98:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8004ca4:	2320      	movs	r3, #32
 8004ca6:	e003      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8004ca8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004caa:	fab3 f383 	clz	r3, r3
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	f003 031f 	and.w	r3, r3, #31
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8004cbc:	ea42 0103 	orr.w	r1, r2, r3
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10a      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x50e>
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	0e9b      	lsrs	r3, r3, #26
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	f003 021f 	and.w	r2, r3, #31
 8004cd8:	4613      	mov	r3, r2
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	051b      	lsls	r3, r3, #20
 8004ce0:	e018      	b.n	8004d14 <HAL_ADC_ConfigChannel+0x540>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cea:	fa93 f3a3 	rbit	r3, r3
 8004cee:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004cfa:	2320      	movs	r3, #32
 8004cfc:	e003      	b.n	8004d06 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d00:	fab3 f383 	clz	r3, r3
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	3301      	adds	r3, #1
 8004d08:	f003 021f 	and.w	r2, r3, #31
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	4413      	add	r3, r2
 8004d12:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d14:	430b      	orrs	r3, r1
 8004d16:	e080      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d107      	bne.n	8004d34 <HAL_ADC_ConfigChannel+0x560>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	0e9b      	lsrs	r3, r3, #26
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	069b      	lsls	r3, r3, #26
 8004d2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d32:	e015      	b.n	8004d60 <HAL_ADC_ConfigChannel+0x58c>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d3c:	fa93 f3a3 	rbit	r3, r3
 8004d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d44:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8004d4c:	2320      	movs	r3, #32
 8004d4e:	e003      	b.n	8004d58 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8004d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d52:	fab3 f383 	clz	r3, r3
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	3301      	adds	r3, #1
 8004d5a:	069b      	lsls	r3, r3, #26
 8004d5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d109      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x5ac>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	0e9b      	lsrs	r3, r3, #26
 8004d72:	3301      	adds	r3, #1
 8004d74:	f003 031f 	and.w	r3, r3, #31
 8004d78:	2101      	movs	r1, #1
 8004d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7e:	e017      	b.n	8004db0 <HAL_ADC_ConfigChannel+0x5dc>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d86:	6a3b      	ldr	r3, [r7, #32]
 8004d88:	fa93 f3a3 	rbit	r3, r3
 8004d8c:	61fb      	str	r3, [r7, #28]
  return result;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d101      	bne.n	8004d9c <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8004d98:	2320      	movs	r3, #32
 8004d9a:	e003      	b.n	8004da4 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	fab3 f383 	clz	r3, r3
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	3301      	adds	r3, #1
 8004da6:	f003 031f 	and.w	r3, r3, #31
 8004daa:	2101      	movs	r1, #1
 8004dac:	fa01 f303 	lsl.w	r3, r1, r3
 8004db0:	ea42 0103 	orr.w	r1, r2, r3
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10d      	bne.n	8004ddc <HAL_ADC_ConfigChannel+0x608>
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	0e9b      	lsrs	r3, r3, #26
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	f003 021f 	and.w	r2, r3, #31
 8004dcc:	4613      	mov	r3, r2
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3b1e      	subs	r3, #30
 8004dd4:	051b      	lsls	r3, r3, #20
 8004dd6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004dda:	e01d      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x644>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	fa93 f3a3 	rbit	r3, r3
 8004de8:	613b      	str	r3, [r7, #16]
  return result;
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d103      	bne.n	8004dfc <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8004df4:	2320      	movs	r3, #32
 8004df6:	e005      	b.n	8004e04 <HAL_ADC_ConfigChannel+0x630>
 8004df8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	fab3 f383 	clz	r3, r3
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	3301      	adds	r3, #1
 8004e06:	f003 021f 	and.w	r2, r3, #31
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	3b1e      	subs	r3, #30
 8004e12:	051b      	lsls	r3, r3, #20
 8004e14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e18:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e1e:	4619      	mov	r1, r3
 8004e20:	f7fe ff8c 	bl	8003d3c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4b45      	ldr	r3, [pc, #276]	@ (8004f40 <HAL_ADC_ConfigChannel+0x76c>)
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d07c      	beq.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e30:	4844      	ldr	r0, [pc, #272]	@ (8004f44 <HAL_ADC_ConfigChannel+0x770>)
 8004e32:	f7fe fee1 	bl	8003bf8 <LL_ADC_GetCommonPathInternalCh>
 8004e36:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e3a:	4843      	ldr	r0, [pc, #268]	@ (8004f48 <HAL_ADC_ConfigChannel+0x774>)
 8004e3c:	f7ff f893 	bl	8003f66 <LL_ADC_IsEnabled>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d15e      	bne.n	8004f04 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a40      	ldr	r2, [pc, #256]	@ (8004f4c <HAL_ADC_ConfigChannel+0x778>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d127      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0x6cc>
 8004e50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d121      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a39      	ldr	r2, [pc, #228]	@ (8004f48 <HAL_ADC_ConfigChannel+0x774>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d161      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004e66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4834      	ldr	r0, [pc, #208]	@ (8004f44 <HAL_ADC_ConfigChannel+0x770>)
 8004e72:	f7fe feae 	bl	8003bd2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e76:	4b36      	ldr	r3, [pc, #216]	@ (8004f50 <HAL_ADC_ConfigChannel+0x77c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	099b      	lsrs	r3, r3, #6
 8004e7c:	4a35      	ldr	r2, [pc, #212]	@ (8004f54 <HAL_ADC_ConfigChannel+0x780>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	099b      	lsrs	r3, r3, #6
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	4613      	mov	r3, r2
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	4413      	add	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8004e90:	e002      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f9      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e9e:	e044      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a2c      	ldr	r2, [pc, #176]	@ (8004f58 <HAL_ADC_ConfigChannel+0x784>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d113      	bne.n	8004ed2 <HAL_ADC_ConfigChannel+0x6fe>
 8004eaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004eae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10d      	bne.n	8004ed2 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a23      	ldr	r2, [pc, #140]	@ (8004f48 <HAL_ADC_ConfigChannel+0x774>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d134      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004ec0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ec4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ec8:	4619      	mov	r1, r3
 8004eca:	481e      	ldr	r0, [pc, #120]	@ (8004f44 <HAL_ADC_ConfigChannel+0x770>)
 8004ecc:	f7fe fe81 	bl	8003bd2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ed0:	e02b      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a21      	ldr	r2, [pc, #132]	@ (8004f5c <HAL_ADC_ConfigChannel+0x788>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d126      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
 8004edc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ee0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d120      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a16      	ldr	r2, [pc, #88]	@ (8004f48 <HAL_ADC_ConfigChannel+0x774>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d11b      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004ef2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ef6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004efa:	4619      	mov	r1, r3
 8004efc:	4811      	ldr	r0, [pc, #68]	@ (8004f44 <HAL_ADC_ConfigChannel+0x770>)
 8004efe:	f7fe fe68 	bl	8003bd2 <LL_ADC_SetCommonPathInternalCh>
 8004f02:	e012      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f08:	f043 0220 	orr.w	r2, r3, #32
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004f16:	e008      	b.n	8004f2a <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1c:	f043 0220 	orr.w	r2, r3, #32
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8004f32:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	37d8      	adds	r7, #216	@ 0xd8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	80080000 	.word	0x80080000
 8004f44:	50040300 	.word	0x50040300
 8004f48:	50040000 	.word	0x50040000
 8004f4c:	c7520000 	.word	0xc7520000
 8004f50:	20000018 	.word	0x20000018
 8004f54:	053e2d63 	.word	0x053e2d63
 8004f58:	cb840000 	.word	0xcb840000
 8004f5c:	80000001 	.word	0x80000001

08004f60 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08e      	sub	sp, #56	@ 0x38
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

#if defined(ADC_SUPPORT_2_5_MSPS)
  if(AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)
#else
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f78:	d003      	beq.n	8004f82 <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004f7e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_ADC_AnalogWDGConfig+0x30>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e1ec      	b.n	800536a <HAL_ADC_AnalogWDGConfig+0x40a>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff f830 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8004fa2:	6338      	str	r0, [r7, #48]	@ 0x30
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff f851 	bl	8004050 <LL_ADC_INJ_IsConversionOngoing>
 8004fae:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f040 81ca 	bne.w	800534c <HAL_ADC_AnalogWDGConfig+0x3ec>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f040 81c6 	bne.w	800534c <HAL_ADC_AnalogWDGConfig+0x3ec>
     )
#endif /* ADC_SUPPORT_2_5_MSPS */
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a9b      	ldr	r2, [pc, #620]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	f040 80a2 	bne.w	8005110 <HAL_ADC_AnalogWDGConfig+0x1b0>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8004fd4:	d034      	beq.n	8005040 <HAL_ADC_AnalogWDGConfig+0xe0>
 8004fd6:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8004fda:	d856      	bhi.n	800508a <HAL_ADC_AnalogWDGConfig+0x12a>
 8004fdc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fe0:	d04b      	beq.n	800507a <HAL_ADC_AnalogWDGConfig+0x11a>
 8004fe2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fe6:	d850      	bhi.n	800508a <HAL_ADC_AnalogWDGConfig+0x12a>
 8004fe8:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004fec:	d01b      	beq.n	8005026 <HAL_ADC_AnalogWDGConfig+0xc6>
 8004fee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004ff2:	d84a      	bhi.n	800508a <HAL_ADC_AnalogWDGConfig+0x12a>
 8004ff4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ff8:	d037      	beq.n	800506a <HAL_ADC_AnalogWDGConfig+0x10a>
 8004ffa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ffe:	d844      	bhi.n	800508a <HAL_ADC_AnalogWDGConfig+0x12a>
 8005000:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005004:	d029      	beq.n	800505a <HAL_ADC_AnalogWDGConfig+0xfa>
 8005006:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800500a:	d13e      	bne.n	800508a <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8005018:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 800501c:	461a      	mov	r2, r3
 800501e:	4985      	ldr	r1, [pc, #532]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005020:	f7fe fedc 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8005024:	e039      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8005032:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 8005036:	461a      	mov	r2, r3
 8005038:	497e      	ldr	r1, [pc, #504]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800503a:	f7fe fecf 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 800503e:	e02c      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6818      	ldr	r0, [r3, #0]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 800504c:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 8005050:	461a      	mov	r2, r3
 8005052:	4978      	ldr	r1, [pc, #480]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005054:	f7fe fec2 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8005058:	e01f      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>
#endif /* ADC_SUPPORT_2_5_MSPS */

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a76      	ldr	r2, [pc, #472]	@ (8005238 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8005060:	4974      	ldr	r1, [pc, #464]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005062:	4618      	mov	r0, r3
 8005064:	f7fe feba 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005068:	e017      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a73      	ldr	r2, [pc, #460]	@ (800523c <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8005070:	4970      	ldr	r1, [pc, #448]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005072:	4618      	mov	r0, r3
 8005074:	f7fe feb2 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005078:	e00f      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a70      	ldr	r2, [pc, #448]	@ (8005240 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8005080:	496c      	ldr	r1, [pc, #432]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005082:	4618      	mov	r0, r3
 8005084:	f7fe feaa 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005088:	e007      	b.n	800509a <HAL_ADC_AnalogWDGConfig+0x13a>
#endif /* ADC_SUPPORT_2_5_MSPS */

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2200      	movs	r2, #0
 8005090:	4968      	ldr	r1, [pc, #416]	@ (8005234 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8005092:	4618      	mov	r0, r3
 8005094:	f7fe fea2 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005098:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	691a      	ldr	r2, [r3, #16]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	08db      	lsrs	r3, r3, #3
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	695a      	ldr	r2, [r3, #20]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	08db      	lsrs	r3, r3, #3
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6818      	ldr	r0, [r3, #0]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	6819      	ldr	r1, [r3, #0]
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050d6:	f7fe feae 	bl	8003e36 <LL_ADC_ConfigAnalogWDThresholds>

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fe ffc3 	bl	8004076 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	7b1b      	ldrb	r3, [r3, #12]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d105      	bne.n	8005104 <HAL_ADC_AnalogWDGConfig+0x1a4>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fe ffe3 	bl	80040c8 <LL_ADC_EnableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005102:	e12c      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff f80d 	bl	8004128 <LL_ADC_DisableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800510e:	e126      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
    /* Feature "ADC analog watchdog 2 and 3" not available on ADC peripheral of this STM32WB device */
#else
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8005118:	d01d      	beq.n	8005156 <HAL_ADC_AnalogWDGConfig+0x1f6>
 800511a:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 800511e:	f200 8093 	bhi.w	8005248 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8005122:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005126:	d07b      	beq.n	8005220 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8005128:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800512c:	f200 808c 	bhi.w	8005248 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8005130:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005134:	d00f      	beq.n	8005156 <HAL_ADC_AnalogWDGConfig+0x1f6>
 8005136:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800513a:	f200 8085 	bhi.w	8005248 <HAL_ADC_AnalogWDGConfig+0x2e8>
 800513e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005142:	d06d      	beq.n	8005220 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8005144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005148:	d87e      	bhi.n	8005248 <HAL_ADC_AnalogWDGConfig+0x2e8>
 800514a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800514e:	d067      	beq.n	8005220 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8005150:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005154:	d178      	bne.n	8005248 <HAL_ADC_AnalogWDGConfig+0x2e8>
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
#endif /* !ADC_SUPPORT_2_5_MSPS */
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a3a      	ldr	r2, [pc, #232]	@ (8005244 <HAL_ADC_AnalogWDGConfig+0x2e4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d12f      	bne.n	80051c0 <HAL_ADC_AnalogWDGConfig+0x260>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005168:	2b00      	cmp	r3, #0
 800516a:	d108      	bne.n	800517e <HAL_ADC_AnalogWDGConfig+0x21e>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	0e9b      	lsrs	r3, r3, #26
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	2201      	movs	r2, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	e016      	b.n	80051ac <HAL_ADC_AnalogWDGConfig+0x24c>
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	fa93 f3a3 	rbit	r3, r3
 800518a:	61bb      	str	r3, [r7, #24]
  return result;
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_ADC_AnalogWDGConfig+0x23a>
    return 32U;
 8005196:	2320      	movs	r3, #32
 8005198:	e003      	b.n	80051a2 <HAL_ADC_AnalogWDGConfig+0x242>
  return __builtin_clz(value);
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	fab3 f383 	clz	r3, r3
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	f003 031f 	and.w	r3, r3, #31
 80051a6:	2201      	movs	r2, #1
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	6812      	ldr	r2, [r2, #0]
 80051b8:	430b      	orrs	r3, r1
 80051ba:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 80051be:	e04c      	b.n	800525a <HAL_ADC_AnalogWDGConfig+0x2fa>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d108      	bne.n	80051de <HAL_ADC_AnalogWDGConfig+0x27e>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	0e9b      	lsrs	r3, r3, #26
 80051d2:	f003 031f 	and.w	r3, r3, #31
 80051d6:	2201      	movs	r2, #1
 80051d8:	fa02 f303 	lsl.w	r3, r2, r3
 80051dc:	e016      	b.n	800520c <HAL_ADC_AnalogWDGConfig+0x2ac>
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	fa93 f3a3 	rbit	r3, r3
 80051ea:	60fb      	str	r3, [r7, #12]
  return result;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_ADC_AnalogWDGConfig+0x29a>
    return 32U;
 80051f6:	2320      	movs	r3, #32
 80051f8:	e003      	b.n	8005202 <HAL_ADC_AnalogWDGConfig+0x2a2>
  return __builtin_clz(value);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	fab3 f383 	clz	r3, r3
 8005200:	b2db      	uxtb	r3, r3
 8005202:	f003 031f 	and.w	r3, r3, #31
 8005206:	2201      	movs	r2, #1
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6812      	ldr	r2, [r2, #0]
 8005218:	430b      	orrs	r3, r1
 800521a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 800521e:	e01c      	b.n	800525a <HAL_ADC_AnalogWDGConfig+0x2fa>
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
#endif /* !ADC_SUPPORT_2_5_MSPS */
#if defined(ADC_SUPPORT_2_5_MSPS)
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG);
#else
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6818      	ldr	r0, [r3, #0]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a05      	ldr	r2, [pc, #20]	@ (8005240 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 800522a:	4619      	mov	r1, r3
 800522c:	f7fe fdd6 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
#endif /* ADC_SUPPORT_2_5_MSPS */
          break;
 8005230:	e013      	b.n	800525a <HAL_ADC_AnalogWDGConfig+0x2fa>
 8005232:	bf00      	nop
 8005234:	7dc00000 	.word	0x7dc00000
 8005238:	0087ffff 	.word	0x0087ffff
 800523c:	0107ffff 	.word	0x0107ffff
 8005240:	0187ffff 	.word	0x0187ffff
 8005244:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6818      	ldr	r0, [r3, #0]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2200      	movs	r2, #0
 8005252:	4619      	mov	r1, r3
 8005254:	f7fe fdc2 	bl	8003ddc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005258:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0  */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f003 0318 	and.w	r3, r3, #24
 8005264:	2b18      	cmp	r3, #24
 8005266:	d00f      	beq.n	8005288 <HAL_ADC_AnalogWDGConfig+0x328>
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	08db      	lsrs	r3, r3, #3
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	f1c3 0302 	rsb	r3, r3, #2
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	f003 031e 	and.w	r3, r3, #30
 8005282:	fa22 f303 	lsr.w	r3, r2, r3
 8005286:	e002      	b.n	800528e <HAL_ADC_AnalogWDGConfig+0x32e>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	f003 0318 	and.w	r3, r3, #24
 800529a:	2b18      	cmp	r3, #24
 800529c:	d00f      	beq.n	80052be <HAL_ADC_AnalogWDGConfig+0x35e>
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	695a      	ldr	r2, [r3, #20]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	08db      	lsrs	r3, r3, #3
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	f1c3 0302 	rsb	r3, r3, #2
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	f003 031e 	and.w	r3, r3, #30
 80052b8:	fa22 f303 	lsr.w	r3, r2, r3
 80052bc:	e002      	b.n	80052c4 <HAL_ADC_AnalogWDGConfig+0x364>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6819      	ldr	r1, [r3, #0]
 80052ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052d2:	f7fe fdb0 	bl	8003e36 <LL_ADC_ConfigAnalogWDThresholds>

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a26      	ldr	r2, [pc, #152]	@ (8005374 <HAL_ADC_AnalogWDGConfig+0x414>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d11a      	bne.n	8005316 <HAL_ADC_AnalogWDGConfig+0x3b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e4:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7fe fecd 	bl	8004090 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	7b1b      	ldrb	r3, [r3, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d105      	bne.n	800530a <HAL_ADC_AnalogWDGConfig+0x3aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4618      	mov	r0, r3
 8005304:	f7fe fef0 	bl	80040e8 <LL_ADC_EnableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005308:	e029      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f7fe ff1a 	bl	8004148 <LL_ADC_DisableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005314:	e023      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f7fe fec0 	bl	80040ac <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	7b1b      	ldrb	r3, [r3, #12]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d105      	bne.n	8005340 <HAL_ADC_AnalogWDGConfig+0x3e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4618      	mov	r0, r3
 800533a:	f7fe fee5 	bl	8004108 <LL_ADC_EnableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800533e:	e00e      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f7fe ff0f 	bl	8004168 <LL_ADC_DisableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800534a:	e008      	b.n	800535e <HAL_ADC_AnalogWDGConfig+0x3fe>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005350:	f043 0220 	orr.w	r2, r3, #32
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005366:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800536a:	4618      	mov	r0, r3
 800536c:	3738      	adds	r7, #56	@ 0x38
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	0017ffff 	.word	0x0017ffff

08005378 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b088      	sub	sp, #32
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005382:	2300      	movs	r3, #0
 8005384:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	f7fe fe37 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8005394:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe fe58 	bl	8004050 <LL_ADC_INJ_IsConversionOngoing>
 80053a0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d103      	bne.n	80053b0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 8098 	beq.w	80054e0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d02a      	beq.n	8005414 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	7e5b      	ldrb	r3, [r3, #25]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d126      	bne.n	8005414 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	7e1b      	ldrb	r3, [r3, #24]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d122      	bne.n	8005414 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80053ce:	2301      	movs	r3, #1
 80053d0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80053d2:	e014      	b.n	80053fe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	4a45      	ldr	r2, [pc, #276]	@ (80054ec <ADC_ConversionStop+0x174>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d90d      	bls.n	80053f8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e0:	f043 0210 	orr.w	r2, r3, #16
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ec:	f043 0201 	orr.w	r2, r3, #1
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e074      	b.n	80054e2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	3301      	adds	r3, #1
 80053fc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005408:	2b40      	cmp	r3, #64	@ 0x40
 800540a:	d1e3      	bne.n	80053d4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2240      	movs	r2, #64	@ 0x40
 8005412:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	2b02      	cmp	r3, #2
 8005418:	d014      	beq.n	8005444 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4618      	mov	r0, r3
 8005420:	f7fe fdef 	bl	8004002 <LL_ADC_REG_IsConversionOngoing>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4618      	mov	r0, r3
 8005430:	f7fe fdac 	bl	8003f8c <LL_ADC_IsDisableOngoing>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d104      	bne.n	8005444 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe fdcb 	bl	8003fda <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d014      	beq.n	8005474 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4618      	mov	r0, r3
 8005450:	f7fe fdfe 	bl	8004050 <LL_ADC_INJ_IsConversionOngoing>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00c      	beq.n	8005474 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7fe fd94 	bl	8003f8c <LL_ADC_IsDisableOngoing>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d104      	bne.n	8005474 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f7fe fdda 	bl	8004028 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	2b02      	cmp	r3, #2
 8005478:	d005      	beq.n	8005486 <ADC_ConversionStop+0x10e>
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	2b03      	cmp	r3, #3
 800547e:	d105      	bne.n	800548c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005480:	230c      	movs	r3, #12
 8005482:	617b      	str	r3, [r7, #20]
        break;
 8005484:	e005      	b.n	8005492 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005486:	2308      	movs	r3, #8
 8005488:	617b      	str	r3, [r7, #20]
        break;
 800548a:	e002      	b.n	8005492 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800548c:	2304      	movs	r3, #4
 800548e:	617b      	str	r3, [r7, #20]
        break;
 8005490:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005492:	f7fe fb67 	bl	8003b64 <HAL_GetTick>
 8005496:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005498:	e01b      	b.n	80054d2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800549a:	f7fe fb63 	bl	8003b64 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	2b05      	cmp	r3, #5
 80054a6:	d914      	bls.n	80054d2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00d      	beq.n	80054d2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ba:	f043 0210 	orr.w	r2, r3, #16
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c6:	f043 0201 	orr.w	r2, r3, #1
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e007      	b.n	80054e2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	4013      	ands	r3, r2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1dc      	bne.n	800549a <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3720      	adds	r7, #32
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	a33fffff 	.word	0xa33fffff

080054f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7fe fd30 	bl	8003f66 <LL_ADC_IsEnabled>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d15e      	bne.n	80055ca <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	4b30      	ldr	r3, [pc, #192]	@ (80055d4 <ADC_Enable+0xe4>)
 8005514:	4013      	ands	r3, r2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800551e:	f043 0210 	orr.w	r2, r3, #16
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552a:	f043 0201 	orr.w	r2, r3, #1
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e04a      	b.n	80055cc <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4618      	mov	r0, r3
 800553c:	f7fe fceb 	bl	8003f16 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005540:	4825      	ldr	r0, [pc, #148]	@ (80055d8 <ADC_Enable+0xe8>)
 8005542:	f7fe fb59 	bl	8003bf8 <LL_ADC_GetCommonPathInternalCh>
 8005546:	4603      	mov	r3, r0
 8005548:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00f      	beq.n	8005570 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005550:	4b22      	ldr	r3, [pc, #136]	@ (80055dc <ADC_Enable+0xec>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	099b      	lsrs	r3, r3, #6
 8005556:	4a22      	ldr	r2, [pc, #136]	@ (80055e0 <ADC_Enable+0xf0>)
 8005558:	fba2 2303 	umull	r2, r3, r2, r3
 800555c:	099b      	lsrs	r3, r3, #6
 800555e:	3301      	adds	r3, #1
 8005560:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005562:	e002      	b.n	800556a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	3b01      	subs	r3, #1
 8005568:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1f9      	bne.n	8005564 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005570:	f7fe faf8 	bl	8003b64 <HAL_GetTick>
 8005574:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005576:	e021      	b.n	80055bc <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4618      	mov	r0, r3
 800557e:	f7fe fcf2 	bl	8003f66 <LL_ADC_IsEnabled>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d104      	bne.n	8005592 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7fe fcc2 	bl	8003f16 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005592:	f7fe fae7 	bl	8003b64 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b02      	cmp	r3, #2
 800559e:	d90d      	bls.n	80055bc <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a4:	f043 0210 	orr.w	r2, r3, #16
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b0:	f043 0201 	orr.w	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e007      	b.n	80055cc <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d1d6      	bne.n	8005578 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	8000003f 	.word	0x8000003f
 80055d8:	50040300 	.word	0x50040300
 80055dc:	20000018 	.word	0x20000018
 80055e0:	053e2d63 	.word	0x053e2d63

080055e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fe fccb 	bl	8003f8c <LL_ADC_IsDisableOngoing>
 80055f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fe fcb2 	bl	8003f66 <LL_ADC_IsEnabled>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d047      	beq.n	8005698 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d144      	bne.n	8005698 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f003 030d 	and.w	r3, r3, #13
 8005618:	2b01      	cmp	r3, #1
 800561a:	d10c      	bne.n	8005636 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	f7fe fc8c 	bl	8003f3e <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2203      	movs	r2, #3
 800562c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800562e:	f7fe fa99 	bl	8003b64 <HAL_GetTick>
 8005632:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005634:	e029      	b.n	800568a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800563a:	f043 0210 	orr.w	r2, r3, #16
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005646:	f043 0201 	orr.w	r2, r3, #1
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e023      	b.n	800569a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005652:	f7fe fa87 	bl	8003b64 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d914      	bls.n	800568a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00d      	beq.n	800568a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005672:	f043 0210 	orr.w	r2, r3, #16
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567e:	f043 0201 	orr.w	r2, r3, #1
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e007      	b.n	800569a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1dc      	bne.n	8005652 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
	...

080056a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056b4:	4b0c      	ldr	r3, [pc, #48]	@ (80056e8 <__NVIC_SetPriorityGrouping+0x44>)
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80056c0:	4013      	ands	r3, r2
 80056c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80056d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056d6:	4a04      	ldr	r2, [pc, #16]	@ (80056e8 <__NVIC_SetPriorityGrouping+0x44>)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	60d3      	str	r3, [r2, #12]
}
 80056dc:	bf00      	nop
 80056de:	3714      	adds	r7, #20
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	e000ed00 	.word	0xe000ed00

080056ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056f0:	4b04      	ldr	r3, [pc, #16]	@ (8005704 <__NVIC_GetPriorityGrouping+0x18>)
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	0a1b      	lsrs	r3, r3, #8
 80056f6:	f003 0307 	and.w	r3, r3, #7
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr
 8005704:	e000ed00 	.word	0xe000ed00

08005708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	4603      	mov	r3, r0
 8005710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005716:	2b00      	cmp	r3, #0
 8005718:	db0b      	blt.n	8005732 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800571a:	79fb      	ldrb	r3, [r7, #7]
 800571c:	f003 021f 	and.w	r2, r3, #31
 8005720:	4907      	ldr	r1, [pc, #28]	@ (8005740 <__NVIC_EnableIRQ+0x38>)
 8005722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005726:	095b      	lsrs	r3, r3, #5
 8005728:	2001      	movs	r0, #1
 800572a:	fa00 f202 	lsl.w	r2, r0, r2
 800572e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005732:	bf00      	nop
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	e000e100 	.word	0xe000e100

08005744 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	4603      	mov	r3, r0
 800574c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800574e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005752:	2b00      	cmp	r3, #0
 8005754:	db12      	blt.n	800577c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	f003 021f 	and.w	r2, r3, #31
 800575c:	490a      	ldr	r1, [pc, #40]	@ (8005788 <__NVIC_DisableIRQ+0x44>)
 800575e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	2001      	movs	r0, #1
 8005766:	fa00 f202 	lsl.w	r2, r0, r2
 800576a:	3320      	adds	r3, #32
 800576c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005770:	f3bf 8f4f 	dsb	sy
}
 8005774:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005776:	f3bf 8f6f 	isb	sy
}
 800577a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	e000e100 	.word	0xe000e100

0800578c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579a:	2b00      	cmp	r3, #0
 800579c:	db0c      	blt.n	80057b8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	f003 021f 	and.w	r2, r3, #31
 80057a4:	4907      	ldr	r1, [pc, #28]	@ (80057c4 <__NVIC_SetPendingIRQ+0x38>)
 80057a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057aa:	095b      	lsrs	r3, r3, #5
 80057ac:	2001      	movs	r0, #1
 80057ae:	fa00 f202 	lsl.w	r2, r0, r2
 80057b2:	3340      	adds	r3, #64	@ 0x40
 80057b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	e000e100 	.word	0xe000e100

080057c8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	4603      	mov	r3, r0
 80057d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	db0c      	blt.n	80057f4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057da:	79fb      	ldrb	r3, [r7, #7]
 80057dc:	f003 021f 	and.w	r2, r3, #31
 80057e0:	4907      	ldr	r1, [pc, #28]	@ (8005800 <__NVIC_ClearPendingIRQ+0x38>)
 80057e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e6:	095b      	lsrs	r3, r3, #5
 80057e8:	2001      	movs	r0, #1
 80057ea:	fa00 f202 	lsl.w	r2, r0, r2
 80057ee:	3360      	adds	r3, #96	@ 0x60
 80057f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	e000e100 	.word	0xe000e100

08005804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	4603      	mov	r3, r0
 800580c:	6039      	str	r1, [r7, #0]
 800580e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005814:	2b00      	cmp	r3, #0
 8005816:	db0a      	blt.n	800582e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	b2da      	uxtb	r2, r3
 800581c:	490c      	ldr	r1, [pc, #48]	@ (8005850 <__NVIC_SetPriority+0x4c>)
 800581e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005822:	0112      	lsls	r2, r2, #4
 8005824:	b2d2      	uxtb	r2, r2
 8005826:	440b      	add	r3, r1
 8005828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800582c:	e00a      	b.n	8005844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	b2da      	uxtb	r2, r3
 8005832:	4908      	ldr	r1, [pc, #32]	@ (8005854 <__NVIC_SetPriority+0x50>)
 8005834:	79fb      	ldrb	r3, [r7, #7]
 8005836:	f003 030f 	and.w	r3, r3, #15
 800583a:	3b04      	subs	r3, #4
 800583c:	0112      	lsls	r2, r2, #4
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	440b      	add	r3, r1
 8005842:	761a      	strb	r2, [r3, #24]
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	e000e100 	.word	0xe000e100
 8005854:	e000ed00 	.word	0xe000ed00

08005858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005858:	b480      	push	{r7}
 800585a:	b089      	sub	sp, #36	@ 0x24
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	f1c3 0307 	rsb	r3, r3, #7
 8005872:	2b04      	cmp	r3, #4
 8005874:	bf28      	it	cs
 8005876:	2304      	movcs	r3, #4
 8005878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	3304      	adds	r3, #4
 800587e:	2b06      	cmp	r3, #6
 8005880:	d902      	bls.n	8005888 <NVIC_EncodePriority+0x30>
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	3b03      	subs	r3, #3
 8005886:	e000      	b.n	800588a <NVIC_EncodePriority+0x32>
 8005888:	2300      	movs	r3, #0
 800588a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800588c:	f04f 32ff 	mov.w	r2, #4294967295
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	43da      	mvns	r2, r3
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	401a      	ands	r2, r3
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058a0:	f04f 31ff 	mov.w	r1, #4294967295
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	fa01 f303 	lsl.w	r3, r1, r3
 80058aa:	43d9      	mvns	r1, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058b0:	4313      	orrs	r3, r2
         );
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3724      	adds	r7, #36	@ 0x24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
	...

080058c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058d0:	d301      	bcc.n	80058d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058d2:	2301      	movs	r3, #1
 80058d4:	e00f      	b.n	80058f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005900 <SysTick_Config+0x40>)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3b01      	subs	r3, #1
 80058dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058de:	210f      	movs	r1, #15
 80058e0:	f04f 30ff 	mov.w	r0, #4294967295
 80058e4:	f7ff ff8e 	bl	8005804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058e8:	4b05      	ldr	r3, [pc, #20]	@ (8005900 <SysTick_Config+0x40>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058ee:	4b04      	ldr	r3, [pc, #16]	@ (8005900 <SysTick_Config+0x40>)
 80058f0:	2207      	movs	r2, #7
 80058f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	e000e010 	.word	0xe000e010

08005904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7ff fec9 	bl	80056a4 <__NVIC_SetPriorityGrouping>
}
 8005912:	bf00      	nop
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b086      	sub	sp, #24
 800591e:	af00      	add	r7, sp, #0
 8005920:	4603      	mov	r3, r0
 8005922:	60b9      	str	r1, [r7, #8]
 8005924:	607a      	str	r2, [r7, #4]
 8005926:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005928:	f7ff fee0 	bl	80056ec <__NVIC_GetPriorityGrouping>
 800592c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	6978      	ldr	r0, [r7, #20]
 8005934:	f7ff ff90 	bl	8005858 <NVIC_EncodePriority>
 8005938:	4602      	mov	r2, r0
 800593a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800593e:	4611      	mov	r1, r2
 8005940:	4618      	mov	r0, r3
 8005942:	f7ff ff5f 	bl	8005804 <__NVIC_SetPriority>
}
 8005946:	bf00      	nop
 8005948:	3718      	adds	r7, #24
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b082      	sub	sp, #8
 8005952:	af00      	add	r7, sp, #0
 8005954:	4603      	mov	r3, r0
 8005956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800595c:	4618      	mov	r0, r3
 800595e:	f7ff fed3 	bl	8005708 <__NVIC_EnableIRQ>
}
 8005962:	bf00      	nop
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b082      	sub	sp, #8
 800596e:	af00      	add	r7, sp, #0
 8005970:	4603      	mov	r3, r0
 8005972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005978:	4618      	mov	r0, r3
 800597a:	f7ff fee3 	bl	8005744 <__NVIC_DisableIRQ>
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b082      	sub	sp, #8
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f7ff ff96 	bl	80058c0 <SysTick_Config>
 8005994:	4603      	mov	r3, r0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b082      	sub	sp, #8
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	4603      	mov	r3, r0
 80059a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80059a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7ff feed 	bl	800578c <__NVIC_SetPendingIRQ>
}
 80059b2:	bf00      	nop
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b082      	sub	sp, #8
 80059be:	af00      	add	r7, sp, #0
 80059c0:	4603      	mov	r3, r0
 80059c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80059c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff fefd 	bl	80057c8 <__NVIC_ClearPendingIRQ>
}
 80059ce:	bf00      	nop
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80059e6:	e14c      	b.n	8005c82 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	2101      	movs	r1, #1
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	fa01 f303 	lsl.w	r3, r1, r3
 80059f4:	4013      	ands	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 813e 	beq.w	8005c7c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f003 0303 	and.w	r3, r3, #3
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d005      	beq.n	8005a18 <HAL_GPIO_Init+0x40>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f003 0303 	and.w	r3, r3, #3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d130      	bne.n	8005a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	2203      	movs	r2, #3
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a4e:	2201      	movs	r2, #1
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43db      	mvns	r3, r3
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	091b      	lsrs	r3, r3, #4
 8005a64:	f003 0201 	and.w	r2, r3, #1
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	2b03      	cmp	r3, #3
 8005a84:	d017      	beq.n	8005ab6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	2203      	movs	r2, #3
 8005a92:	fa02 f303 	lsl.w	r3, r2, r3
 8005a96:	43db      	mvns	r3, r3
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	689a      	ldr	r2, [r3, #8]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d123      	bne.n	8005b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	08da      	lsrs	r2, r3, #3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3208      	adds	r2, #8
 8005aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f003 0307 	and.w	r3, r3, #7
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	220f      	movs	r2, #15
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	691a      	ldr	r2, [r3, #16]
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f003 0307 	and.w	r3, r3, #7
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	fa02 f303 	lsl.w	r3, r2, r3
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	08da      	lsrs	r2, r3, #3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3208      	adds	r2, #8
 8005b04:	6939      	ldr	r1, [r7, #16]
 8005b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	2203      	movs	r2, #3
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	43db      	mvns	r3, r3
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0203 	and.w	r2, r3, #3
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	005b      	lsls	r3, r3, #1
 8005b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f000 8098 	beq.w	8005c7c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005b4c:	4a54      	ldr	r2, [pc, #336]	@ (8005ca0 <HAL_GPIO_Init+0x2c8>)
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	089b      	lsrs	r3, r3, #2
 8005b52:	3302      	adds	r3, #2
 8005b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f003 0303 	and.w	r3, r3, #3
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	220f      	movs	r2, #15
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b76:	d019      	beq.n	8005bac <HAL_GPIO_Init+0x1d4>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a4a      	ldr	r2, [pc, #296]	@ (8005ca4 <HAL_GPIO_Init+0x2cc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d013      	beq.n	8005ba8 <HAL_GPIO_Init+0x1d0>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a49      	ldr	r2, [pc, #292]	@ (8005ca8 <HAL_GPIO_Init+0x2d0>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00d      	beq.n	8005ba4 <HAL_GPIO_Init+0x1cc>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a48      	ldr	r2, [pc, #288]	@ (8005cac <HAL_GPIO_Init+0x2d4>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <HAL_GPIO_Init+0x1c8>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a47      	ldr	r2, [pc, #284]	@ (8005cb0 <HAL_GPIO_Init+0x2d8>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d101      	bne.n	8005b9c <HAL_GPIO_Init+0x1c4>
 8005b98:	2304      	movs	r3, #4
 8005b9a:	e008      	b.n	8005bae <HAL_GPIO_Init+0x1d6>
 8005b9c:	2307      	movs	r3, #7
 8005b9e:	e006      	b.n	8005bae <HAL_GPIO_Init+0x1d6>
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e004      	b.n	8005bae <HAL_GPIO_Init+0x1d6>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e002      	b.n	8005bae <HAL_GPIO_Init+0x1d6>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e000      	b.n	8005bae <HAL_GPIO_Init+0x1d6>
 8005bac:	2300      	movs	r3, #0
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	f002 0203 	and.w	r2, r2, #3
 8005bb4:	0092      	lsls	r2, r2, #2
 8005bb6:	4093      	lsls	r3, r2
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005bbe:	4938      	ldr	r1, [pc, #224]	@ (8005ca0 <HAL_GPIO_Init+0x2c8>)
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	089b      	lsrs	r3, r3, #2
 8005bc4:	3302      	adds	r3, #2
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005bcc:	4b39      	ldr	r3, [pc, #228]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005bf0:	4a30      	ldr	r2, [pc, #192]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	43db      	mvns	r3, r3
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4013      	ands	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005c1a:	4a26      	ldr	r2, [pc, #152]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c20:	4b24      	ldr	r3, [pc, #144]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c46:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8005c4e:	4b19      	ldr	r3, [pc, #100]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c74:	4a0f      	ldr	r2, [pc, #60]	@ (8005cb4 <HAL_GPIO_Init+0x2dc>)
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	3301      	adds	r3, #1
 8005c80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	fa22 f303 	lsr.w	r3, r2, r3
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f47f aeab 	bne.w	80059e8 <HAL_GPIO_Init+0x10>
  }
}
 8005c92:	bf00      	nop
 8005c94:	bf00      	nop
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	40010000 	.word	0x40010000
 8005ca4:	48000400 	.word	0x48000400
 8005ca8:	48000800 	.word	0x48000800
 8005cac:	48000c00 	.word	0x48000c00
 8005cb0:	48001000 	.word	0x48001000
 8005cb4:	58000800 	.word	0x58000800

08005cb8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005cc6:	e0bb      	b.n	8005e40 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005cc8:	2201      	movs	r2, #1
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 80ae 	beq.w	8005e3a <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005cde:	4a5f      	ldr	r2, [pc, #380]	@ (8005e5c <HAL_GPIO_DeInit+0x1a4>)
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	089b      	lsrs	r3, r3, #2
 8005ce4:	3302      	adds	r3, #2
 8005ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cea:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f003 0303 	and.w	r3, r3, #3
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	220f      	movs	r2, #15
 8005cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005d06:	d019      	beq.n	8005d3c <HAL_GPIO_DeInit+0x84>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a55      	ldr	r2, [pc, #340]	@ (8005e60 <HAL_GPIO_DeInit+0x1a8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d013      	beq.n	8005d38 <HAL_GPIO_DeInit+0x80>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a54      	ldr	r2, [pc, #336]	@ (8005e64 <HAL_GPIO_DeInit+0x1ac>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d00d      	beq.n	8005d34 <HAL_GPIO_DeInit+0x7c>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a53      	ldr	r2, [pc, #332]	@ (8005e68 <HAL_GPIO_DeInit+0x1b0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d007      	beq.n	8005d30 <HAL_GPIO_DeInit+0x78>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a52      	ldr	r2, [pc, #328]	@ (8005e6c <HAL_GPIO_DeInit+0x1b4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d101      	bne.n	8005d2c <HAL_GPIO_DeInit+0x74>
 8005d28:	2304      	movs	r3, #4
 8005d2a:	e008      	b.n	8005d3e <HAL_GPIO_DeInit+0x86>
 8005d2c:	2307      	movs	r3, #7
 8005d2e:	e006      	b.n	8005d3e <HAL_GPIO_DeInit+0x86>
 8005d30:	2303      	movs	r3, #3
 8005d32:	e004      	b.n	8005d3e <HAL_GPIO_DeInit+0x86>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e002      	b.n	8005d3e <HAL_GPIO_DeInit+0x86>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <HAL_GPIO_DeInit+0x86>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	f002 0203 	and.w	r2, r2, #3
 8005d44:	0092      	lsls	r2, r2, #2
 8005d46:	4093      	lsls	r3, r2
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d136      	bne.n	8005dbc <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005d4e:	4b48      	ldr	r3, [pc, #288]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d50:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	43db      	mvns	r3, r3
 8005d58:	4945      	ldr	r1, [pc, #276]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005d60:	4b43      	ldr	r3, [pc, #268]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d62:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	4941      	ldr	r1, [pc, #260]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005d72:	4b3f      	ldr	r3, [pc, #252]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	493d      	ldr	r1, [pc, #244]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005d80:	4b3b      	ldr	r3, [pc, #236]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	43db      	mvns	r3, r3
 8005d88:	4939      	ldr	r1, [pc, #228]	@ (8005e70 <HAL_GPIO_DeInit+0x1b8>)
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f003 0303 	and.w	r3, r3, #3
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	220f      	movs	r2, #15
 8005d98:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005d9e:	4a2f      	ldr	r2, [pc, #188]	@ (8005e5c <HAL_GPIO_DeInit+0x1a4>)
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	089b      	lsrs	r3, r3, #2
 8005da4:	3302      	adds	r3, #2
 8005da6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	43da      	mvns	r2, r3
 8005dae:	482b      	ldr	r0, [pc, #172]	@ (8005e5c <HAL_GPIO_DeInit+0x1a4>)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	089b      	lsrs	r3, r3, #2
 8005db4:	400a      	ands	r2, r1
 8005db6:	3302      	adds	r3, #2
 8005db8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	2103      	movs	r1, #3
 8005dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	08da      	lsrs	r2, r3, #3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3208      	adds	r2, #8
 8005dd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f003 0307 	and.w	r3, r3, #7
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	220f      	movs	r2, #15
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	08d2      	lsrs	r2, r2, #3
 8005df0:	4019      	ands	r1, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	3208      	adds	r2, #8
 8005df6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	2103      	movs	r1, #3
 8005e04:	fa01 f303 	lsl.w	r3, r1, r3
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	401a      	ands	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	2101      	movs	r1, #1
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	401a      	ands	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	2103      	movs	r1, #3
 8005e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e32:	43db      	mvns	r3, r3
 8005e34:	401a      	ands	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	609a      	str	r2, [r3, #8]
    }

    position++;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005e40:	683a      	ldr	r2, [r7, #0]
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	fa22 f303 	lsr.w	r3, r2, r3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f47f af3d 	bne.w	8005cc8 <HAL_GPIO_DeInit+0x10>
  }
}
 8005e4e:	bf00      	nop
 8005e50:	bf00      	nop
 8005e52:	371c      	adds	r7, #28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	48000400 	.word	0x48000400
 8005e64:	48000800 	.word	0x48000800
 8005e68:	48000c00 	.word	0x48000c00
 8005e6c:	48001000 	.word	0x48001000
 8005e70:	58000800 	.word	0x58000800

08005e74 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	887b      	ldrh	r3, [r7, #2]
 8005e86:	4013      	ands	r3, r2
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	73fb      	strb	r3, [r7, #15]
 8005e90:	e001      	b.n	8005e96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e92:	2300      	movs	r3, #0
 8005e94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	807b      	strh	r3, [r7, #2]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005eb4:	787b      	ldrb	r3, [r7, #1]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005eba:	887a      	ldrh	r2, [r7, #2]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ec0:	e002      	b.n	8005ec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ec2:	887a      	ldrh	r2, [r7, #2]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	4603      	mov	r3, r0
 8005edc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ede:	4b08      	ldr	r3, [pc, #32]	@ (8005f00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	88fb      	ldrh	r3, [r7, #6]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d006      	beq.n	8005ef8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eea:	4a05      	ldr	r2, [pc, #20]	@ (8005f00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005eec:	88fb      	ldrh	r3, [r7, #6]
 8005eee:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ef0:	88fb      	ldrh	r3, [r7, #6]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fc fda6 	bl	8002a44 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ef8:	bf00      	nop
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	58000800 	.word	0x58000800

08005f04 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8005f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f34 <HAL_HSEM_IRQHandler+0x30>)
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8005f10:	4b08      	ldr	r3, [pc, #32]	@ (8005f34 <HAL_HSEM_IRQHandler+0x30>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	43db      	mvns	r3, r3
 8005f18:	4906      	ldr	r1, [pc, #24]	@ (8005f34 <HAL_HSEM_IRQHandler+0x30>)
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8005f1e:	4a05      	ldr	r2, [pc, #20]	@ (8005f34 <HAL_HSEM_IRQHandler+0x30>)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f807 	bl	8005f38 <HAL_HSEM_FreeCallback>
}
 8005f2a:	bf00      	nop
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	58001500 	.word	0x58001500

08005f38 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8005f40:	bf00      	nop
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e08d      	b.n	800607a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7fc f81e 	bl	8001fb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2224      	movs	r2, #36	@ 0x24
 8005f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f022 0201 	bic.w	r2, r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689a      	ldr	r2, [r3, #8]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005fac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d107      	bne.n	8005fc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	689a      	ldr	r2, [r3, #8]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fc2:	609a      	str	r2, [r3, #8]
 8005fc4:	e006      	b.n	8005fd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689a      	ldr	r2, [r3, #8]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005fd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d108      	bne.n	8005fee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fea:	605a      	str	r2, [r3, #4]
 8005fec:	e007      	b.n	8005ffe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ffc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800600c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006010:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68da      	ldr	r2, [r3, #12]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006020:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	691a      	ldr	r2, [r3, #16]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	430a      	orrs	r2, r1
 800603a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69d9      	ldr	r1, [r3, #28]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1a      	ldr	r2, [r3, #32]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	430a      	orrs	r2, r1
 800604a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0201 	orr.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2220      	movs	r2, #32
 8006066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
	...

08006084 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b088      	sub	sp, #32
 8006088:	af02      	add	r7, sp, #8
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	607a      	str	r2, [r7, #4]
 800608e:	461a      	mov	r2, r3
 8006090:	460b      	mov	r3, r1
 8006092:	817b      	strh	r3, [r7, #10]
 8006094:	4613      	mov	r3, r2
 8006096:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b20      	cmp	r3, #32
 80060a2:	f040 80fd 	bne.w	80062a0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_I2C_Master_Transmit+0x30>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0f6      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060bc:	f7fd fd52 	bl	8003b64 <HAL_GetTick>
 80060c0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	2319      	movs	r3, #25
 80060c8:	2201      	movs	r2, #1
 80060ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f000 fa0a 	bl	80064e8 <I2C_WaitOnFlagUntilTimeout>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d001      	beq.n	80060de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e0e1      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2221      	movs	r2, #33	@ 0x21
 80060e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2210      	movs	r2, #16
 80060ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	893a      	ldrh	r2, [r7, #8]
 80060fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	2bff      	cmp	r3, #255	@ 0xff
 800610e:	d906      	bls.n	800611e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	22ff      	movs	r2, #255	@ 0xff
 8006114:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006116:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	e007      	b.n	800612e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006122:	b29a      	uxth	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006128:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800612c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613a:	781a      	ldrb	r2, [r3, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800615e:	3b01      	subs	r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800616a:	b2db      	uxtb	r3, r3
 800616c:	3301      	adds	r3, #1
 800616e:	b2da      	uxtb	r2, r3
 8006170:	8979      	ldrh	r1, [r7, #10]
 8006172:	4b4e      	ldr	r3, [pc, #312]	@ (80062ac <HAL_I2C_Master_Transmit+0x228>)
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f000 fc05 	bl	8006988 <I2C_TransferConfig>
 800617e:	e066      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006184:	b2da      	uxtb	r2, r3
 8006186:	8979      	ldrh	r1, [r7, #10]
 8006188:	4b48      	ldr	r3, [pc, #288]	@ (80062ac <HAL_I2C_Master_Transmit+0x228>)
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fbfa 	bl	8006988 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006194:	e05b      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	6a39      	ldr	r1, [r7, #32]
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 f9fd 	bl	800659a <I2C_WaitOnTXISFlagUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e07b      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ae:	781a      	ldrb	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061d2:	3b01      	subs	r3, #1
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d034      	beq.n	800624e <HAL_I2C_Master_Transmit+0x1ca>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d130      	bne.n	800624e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	2200      	movs	r2, #0
 80061f4:	2180      	movs	r1, #128	@ 0x80
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 f976 	bl	80064e8 <I2C_WaitOnFlagUntilTimeout>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e04d      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800620a:	b29b      	uxth	r3, r3
 800620c:	2bff      	cmp	r3, #255	@ 0xff
 800620e:	d90e      	bls.n	800622e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	22ff      	movs	r2, #255	@ 0xff
 8006214:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800621a:	b2da      	uxtb	r2, r3
 800621c:	8979      	ldrh	r1, [r7, #10]
 800621e:	2300      	movs	r3, #0
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 fbae 	bl	8006988 <I2C_TransferConfig>
 800622c:	e00f      	b.n	800624e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800623c:	b2da      	uxtb	r2, r3
 800623e:	8979      	ldrh	r1, [r7, #10]
 8006240:	2300      	movs	r3, #0
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 fb9d 	bl	8006988 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006252:	b29b      	uxth	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	d19e      	bne.n	8006196 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	6a39      	ldr	r1, [r7, #32]
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 f9e3 	bl	8006628 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e01a      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2220      	movs	r2, #32
 8006272:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6859      	ldr	r1, [r3, #4]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	4b0c      	ldr	r3, [pc, #48]	@ (80062b0 <HAL_I2C_Master_Transmit+0x22c>)
 8006280:	400b      	ands	r3, r1
 8006282:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800629c:	2300      	movs	r3, #0
 800629e:	e000      	b.n	80062a2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80062a0:	2302      	movs	r3, #2
  }
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	80002000 	.word	0x80002000
 80062b0:	fe00e800 	.word	0xfe00e800

080062b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af02      	add	r7, sp, #8
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	607a      	str	r2, [r7, #4]
 80062be:	461a      	mov	r2, r3
 80062c0:	460b      	mov	r3, r1
 80062c2:	817b      	strh	r3, [r7, #10]
 80062c4:	4613      	mov	r3, r2
 80062c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b20      	cmp	r3, #32
 80062d2:	f040 80db 	bne.w	800648c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <HAL_I2C_Master_Receive+0x30>
 80062e0:	2302      	movs	r3, #2
 80062e2:	e0d4      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80062ec:	f7fd fc3a 	bl	8003b64 <HAL_GetTick>
 80062f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	9300      	str	r3, [sp, #0]
 80062f6:	2319      	movs	r3, #25
 80062f8:	2201      	movs	r2, #1
 80062fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 f8f2 	bl	80064e8 <I2C_WaitOnFlagUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e0bf      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2222      	movs	r2, #34	@ 0x22
 8006312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2210      	movs	r2, #16
 800631a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	893a      	ldrh	r2, [r7, #8]
 800632e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800633a:	b29b      	uxth	r3, r3
 800633c:	2bff      	cmp	r3, #255	@ 0xff
 800633e:	d90e      	bls.n	800635e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	22ff      	movs	r2, #255	@ 0xff
 8006344:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800634a:	b2da      	uxtb	r2, r3
 800634c:	8979      	ldrh	r1, [r7, #10]
 800634e:	4b52      	ldr	r3, [pc, #328]	@ (8006498 <HAL_I2C_Master_Receive+0x1e4>)
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 fb16 	bl	8006988 <I2C_TransferConfig>
 800635c:	e06d      	b.n	800643a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006362:	b29a      	uxth	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800636c:	b2da      	uxtb	r2, r3
 800636e:	8979      	ldrh	r1, [r7, #10]
 8006370:	4b49      	ldr	r3, [pc, #292]	@ (8006498 <HAL_I2C_Master_Receive+0x1e4>)
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 fb05 	bl	8006988 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800637e:	e05c      	b.n	800643a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	6a39      	ldr	r1, [r7, #32]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 f993 	bl	80066b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e07c      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800639e:	b2d2      	uxtb	r2, r2
 80063a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b0:	3b01      	subs	r3, #1
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d034      	beq.n	800643a <HAL_I2C_Master_Receive+0x186>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d130      	bne.n	800643a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	9300      	str	r3, [sp, #0]
 80063dc:	6a3b      	ldr	r3, [r7, #32]
 80063de:	2200      	movs	r2, #0
 80063e0:	2180      	movs	r1, #128	@ 0x80
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f000 f880 	bl	80064e8 <I2C_WaitOnFlagUntilTimeout>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e04d      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	2bff      	cmp	r3, #255	@ 0xff
 80063fa:	d90e      	bls.n	800641a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	22ff      	movs	r2, #255	@ 0xff
 8006400:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006406:	b2da      	uxtb	r2, r3
 8006408:	8979      	ldrh	r1, [r7, #10]
 800640a:	2300      	movs	r3, #0
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f000 fab8 	bl	8006988 <I2C_TransferConfig>
 8006418:	e00f      	b.n	800643a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800641e:	b29a      	uxth	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006428:	b2da      	uxtb	r2, r3
 800642a:	8979      	ldrh	r1, [r7, #10]
 800642c:	2300      	movs	r3, #0
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 faa7 	bl	8006988 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d19d      	bne.n	8006380 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	6a39      	ldr	r1, [r7, #32]
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f8ed 	bl	8006628 <I2C_WaitOnSTOPFlagUntilTimeout>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e01a      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2220      	movs	r2, #32
 800645e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6859      	ldr	r1, [r3, #4]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	4b0c      	ldr	r3, [pc, #48]	@ (800649c <HAL_I2C_Master_Receive+0x1e8>)
 800646c:	400b      	ands	r3, r1
 800646e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2220      	movs	r2, #32
 8006474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006488:	2300      	movs	r3, #0
 800648a:	e000      	b.n	800648e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800648c:	2302      	movs	r3, #2
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	80002400 	.word	0x80002400
 800649c:	fe00e800 	.word	0xfe00e800

080064a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d103      	bne.n	80064be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2200      	movs	r2, #0
 80064bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d007      	beq.n	80064dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0201 	orr.w	r2, r2, #1
 80064da:	619a      	str	r2, [r3, #24]
  }
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	603b      	str	r3, [r7, #0]
 80064f4:	4613      	mov	r3, r2
 80064f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064f8:	e03b      	b.n	8006572 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064fa:	69ba      	ldr	r2, [r7, #24]
 80064fc:	6839      	ldr	r1, [r7, #0]
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 f962 	bl	80067c8 <I2C_IsErrorOccurred>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e041      	b.n	8006592 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006514:	d02d      	beq.n	8006572 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006516:	f7fd fb25 	bl	8003b64 <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d302      	bcc.n	800652c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d122      	bne.n	8006572 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699a      	ldr	r2, [r3, #24]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4013      	ands	r3, r2
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	429a      	cmp	r2, r3
 800653a:	bf0c      	ite	eq
 800653c:	2301      	moveq	r3, #1
 800653e:	2300      	movne	r3, #0
 8006540:	b2db      	uxtb	r3, r3
 8006542:	461a      	mov	r2, r3
 8006544:	79fb      	ldrb	r3, [r7, #7]
 8006546:	429a      	cmp	r2, r3
 8006548:	d113      	bne.n	8006572 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800654e:	f043 0220 	orr.w	r2, r3, #32
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2220      	movs	r2, #32
 800655a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e00f      	b.n	8006592 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	699a      	ldr	r2, [r3, #24]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	4013      	ands	r3, r2
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	429a      	cmp	r2, r3
 8006580:	bf0c      	ite	eq
 8006582:	2301      	moveq	r3, #1
 8006584:	2300      	movne	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	461a      	mov	r2, r3
 800658a:	79fb      	ldrb	r3, [r7, #7]
 800658c:	429a      	cmp	r2, r3
 800658e:	d0b4      	beq.n	80064fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b084      	sub	sp, #16
 800659e:	af00      	add	r7, sp, #0
 80065a0:	60f8      	str	r0, [r7, #12]
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80065a6:	e033      	b.n	8006610 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	68b9      	ldr	r1, [r7, #8]
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f90b 	bl	80067c8 <I2C_IsErrorOccurred>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d001      	beq.n	80065bc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e031      	b.n	8006620 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c2:	d025      	beq.n	8006610 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c4:	f7fd face 	bl	8003b64 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d302      	bcc.n	80065da <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d11a      	bne.n	8006610 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d013      	beq.n	8006610 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ec:	f043 0220 	orr.w	r2, r3, #32
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2220      	movs	r2, #32
 80065f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e007      	b.n	8006620 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b02      	cmp	r3, #2
 800661c:	d1c4      	bne.n	80065a8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006634:	e02f      	b.n	8006696 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	68b9      	ldr	r1, [r7, #8]
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f8c4 	bl	80067c8 <I2C_IsErrorOccurred>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e02d      	b.n	80066a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800664a:	f7fd fa8b 	bl	8003b64 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d11a      	bne.n	8006696 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	699b      	ldr	r3, [r3, #24]
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b20      	cmp	r3, #32
 800666c:	d013      	beq.n	8006696 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006672:	f043 0220 	orr.w	r2, r3, #32
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2220      	movs	r2, #32
 800667e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e007      	b.n	80066a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	f003 0320 	and.w	r3, r3, #32
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	d1c8      	bne.n	8006636 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80066c0:	e071      	b.n	80067a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	68b9      	ldr	r1, [r7, #8]
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 f87e 	bl	80067c8 <I2C_IsErrorOccurred>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	f003 0320 	and.w	r3, r3, #32
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	d13b      	bne.n	800675c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80066e4:	7dfb      	ldrb	r3, [r7, #23]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d138      	bne.n	800675c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	f003 0304 	and.w	r3, r3, #4
 80066f4:	2b04      	cmp	r3, #4
 80066f6:	d105      	bne.n	8006704 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006700:	2300      	movs	r3, #0
 8006702:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	f003 0310 	and.w	r3, r3, #16
 800670e:	2b10      	cmp	r3, #16
 8006710:	d121      	bne.n	8006756 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2210      	movs	r2, #16
 8006718:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2204      	movs	r2, #4
 800671e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2220      	movs	r2, #32
 8006726:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6859      	ldr	r1, [r3, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	4b24      	ldr	r3, [pc, #144]	@ (80067c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006734:	400b      	ands	r3, r1
 8006736:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2220      	movs	r2, #32
 800673c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	75fb      	strb	r3, [r7, #23]
 8006754:	e002      	b.n	800675c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800675c:	f7fd fa02 	bl	8003b64 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	429a      	cmp	r2, r3
 800676a:	d302      	bcc.n	8006772 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d119      	bne.n	80067a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8006772:	7dfb      	ldrb	r3, [r7, #23]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d116      	bne.n	80067a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699b      	ldr	r3, [r3, #24]
 800677e:	f003 0304 	and.w	r3, r3, #4
 8006782:	2b04      	cmp	r3, #4
 8006784:	d00f      	beq.n	80067a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800678a:	f043 0220 	orr.w	r2, r3, #32
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2220      	movs	r2, #32
 8006796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d002      	beq.n	80067ba <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80067b4:	7dfb      	ldrb	r3, [r7, #23]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d083      	beq.n	80066c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80067ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3718      	adds	r7, #24
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	fe00e800 	.word	0xfe00e800

080067c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08a      	sub	sp, #40	@ 0x28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80067e2:	2300      	movs	r3, #0
 80067e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	f003 0310 	and.w	r3, r3, #16
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d068      	beq.n	80068c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2210      	movs	r2, #16
 80067fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067fc:	e049      	b.n	8006892 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006804:	d045      	beq.n	8006892 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006806:	f7fd f9ad 	bl	8003b64 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	429a      	cmp	r2, r3
 8006814:	d302      	bcc.n	800681c <I2C_IsErrorOccurred+0x54>
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d13a      	bne.n	8006892 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006826:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800682e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699b      	ldr	r3, [r3, #24]
 8006836:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800683a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800683e:	d121      	bne.n	8006884 <I2C_IsErrorOccurred+0xbc>
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006846:	d01d      	beq.n	8006884 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006848:	7cfb      	ldrb	r3, [r7, #19]
 800684a:	2b20      	cmp	r3, #32
 800684c:	d01a      	beq.n	8006884 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800685c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800685e:	f7fd f981 	bl	8003b64 <HAL_GetTick>
 8006862:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006864:	e00e      	b.n	8006884 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006866:	f7fd f97d 	bl	8003b64 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b19      	cmp	r3, #25
 8006872:	d907      	bls.n	8006884 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006874:	6a3b      	ldr	r3, [r7, #32]
 8006876:	f043 0320 	orr.w	r3, r3, #32
 800687a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006882:	e006      	b.n	8006892 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	f003 0320 	and.w	r3, r3, #32
 800688e:	2b20      	cmp	r3, #32
 8006890:	d1e9      	bne.n	8006866 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	f003 0320 	and.w	r3, r3, #32
 800689c:	2b20      	cmp	r3, #32
 800689e:	d003      	beq.n	80068a8 <I2C_IsErrorOccurred+0xe0>
 80068a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d0aa      	beq.n	80067fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80068a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d103      	bne.n	80068b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2220      	movs	r2, #32
 80068b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80068b8:	6a3b      	ldr	r3, [r7, #32]
 80068ba:	f043 0304 	orr.w	r3, r3, #4
 80068be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00b      	beq.n	80068f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80068d8:	6a3b      	ldr	r3, [r7, #32]
 80068da:	f043 0301 	orr.w	r3, r3, #1
 80068de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00b      	beq.n	8006912 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80068fa:	6a3b      	ldr	r3, [r7, #32]
 80068fc:	f043 0308 	orr.w	r3, r3, #8
 8006900:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800690a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00b      	beq.n	8006934 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	f043 0302 	orr.w	r3, r3, #2
 8006922:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800692c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006938:	2b00      	cmp	r3, #0
 800693a:	d01c      	beq.n	8006976 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f7ff fdaf 	bl	80064a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6859      	ldr	r1, [r3, #4]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	4b0d      	ldr	r3, [pc, #52]	@ (8006984 <I2C_IsErrorOccurred+0x1bc>)
 800694e:	400b      	ands	r3, r1
 8006950:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006956:	6a3b      	ldr	r3, [r7, #32]
 8006958:	431a      	orrs	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2220      	movs	r2, #32
 8006962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006976:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800697a:	4618      	mov	r0, r3
 800697c:	3728      	adds	r7, #40	@ 0x28
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	fe00e800 	.word	0xfe00e800

08006988 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	607b      	str	r3, [r7, #4]
 8006992:	460b      	mov	r3, r1
 8006994:	817b      	strh	r3, [r7, #10]
 8006996:	4613      	mov	r3, r2
 8006998:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800699a:	897b      	ldrh	r3, [r7, #10]
 800699c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069a0:	7a7b      	ldrb	r3, [r7, #9]
 80069a2:	041b      	lsls	r3, r3, #16
 80069a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069a8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069b6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	0d5b      	lsrs	r3, r3, #21
 80069c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80069c6:	4b08      	ldr	r3, [pc, #32]	@ (80069e8 <I2C_TransferConfig+0x60>)
 80069c8:	430b      	orrs	r3, r1
 80069ca:	43db      	mvns	r3, r3
 80069cc:	ea02 0103 	and.w	r1, r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	430a      	orrs	r2, r1
 80069d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	03ff63ff 	.word	0x03ff63ff

080069ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b20      	cmp	r3, #32
 8006a00:	d138      	bne.n	8006a74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d101      	bne.n	8006a10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	e032      	b.n	8006a76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2224      	movs	r2, #36	@ 0x24
 8006a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0201 	bic.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6819      	ldr	r1, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	430a      	orrs	r2, r1
 8006a4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0201 	orr.w	r2, r2, #1
 8006a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a70:	2300      	movs	r3, #0
 8006a72:	e000      	b.n	8006a76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a74:	2302      	movs	r3, #2
  }
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b085      	sub	sp, #20
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b20      	cmp	r3, #32
 8006a96:	d139      	bne.n	8006b0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d101      	bne.n	8006aa6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006aa2:	2302      	movs	r3, #2
 8006aa4:	e033      	b.n	8006b0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2224      	movs	r2, #36	@ 0x24
 8006ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f022 0201 	bic.w	r2, r2, #1
 8006ac4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006ad4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0201 	orr.w	r2, r2, #1
 8006af6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e000      	b.n	8006b0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006b0c:	2302      	movs	r3, #2
  }
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
	...

08006b1c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8006b24:	2300      	movs	r3, #0
 8006b26:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d01e      	beq.n	8006b6c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8006b2e:	4b13      	ldr	r3, [pc, #76]	@ (8006b7c <HAL_IPCC_Init+0x60>)
 8006b30:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d102      	bne.n	8006b44 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7fb fabe 	bl	80020c0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8006b44:	68b8      	ldr	r0, [r7, #8]
 8006b46:	f000 f85b 	bl	8006c00 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 f82c 	bl	8006bb4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8006b6a:	e001      	b.n	8006b70 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	58000c00 	.word	0x58000c00

08006b80 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	60f8      	str	r0, [r7, #12]
 8006ba2:	60b9      	str	r1, [r7, #8]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	3714      	adds	r7, #20
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	e00f      	b.n	8006be2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4413      	add	r3, r2
 8006bca:	4a0b      	ldr	r2, [pc, #44]	@ (8006bf8 <IPCC_SetDefaultCallbacks+0x44>)
 8006bcc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	3306      	adds	r3, #6
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	4a08      	ldr	r2, [pc, #32]	@ (8006bfc <IPCC_SetDefaultCallbacks+0x48>)
 8006bda:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60fb      	str	r3, [r7, #12]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b05      	cmp	r3, #5
 8006be6:	d9ec      	bls.n	8006bc2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8006be8:	bf00      	nop
 8006bea:	bf00      	nop
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	08006b81 	.word	0x08006b81
 8006bfc:	08006b9b 	.word	0x08006b9b

08006c00 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8006c14:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	223f      	movs	r2, #63	@ 0x3f
 8006c1a:	609a      	str	r2, [r3, #8]
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <LL_APB1_GRP1_ForceReset>:
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8006c30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <LL_APB1_GRP2_ForceReset>:
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8006c54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <LL_APB1_GRP1_ReleaseReset>:
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8006c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	43db      	mvns	r3, r3
 8006c82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c86:	4013      	ands	r3, r2
 8006c88:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <LL_APB1_GRP2_ReleaseReset>:
{
 8006c96:	b480      	push	{r7}
 8006c98:	b083      	sub	sp, #12
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8006c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ca2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	43db      	mvns	r3, r3
 8006ca8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006cac:	4013      	ands	r3, r2
 8006cae:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d101      	bne.n	8006cce <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e08f      	b.n	8006dee <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d106      	bne.n	8006cee <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7fb fad7 	bl	800229c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2202      	movs	r2, #2
 8006cf2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d004      	beq.n	8006d10 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d0e:	d103      	bne.n	8006d18 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f023 031e 	bic.w	r3, r3, #30
 8006d16:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	695b      	ldr	r3, [r3, #20]
 8006d1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d005      	beq.n	8006d30 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006d2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	4b31      	ldr	r3, [pc, #196]	@ (8006df8 <HAL_LPTIM_Init+0x13c>)
 8006d34:	4013      	ands	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006d40:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8006d46:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8006d4c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006d52:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d107      	bne.n	8006d72 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d004      	beq.n	8006d84 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d82:	d107      	bne.n	8006d94 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00a      	beq.n	8006db6 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006da8:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8006dae:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8006dfc <HAL_LPTIM_Init+0x140>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d108      	bne.n	8006dda <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	621a      	str	r2, [r3, #32]
 8006dd8:	e004      	b.n	8006de4 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006de2:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	ff19f1fe 	.word	0xff19f1fe
 8006dfc:	40007c00 	.word	0x40007c00

08006e00 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e01a      	b.n	8006e48 <HAL_LPTIM_DeInit+0x48>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2202      	movs	r2, #2
 8006e16:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f9a0 	bl	8007160 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f95f 	bl	80070e4 <HAL_LPTIM_GetState>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d101      	bne.n	8006e30 <HAL_LPTIM_DeInit+0x30>
  {
    return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e00b      	b.n	8006e48 <HAL_LPTIM_DeInit+0x48>

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7fb fa9b 	bl	800236c <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Return function status */
  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2202      	movs	r2, #2
 8006e60:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006e72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	691a      	ldr	r2, [r3, #16]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2210      	movs	r2, #16
 8006e8a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006e94:	2110      	movs	r1, #16
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 f932 	bl	8007100 <LPTIM_WaitForFlag>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d101      	bne.n	8006ea6 <HAL_LPTIM_PWM_Start+0x56>
  {
    return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e01d      	b.n	8006ee2 <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2208      	movs	r2, #8
 8006eac:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006eb6:	2108      	movs	r1, #8
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 f921 	bl	8007100 <LPTIM_WaitForFlag>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b03      	cmp	r3, #3
 8006ec2:	d101      	bne.n	8006ec8 <HAL_LPTIM_PWM_Start+0x78>
  {
    return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e00c      	b.n	8006ee2 <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	691a      	ldr	r2, [r3, #16]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f042 0204 	orr.w	r2, r2, #4
 8006ed6:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3710      	adds	r7, #16
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <HAL_LPTIM_PWM_Stop>:
  * @brief  Stop the LPTIM PWM generation.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b082      	sub	sp, #8
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f930 	bl	8007160 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f8ef 	bl	80070e4 <HAL_LPTIM_GetState>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b03      	cmp	r3, #3
 8006f0a:	d101      	bne.n	8006f10 <HAL_LPTIM_PWM_Stop+0x26>
  {
    return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e004      	b.n	8006f1a <HAL_LPTIM_PWM_Stop+0x30>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b082      	sub	sp, #8
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0301 	and.w	r3, r3, #1
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d10d      	bne.n	8006f54 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d106      	bne.n	8006f54 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f882 	bl	8007058 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d10d      	bne.n	8006f7e <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f003 0302 	and.w	r3, r3, #2
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d106      	bne.n	8006f7e <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2202      	movs	r2, #2
 8006f76:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f877 	bl	800706c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b04      	cmp	r3, #4
 8006f8a:	d10d      	bne.n	8006fa8 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b04      	cmp	r3, #4
 8006f98:	d106      	bne.n	8006fa8 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2204      	movs	r2, #4
 8006fa0:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f86c 	bl	8007080 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 0308 	and.w	r3, r3, #8
 8006fb2:	2b08      	cmp	r3, #8
 8006fb4:	d10d      	bne.n	8006fd2 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f003 0308 	and.w	r3, r3, #8
 8006fc0:	2b08      	cmp	r3, #8
 8006fc2:	d106      	bne.n	8006fd2 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2208      	movs	r2, #8
 8006fca:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 f861 	bl	8007094 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0310 	and.w	r3, r3, #16
 8006fdc:	2b10      	cmp	r3, #16
 8006fde:	d10d      	bne.n	8006ffc <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f003 0310 	and.w	r3, r3, #16
 8006fea:	2b10      	cmp	r3, #16
 8006fec:	d106      	bne.n	8006ffc <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2210      	movs	r2, #16
 8006ff4:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f856 	bl	80070a8 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b20      	cmp	r3, #32
 8007008:	d10d      	bne.n	8007026 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b20      	cmp	r3, #32
 8007016:	d106      	bne.n	8007026 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2220      	movs	r2, #32
 800701e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f84b 	bl	80070bc <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007030:	2b40      	cmp	r3, #64	@ 0x40
 8007032:	d10d      	bne.n	8007050 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703e:	2b40      	cmp	r3, #64	@ 0x40
 8007040:	d106      	bne.n	8007050 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2240      	movs	r2, #64	@ 0x40
 8007048:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f840 	bl	80070d0 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8007050:	bf00      	nop
 8007052:	3708      	adds	r7, #8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80070bc:	b480      	push	{r7}
 80070be:	b083      	sub	sp, #12
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80070f2:	b2db      	uxtb	r3, r3
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800710a:	2300      	movs	r3, #0
 800710c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800710e:	4b12      	ldr	r3, [pc, #72]	@ (8007158 <LPTIM_WaitForFlag+0x58>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a12      	ldr	r2, [pc, #72]	@ (800715c <LPTIM_WaitForFlag+0x5c>)
 8007114:	fba2 2303 	umull	r2, r3, r2, r3
 8007118:	0b9b      	lsrs	r3, r3, #14
 800711a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800711e:	fb02 f303 	mul.w	r3, r2, r3
 8007122:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	3b01      	subs	r3, #1
 8007128:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	4013      	ands	r3, r2
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	429a      	cmp	r2, r3
 8007142:	d002      	beq.n	800714a <LPTIM_WaitForFlag+0x4a>
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1ec      	bne.n	8007124 <LPTIM_WaitForFlag+0x24>

  return result;
 800714a:	7bfb      	ldrb	r3, [r7, #15]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	20000018 	.word	0x20000018
 800715c:	d1b71759 	.word	0xd1b71759

08007160 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b08c      	sub	sp, #48	@ 0x30
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007168:	f3ef 8310 	mrs	r3, PRIMASK
 800716c:	613b      	str	r3, [r7, #16]
  return(result);
 800716e:	693b      	ldr	r3, [r7, #16]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8007170:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007172:	2301      	movs	r3, #1
 8007174:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	f383 8810 	msr	PRIMASK, r3
}
 800717c:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  tmpIER = hlptim->Instance->IER;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	62bb      	str	r3, [r7, #40]	@ 0x28
  tmpCFGR = hlptim->Instance->CFGR;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCMP = hlptim->Instance->CMP;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	695b      	ldr	r3, [r3, #20]
 8007194:	623b      	str	r3, [r7, #32]
  tmpARR = hlptim->Instance->ARR;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	61fb      	str	r3, [r7, #28]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6a1b      	ldr	r3, [r3, #32]
 80071a4:	61bb      	str	r3, [r7, #24]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a3b      	ldr	r2, [pc, #236]	@ (8007298 <LPTIM_Disable+0x138>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d003      	beq.n	80071b8 <LPTIM_Disable+0x58>
 80071b0:	4a3a      	ldr	r2, [pc, #232]	@ (800729c <LPTIM_Disable+0x13c>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d009      	beq.n	80071ca <LPTIM_Disable+0x6a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80071b6:	e00f      	b.n	80071d8 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80071b8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80071bc:	f7ff fd34 	bl	8006c28 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80071c0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80071c4:	f7ff fd54 	bl	8006c70 <LL_APB1_GRP1_ReleaseReset>
      break;
 80071c8:	e006      	b.n	80071d8 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80071ca:	2020      	movs	r0, #32
 80071cc:	f7ff fd3e 	bl	8006c4c <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80071d0:	2020      	movs	r0, #32
 80071d2:	f7ff fd60 	bl	8006c96 <LL_APB1_GRP2_ReleaseReset>
      break;
 80071d6:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80071d8:	6a3b      	ldr	r3, [r7, #32]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d102      	bne.n	80071e4 <LPTIM_Disable+0x84>
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d03b      	beq.n	800725c <LPTIM_Disable+0xfc>
  {
    if (tmpCMP != 0UL)
 80071e4:	6a3b      	ldr	r3, [r7, #32]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d01a      	beq.n	8007220 <LPTIM_Disable+0xc0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	691a      	ldr	r2, [r3, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f042 0201 	orr.w	r2, r2, #1
 80071f8:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6a3a      	ldr	r2, [r7, #32]
 8007200:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8007202:	2108      	movs	r1, #8
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff ff7b 	bl	8007100 <LPTIM_WaitForFlag>
 800720a:	4603      	mov	r3, r0
 800720c:	2b03      	cmp	r3, #3
 800720e:	d103      	bne.n	8007218 <LPTIM_Disable+0xb8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2203      	movs	r2, #3
 8007214:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2208      	movs	r2, #8
 800721e:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01a      	beq.n	800725c <LPTIM_Disable+0xfc>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	691a      	ldr	r2, [r3, #16]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f042 0201 	orr.w	r2, r2, #1
 8007234:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	69fa      	ldr	r2, [r7, #28]
 800723c:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800723e:	2110      	movs	r1, #16
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f7ff ff5d 	bl	8007100 <LPTIM_WaitForFlag>
 8007246:	4603      	mov	r3, r0
 8007248:	2b03      	cmp	r3, #3
 800724a:	d103      	bne.n	8007254 <LPTIM_Disable+0xf4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2203      	movs	r2, #3
 8007250:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2210      	movs	r2, #16
 800725a:	605a      	str	r2, [r3, #4]
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	691a      	ldr	r2, [r3, #16]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0201 	bic.w	r2, r2, #1
 800726a:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007272:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800727a:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	621a      	str	r2, [r3, #32]
 8007284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007286:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f383 8810 	msr	PRIMASK, r3
}
 800728e:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8007290:	bf00      	nop
 8007292:	3730      	adds	r7, #48	@ 0x30
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	40007c00 	.word	0x40007c00
 800729c:	40009400 	.word	0x40009400

080072a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e0c0      	b.n	8007434 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d106      	bne.n	80072cc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f011 f838 	bl	801833c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2203      	movs	r2, #3
 80072d0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4618      	mov	r0, r3
 80072da:	f005 fa84 	bl	800c7e6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072de:	2300      	movs	r3, #0
 80072e0:	73fb      	strb	r3, [r7, #15]
 80072e2:	e03e      	b.n	8007362 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80072e4:	7bfa      	ldrb	r2, [r7, #15]
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	4613      	mov	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	00db      	lsls	r3, r3, #3
 80072f0:	440b      	add	r3, r1
 80072f2:	3311      	adds	r3, #17
 80072f4:	2201      	movs	r2, #1
 80072f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80072f8:	7bfa      	ldrb	r2, [r7, #15]
 80072fa:	6879      	ldr	r1, [r7, #4]
 80072fc:	4613      	mov	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	440b      	add	r3, r1
 8007306:	3310      	adds	r3, #16
 8007308:	7bfa      	ldrb	r2, [r7, #15]
 800730a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800730c:	7bfa      	ldrb	r2, [r7, #15]
 800730e:	6879      	ldr	r1, [r7, #4]
 8007310:	4613      	mov	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4413      	add	r3, r2
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	440b      	add	r3, r1
 800731a:	3313      	adds	r3, #19
 800731c:	2200      	movs	r2, #0
 800731e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007320:	7bfa      	ldrb	r2, [r7, #15]
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	4613      	mov	r3, r2
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	440b      	add	r3, r1
 800732e:	3320      	adds	r3, #32
 8007330:	2200      	movs	r2, #0
 8007332:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007334:	7bfa      	ldrb	r2, [r7, #15]
 8007336:	6879      	ldr	r1, [r7, #4]
 8007338:	4613      	mov	r3, r2
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	00db      	lsls	r3, r3, #3
 8007340:	440b      	add	r3, r1
 8007342:	3324      	adds	r3, #36	@ 0x24
 8007344:	2200      	movs	r2, #0
 8007346:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007348:	7bfb      	ldrb	r3, [r7, #15]
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	1c5a      	adds	r2, r3, #1
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	00db      	lsls	r3, r3, #3
 8007356:	440b      	add	r3, r1
 8007358:	2200      	movs	r2, #0
 800735a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800735c:	7bfb      	ldrb	r3, [r7, #15]
 800735e:	3301      	adds	r3, #1
 8007360:	73fb      	strb	r3, [r7, #15]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	791b      	ldrb	r3, [r3, #4]
 8007366:	7bfa      	ldrb	r2, [r7, #15]
 8007368:	429a      	cmp	r2, r3
 800736a:	d3bb      	bcc.n	80072e4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800736c:	2300      	movs	r3, #0
 800736e:	73fb      	strb	r3, [r7, #15]
 8007370:	e044      	b.n	80073fc <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007372:	7bfa      	ldrb	r2, [r7, #15]
 8007374:	6879      	ldr	r1, [r7, #4]
 8007376:	4613      	mov	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	00db      	lsls	r3, r3, #3
 800737e:	440b      	add	r3, r1
 8007380:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007384:	2200      	movs	r2, #0
 8007386:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007388:	7bfa      	ldrb	r2, [r7, #15]
 800738a:	6879      	ldr	r1, [r7, #4]
 800738c:	4613      	mov	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	440b      	add	r3, r1
 8007396:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800739a:	7bfa      	ldrb	r2, [r7, #15]
 800739c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800739e:	7bfa      	ldrb	r2, [r7, #15]
 80073a0:	6879      	ldr	r1, [r7, #4]
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	00db      	lsls	r3, r3, #3
 80073aa:	440b      	add	r3, r1
 80073ac:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80073b0:	2200      	movs	r2, #0
 80073b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80073b4:	7bfa      	ldrb	r2, [r7, #15]
 80073b6:	6879      	ldr	r1, [r7, #4]
 80073b8:	4613      	mov	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	00db      	lsls	r3, r3, #3
 80073c0:	440b      	add	r3, r1
 80073c2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80073c6:	2200      	movs	r2, #0
 80073c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80073ca:	7bfa      	ldrb	r2, [r7, #15]
 80073cc:	6879      	ldr	r1, [r7, #4]
 80073ce:	4613      	mov	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	00db      	lsls	r3, r3, #3
 80073d6:	440b      	add	r3, r1
 80073d8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80073dc:	2200      	movs	r2, #0
 80073de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80073e0:	7bfa      	ldrb	r2, [r7, #15]
 80073e2:	6879      	ldr	r1, [r7, #4]
 80073e4:	4613      	mov	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	00db      	lsls	r3, r3, #3
 80073ec:	440b      	add	r3, r1
 80073ee:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80073f2:	2200      	movs	r2, #0
 80073f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
 80073f8:	3301      	adds	r3, #1
 80073fa:	73fb      	strb	r3, [r7, #15]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	791b      	ldrb	r3, [r3, #4]
 8007400:	7bfa      	ldrb	r2, [r7, #15]
 8007402:	429a      	cmp	r2, r3
 8007404:	d3b5      	bcc.n	8007372 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	3304      	adds	r3, #4
 800740e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007412:	f005 fa03 	bl	800c81c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	7a9b      	ldrb	r3, [r3, #10]
 8007428:	2b01      	cmp	r3, #1
 800742a:	d102      	bne.n	8007432 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f001 fc9e 	bl	8008d6e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800744a:	2b01      	cmp	r3, #1
 800744c:	d101      	bne.n	8007452 <HAL_PCD_Start+0x16>
 800744e:	2302      	movs	r3, #2
 8007450:	e012      	b.n	8007478 <HAL_PCD_Start+0x3c>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f005 f9aa 	bl	800c7b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4618      	mov	r0, r3
 800746a:	f006 ff9f 	bl	800e3ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800748e:	2b01      	cmp	r3, #1
 8007490:	d101      	bne.n	8007496 <HAL_PCD_Stop+0x16>
 8007492:	2302      	movs	r3, #2
 8007494:	e012      	b.n	80074bc <HAL_PCD_Stop+0x3c>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_DISABLE(hpcd);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4618      	mov	r0, r3
 80074a4:	f005 f99f 	bl	800c7e6 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4618      	mov	r0, r3
 80074ae:	f006 ff94 	bl	800e3da <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3708      	adds	r7, #8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f006 ff97 	bl	800e404 <USB_ReadInterrupts>
 80074d6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fb33 	bl	8007b4e <PCD_EP_ISR_Handler>

    return;
 80074e8:	e110      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d013      	beq.n	800751c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007506:	b292      	uxth	r2, r2
 8007508:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f010 ffb8 	bl	8018482 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007512:	2100      	movs	r1, #0
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f8fc 	bl	8007712 <HAL_PCD_SetAddress>

    return;
 800751a:	e0f7      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00c      	beq.n	8007540 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800752e:	b29a      	uxth	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007538:	b292      	uxth	r2, r2
 800753a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800753e:	e0e5      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00c      	beq.n	8007564 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007552:	b29a      	uxth	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800755c:	b292      	uxth	r2, r2
 800755e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007562:	e0d3      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800756a:	2b00      	cmp	r3, #0
 800756c:	d034      	beq.n	80075d8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007576:	b29a      	uxth	r2, r3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0204 	bic.w	r2, r2, #4
 8007580:	b292      	uxth	r2, r2
 8007582:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800758e:	b29a      	uxth	r2, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 0208 	bic.w	r2, r2, #8
 8007598:	b292      	uxth	r2, r2
 800759a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d107      	bne.n	80075b8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80075b0:	2100      	movs	r1, #0
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f011 f98a 	bl	80188cc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f010 ff9b 	bl	80184f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80075d0:	b292      	uxth	r2, r2
 80075d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80075d6:	e099      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d027      	beq.n	8007632 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0208 	orr.w	r2, r2, #8
 80075f4:	b292      	uxth	r2, r2
 80075f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007602:	b29a      	uxth	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800760c:	b292      	uxth	r2, r2
 800760e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800761a:	b29a      	uxth	r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f042 0204 	orr.w	r2, r2, #4
 8007624:	b292      	uxth	r2, r2
 8007626:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f010 ff48 	bl	80184c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007630:	e06c      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007638:	2b00      	cmp	r3, #0
 800763a:	d040      	beq.n	80076be <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007644:	b29a      	uxth	r2, r3
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800764e:	b292      	uxth	r2, r2
 8007650:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800765a:	2b00      	cmp	r3, #0
 800765c:	d12b      	bne.n	80076b6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007666:	b29a      	uxth	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f042 0204 	orr.w	r2, r2, #4
 8007670:	b292      	uxth	r2, r2
 8007672:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800767e:	b29a      	uxth	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f042 0208 	orr.w	r2, r2, #8
 8007688:	b292      	uxth	r2, r2
 800768a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800769e:	b29b      	uxth	r3, r3
 80076a0:	089b      	lsrs	r3, r3, #2
 80076a2:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80076ac:	2101      	movs	r1, #1
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f011 f90c 	bl	80188cc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80076b4:	e02a      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f010 ff02 	bl	80184c0 <HAL_PCD_SuspendCallback>
    return;
 80076bc:	e026      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00f      	beq.n	80076e8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076d0:	b29a      	uxth	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80076da:	b292      	uxth	r2, r2
 80076dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f010 fec0 	bl	8018466 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80076e6:	e011      	b.n	800770c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00c      	beq.n	800770c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007704:	b292      	uxth	r2, r2
 8007706:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800770a:	bf00      	nop
  }
}
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b082      	sub	sp, #8
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
 800771a:	460b      	mov	r3, r1
 800771c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007724:	2b01      	cmp	r3, #1
 8007726:	d101      	bne.n	800772c <HAL_PCD_SetAddress+0x1a>
 8007728:	2302      	movs	r3, #2
 800772a:	e012      	b.n	8007752 <HAL_PCD_SetAddress+0x40>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	78fa      	ldrb	r2, [r7, #3]
 8007738:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	78fa      	ldrb	r2, [r7, #3]
 8007740:	4611      	mov	r1, r2
 8007742:	4618      	mov	r0, r3
 8007744:	f006 fe1e 	bl	800e384 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
 8007762:	4608      	mov	r0, r1
 8007764:	4611      	mov	r1, r2
 8007766:	461a      	mov	r2, r3
 8007768:	4603      	mov	r3, r0
 800776a:	70fb      	strb	r3, [r7, #3]
 800776c:	460b      	mov	r3, r1
 800776e:	803b      	strh	r3, [r7, #0]
 8007770:	4613      	mov	r3, r2
 8007772:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007778:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800777c:	2b00      	cmp	r3, #0
 800777e:	da0e      	bge.n	800779e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007780:	78fb      	ldrb	r3, [r7, #3]
 8007782:	f003 0207 	and.w	r2, r3, #7
 8007786:	4613      	mov	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4413      	add	r3, r2
 800778c:	00db      	lsls	r3, r3, #3
 800778e:	3310      	adds	r3, #16
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	4413      	add	r3, r2
 8007794:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2201      	movs	r2, #1
 800779a:	705a      	strb	r2, [r3, #1]
 800779c:	e00e      	b.n	80077bc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800779e:	78fb      	ldrb	r3, [r7, #3]
 80077a0:	f003 0207 	and.w	r2, r3, #7
 80077a4:	4613      	mov	r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	4413      	add	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	f003 0307 	and.w	r3, r3, #7
 80077c2:	b2da      	uxtb	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80077c8:	883b      	ldrh	r3, [r7, #0]
 80077ca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	78ba      	ldrb	r2, [r7, #2]
 80077d6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80077d8:	78bb      	ldrb	r3, [r7, #2]
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d102      	bne.n	80077e4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d101      	bne.n	80077f2 <HAL_PCD_EP_Open+0x98>
 80077ee:	2302      	movs	r3, #2
 80077f0:	e00e      	b.n	8007810 <HAL_PCD_EP_Open+0xb6>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	68f9      	ldr	r1, [r7, #12]
 8007800:	4618      	mov	r0, r3
 8007802:	f005 f841 	bl	800c888 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800780e:	7afb      	ldrb	r3, [r7, #11]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	460b      	mov	r3, r1
 8007822:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007824:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007828:	2b00      	cmp	r3, #0
 800782a:	da0e      	bge.n	800784a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800782c:	78fb      	ldrb	r3, [r7, #3]
 800782e:	f003 0207 	and.w	r2, r3, #7
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	00db      	lsls	r3, r3, #3
 800783a:	3310      	adds	r3, #16
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	4413      	add	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2201      	movs	r2, #1
 8007846:	705a      	strb	r2, [r3, #1]
 8007848:	e00e      	b.n	8007868 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	f003 0207 	and.w	r2, r3, #7
 8007850:	4613      	mov	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4413      	add	r3, r2
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	4413      	add	r3, r2
 8007860:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007868:	78fb      	ldrb	r3, [r7, #3]
 800786a:	f003 0307 	and.w	r3, r3, #7
 800786e:	b2da      	uxtb	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800787a:	2b01      	cmp	r3, #1
 800787c:	d101      	bne.n	8007882 <HAL_PCD_EP_Close+0x6a>
 800787e:	2302      	movs	r3, #2
 8007880:	e00e      	b.n	80078a0 <HAL_PCD_EP_Close+0x88>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	68f9      	ldr	r1, [r7, #12]
 8007890:	4618      	mov	r0, r3
 8007892:	f005 fce1 	bl	800d258 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3710      	adds	r7, #16
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	607a      	str	r2, [r7, #4]
 80078b2:	603b      	str	r3, [r7, #0]
 80078b4:	460b      	mov	r3, r1
 80078b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078b8:	7afb      	ldrb	r3, [r7, #11]
 80078ba:	f003 0207 	and.w	r2, r3, #7
 80078be:	4613      	mov	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	4413      	add	r3, r2
 80078ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	683a      	ldr	r2, [r7, #0]
 80078da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2200      	movs	r2, #0
 80078e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	2200      	movs	r2, #0
 80078e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80078e8:	7afb      	ldrb	r3, [r7, #11]
 80078ea:	f003 0307 	and.w	r3, r3, #7
 80078ee:	b2da      	uxtb	r2, r3
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6979      	ldr	r1, [r7, #20]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f005 fe99 	bl	800d632 <USB_EPStartXfer>

  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3718      	adds	r7, #24
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800790a:	b480      	push	{r7}
 800790c:	b083      	sub	sp, #12
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
 8007912:	460b      	mov	r3, r1
 8007914:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007916:	78fb      	ldrb	r3, [r7, #3]
 8007918:	f003 0207 	and.w	r2, r3, #7
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	4413      	add	r3, r2
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	440b      	add	r3, r1
 8007928:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800792c:	681b      	ldr	r3, [r3, #0]
}
 800792e:	4618      	mov	r0, r3
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b086      	sub	sp, #24
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	607a      	str	r2, [r7, #4]
 8007944:	603b      	str	r3, [r7, #0]
 8007946:	460b      	mov	r3, r1
 8007948:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800794a:	7afb      	ldrb	r3, [r7, #11]
 800794c:	f003 0207 	and.w	r2, r3, #7
 8007950:	4613      	mov	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	4413      	add	r3, r2
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	3310      	adds	r3, #16
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	4413      	add	r3, r2
 800795e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	683a      	ldr	r2, [r7, #0]
 8007978:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2200      	movs	r2, #0
 800797e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	2201      	movs	r2, #1
 8007984:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007986:	7afb      	ldrb	r3, [r7, #11]
 8007988:	f003 0307 	and.w	r3, r3, #7
 800798c:	b2da      	uxtb	r2, r3
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	6979      	ldr	r1, [r7, #20]
 8007998:	4618      	mov	r0, r3
 800799a:	f005 fe4a 	bl	800d632 <USB_EPStartXfer>

  return HAL_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3718      	adds	r7, #24
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	7912      	ldrb	r2, [r2, #4]
 80079be:	4293      	cmp	r3, r2
 80079c0:	d901      	bls.n	80079c6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e03e      	b.n	8007a44 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80079c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	da0e      	bge.n	80079ec <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079ce:	78fb      	ldrb	r3, [r7, #3]
 80079d0:	f003 0207 	and.w	r2, r3, #7
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	00db      	lsls	r3, r3, #3
 80079dc:	3310      	adds	r3, #16
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	4413      	add	r3, r2
 80079e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2201      	movs	r2, #1
 80079e8:	705a      	strb	r2, [r3, #1]
 80079ea:	e00c      	b.n	8007a06 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80079ec:	78fa      	ldrb	r2, [r7, #3]
 80079ee:	4613      	mov	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	4413      	add	r3, r2
 80079f4:	00db      	lsls	r3, r3, #3
 80079f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	4413      	add	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a0c:	78fb      	ldrb	r3, [r7, #3]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d101      	bne.n	8007a26 <HAL_PCD_EP_SetStall+0x7e>
 8007a22:	2302      	movs	r3, #2
 8007a24:	e00e      	b.n	8007a44 <HAL_PCD_EP_SetStall+0x9c>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68f9      	ldr	r1, [r7, #12]
 8007a34:	4618      	mov	r0, r3
 8007a36:	f006 fbab 	bl	800e190 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007a42:	2300      	movs	r3, #0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007a58:	78fb      	ldrb	r3, [r7, #3]
 8007a5a:	f003 030f 	and.w	r3, r3, #15
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	7912      	ldrb	r2, [r2, #4]
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d901      	bls.n	8007a6a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	e040      	b.n	8007aec <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007a6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	da0e      	bge.n	8007a90 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a72:	78fb      	ldrb	r3, [r7, #3]
 8007a74:	f003 0207 	and.w	r2, r3, #7
 8007a78:	4613      	mov	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	00db      	lsls	r3, r3, #3
 8007a80:	3310      	adds	r3, #16
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	4413      	add	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	705a      	strb	r2, [r3, #1]
 8007a8e:	e00e      	b.n	8007aae <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a90:	78fb      	ldrb	r3, [r7, #3]
 8007a92:	f003 0207 	and.w	r2, r3, #7
 8007a96:	4613      	mov	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	4413      	add	r3, r2
 8007a9c:	00db      	lsls	r3, r3, #3
 8007a9e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ab4:	78fb      	ldrb	r3, [r7, #3]
 8007ab6:	f003 0307 	and.w	r3, r3, #7
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_PCD_EP_ClrStall+0x82>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e00e      	b.n	8007aec <HAL_PCD_EP_ClrStall+0xa0>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68f9      	ldr	r1, [r7, #12]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f006 fba8 	bl	800e232 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	460b      	mov	r3, r1
 8007afe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d101      	bne.n	8007b0e <HAL_PCD_EP_Flush+0x1a>
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	e01b      	b.n	8007b46 <HAL_PCD_EP_Flush+0x52>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8007b16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	da09      	bge.n	8007b32 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	78fb      	ldrb	r3, [r7, #3]
 8007b24:	f003 0307 	and.w	r3, r3, #7
 8007b28:	4619      	mov	r1, r3
 8007b2a:	4610      	mov	r0, r2
 8007b2c:	f004 fe94 	bl	800c858 <USB_FlushTxFifo>
 8007b30:	e004      	b.n	8007b3c <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f004 fe9a 	bl	800c870 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b094      	sub	sp, #80	@ 0x50
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007b56:	e374      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b60:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007b64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	f003 030f 	and.w	r3, r3, #15
 8007b6e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 8007b72:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f040 8143 	bne.w	8007e02 <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007b7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007b80:	f003 0310 	and.w	r3, r3, #16
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d14c      	bne.n	8007c22 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	881b      	ldrh	r3, [r3, #0]
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b98:	817b      	strh	r3, [r7, #10]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	897b      	ldrh	r3, [r7, #10]
 8007ba0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ba4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	3310      	adds	r3, #16
 8007bb0:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	00db      	lsls	r3, r3, #3
 8007bc4:	4413      	add	r3, r2
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bd0:	881b      	ldrh	r3, [r3, #0]
 8007bd2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bd8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007bda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bdc:	695a      	ldr	r2, [r3, #20]
 8007bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	441a      	add	r2, r3
 8007be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007be6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007be8:	2100      	movs	r1, #0
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f010 fc21 	bl	8018432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	7b1b      	ldrb	r3, [r3, #12]
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 8323 	beq.w	8008242 <PCD_EP_ISR_Handler+0x6f4>
 8007bfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f040 831e 	bne.w	8008242 <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	7b1b      	ldrb	r3, [r3, #12]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c10:	b2da      	uxtb	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	731a      	strb	r2, [r3, #12]
 8007c20:	e30f      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c28:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	881b      	ldrh	r3, [r3, #0]
 8007c30:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007c32:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d07b      	beq.n	8007d34 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	461a      	mov	r2, r3
 8007c48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	4413      	add	r3, r2
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	6812      	ldr	r2, [r2, #0]
 8007c54:	4413      	add	r3, r2
 8007c56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c5a:	881b      	ldrh	r3, [r3, #0]
 8007c5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c62:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8007c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d044      	beq.n	8007cf6 <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	881b      	ldrh	r3, [r3, #0]
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c7c:	823b      	strh	r3, [r7, #16]
 8007c7e:	8a3b      	ldrh	r3, [r7, #16]
 8007c80:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007c84:	823b      	strh	r3, [r7, #16]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	8a3b      	ldrh	r3, [r7, #16]
 8007c8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	881b      	ldrh	r3, [r3, #0]
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cb0:	81fb      	strh	r3, [r7, #14]
 8007cb2:	89fb      	ldrh	r3, [r7, #14]
 8007cb4:	f083 0310 	eor.w	r3, r3, #16
 8007cb8:	81fb      	strh	r3, [r7, #14]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	89fb      	ldrh	r3, [r7, #14]
 8007cc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	881b      	ldrh	r3, [r3, #0]
 8007cda:	b29a      	uxth	r2, r3
 8007cdc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	81bb      	strh	r3, [r7, #12]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	89ba      	ldrh	r2, [r7, #12]
 8007cea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007cee:	b292      	uxth	r2, r2
 8007cf0:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	e2af      	b.n	8008256 <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6818      	ldr	r0, [r3, #0]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007d00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d02:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d06:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	f006 fbce 	bl	800e4aa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	881b      	ldrh	r3, [r3, #0]
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	827b      	strh	r3, [r7, #18]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	8a7a      	ldrh	r2, [r7, #18]
 8007d24:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d28:	b292      	uxth	r2, r2
 8007d2a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f010 fb53 	bl	80183d8 <HAL_PCD_SetupStageCallback>
 8007d32:	e286      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007d34:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f280 8282 	bge.w	8008242 <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	881b      	ldrh	r3, [r3, #0]
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	82fb      	strh	r3, [r7, #22]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	8afa      	ldrh	r2, [r7, #22]
 8007d54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d58:	b292      	uxth	r2, r2
 8007d5a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	00db      	lsls	r3, r3, #3
 8007d6e:	4413      	add	r3, r2
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	6812      	ldr	r2, [r2, #0]
 8007d74:	4413      	add	r3, r2
 8007d76:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d7a:	881b      	ldrh	r3, [r3, #0]
 8007d7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d82:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8007d84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d11e      	bne.n	8007dca <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d9c:	82bb      	strh	r3, [r7, #20]
 8007d9e:	8abb      	ldrh	r3, [r7, #20]
 8007da0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007da4:	82bb      	strh	r3, [r7, #20]
 8007da6:	8abb      	ldrh	r3, [r7, #20]
 8007da8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007dac:	82bb      	strh	r3, [r7, #20]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	8abb      	ldrh	r3, [r7, #20]
 8007db4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007db8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	8013      	strh	r3, [r2, #0]
 8007dc8:	e23b      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8007dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	f000 8237 	beq.w	8008242 <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6818      	ldr	r0, [r3, #0]
 8007dd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dda:	6959      	ldr	r1, [r3, #20]
 8007ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dde:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8007de0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007de2:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	f006 fb60 	bl	800e4aa <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8007dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007df0:	69db      	ldr	r3, [r3, #28]
 8007df2:	441a      	add	r2, r3
 8007df4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007df6:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007df8:	2100      	movs	r1, #0
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f010 fafe 	bl	80183fc <HAL_PCD_DataOutStageCallback>
 8007e00:	e21f      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	881b      	ldrh	r3, [r3, #0]
 8007e12:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007e14:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f280 80f5 	bge.w	8008008 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	461a      	mov	r2, r3
 8007e24:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	4413      	add	r3, r2
 8007e2c:	881b      	ldrh	r3, [r3, #0]
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007e34:	4013      	ands	r3, r2
 8007e36:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	4413      	add	r3, r2
 8007e48:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007e4c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007e50:	b292      	uxth	r2, r2
 8007e52:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007e54:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	00db      	lsls	r3, r3, #3
 8007e60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	4413      	add	r3, r2
 8007e68:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007e6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e6c:	7b1b      	ldrb	r3, [r3, #12]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d123      	bne.n	8007eba <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	00db      	lsls	r3, r3, #3
 8007e84:	4413      	add	r3, r2
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e96:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8007e9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f000 808d 	beq.w	8007fbe <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eaa:	6959      	ldr	r1, [r3, #20]
 8007eac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007eae:	88da      	ldrh	r2, [r3, #6]
 8007eb0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007eb4:	f006 faf9 	bl	800e4aa <USB_ReadPMA>
 8007eb8:	e081      	b.n	8007fbe <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ebc:	78db      	ldrb	r3, [r3, #3]
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d109      	bne.n	8007ed6 <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007ec2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f9c8 	bl	800825e <HAL_PCD_EP_DB_Receive>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007ed4:	e073      	b.n	8007fbe <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	461a      	mov	r2, r3
 8007edc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ef0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	441a      	add	r2, r3
 8007f02:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007f06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f12:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	881b      	ldrh	r3, [r3, #0]
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d022      	beq.n	8007f7a <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	461a      	mov	r2, r3
 8007f40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	00db      	lsls	r3, r3, #3
 8007f46:	4413      	add	r3, r2
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	6812      	ldr	r2, [r2, #0]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f52:	881b      	ldrh	r3, [r3, #0]
 8007f54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f58:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007f5c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d02c      	beq.n	8007fbe <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6818      	ldr	r0, [r3, #0]
 8007f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f6a:	6959      	ldr	r1, [r3, #20]
 8007f6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f6e:	891a      	ldrh	r2, [r3, #8]
 8007f70:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f74:	f006 fa99 	bl	800e4aa <USB_ReadPMA>
 8007f78:	e021      	b.n	8007fbe <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	461a      	mov	r2, r3
 8007f86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	4413      	add	r3, r2
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	4413      	add	r3, r2
 8007f94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f98:	881b      	ldrh	r3, [r3, #0]
 8007f9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f9e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007fa2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d009      	beq.n	8007fbe <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6818      	ldr	r0, [r3, #0]
 8007fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fb0:	6959      	ldr	r1, [r3, #20]
 8007fb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fb4:	895a      	ldrh	r2, [r3, #10]
 8007fb6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007fba:	f006 fa76 	bl	800e4aa <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007fbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fc0:	69da      	ldr	r2, [r3, #28]
 8007fc2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007fc6:	441a      	add	r2, r3
 8007fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fca:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007fcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d005      	beq.n	8007fe0 <PCD_EP_ISR_Handler+0x492>
 8007fd4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8007fd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d206      	bcs.n	8007fee <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007fe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f010 fa08 	bl	80183fc <HAL_PCD_DataOutStageCallback>
 8007fec:	e00c      	b.n	8008008 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8007fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ff0:	695a      	ldr	r2, [r3, #20]
 8007ff2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007ff6:	441a      	add	r2, r3
 8007ff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ffa:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008002:	4618      	mov	r0, r3
 8008004:	f005 fb15 	bl	800d632 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008008:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800800a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8117 	beq.w	8008242 <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8008014:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008018:	4613      	mov	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	00db      	lsls	r3, r3, #3
 8008020:	3310      	adds	r3, #16
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	4413      	add	r3, r2
 8008026:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	461a      	mov	r2, r3
 800802e:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	881b      	ldrh	r3, [r3, #0]
 8008038:	b29b      	uxth	r3, r3
 800803a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800803e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008042:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	461a      	mov	r2, r3
 800804a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	441a      	add	r2, r3
 8008052:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008054:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008058:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800805c:	b29b      	uxth	r3, r3
 800805e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008062:	78db      	ldrb	r3, [r3, #3]
 8008064:	2b01      	cmp	r3, #1
 8008066:	f040 80a1 	bne.w	80081ac <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 800806a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800806c:	2200      	movs	r2, #0
 800806e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008072:	7b1b      	ldrb	r3, [r3, #12]
 8008074:	2b00      	cmp	r3, #0
 8008076:	f000 8092 	beq.w	800819e <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800807a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800807c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008080:	2b00      	cmp	r3, #0
 8008082:	d046      	beq.n	8008112 <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008086:	785b      	ldrb	r3, [r3, #1]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d126      	bne.n	80080da <PCD_EP_ISR_Handler+0x58c>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	61fb      	str	r3, [r7, #28]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800809a:	b29b      	uxth	r3, r3
 800809c:	461a      	mov	r2, r3
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	4413      	add	r3, r2
 80080a2:	61fb      	str	r3, [r7, #28]
 80080a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	00da      	lsls	r2, r3, #3
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	4413      	add	r3, r2
 80080ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080b2:	61bb      	str	r3, [r7, #24]
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080be:	b29a      	uxth	r2, r3
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	801a      	strh	r2, [r3, #0]
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	881b      	ldrh	r3, [r3, #0]
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	801a      	strh	r2, [r3, #0]
 80080d8:	e061      	b.n	800819e <PCD_EP_ISR_Handler+0x650>
 80080da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080dc:	785b      	ldrb	r3, [r3, #1]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d15d      	bne.n	800819e <PCD_EP_ISR_Handler+0x650>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	461a      	mov	r2, r3
 80080f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f6:	4413      	add	r3, r2
 80080f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80080fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	00da      	lsls	r2, r3, #3
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	4413      	add	r3, r2
 8008104:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008108:	623b      	str	r3, [r7, #32]
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	2200      	movs	r2, #0
 800810e:	801a      	strh	r2, [r3, #0]
 8008110:	e045      	b.n	800819e <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	637b      	str	r3, [r7, #52]	@ 0x34
 8008118:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800811a:	785b      	ldrb	r3, [r3, #1]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d126      	bne.n	800816e <PCD_EP_ISR_Handler+0x620>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800812e:	b29b      	uxth	r3, r3
 8008130:	461a      	mov	r2, r3
 8008132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008134:	4413      	add	r3, r2
 8008136:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008138:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	00da      	lsls	r2, r3, #3
 800813e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008140:	4413      	add	r3, r2
 8008142:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008146:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800814a:	881b      	ldrh	r3, [r3, #0]
 800814c:	b29b      	uxth	r3, r3
 800814e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008152:	b29a      	uxth	r2, r3
 8008154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008156:	801a      	strh	r2, [r3, #0]
 8008158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800815a:	881b      	ldrh	r3, [r3, #0]
 800815c:	b29b      	uxth	r3, r3
 800815e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008166:	b29a      	uxth	r2, r3
 8008168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816a:	801a      	strh	r2, [r3, #0]
 800816c:	e017      	b.n	800819e <PCD_EP_ISR_Handler+0x650>
 800816e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008170:	785b      	ldrb	r3, [r3, #1]
 8008172:	2b01      	cmp	r3, #1
 8008174:	d113      	bne.n	800819e <PCD_EP_ISR_Handler+0x650>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800817e:	b29b      	uxth	r3, r3
 8008180:	461a      	mov	r2, r3
 8008182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008184:	4413      	add	r3, r2
 8008186:	637b      	str	r3, [r7, #52]	@ 0x34
 8008188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	00da      	lsls	r2, r3, #3
 800818e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008190:	4413      	add	r3, r2
 8008192:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008196:	633b      	str	r3, [r7, #48]	@ 0x30
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	2200      	movs	r2, #0
 800819c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800819e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f010 f944 	bl	8018432 <HAL_PCD_DataInStageCallback>
 80081aa:	e04a      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80081ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80081ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d13f      	bne.n	8008236 <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081be:	b29b      	uxth	r3, r3
 80081c0:	461a      	mov	r2, r3
 80081c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	4413      	add	r3, r2
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	6812      	ldr	r2, [r2, #0]
 80081ce:	4413      	add	r3, r2
 80081d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081da:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 80081dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081de:	699a      	ldr	r2, [r3, #24]
 80081e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d906      	bls.n	80081f4 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 80081e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081e8:	699a      	ldr	r2, [r3, #24]
 80081ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80081ec:	1ad2      	subs	r2, r2, r3
 80081ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081f0:	619a      	str	r2, [r3, #24]
 80081f2:	e002      	b.n	80081fa <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 80081f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081f6:	2200      	movs	r2, #0
 80081f8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80081fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081fc:	699b      	ldr	r3, [r3, #24]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d106      	bne.n	8008210 <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008202:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	4619      	mov	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f010 f912 	bl	8018432 <HAL_PCD_DataInStageCallback>
 800820e:	e018      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008212:	695a      	ldr	r2, [r3, #20]
 8008214:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008216:	441a      	add	r2, r3
 8008218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800821a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800821c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800821e:	69da      	ldr	r2, [r3, #28]
 8008220:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008222:	441a      	add	r2, r3
 8008224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008226:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800822e:	4618      	mov	r0, r3
 8008230:	f005 f9ff 	bl	800d632 <USB_EPStartXfer>
 8008234:	e005      	b.n	8008242 <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008236:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008238:	461a      	mov	r2, r3
 800823a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 f917 	bl	8008470 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800824a:	b29b      	uxth	r3, r3
 800824c:	b21b      	sxth	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	f6ff ac82 	blt.w	8007b58 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3750      	adds	r7, #80	@ 0x50
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}

0800825e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800825e:	b580      	push	{r7, lr}
 8008260:	b088      	sub	sp, #32
 8008262:	af00      	add	r7, sp, #0
 8008264:	60f8      	str	r0, [r7, #12]
 8008266:	60b9      	str	r1, [r7, #8]
 8008268:	4613      	mov	r3, r2
 800826a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800826c:	88fb      	ldrh	r3, [r7, #6]
 800826e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d07c      	beq.n	8008370 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800827e:	b29b      	uxth	r3, r3
 8008280:	461a      	mov	r2, r3
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	4413      	add	r3, r2
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	6812      	ldr	r2, [r2, #0]
 800828e:	4413      	add	r3, r2
 8008290:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800829a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	699a      	ldr	r2, [r3, #24]
 80082a0:	8b7b      	ldrh	r3, [r7, #26]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d306      	bcc.n	80082b4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	699a      	ldr	r2, [r3, #24]
 80082aa:	8b7b      	ldrh	r3, [r7, #26]
 80082ac:	1ad2      	subs	r2, r2, r3
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	619a      	str	r2, [r3, #24]
 80082b2:	e002      	b.n	80082ba <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2200      	movs	r2, #0
 80082b8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	699b      	ldr	r3, [r3, #24]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d123      	bne.n	800830a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	461a      	mov	r2, r3
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	881b      	ldrh	r3, [r3, #0]
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082dc:	833b      	strh	r3, [r7, #24]
 80082de:	8b3b      	ldrh	r3, [r7, #24]
 80082e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80082e4:	833b      	strh	r3, [r7, #24]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	441a      	add	r2, r3
 80082f4:	8b3b      	ldrh	r3, [r7, #24]
 80082f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008306:	b29b      	uxth	r3, r3
 8008308:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800830a:	88fb      	ldrh	r3, [r7, #6]
 800830c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008310:	2b00      	cmp	r3, #0
 8008312:	d01f      	beq.n	8008354 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	461a      	mov	r2, r3
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	881b      	ldrh	r3, [r3, #0]
 8008324:	b29b      	uxth	r3, r3
 8008326:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800832a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800832e:	82fb      	strh	r3, [r7, #22]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	461a      	mov	r2, r3
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	441a      	add	r2, r3
 800833e:	8afb      	ldrh	r3, [r7, #22]
 8008340:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008344:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008348:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800834c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008350:	b29b      	uxth	r3, r3
 8008352:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008354:	8b7b      	ldrh	r3, [r7, #26]
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 8085 	beq.w	8008466 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6818      	ldr	r0, [r3, #0]
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	6959      	ldr	r1, [r3, #20]
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	891a      	ldrh	r2, [r3, #8]
 8008368:	8b7b      	ldrh	r3, [r7, #26]
 800836a:	f006 f89e 	bl	800e4aa <USB_ReadPMA>
 800836e:	e07a      	b.n	8008466 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008378:	b29b      	uxth	r3, r3
 800837a:	461a      	mov	r2, r3
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	00db      	lsls	r3, r3, #3
 8008382:	4413      	add	r3, r2
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	6812      	ldr	r2, [r2, #0]
 8008388:	4413      	add	r3, r2
 800838a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008394:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	699a      	ldr	r2, [r3, #24]
 800839a:	8b7b      	ldrh	r3, [r7, #26]
 800839c:	429a      	cmp	r2, r3
 800839e:	d306      	bcc.n	80083ae <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	699a      	ldr	r2, [r3, #24]
 80083a4:	8b7b      	ldrh	r3, [r7, #26]
 80083a6:	1ad2      	subs	r2, r2, r3
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	619a      	str	r2, [r3, #24]
 80083ac:	e002      	b.n	80083b4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	2200      	movs	r2, #0
 80083b2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d123      	bne.n	8008404 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	461a      	mov	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	4413      	add	r3, r2
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d6:	83fb      	strh	r3, [r7, #30]
 80083d8:	8bfb      	ldrh	r3, [r7, #30]
 80083da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083de:	83fb      	strh	r3, [r7, #30]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	441a      	add	r2, r3
 80083ee:	8bfb      	ldrh	r3, [r7, #30]
 80083f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008400:	b29b      	uxth	r3, r3
 8008402:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008404:	88fb      	ldrh	r3, [r7, #6]
 8008406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840a:	2b00      	cmp	r3, #0
 800840c:	d11f      	bne.n	800844e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	4413      	add	r3, r2
 800841c:	881b      	ldrh	r3, [r3, #0]
 800841e:	b29b      	uxth	r3, r3
 8008420:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008424:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008428:	83bb      	strh	r3, [r7, #28]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	461a      	mov	r2, r3
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	441a      	add	r2, r3
 8008438:	8bbb      	ldrh	r3, [r7, #28]
 800843a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800843e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008446:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800844a:	b29b      	uxth	r3, r3
 800844c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800844e:	8b7b      	ldrh	r3, [r7, #26]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d008      	beq.n	8008466 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6818      	ldr	r0, [r3, #0]
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	6959      	ldr	r1, [r3, #20]
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	895a      	ldrh	r2, [r3, #10]
 8008460:	8b7b      	ldrh	r3, [r7, #26]
 8008462:	f006 f822 	bl	800e4aa <USB_ReadPMA>
    }
  }

  return count;
 8008466:	8b7b      	ldrh	r3, [r7, #26]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b0a6      	sub	sp, #152	@ 0x98
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	4613      	mov	r3, r2
 800847c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800847e:	88fb      	ldrh	r3, [r7, #6]
 8008480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 81f7 	beq.w	8008878 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008492:	b29b      	uxth	r3, r3
 8008494:	461a      	mov	r2, r3
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	00db      	lsls	r3, r3, #3
 800849c:	4413      	add	r3, r2
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	6812      	ldr	r2, [r2, #0]
 80084a2:	4413      	add	r3, r2
 80084a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ae:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	699a      	ldr	r2, [r3, #24]
 80084b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d907      	bls.n	80084ce <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	699a      	ldr	r2, [r3, #24]
 80084c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084c6:	1ad2      	subs	r2, r2, r3
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	619a      	str	r2, [r3, #24]
 80084cc:	e002      	b.n	80084d4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2200      	movs	r2, #0
 80084d2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f040 80e1 	bne.w	80086a0 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	785b      	ldrb	r3, [r3, #1]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d126      	bne.n	8008534 <HAL_PCD_EP_DB_Transmit+0xc4>
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	461a      	mov	r2, r3
 80084f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fa:	4413      	add	r3, r2
 80084fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	00da      	lsls	r2, r3, #3
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	4413      	add	r3, r2
 8008508:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800850c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800850e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	b29b      	uxth	r3, r3
 8008514:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008518:	b29a      	uxth	r2, r3
 800851a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800851c:	801a      	strh	r2, [r3, #0]
 800851e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	b29b      	uxth	r3, r3
 8008524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800852c:	b29a      	uxth	r2, r3
 800852e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008530:	801a      	strh	r2, [r3, #0]
 8008532:	e01a      	b.n	800856a <HAL_PCD_EP_DB_Transmit+0xfa>
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	785b      	ldrb	r3, [r3, #1]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d116      	bne.n	800856a <HAL_PCD_EP_DB_Transmit+0xfa>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800854a:	b29b      	uxth	r3, r3
 800854c:	461a      	mov	r2, r3
 800854e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008550:	4413      	add	r3, r2
 8008552:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	00da      	lsls	r2, r3, #3
 800855a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855c:	4413      	add	r3, r2
 800855e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008562:	637b      	str	r3, [r7, #52]	@ 0x34
 8008564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008566:	2200      	movs	r2, #0
 8008568:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	785b      	ldrb	r3, [r3, #1]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d126      	bne.n	80085c6 <HAL_PCD_EP_DB_Transmit+0x156>
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	623b      	str	r3, [r7, #32]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008586:	b29b      	uxth	r3, r3
 8008588:	461a      	mov	r2, r3
 800858a:	6a3b      	ldr	r3, [r7, #32]
 800858c:	4413      	add	r3, r2
 800858e:	623b      	str	r3, [r7, #32]
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	00da      	lsls	r2, r3, #3
 8008596:	6a3b      	ldr	r3, [r7, #32]
 8008598:	4413      	add	r3, r2
 800859a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800859e:	61fb      	str	r3, [r7, #28]
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085aa:	b29a      	uxth	r2, r3
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	801a      	strh	r2, [r3, #0]
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	881b      	ldrh	r3, [r3, #0]
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085be:	b29a      	uxth	r2, r3
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	801a      	strh	r2, [r3, #0]
 80085c4:	e017      	b.n	80085f6 <HAL_PCD_EP_DB_Transmit+0x186>
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	785b      	ldrb	r3, [r3, #1]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d113      	bne.n	80085f6 <HAL_PCD_EP_DB_Transmit+0x186>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	461a      	mov	r2, r3
 80085da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085dc:	4413      	add	r3, r2
 80085de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	00da      	lsls	r2, r3, #3
 80085e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e8:	4413      	add	r3, r2
 80085ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80085f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f2:	2200      	movs	r2, #0
 80085f4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	78db      	ldrb	r3, [r3, #3]
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d123      	bne.n	8008646 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4413      	add	r3, r2
 800860c:	881b      	ldrh	r3, [r3, #0]
 800860e:	b29b      	uxth	r3, r3
 8008610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008618:	837b      	strh	r3, [r7, #26]
 800861a:	8b7b      	ldrh	r3, [r7, #26]
 800861c:	f083 0320 	eor.w	r3, r3, #32
 8008620:	837b      	strh	r3, [r7, #26]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	461a      	mov	r2, r3
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	441a      	add	r2, r3
 8008630:	8b7b      	ldrh	r3, [r7, #26]
 8008632:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008636:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800863a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800863e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008642:	b29b      	uxth	r3, r3
 8008644:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	781b      	ldrb	r3, [r3, #0]
 800864a:	4619      	mov	r1, r3
 800864c:	68f8      	ldr	r0, [r7, #12]
 800864e:	f00f fef0 	bl	8018432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008652:	88fb      	ldrh	r3, [r7, #6]
 8008654:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d01f      	beq.n	800869c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	461a      	mov	r2, r3
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4413      	add	r3, r2
 800866a:	881b      	ldrh	r3, [r3, #0]
 800866c:	b29b      	uxth	r3, r3
 800866e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008676:	833b      	strh	r3, [r7, #24]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	461a      	mov	r2, r3
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	441a      	add	r2, r3
 8008686:	8b3b      	ldrh	r3, [r7, #24]
 8008688:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800868c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008690:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008698:	b29b      	uxth	r3, r3
 800869a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800869c:	2300      	movs	r3, #0
 800869e:	e31f      	b.n	8008ce0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80086a0:	88fb      	ldrh	r3, [r7, #6]
 80086a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d021      	beq.n	80086ee <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	461a      	mov	r2, r3
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086c4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	461a      	mov	r2, r3
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	441a      	add	r2, r3
 80086d6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80086da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80086e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	f040 82ca 	bne.w	8008c8e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	695a      	ldr	r2, [r3, #20]
 80086fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008702:	441a      	add	r2, r3
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	69da      	ldr	r2, [r3, #28]
 800870c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008710:	441a      	add	r2, r3
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	6a1a      	ldr	r2, [r3, #32]
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	429a      	cmp	r2, r3
 8008720:	d309      	bcc.n	8008736 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	691b      	ldr	r3, [r3, #16]
 8008726:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	6a1a      	ldr	r2, [r3, #32]
 800872c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800872e:	1ad2      	subs	r2, r2, r3
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	621a      	str	r2, [r3, #32]
 8008734:	e015      	b.n	8008762 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d107      	bne.n	800874e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800873e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008742:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800874c:	e009      	b.n	8008762 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2200      	movs	r2, #0
 8008752:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	6a1b      	ldr	r3, [r3, #32]
 800875a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	2200      	movs	r2, #0
 8008760:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	785b      	ldrb	r3, [r3, #1]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d15f      	bne.n	800882a <HAL_PCD_EP_DB_Transmit+0x3ba>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008778:	b29b      	uxth	r3, r3
 800877a:	461a      	mov	r2, r3
 800877c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800877e:	4413      	add	r3, r2
 8008780:	643b      	str	r3, [r7, #64]	@ 0x40
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	00da      	lsls	r2, r3, #3
 8008788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800878a:	4413      	add	r3, r2
 800878c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008790:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008794:	881b      	ldrh	r3, [r3, #0]
 8008796:	b29b      	uxth	r3, r3
 8008798:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800879c:	b29a      	uxth	r2, r3
 800879e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a0:	801a      	strh	r2, [r3, #0]
 80087a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10a      	bne.n	80087be <HAL_PCD_EP_DB_Transmit+0x34e>
 80087a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087aa:	881b      	ldrh	r3, [r3, #0]
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ba:	801a      	strh	r2, [r3, #0]
 80087bc:	e051      	b.n	8008862 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80087c2:	d816      	bhi.n	80087f2 <HAL_PCD_EP_DB_Transmit+0x382>
 80087c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087c6:	085b      	lsrs	r3, r3, #1
 80087c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80087ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <HAL_PCD_EP_DB_Transmit+0x36a>
 80087d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087d6:	3301      	adds	r3, #1
 80087d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80087da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087dc:	881b      	ldrh	r3, [r3, #0]
 80087de:	b29a      	uxth	r2, r3
 80087e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	029b      	lsls	r3, r3, #10
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	4313      	orrs	r3, r2
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ee:	801a      	strh	r2, [r3, #0]
 80087f0:	e037      	b.n	8008862 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087f4:	095b      	lsrs	r3, r3, #5
 80087f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80087f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087fa:	f003 031f 	and.w	r3, r3, #31
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d102      	bne.n	8008808 <HAL_PCD_EP_DB_Transmit+0x398>
 8008802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008804:	3b01      	subs	r3, #1
 8008806:	653b      	str	r3, [r7, #80]	@ 0x50
 8008808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800880a:	881b      	ldrh	r3, [r3, #0]
 800880c:	b29a      	uxth	r2, r3
 800880e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008810:	b29b      	uxth	r3, r3
 8008812:	029b      	lsls	r3, r3, #10
 8008814:	b29b      	uxth	r3, r3
 8008816:	4313      	orrs	r3, r2
 8008818:	b29b      	uxth	r3, r3
 800881a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800881e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008822:	b29a      	uxth	r2, r3
 8008824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008826:	801a      	strh	r2, [r3, #0]
 8008828:	e01b      	b.n	8008862 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	785b      	ldrb	r3, [r3, #1]
 800882e:	2b01      	cmp	r3, #1
 8008830:	d117      	bne.n	8008862 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008840:	b29b      	uxth	r3, r3
 8008842:	461a      	mov	r2, r3
 8008844:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008846:	4413      	add	r3, r2
 8008848:	64bb      	str	r3, [r7, #72]	@ 0x48
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	00da      	lsls	r2, r3, #3
 8008850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008852:	4413      	add	r3, r2
 8008854:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008858:	647b      	str	r3, [r7, #68]	@ 0x44
 800885a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800885c:	b29a      	uxth	r2, r3
 800885e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008860:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	6959      	ldr	r1, [r3, #20]
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	891a      	ldrh	r2, [r3, #8]
 800886e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008870:	b29b      	uxth	r3, r3
 8008872:	f005 fdd7 	bl	800e424 <USB_WritePMA>
 8008876:	e20a      	b.n	8008c8e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008880:	b29b      	uxth	r3, r3
 8008882:	461a      	mov	r2, r3
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	00db      	lsls	r3, r3, #3
 800888a:	4413      	add	r3, r2
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	6812      	ldr	r2, [r2, #0]
 8008890:	4413      	add	r3, r2
 8008892:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008896:	881b      	ldrh	r3, [r3, #0]
 8008898:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800889c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d307      	bcc.n	80088bc <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	699a      	ldr	r2, [r3, #24]
 80088b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80088b4:	1ad2      	subs	r2, r2, r3
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	619a      	str	r2, [r3, #24]
 80088ba:	e002      	b.n	80088c2 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	2200      	movs	r2, #0
 80088c0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f040 80f6 	bne.w	8008ab8 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	785b      	ldrb	r3, [r3, #1]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d126      	bne.n	8008922 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	461a      	mov	r2, r3
 80088e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088e8:	4413      	add	r3, r2
 80088ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	00da      	lsls	r2, r3, #3
 80088f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088f4:	4413      	add	r3, r2
 80088f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80088fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	b29b      	uxth	r3, r3
 8008902:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008906:	b29a      	uxth	r2, r3
 8008908:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800890a:	801a      	strh	r2, [r3, #0]
 800890c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	b29b      	uxth	r3, r3
 8008912:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008916:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800891a:	b29a      	uxth	r2, r3
 800891c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800891e:	801a      	strh	r2, [r3, #0]
 8008920:	e01a      	b.n	8008958 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	785b      	ldrb	r3, [r3, #1]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d116      	bne.n	8008958 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008938:	b29b      	uxth	r3, r3
 800893a:	461a      	mov	r2, r3
 800893c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800893e:	4413      	add	r3, r2
 8008940:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	00da      	lsls	r2, r3, #3
 8008948:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800894a:	4413      	add	r3, r2
 800894c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008950:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008952:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008954:	2200      	movs	r2, #0
 8008956:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	785b      	ldrb	r3, [r3, #1]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d12f      	bne.n	80089c8 <HAL_PCD_EP_DB_Transmit+0x558>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008978:	b29b      	uxth	r3, r3
 800897a:	461a      	mov	r2, r3
 800897c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008980:	4413      	add	r3, r2
 8008982:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	00da      	lsls	r2, r3, #3
 800898c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008990:	4413      	add	r3, r2
 8008992:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008996:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800899a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800899e:	881b      	ldrh	r3, [r3, #0]
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089a6:	b29a      	uxth	r2, r3
 80089a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80089ac:	801a      	strh	r2, [r3, #0]
 80089ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80089b2:	881b      	ldrh	r3, [r3, #0]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089be:	b29a      	uxth	r2, r3
 80089c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80089c4:	801a      	strh	r2, [r3, #0]
 80089c6:	e01c      	b.n	8008a02 <HAL_PCD_EP_DB_Transmit+0x592>
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	785b      	ldrb	r3, [r3, #1]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d118      	bne.n	8008a02 <HAL_PCD_EP_DB_Transmit+0x592>
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089d8:	b29b      	uxth	r3, r3
 80089da:	461a      	mov	r2, r3
 80089dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089e0:	4413      	add	r3, r2
 80089e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	00da      	lsls	r2, r3, #3
 80089ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089f0:	4413      	add	r3, r2
 80089f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089fe:	2200      	movs	r2, #0
 8008a00:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	78db      	ldrb	r3, [r3, #3]
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d127      	bne.n	8008a5a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	881b      	ldrh	r3, [r3, #0]
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a24:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008a28:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008a2c:	f083 0320 	eor.w	r3, r3, #32
 8008a30:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	441a      	add	r2, r3
 8008a42:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008a46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f00f fce6 	bl	8018432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a66:	88fb      	ldrh	r3, [r7, #6]
 8008a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d121      	bne.n	8008ab4 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	461a      	mov	r2, r3
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	4413      	add	r3, r2
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a8a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	461a      	mov	r2, r3
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	441a      	add	r2, r3
 8008a9c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008aa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aa8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008aac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	e113      	b.n	8008ce0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008ab8:	88fb      	ldrh	r3, [r7, #6]
 8008aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d121      	bne.n	8008b06 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4413      	add	r3, r2
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008adc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	441a      	add	r2, r3
 8008aee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008afa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	f040 80be 	bne.w	8008c8e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	695a      	ldr	r2, [r3, #20]
 8008b16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008b1a:	441a      	add	r2, r3
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	69da      	ldr	r2, [r3, #28]
 8008b24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008b28:	441a      	add	r2, r3
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	6a1a      	ldr	r2, [r3, #32]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d309      	bcc.n	8008b4e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	6a1a      	ldr	r2, [r3, #32]
 8008b44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	621a      	str	r2, [r3, #32]
 8008b4c:	e015      	b.n	8008b7a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d107      	bne.n	8008b66 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008b56:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008b64:	e009      	b.n	8008b7a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	785b      	ldrb	r3, [r3, #1]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d15f      	bne.n	8008c48 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	461a      	mov	r2, r3
 8008b9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b9c:	4413      	add	r3, r2
 8008b9e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	00da      	lsls	r2, r3, #3
 8008ba6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ba8:	4413      	add	r3, r2
 8008baa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bae:	667b      	str	r3, [r7, #100]	@ 0x64
 8008bb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bba:	b29a      	uxth	r2, r3
 8008bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bbe:	801a      	strh	r2, [r3, #0]
 8008bc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d10a      	bne.n	8008bdc <HAL_PCD_EP_DB_Transmit+0x76c>
 8008bc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bc8:	881b      	ldrh	r3, [r3, #0]
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bd8:	801a      	strh	r2, [r3, #0]
 8008bda:	e04e      	b.n	8008c7a <HAL_PCD_EP_DB_Transmit+0x80a>
 8008bdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bde:	2b3e      	cmp	r3, #62	@ 0x3e
 8008be0:	d816      	bhi.n	8008c10 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8008be2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008be4:	085b      	lsrs	r3, r3, #1
 8008be6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008be8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d002      	beq.n	8008bf8 <HAL_PCD_EP_DB_Transmit+0x788>
 8008bf2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	029b      	lsls	r3, r3, #10
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	4313      	orrs	r3, r2
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c0c:	801a      	strh	r2, [r3, #0]
 8008c0e:	e034      	b.n	8008c7a <HAL_PCD_EP_DB_Transmit+0x80a>
 8008c10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c12:	095b      	lsrs	r3, r3, #5
 8008c14:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c18:	f003 031f 	and.w	r3, r3, #31
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d102      	bne.n	8008c26 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008c20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c22:	3b01      	subs	r3, #1
 8008c24:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	029b      	lsls	r3, r3, #10
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	4313      	orrs	r3, r2
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c44:	801a      	strh	r2, [r3, #0]
 8008c46:	e018      	b.n	8008c7a <HAL_PCD_EP_DB_Transmit+0x80a>
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	785b      	ldrb	r3, [r3, #1]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d114      	bne.n	8008c7a <HAL_PCD_EP_DB_Transmit+0x80a>
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c5e:	4413      	add	r3, r2
 8008c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	00da      	lsls	r2, r3, #3
 8008c68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008c72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c78:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6818      	ldr	r0, [r3, #0]
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	6959      	ldr	r1, [r3, #20]
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	895a      	ldrh	r2, [r3, #10]
 8008c86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	f005 fbcb 	bl	800e424 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	4413      	add	r3, r2
 8008c9c:	881b      	ldrh	r3, [r3, #0]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ca4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ca8:	82fb      	strh	r3, [r7, #22]
 8008caa:	8afb      	ldrh	r3, [r7, #22]
 8008cac:	f083 0310 	eor.w	r3, r3, #16
 8008cb0:	82fb      	strh	r3, [r7, #22]
 8008cb2:	8afb      	ldrh	r3, [r7, #22]
 8008cb4:	f083 0320 	eor.w	r3, r3, #32
 8008cb8:	82fb      	strh	r3, [r7, #22]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	441a      	add	r2, r3
 8008cc8:	8afb      	ldrh	r3, [r7, #22]
 8008cca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3798      	adds	r7, #152	@ 0x98
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b087      	sub	sp, #28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	607b      	str	r3, [r7, #4]
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	817b      	strh	r3, [r7, #10]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008cfa:	897b      	ldrh	r3, [r7, #10]
 8008cfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d00b      	beq.n	8008d1e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d06:	897b      	ldrh	r3, [r7, #10]
 8008d08:	f003 0207 	and.w	r2, r3, #7
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	4413      	add	r3, r2
 8008d12:	00db      	lsls	r3, r3, #3
 8008d14:	3310      	adds	r3, #16
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	4413      	add	r3, r2
 8008d1a:	617b      	str	r3, [r7, #20]
 8008d1c:	e009      	b.n	8008d32 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008d1e:	897a      	ldrh	r2, [r7, #10]
 8008d20:	4613      	mov	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	00db      	lsls	r3, r3, #3
 8008d28:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	4413      	add	r3, r2
 8008d30:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008d32:	893b      	ldrh	r3, [r7, #8]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d107      	bne.n	8008d48 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	b29a      	uxth	r2, r3
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	80da      	strh	r2, [r3, #6]
 8008d46:	e00b      	b.n	8008d60 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	0c1b      	lsrs	r3, r3, #16
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	371c      	adds	r7, #28
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008d6e:	b480      	push	{r7}
 8008d70:	b085      	sub	sp, #20
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	f043 0301 	orr.w	r3, r3, #1
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	f043 0302 	orr.w	r3, r3, #2
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
	...

08008dc4 <LL_EXTI_EnableIT_0_31>:
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8008dcc:	4b06      	ldr	r3, [pc, #24]	@ (8008de8 <LL_EXTI_EnableIT_0_31+0x24>)
 8008dce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008dd2:	4905      	ldr	r1, [pc, #20]	@ (8008de8 <LL_EXTI_EnableIT_0_31+0x24>)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr
 8008de8:	58000800 	.word	0x58000800

08008dec <LL_EXTI_DisableIT_0_31>:
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8008df4:	4b07      	ldr	r3, [pc, #28]	@ (8008e14 <LL_EXTI_DisableIT_0_31+0x28>)
 8008df6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	43db      	mvns	r3, r3
 8008dfe:	4905      	ldr	r1, [pc, #20]	@ (8008e14 <LL_EXTI_DisableIT_0_31+0x28>)
 8008e00:	4013      	ands	r3, r2
 8008e02:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008e06:	bf00      	nop
 8008e08:	370c      	adds	r7, #12
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	58000800 	.word	0x58000800

08008e18 <LL_C2_EXTI_DisableIT_0_31>:
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 8008e20:	4b07      	ldr	r3, [pc, #28]	@ (8008e40 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8008e22:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	43db      	mvns	r3, r3
 8008e2a:	4905      	ldr	r1, [pc, #20]	@ (8008e40 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
}
 8008e32:	bf00      	nop
 8008e34:	370c      	adds	r7, #12
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	58000800 	.word	0x58000800

08008e44 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8008e4c:	4b05      	ldr	r3, [pc, #20]	@ (8008e64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	4904      	ldr	r1, [pc, #16]	@ (8008e64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	600b      	str	r3, [r1, #0]
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	58000800 	.word	0x58000800

08008e68 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8008e70:	4b06      	ldr	r3, [pc, #24]	@ (8008e8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	43db      	mvns	r3, r3
 8008e78:	4904      	ldr	r1, [pc, #16]	@ (8008e8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	600b      	str	r3, [r1, #0]

}
 8008e7e:	bf00      	nop
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	58000800 	.word	0x58000800

08008e90 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8008e98:	4b05      	ldr	r3, [pc, #20]	@ (8008eb0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	4904      	ldr	r1, [pc, #16]	@ (8008eb0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	604b      	str	r3, [r1, #4]
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr
 8008eb0:	58000800 	.word	0x58000800

08008eb4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8008ebc:	4b06      	ldr	r3, [pc, #24]	@ (8008ed8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008ebe:	685a      	ldr	r2, [r3, #4]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	43db      	mvns	r3, r3
 8008ec4:	4904      	ldr	r1, [pc, #16]	@ (8008ed8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	604b      	str	r3, [r1, #4]
}
 8008eca:	bf00      	nop
 8008ecc:	370c      	adds	r7, #12
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	58000800 	.word	0x58000800

08008edc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008edc:	b480      	push	{r7}
 8008ede:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ee0:	4b05      	ldr	r3, [pc, #20]	@ (8008ef8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a04      	ldr	r2, [pc, #16]	@ (8008ef8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ee6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008eea:	6013      	str	r3, [r2, #0]
}
 8008eec:	bf00      	nop
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop
 8008ef8:	58000400 	.word	0x58000400

08008efc <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8008f04:	4b1d      	ldr	r3, [pc, #116]	@ (8008f7c <HAL_PWR_ConfigPVD+0x80>)
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f023 020e 	bic.w	r2, r3, #14
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	491a      	ldr	r1, [pc, #104]	@ (8008f7c <HAL_PWR_ConfigPVD+0x80>)
 8008f12:	4313      	orrs	r3, r2
 8008f14:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */

  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 8008f16:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f1a:	f7ff ff67 	bl	8008dec <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 8008f1e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f22:	f7ff ff79 	bl	8008e18 <LL_C2_EXTI_DisableIT_0_31>

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8008f26:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f2a:	f7ff ffc3 	bl	8008eb4 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8008f2e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f32:	f7ff ff99 	bl	8008e68 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8008f42:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f46:	f7ff ff3d 	bl	8008dc4 <LL_EXTI_EnableIT_0_31>
  }

  /* Configure the edge */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f003 0301 	and.w	r3, r3, #1
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d003      	beq.n	8008f5e <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8008f56:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f5a:	f7ff ff73 	bl	8008e44 <LL_EXTI_EnableRisingTrig_0_31>
  }

  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f003 0302 	and.w	r3, r3, #2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8008f6a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f6e:	f7ff ff8f 	bl	8008e90 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3708      	adds	r7, #8
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	58000400 	.word	0x58000400

08008f80 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8008f80:	b480      	push	{r7}
 8008f82:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8008f84:	4b05      	ldr	r3, [pc, #20]	@ (8008f9c <HAL_PWR_EnablePVD+0x1c>)
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	4a04      	ldr	r2, [pc, #16]	@ (8008f9c <HAL_PWR_EnablePVD+0x1c>)
 8008f8a:	f043 0301 	orr.w	r3, r3, #1
 8008f8e:	6053      	str	r3, [r2, #4]
}
 8008f90:	bf00      	nop
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	58000400 	.word	0x58000400

08008fa0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8008fa4:	4b04      	ldr	r3, [pc, #16]	@ (8008fb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	58000400 	.word	0x58000400

08008fbc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8008fc0:	4b05      	ldr	r3, [pc, #20]	@ (8008fd8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	4a04      	ldr	r2, [pc, #16]	@ (8008fd8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008fc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008fca:	6053      	str	r3, [r2, #4]
}
 8008fcc:	bf00      	nop
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	58000400 	.word	0x58000400

08008fdc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008fdc:	b480      	push	{r7}
 8008fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fee:	d101      	bne.n	8008ff4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e000      	b.n	8008ff6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008ff4:	2300      	movs	r3, #0
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <LL_RCC_HSE_Enable>:
{
 8009000:	b480      	push	{r7}
 8009002:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8009004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800900e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009012:	6013      	str	r3, [r2, #0]
}
 8009014:	bf00      	nop
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <LL_RCC_HSE_Disable>:
{
 800901e:	b480      	push	{r7}
 8009020:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800902c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009030:	6013      	str	r3, [r2, #0]
}
 8009032:	bf00      	nop
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <LL_RCC_HSE_IsReady>:
{
 800903c:	b480      	push	{r7}
 800903e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800904a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800904e:	d101      	bne.n	8009054 <LL_RCC_HSE_IsReady+0x18>
 8009050:	2301      	movs	r3, #1
 8009052:	e000      	b.n	8009056 <LL_RCC_HSE_IsReady+0x1a>
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <LL_RCC_HSI_Enable>:
{
 8009060:	b480      	push	{r7}
 8009062:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800906e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009072:	6013      	str	r3, [r2, #0]
}
 8009074:	bf00      	nop
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr

0800907e <LL_RCC_HSI_Disable>:
{
 800907e:	b480      	push	{r7}
 8009080:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800908c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009090:	6013      	str	r3, [r2, #0]
}
 8009092:	bf00      	nop
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <LL_RCC_HSI_IsReady>:
{
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80090a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090ae:	d101      	bne.n	80090b4 <LL_RCC_HSI_IsReady+0x18>
 80090b0:	2301      	movs	r3, #1
 80090b2:	e000      	b.n	80090b6 <LL_RCC_HSI_IsReady+0x1a>
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <LL_RCC_HSI_SetCalibTrimming>:
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80090c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	061b      	lsls	r3, r3, #24
 80090d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090da:	4313      	orrs	r3, r2
 80090dc:	604b      	str	r3, [r1, #4]
}
 80090de:	bf00      	nop
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr

080090ea <LL_RCC_HSI48_Enable>:
{
 80090ea:	b480      	push	{r7}
 80090ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80090ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80090f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090fa:	f043 0301 	orr.w	r3, r3, #1
 80090fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009102:	bf00      	nop
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <LL_RCC_HSI48_Disable>:
{
 800910c:	b480      	push	{r7}
 800910e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009114:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009118:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800911c:	f023 0301 	bic.w	r3, r3, #1
 8009120:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009124:	bf00      	nop
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr

0800912e <LL_RCC_HSI48_IsReady>:
{
 800912e:	b480      	push	{r7}
 8009130:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8009132:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009136:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800913a:	f003 0302 	and.w	r3, r3, #2
 800913e:	2b02      	cmp	r3, #2
 8009140:	d101      	bne.n	8009146 <LL_RCC_HSI48_IsReady+0x18>
 8009142:	2301      	movs	r3, #1
 8009144:	e000      	b.n	8009148 <LL_RCC_HSI48_IsReady+0x1a>
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <LL_RCC_LSE_Enable>:
{
 8009152:	b480      	push	{r7}
 8009154:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800915a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800915e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009162:	f043 0301 	orr.w	r3, r3, #1
 8009166:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800916a:	bf00      	nop
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <LL_RCC_LSE_Disable>:
{
 8009174:	b480      	push	{r7}
 8009176:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800917c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009180:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009184:	f023 0301 	bic.w	r3, r3, #1
 8009188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800918c:	bf00      	nop
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <LL_RCC_LSE_EnableBypass>:
{
 8009196:	b480      	push	{r7}
 8009198:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800919a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800919e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091a6:	f043 0304 	orr.w	r3, r3, #4
 80091aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80091ae:	bf00      	nop
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <LL_RCC_LSE_DisableBypass>:
{
 80091b8:	b480      	push	{r7}
 80091ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80091bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091c8:	f023 0304 	bic.w	r3, r3, #4
 80091cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80091d0:	bf00      	nop
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr

080091da <LL_RCC_LSE_IsReady>:
{
 80091da:	b480      	push	{r7}
 80091dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80091de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091e6:	f003 0302 	and.w	r3, r3, #2
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d101      	bne.n	80091f2 <LL_RCC_LSE_IsReady+0x18>
 80091ee:	2301      	movs	r3, #1
 80091f0:	e000      	b.n	80091f4 <LL_RCC_LSE_IsReady+0x1a>
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <LL_RCC_LSI1_Enable>:
{
 80091fe:	b480      	push	{r7}
 8009200:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009202:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009206:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800920a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800920e:	f043 0301 	orr.w	r3, r3, #1
 8009212:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009216:	bf00      	nop
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <LL_RCC_LSI1_Disable>:
{
 8009220:	b480      	push	{r7}
 8009222:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009228:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800922c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009230:	f023 0301 	bic.w	r3, r3, #1
 8009234:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009238:	bf00      	nop
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <LL_RCC_LSI1_IsReady>:
{
 8009242:	b480      	push	{r7}
 8009244:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8009246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800924a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b02      	cmp	r3, #2
 8009254:	d101      	bne.n	800925a <LL_RCC_LSI1_IsReady+0x18>
 8009256:	2301      	movs	r3, #1
 8009258:	e000      	b.n	800925c <LL_RCC_LSI1_IsReady+0x1a>
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <LL_RCC_LSI2_Enable>:
{
 8009266:	b480      	push	{r7}
 8009268:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800926a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800926e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009272:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009276:	f043 0304 	orr.w	r3, r3, #4
 800927a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800927e:	bf00      	nop
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <LL_RCC_LSI2_Disable>:
{
 8009288:	b480      	push	{r7}
 800928a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800928c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009294:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009298:	f023 0304 	bic.w	r3, r3, #4
 800929c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80092a0:	bf00      	nop
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <LL_RCC_LSI2_IsReady>:
{
 80092aa:	b480      	push	{r7}
 80092ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80092ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80092b6:	f003 0308 	and.w	r3, r3, #8
 80092ba:	2b08      	cmp	r3, #8
 80092bc:	d101      	bne.n	80092c2 <LL_RCC_LSI2_IsReady+0x18>
 80092be:	2301      	movs	r3, #1
 80092c0:	e000      	b.n	80092c4 <LL_RCC_LSI2_IsReady+0x1a>
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <LL_RCC_LSI2_SetTrimming>:
{
 80092ce:	b480      	push	{r7}
 80092d0:	b083      	sub	sp, #12
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80092d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80092de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	021b      	lsls	r3, r3, #8
 80092e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80092ea:	4313      	orrs	r3, r2
 80092ec:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <LL_RCC_MSI_Enable>:
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8009300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800930a:	f043 0301 	orr.w	r3, r3, #1
 800930e:	6013      	str	r3, [r2, #0]
}
 8009310:	bf00      	nop
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr

0800931a <LL_RCC_MSI_Disable>:
{
 800931a:	b480      	push	{r7}
 800931c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800931e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009328:	f023 0301 	bic.w	r3, r3, #1
 800932c:	6013      	str	r3, [r2, #0]
}
 800932e:	bf00      	nop
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <LL_RCC_MSI_IsReady>:
{
 8009338:	b480      	push	{r7}
 800933a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800933c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 0302 	and.w	r3, r3, #2
 8009346:	2b02      	cmp	r3, #2
 8009348:	d101      	bne.n	800934e <LL_RCC_MSI_IsReady+0x16>
 800934a:	2301      	movs	r3, #1
 800934c:	e000      	b.n	8009350 <LL_RCC_MSI_IsReady+0x18>
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <LL_RCC_MSI_DisablePLLMode>:
{
 800935a:	b480      	push	{r7}
 800935c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800935e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009368:	f023 0304 	bic.w	r3, r3, #4
 800936c:	6013      	str	r3, [r2, #0]
}
 800936e:	bf00      	nop
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <LL_RCC_MSI_SetRange>:
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8009380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800938a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	4313      	orrs	r3, r2
 8009392:	600b      	str	r3, [r1, #0]
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <LL_RCC_MSI_GetRange>:
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80093a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093b0:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2bb0      	cmp	r3, #176	@ 0xb0
 80093b6:	d901      	bls.n	80093bc <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80093b8:	23b0      	movs	r3, #176	@ 0xb0
 80093ba:	607b      	str	r3, [r7, #4]
  return msiRange;
 80093bc:	687b      	ldr	r3, [r7, #4]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	370c      	adds	r7, #12
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr

080093ca <LL_RCC_MSI_SetCalibTrimming>:
{
 80093ca:	b480      	push	{r7}
 80093cc:	b083      	sub	sp, #12
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80093d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	021b      	lsls	r3, r3, #8
 80093e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093e4:	4313      	orrs	r3, r2
 80093e6:	604b      	str	r3, [r1, #4]
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <LL_RCC_SetSysClkSource>:
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80093fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	f023 0203 	bic.w	r2, r3, #3
 8009406:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4313      	orrs	r3, r2
 800940e:	608b      	str	r3, [r1, #8]
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <LL_RCC_GetSysClkSource>:
{
 800941c:	b480      	push	{r7}
 800941e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009420:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	f003 030c 	and.w	r3, r3, #12
}
 800942a:	4618      	mov	r0, r3
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <LL_RCC_SetAHBPrescaler>:
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800943c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009446:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4313      	orrs	r3, r2
 800944e:	608b      	str	r3, [r1, #8]
}
 8009450:	bf00      	nop
 8009452:	370c      	adds	r7, #12
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <LL_C2_RCC_SetAHBPrescaler>:
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8009464:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009468:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800946c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009470:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4313      	orrs	r3, r2
 8009478:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <LL_RCC_SetAHB4Prescaler>:
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8009490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009494:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009498:	f023 020f 	bic.w	r2, r3, #15
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	091b      	lsrs	r3, r3, #4
 80094a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094a4:	4313      	orrs	r3, r2
 80094a6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80094aa:	bf00      	nop
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <LL_RCC_SetAPB1Prescaler>:
{
 80094b6:	b480      	push	{r7}
 80094b8:	b083      	sub	sp, #12
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80094be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80094c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	608b      	str	r3, [r1, #8]
}
 80094d2:	bf00      	nop
 80094d4:	370c      	adds	r7, #12
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <LL_RCC_SetAPB2Prescaler>:
{
 80094de:	b480      	push	{r7}
 80094e0:	b083      	sub	sp, #12
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80094e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80094f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	608b      	str	r3, [r1, #8]
}
 80094fa:	bf00      	nop
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <LL_RCC_GetAHBPrescaler>:
{
 8009506:	b480      	push	{r7}
 8009508:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800950a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009514:	4618      	mov	r0, r3
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr

0800951e <LL_RCC_GetAHB4Prescaler>:
{
 800951e:	b480      	push	{r7}
 8009520:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8009522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009526:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800952a:	011b      	lsls	r3, r3, #4
 800952c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009530:	4618      	mov	r0, r3
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr

0800953a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800953a:	b480      	push	{r7}
 800953c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800953e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009548:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800954c:	6013      	str	r3, [r2, #0]
}
 800954e:	bf00      	nop
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8009558:	b480      	push	{r7}
 800955a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800955c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009566:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800956a:	6013      	str	r3, [r2, #0]
}
 800956c:	bf00      	nop
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr

08009576 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8009576:	b480      	push	{r7}
 8009578:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800957a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009584:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009588:	d101      	bne.n	800958e <LL_RCC_PLL_IsReady+0x18>
 800958a:	2301      	movs	r3, #1
 800958c:	e000      	b.n	8009590 <LL_RCC_PLL_IsReady+0x1a>
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800959a:	b480      	push	{r7}
 800959c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800959e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	0a1b      	lsrs	r3, r3, #8
 80095a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr

080095b4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80095b4:	b480      	push	{r7}
 80095b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80095b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80095cc:	b480      	push	{r7}
 80095ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80095d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80095da:	4618      	mov	r0, r3
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <LL_RCC_PLLSAI1_IsReady>:
  * @brief  Check if PLLSAI1 Ready
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
 80095e4:	b480      	push	{r7}
 80095e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80095e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095f6:	d101      	bne.n	80095fc <LL_RCC_PLLSAI1_IsReady+0x18>
 80095f8:	2301      	movs	r3, #1
 80095fa:	e000      	b.n	80095fe <LL_RCC_PLLSAI1_IsReady+0x1a>
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009608:	b480      	push	{r7}
 800960a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800960c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f003 0303 	and.w	r3, r3, #3
}
 8009616:	4618      	mov	r0, r3
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8009620:	b480      	push	{r7}
 8009622:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8009624:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800962e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009632:	d101      	bne.n	8009638 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8009634:	2301      	movs	r3, #1
 8009636:	e000      	b.n	800963a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8009644:	b480      	push	{r7}
 8009646:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8009648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800964c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009654:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009658:	d101      	bne.n	800965e <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800965a:	2301      	movs	r3, #1
 800965c:	e000      	b.n	8009660 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr

0800966a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800966a:	b480      	push	{r7}
 800966c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800966e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009672:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009676:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800967a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800967e:	d101      	bne.n	8009684 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8009680:	2301      	movs	r3, #1
 8009682:	e000      	b.n	8009686 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8009690:	b480      	push	{r7}
 8009692:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8009694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800969e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096a2:	d101      	bne.n	80096a8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80096a4:	2301      	movs	r3, #1
 80096a6:	e000      	b.n	80096aa <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80096b4:	b480      	push	{r7}
 80096b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80096b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096c6:	d101      	bne.n	80096cc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80096c8:	2301      	movs	r3, #1
 80096ca:	e000      	b.n	80096ce <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <HAL_RCC_DeInit>:
  *           - Peripheral clocks
  *           - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80096de:	f7fa fa41 	bl	8003b64 <HAL_GetTick>
 80096e2:	6078      	str	r0, [r7, #4]

  /* MSI PLL OFF */
  LL_RCC_MSI_DisablePLLMode();
 80096e4:	f7ff fe39 	bl	800935a <LL_RCC_MSI_DisablePLLMode>

  /* Set MSION bit */
  LL_RCC_MSI_Enable();
 80096e8:	f7ff fe08 	bl	80092fc <LL_RCC_MSI_Enable>

  /* Wait till MSI is ready */
  while (LL_RCC_MSI_IsReady() == 0U)
 80096ec:	e008      	b.n	8009700 <HAL_RCC_DeInit+0x28>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80096ee:	f7fa fa39 	bl	8003b64 <HAL_GetTick>
 80096f2:	4602      	mov	r2, r0
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	1ad3      	subs	r3, r2, r3
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d901      	bls.n	8009700 <HAL_RCC_DeInit+0x28>
    {
      return HAL_TIMEOUT;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e078      	b.n	80097f2 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_MSI_IsReady() == 0U)
 8009700:	f7ff fe1a 	bl	8009338 <LL_RCC_MSI_IsReady>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d0f1      	beq.n	80096ee <HAL_RCC_DeInit+0x16>
    }
  }

  /* Set MSIRANGE default value */
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 800970a:	2060      	movs	r0, #96	@ 0x60
 800970c:	f7ff fe34 	bl	8009378 <LL_RCC_MSI_SetRange>

  /* Set MSITRIM bits to the reset value*/
  LL_RCC_MSI_SetCalibTrimming(0);
 8009710:	2000      	movs	r0, #0
 8009712:	f7ff fe5a 	bl	80093ca <LL_RCC_MSI_SetCalibTrimming>

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x40U);
 8009716:	2040      	movs	r0, #64	@ 0x40
 8009718:	f7ff fcd2 	bl	80090c0 <LL_RCC_HSI_SetCalibTrimming>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800971c:	f7fa fa22 	bl	8003b64 <HAL_GetTick>
 8009720:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8009722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009726:	2200      	movs	r2, #0
 8009728:	609a      	str	r2, [r3, #8]

  /* Wait till MSI is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 800972a:	e00a      	b.n	8009742 <HAL_RCC_DeInit+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800972c:	f7fa fa1a 	bl	8003b64 <HAL_GetTick>
 8009730:	4602      	mov	r2, r0
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	1ad3      	subs	r3, r2, r3
 8009736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800973a:	4293      	cmp	r3, r2
 800973c:	d901      	bls.n	8009742 <HAL_RCC_DeInit+0x6a>
    {
      return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e057      	b.n	80097f2 <HAL_RCC_DeInit+0x11a>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8009742:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f003 030c 	and.w	r3, r3, #12
 800974c:	2b00      	cmp	r3, #0
 800974e:	d1ed      	bne.n	800972c <HAL_RCC_DeInit+0x54>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */
#if defined(SAI1)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON |
 8009750:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800975a:	4b28      	ldr	r3, [pc, #160]	@ (80097fc <HAL_RCC_DeInit+0x124>)
 800975c:	4013      	ands	r3, r2
 800975e:	600b      	str	r3, [r1, #0]
#else
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON);
#endif /* SAI1 */

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009760:	f7fa fa00 	bl	8003b64 <HAL_GetTick>
 8009764:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLL_IsReady() != 0U)
 8009766:	e008      	b.n	800977a <HAL_RCC_DeInit+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009768:	f7fa f9fc 	bl	8003b64 <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	2b02      	cmp	r3, #2
 8009774:	d901      	bls.n	800977a <HAL_RCC_DeInit+0xa2>
    {
      return HAL_TIMEOUT;
 8009776:	2303      	movs	r3, #3
 8009778:	e03b      	b.n	80097f2 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLL_IsReady() != 0U)
 800977a:	f7ff fefc 	bl	8009576 <LL_RCC_PLL_IsReady>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d1f1      	bne.n	8009768 <HAL_RCC_DeInit+0x90>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLN_0);
 8009784:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009788:	4a1d      	ldr	r2, [pc, #116]	@ (8009800 <HAL_RCC_DeInit+0x128>)
 800978a:	60da      	str	r2, [r3, #12]

#if defined(SAI1)
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800978c:	f7fa f9ea 	bl	8003b64 <HAL_GetTick>
 8009790:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009792:	e008      	b.n	80097a6 <HAL_RCC_DeInit+0xce>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009794:	f7fa f9e6 	bl	8003b64 <HAL_GetTick>
 8009798:	4602      	mov	r2, r0
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	2b02      	cmp	r3, #2
 80097a0:	d901      	bls.n	80097a6 <HAL_RCC_DeInit+0xce>
    {
      return HAL_TIMEOUT;
 80097a2:	2303      	movs	r3, #3
 80097a4:	e025      	b.n	80097f2 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80097a6:	f7ff ff1d 	bl	80095e4 <LL_RCC_PLLSAI1_IsReady>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1f1      	bne.n	8009794 <HAL_RCC_DeInit+0xbc>
    }
  }
  /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */
  WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 |
 80097b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097b4:	4a12      	ldr	r2, [pc, #72]	@ (8009800 <HAL_RCC_DeInit+0x128>)
 80097b6:	611a      	str	r2, [r3, #16]
            RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0);
#endif /* SAI1 */

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 80097b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097bc:	2200      	movs	r2, #0
 80097be:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 80097c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097c4:	f04f 32ff 	mov.w	r2, #4294967295
 80097c8:	621a      	str	r2, [r3, #32]

  /* EXTCFGR reset*/
  LL_RCC_WriteReg(EXTCFGR, 0x00030000U);
 80097ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097ce:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80097d2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 80097d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009804 <HAL_RCC_DeInit+0x12c>)
 80097d8:	4a0b      	ldr	r2, [pc, #44]	@ (8009808 <HAL_RCC_DeInit+0x130>)
 80097da:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80097dc:	4b0b      	ldr	r3, [pc, #44]	@ (800980c <HAL_RCC_DeInit+0x134>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4618      	mov	r0, r3
 80097e2:	f7fa f971 	bl	8003ac8 <HAL_InitTick>
 80097e6:	4603      	mov	r3, r0
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d001      	beq.n	80097f0 <HAL_RCC_DeInit+0x118>
  {
    return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e000      	b.n	80097f2 <HAL_RCC_DeInit+0x11a>
  }
  else
  {
    return HAL_OK;
 80097f0:	2300      	movs	r3, #0
  }
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3708      	adds	r7, #8
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	faeef4ff 	.word	0xfaeef4ff
 8009800:	22040100 	.word	0x22040100
 8009804:	20000018 	.word	0x20000018
 8009808:	003d0900 	.word	0x003d0900
 800980c:	20000028 	.word	0x20000028

08009810 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009810:	b590      	push	{r4, r7, lr}
 8009812:	b08d      	sub	sp, #52	@ 0x34
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d101      	bne.n	8009822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	e363      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 0320 	and.w	r3, r3, #32
 800982a:	2b00      	cmp	r3, #0
 800982c:	f000 808d 	beq.w	800994a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009830:	f7ff fdf4 	bl	800941c <LL_RCC_GetSysClkSource>
 8009834:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009836:	f7ff fee7 	bl	8009608 <LL_RCC_PLL_GetMainSource>
 800983a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800983c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800983e:	2b00      	cmp	r3, #0
 8009840:	d005      	beq.n	800984e <HAL_RCC_OscConfig+0x3e>
 8009842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009844:	2b0c      	cmp	r3, #12
 8009846:	d147      	bne.n	80098d8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8009848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984a:	2b01      	cmp	r3, #1
 800984c:	d144      	bne.n	80098d8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	69db      	ldr	r3, [r3, #28]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d101      	bne.n	800985a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e347      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800985e:	f7ff fd9f 	bl	80093a0 <LL_RCC_MSI_GetRange>
 8009862:	4603      	mov	r3, r0
 8009864:	429c      	cmp	r4, r3
 8009866:	d914      	bls.n	8009892 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800986c:	4618      	mov	r0, r3
 800986e:	f000 fd03 	bl	800a278 <RCC_SetFlashLatencyFromMSIRange>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e336      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009880:	4618      	mov	r0, r3
 8009882:	f7ff fd79 	bl	8009378 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6a1b      	ldr	r3, [r3, #32]
 800988a:	4618      	mov	r0, r3
 800988c:	f7ff fd9d 	bl	80093ca <LL_RCC_MSI_SetCalibTrimming>
 8009890:	e013      	b.n	80098ba <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff fd6e 	bl	8009378 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6a1b      	ldr	r3, [r3, #32]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff fd92 	bl	80093ca <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098aa:	4618      	mov	r0, r3
 80098ac:	f000 fce4 	bl	800a278 <RCC_SetFlashLatencyFromMSIRange>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d001      	beq.n	80098ba <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e317      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80098ba:	f000 fcc9 	bl	800a250 <HAL_RCC_GetHCLKFreq>
 80098be:	4603      	mov	r3, r0
 80098c0:	4aa4      	ldr	r2, [pc, #656]	@ (8009b54 <HAL_RCC_OscConfig+0x344>)
 80098c2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80098c4:	4ba4      	ldr	r3, [pc, #656]	@ (8009b58 <HAL_RCC_OscConfig+0x348>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fa f8fd 	bl	8003ac8 <HAL_InitTick>
 80098ce:	4603      	mov	r3, r0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d039      	beq.n	8009948 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	e308      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	69db      	ldr	r3, [r3, #28]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d01e      	beq.n	800991e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80098e0:	f7ff fd0c 	bl	80092fc <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80098e4:	f7fa f93e 	bl	8003b64 <HAL_GetTick>
 80098e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80098ea:	e008      	b.n	80098fe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80098ec:	f7fa f93a 	bl	8003b64 <HAL_GetTick>
 80098f0:	4602      	mov	r2, r0
 80098f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f4:	1ad3      	subs	r3, r2, r3
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d901      	bls.n	80098fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80098fa:	2303      	movs	r3, #3
 80098fc:	e2f5      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80098fe:	f7ff fd1b 	bl	8009338 <LL_RCC_MSI_IsReady>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d0f1      	beq.n	80098ec <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800990c:	4618      	mov	r0, r3
 800990e:	f7ff fd33 	bl	8009378 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	4618      	mov	r0, r3
 8009918:	f7ff fd57 	bl	80093ca <LL_RCC_MSI_SetCalibTrimming>
 800991c:	e015      	b.n	800994a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800991e:	f7ff fcfc 	bl	800931a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009922:	f7fa f91f 	bl	8003b64 <HAL_GetTick>
 8009926:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8009928:	e008      	b.n	800993c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800992a:	f7fa f91b 	bl	8003b64 <HAL_GetTick>
 800992e:	4602      	mov	r2, r0
 8009930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	2b02      	cmp	r3, #2
 8009936:	d901      	bls.n	800993c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e2d6      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800993c:	f7ff fcfc 	bl	8009338 <LL_RCC_MSI_IsReady>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1f1      	bne.n	800992a <HAL_RCC_OscConfig+0x11a>
 8009946:	e000      	b.n	800994a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009948:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f003 0301 	and.w	r3, r3, #1
 8009952:	2b00      	cmp	r3, #0
 8009954:	d047      	beq.n	80099e6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009956:	f7ff fd61 	bl	800941c <LL_RCC_GetSysClkSource>
 800995a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800995c:	f7ff fe54 	bl	8009608 <LL_RCC_PLL_GetMainSource>
 8009960:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009962:	6a3b      	ldr	r3, [r7, #32]
 8009964:	2b08      	cmp	r3, #8
 8009966:	d005      	beq.n	8009974 <HAL_RCC_OscConfig+0x164>
 8009968:	6a3b      	ldr	r3, [r7, #32]
 800996a:	2b0c      	cmp	r3, #12
 800996c:	d108      	bne.n	8009980 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	2b03      	cmp	r3, #3
 8009972:	d105      	bne.n	8009980 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d134      	bne.n	80099e6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800997c:	2301      	movs	r3, #1
 800997e:	e2b4      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009988:	d102      	bne.n	8009990 <HAL_RCC_OscConfig+0x180>
 800998a:	f7ff fb39 	bl	8009000 <LL_RCC_HSE_Enable>
 800998e:	e001      	b.n	8009994 <HAL_RCC_OscConfig+0x184>
 8009990:	f7ff fb45 	bl	800901e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d012      	beq.n	80099c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800999c:	f7fa f8e2 	bl	8003b64 <HAL_GetTick>
 80099a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80099a2:	e008      	b.n	80099b6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099a4:	f7fa f8de 	bl	8003b64 <HAL_GetTick>
 80099a8:	4602      	mov	r2, r0
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	1ad3      	subs	r3, r2, r3
 80099ae:	2b64      	cmp	r3, #100	@ 0x64
 80099b0:	d901      	bls.n	80099b6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80099b2:	2303      	movs	r3, #3
 80099b4:	e299      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80099b6:	f7ff fb41 	bl	800903c <LL_RCC_HSE_IsReady>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d0f1      	beq.n	80099a4 <HAL_RCC_OscConfig+0x194>
 80099c0:	e011      	b.n	80099e6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099c2:	f7fa f8cf 	bl	8003b64 <HAL_GetTick>
 80099c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80099c8:	e008      	b.n	80099dc <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099ca:	f7fa f8cb 	bl	8003b64 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	2b64      	cmp	r3, #100	@ 0x64
 80099d6:	d901      	bls.n	80099dc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e286      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80099dc:	f7ff fb2e 	bl	800903c <LL_RCC_HSE_IsReady>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1f1      	bne.n	80099ca <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0302 	and.w	r3, r3, #2
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d04c      	beq.n	8009a8c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099f2:	f7ff fd13 	bl	800941c <LL_RCC_GetSysClkSource>
 80099f6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099f8:	f7ff fe06 	bl	8009608 <LL_RCC_PLL_GetMainSource>
 80099fc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	2b04      	cmp	r3, #4
 8009a02:	d005      	beq.n	8009a10 <HAL_RCC_OscConfig+0x200>
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	2b0c      	cmp	r3, #12
 8009a08:	d10e      	bne.n	8009a28 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d10b      	bne.n	8009a28 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d101      	bne.n	8009a1c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e266      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7ff fb4d 	bl	80090c0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009a26:	e031      	b.n	8009a8c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d019      	beq.n	8009a64 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009a30:	f7ff fb16 	bl	8009060 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a34:	f7fa f896 	bl	8003b64 <HAL_GetTick>
 8009a38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009a3a:	e008      	b.n	8009a4e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a3c:	f7fa f892 	bl	8003b64 <HAL_GetTick>
 8009a40:	4602      	mov	r2, r0
 8009a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d901      	bls.n	8009a4e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009a4a:	2303      	movs	r3, #3
 8009a4c:	e24d      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8009a4e:	f7ff fb25 	bl	800909c <LL_RCC_HSI_IsReady>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0f1      	beq.n	8009a3c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f7ff fb2f 	bl	80090c0 <LL_RCC_HSI_SetCalibTrimming>
 8009a62:	e013      	b.n	8009a8c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a64:	f7ff fb0b 	bl	800907e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a68:	f7fa f87c 	bl	8003b64 <HAL_GetTick>
 8009a6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009a6e:	e008      	b.n	8009a82 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a70:	f7fa f878 	bl	8003b64 <HAL_GetTick>
 8009a74:	4602      	mov	r2, r0
 8009a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a78:	1ad3      	subs	r3, r2, r3
 8009a7a:	2b02      	cmp	r3, #2
 8009a7c:	d901      	bls.n	8009a82 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e233      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009a82:	f7ff fb0b 	bl	800909c <LL_RCC_HSI_IsReady>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1f1      	bne.n	8009a70 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f003 0308 	and.w	r3, r3, #8
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d106      	bne.n	8009aa6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 80a3 	beq.w	8009bec <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d076      	beq.n	8009b9c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f003 0310 	and.w	r3, r3, #16
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d046      	beq.n	8009b48 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8009aba:	f7ff fbc2 	bl	8009242 <LL_RCC_LSI1_IsReady>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d113      	bne.n	8009aec <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8009ac4:	f7ff fb9b 	bl	80091fe <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009ac8:	f7fa f84c 	bl	8003b64 <HAL_GetTick>
 8009acc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009ace:	e008      	b.n	8009ae2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009ad0:	f7fa f848 	bl	8003b64 <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	2b02      	cmp	r3, #2
 8009adc:	d901      	bls.n	8009ae2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8009ade:	2303      	movs	r3, #3
 8009ae0:	e203      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009ae2:	f7ff fbae 	bl	8009242 <LL_RCC_LSI1_IsReady>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0f1      	beq.n	8009ad0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8009aec:	f7ff fbbb 	bl	8009266 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009af0:	f7fa f838 	bl	8003b64 <HAL_GetTick>
 8009af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009af6:	e008      	b.n	8009b0a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009af8:	f7fa f834 	bl	8003b64 <HAL_GetTick>
 8009afc:	4602      	mov	r2, r0
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	2b03      	cmp	r3, #3
 8009b04:	d901      	bls.n	8009b0a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8009b06:	2303      	movs	r3, #3
 8009b08:	e1ef      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009b0a:	f7ff fbce 	bl	80092aa <LL_RCC_LSI2_IsReady>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d0f1      	beq.n	8009af8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7ff fbd8 	bl	80092ce <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8009b1e:	f7ff fb7f 	bl	8009220 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b22:	f7fa f81f 	bl	8003b64 <HAL_GetTick>
 8009b26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009b28:	e008      	b.n	8009b3c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009b2a:	f7fa f81b 	bl	8003b64 <HAL_GetTick>
 8009b2e:	4602      	mov	r2, r0
 8009b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b32:	1ad3      	subs	r3, r2, r3
 8009b34:	2b02      	cmp	r3, #2
 8009b36:	d901      	bls.n	8009b3c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	e1d6      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009b3c:	f7ff fb81 	bl	8009242 <LL_RCC_LSI1_IsReady>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1f1      	bne.n	8009b2a <HAL_RCC_OscConfig+0x31a>
 8009b46:	e051      	b.n	8009bec <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8009b48:	f7ff fb59 	bl	80091fe <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b4c:	f7fa f80a 	bl	8003b64 <HAL_GetTick>
 8009b50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009b52:	e00c      	b.n	8009b6e <HAL_RCC_OscConfig+0x35e>
 8009b54:	20000018 	.word	0x20000018
 8009b58:	20000028 	.word	0x20000028
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009b5c:	f7fa f802 	bl	8003b64 <HAL_GetTick>
 8009b60:	4602      	mov	r2, r0
 8009b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	d901      	bls.n	8009b6e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	e1bd      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009b6e:	f7ff fb68 	bl	8009242 <LL_RCC_LSI1_IsReady>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d0f1      	beq.n	8009b5c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8009b78:	f7ff fb86 	bl	8009288 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009b7c:	e008      	b.n	8009b90 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009b7e:	f7f9 fff1 	bl	8003b64 <HAL_GetTick>
 8009b82:	4602      	mov	r2, r0
 8009b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b86:	1ad3      	subs	r3, r2, r3
 8009b88:	2b03      	cmp	r3, #3
 8009b8a:	d901      	bls.n	8009b90 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e1ac      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009b90:	f7ff fb8b 	bl	80092aa <LL_RCC_LSI2_IsReady>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d1f1      	bne.n	8009b7e <HAL_RCC_OscConfig+0x36e>
 8009b9a:	e027      	b.n	8009bec <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8009b9c:	f7ff fb74 	bl	8009288 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ba0:	f7f9 ffe0 	bl	8003b64 <HAL_GetTick>
 8009ba4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009ba6:	e008      	b.n	8009bba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009ba8:	f7f9 ffdc 	bl	8003b64 <HAL_GetTick>
 8009bac:	4602      	mov	r2, r0
 8009bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb0:	1ad3      	subs	r3, r2, r3
 8009bb2:	2b03      	cmp	r3, #3
 8009bb4:	d901      	bls.n	8009bba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009bb6:	2303      	movs	r3, #3
 8009bb8:	e197      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009bba:	f7ff fb76 	bl	80092aa <LL_RCC_LSI2_IsReady>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1f1      	bne.n	8009ba8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8009bc4:	f7ff fb2c 	bl	8009220 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bc8:	f7f9 ffcc 	bl	8003b64 <HAL_GetTick>
 8009bcc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009bce:	e008      	b.n	8009be2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009bd0:	f7f9 ffc8 	bl	8003b64 <HAL_GetTick>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	1ad3      	subs	r3, r2, r3
 8009bda:	2b02      	cmp	r3, #2
 8009bdc:	d901      	bls.n	8009be2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8009bde:	2303      	movs	r3, #3
 8009be0:	e183      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009be2:	f7ff fb2e 	bl	8009242 <LL_RCC_LSI1_IsReady>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d1f1      	bne.n	8009bd0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f003 0304 	and.w	r3, r3, #4
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d05b      	beq.n	8009cb0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009bf8:	4ba7      	ldr	r3, [pc, #668]	@ (8009e98 <HAL_RCC_OscConfig+0x688>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d114      	bne.n	8009c2e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009c04:	f7ff f96a 	bl	8008edc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c08:	f7f9 ffac 	bl	8003b64 <HAL_GetTick>
 8009c0c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c0e:	e008      	b.n	8009c22 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c10:	f7f9 ffa8 	bl	8003b64 <HAL_GetTick>
 8009c14:	4602      	mov	r2, r0
 8009c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c18:	1ad3      	subs	r3, r2, r3
 8009c1a:	2b02      	cmp	r3, #2
 8009c1c:	d901      	bls.n	8009c22 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e163      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c22:	4b9d      	ldr	r3, [pc, #628]	@ (8009e98 <HAL_RCC_OscConfig+0x688>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d0f0      	beq.n	8009c10 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d102      	bne.n	8009c3c <HAL_RCC_OscConfig+0x42c>
 8009c36:	f7ff fa8c 	bl	8009152 <LL_RCC_LSE_Enable>
 8009c3a:	e00c      	b.n	8009c56 <HAL_RCC_OscConfig+0x446>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	2b05      	cmp	r3, #5
 8009c42:	d104      	bne.n	8009c4e <HAL_RCC_OscConfig+0x43e>
 8009c44:	f7ff faa7 	bl	8009196 <LL_RCC_LSE_EnableBypass>
 8009c48:	f7ff fa83 	bl	8009152 <LL_RCC_LSE_Enable>
 8009c4c:	e003      	b.n	8009c56 <HAL_RCC_OscConfig+0x446>
 8009c4e:	f7ff fa91 	bl	8009174 <LL_RCC_LSE_Disable>
 8009c52:	f7ff fab1 	bl	80091b8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d014      	beq.n	8009c88 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c5e:	f7f9 ff81 	bl	8003b64 <HAL_GetTick>
 8009c62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009c64:	e00a      	b.n	8009c7c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c66:	f7f9 ff7d 	bl	8003b64 <HAL_GetTick>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d901      	bls.n	8009c7c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8009c78:	2303      	movs	r3, #3
 8009c7a:	e136      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009c7c:	f7ff faad 	bl	80091da <LL_RCC_LSE_IsReady>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0ef      	beq.n	8009c66 <HAL_RCC_OscConfig+0x456>
 8009c86:	e013      	b.n	8009cb0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c88:	f7f9 ff6c 	bl	8003b64 <HAL_GetTick>
 8009c8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8009c8e:	e00a      	b.n	8009ca6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c90:	f7f9 ff68 	bl	8003b64 <HAL_GetTick>
 8009c94:	4602      	mov	r2, r0
 8009c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c98:	1ad3      	subs	r3, r2, r3
 8009c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d901      	bls.n	8009ca6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8009ca2:	2303      	movs	r3, #3
 8009ca4:	e121      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8009ca6:	f7ff fa98 	bl	80091da <LL_RCC_LSE_IsReady>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1ef      	bne.n	8009c90 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d02c      	beq.n	8009d16 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d014      	beq.n	8009cee <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009cc4:	f7ff fa11 	bl	80090ea <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cc8:	f7f9 ff4c 	bl	8003b64 <HAL_GetTick>
 8009ccc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009cce:	e008      	b.n	8009ce2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009cd0:	f7f9 ff48 	bl	8003b64 <HAL_GetTick>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd8:	1ad3      	subs	r3, r2, r3
 8009cda:	2b02      	cmp	r3, #2
 8009cdc:	d901      	bls.n	8009ce2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8009cde:	2303      	movs	r3, #3
 8009ce0:	e103      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009ce2:	f7ff fa24 	bl	800912e <LL_RCC_HSI48_IsReady>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d0f1      	beq.n	8009cd0 <HAL_RCC_OscConfig+0x4c0>
 8009cec:	e013      	b.n	8009d16 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009cee:	f7ff fa0d 	bl	800910c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cf2:	f7f9 ff37 	bl	8003b64 <HAL_GetTick>
 8009cf6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009cf8:	e008      	b.n	8009d0c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009cfa:	f7f9 ff33 	bl	8003b64 <HAL_GetTick>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d02:	1ad3      	subs	r3, r2, r3
 8009d04:	2b02      	cmp	r3, #2
 8009d06:	d901      	bls.n	8009d0c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	e0ee      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009d0c:	f7ff fa0f 	bl	800912e <LL_RCC_HSI48_IsReady>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d1f1      	bne.n	8009cfa <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 80e4 	beq.w	8009ee8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d20:	f7ff fb7c 	bl	800941c <LL_RCC_GetSysClkSource>
 8009d24:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8009d26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	f040 80b4 	bne.w	8009ea0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f003 0203 	and.w	r2, r3, #3
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d123      	bne.n	8009d8e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d11c      	bne.n	8009d8e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	0a1b      	lsrs	r3, r3, #8
 8009d58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d114      	bne.n	8009d8e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d10d      	bne.n	8009d8e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d106      	bne.n	8009d8e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d05d      	beq.n	8009e4a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	2b0c      	cmp	r3, #12
 8009d92:	d058      	beq.n	8009e46 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d001      	beq.n	8009da6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	e0a1      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009da6:	f7ff fbd7 	bl	8009558 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009daa:	f7f9 fedb 	bl	8003b64 <HAL_GetTick>
 8009dae:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009db0:	e008      	b.n	8009dc4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009db2:	f7f9 fed7 	bl	8003b64 <HAL_GetTick>
 8009db6:	4602      	mov	r2, r0
 8009db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dba:	1ad3      	subs	r3, r2, r3
 8009dbc:	2b02      	cmp	r3, #2
 8009dbe:	d901      	bls.n	8009dc4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	e092      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1ef      	bne.n	8009db2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dd6:	68da      	ldr	r2, [r3, #12]
 8009dd8:	4b30      	ldr	r3, [pc, #192]	@ (8009e9c <HAL_RCC_OscConfig+0x68c>)
 8009dda:	4013      	ands	r3, r2
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009de4:	4311      	orrs	r1, r2
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009dea:	0212      	lsls	r2, r2, #8
 8009dec:	4311      	orrs	r1, r2
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009df2:	4311      	orrs	r1, r2
 8009df4:	687a      	ldr	r2, [r7, #4]
 8009df6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009df8:	4311      	orrs	r1, r2
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009dfe:	430a      	orrs	r2, r1
 8009e00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e04:	4313      	orrs	r3, r2
 8009e06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009e08:	f7ff fb97 	bl	800953a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009e1c:	f7f9 fea2 	bl	8003b64 <HAL_GetTick>
 8009e20:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e22:	e008      	b.n	8009e36 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e24:	f7f9 fe9e 	bl	8003b64 <HAL_GetTick>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d901      	bls.n	8009e36 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e059      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0ef      	beq.n	8009e24 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009e44:	e050      	b.n	8009ee8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	e04f      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d147      	bne.n	8009ee8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009e58:	f7ff fb6f 	bl	800953a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009e5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009e6c:	f7f9 fe7a 	bl	8003b64 <HAL_GetTick>
 8009e70:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e72:	e008      	b.n	8009e86 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e74:	f7f9 fe76 	bl	8003b64 <HAL_GetTick>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7c:	1ad3      	subs	r3, r2, r3
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d901      	bls.n	8009e86 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e031      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0ef      	beq.n	8009e74 <HAL_RCC_OscConfig+0x664>
 8009e94:	e028      	b.n	8009ee8 <HAL_RCC_OscConfig+0x6d8>
 8009e96:	bf00      	nop
 8009e98:	58000400 	.word	0x58000400
 8009e9c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	2b0c      	cmp	r3, #12
 8009ea4:	d01e      	beq.n	8009ee4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ea6:	f7ff fb57 	bl	8009558 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eaa:	f7f9 fe5b 	bl	8003b64 <HAL_GetTick>
 8009eae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009eb0:	e008      	b.n	8009ec4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009eb2:	f7f9 fe57 	bl	8003b64 <HAL_GetTick>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eba:	1ad3      	subs	r3, r2, r3
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	d901      	bls.n	8009ec4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	e012      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1ef      	bne.n	8009eb2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8009ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ed6:	68da      	ldr	r2, [r3, #12]
 8009ed8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009edc:	4b05      	ldr	r3, [pc, #20]	@ (8009ef4 <HAL_RCC_OscConfig+0x6e4>)
 8009ede:	4013      	ands	r3, r2
 8009ee0:	60cb      	str	r3, [r1, #12]
 8009ee2:	e001      	b.n	8009ee8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e000      	b.n	8009eea <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3734      	adds	r7, #52	@ 0x34
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd90      	pop	{r4, r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	eefefffc 	.word	0xeefefffc

08009ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d101      	bne.n	8009f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009f08:	2301      	movs	r3, #1
 8009f0a:	e12d      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009f0c:	4b98      	ldr	r3, [pc, #608]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f003 0307 	and.w	r3, r3, #7
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d91b      	bls.n	8009f52 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f1a:	4b95      	ldr	r3, [pc, #596]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f023 0207 	bic.w	r2, r3, #7
 8009f22:	4993      	ldr	r1, [pc, #588]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f2a:	f7f9 fe1b 	bl	8003b64 <HAL_GetTick>
 8009f2e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f30:	e008      	b.n	8009f44 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009f32:	f7f9 fe17 	bl	8003b64 <HAL_GetTick>
 8009f36:	4602      	mov	r2, r0
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	1ad3      	subs	r3, r2, r3
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d901      	bls.n	8009f44 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e111      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f44:	4b8a      	ldr	r3, [pc, #552]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f003 0307 	and.w	r3, r3, #7
 8009f4c:	683a      	ldr	r2, [r7, #0]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d1ef      	bne.n	8009f32 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f003 0302 	and.w	r3, r3, #2
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d016      	beq.n	8009f8c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	4618      	mov	r0, r3
 8009f64:	f7ff fa66 	bl	8009434 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009f68:	f7f9 fdfc 	bl	8003b64 <HAL_GetTick>
 8009f6c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009f6e:	e008      	b.n	8009f82 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009f70:	f7f9 fdf8 	bl	8003b64 <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d901      	bls.n	8009f82 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	e0f2      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009f82:	f7ff fb4d 	bl	8009620 <LL_RCC_IsActiveFlag_HPRE>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d0f1      	beq.n	8009f70 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0320 	and.w	r3, r3, #32
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d016      	beq.n	8009fc6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	695b      	ldr	r3, [r3, #20]
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7ff fa5d 	bl	800945c <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009fa2:	f7f9 fddf 	bl	8003b64 <HAL_GetTick>
 8009fa6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009fa8:	e008      	b.n	8009fbc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009faa:	f7f9 fddb 	bl	8003b64 <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d901      	bls.n	8009fbc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e0d5      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009fbc:	f7ff fb42 	bl	8009644 <LL_RCC_IsActiveFlag_C2HPRE>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d0f1      	beq.n	8009faa <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d016      	beq.n	800a000 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	699b      	ldr	r3, [r3, #24]
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7ff fa56 	bl	8009488 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009fdc:	f7f9 fdc2 	bl	8003b64 <HAL_GetTick>
 8009fe0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009fe2:	e008      	b.n	8009ff6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009fe4:	f7f9 fdbe 	bl	8003b64 <HAL_GetTick>
 8009fe8:	4602      	mov	r2, r0
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	1ad3      	subs	r3, r2, r3
 8009fee:	2b02      	cmp	r3, #2
 8009ff0:	d901      	bls.n	8009ff6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8009ff2:	2303      	movs	r3, #3
 8009ff4:	e0b8      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009ff6:	f7ff fb38 	bl	800966a <LL_RCC_IsActiveFlag_SHDHPRE>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d0f1      	beq.n	8009fe4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 0304 	and.w	r3, r3, #4
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d016      	beq.n	800a03a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	4618      	mov	r0, r3
 800a012:	f7ff fa50 	bl	80094b6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a016:	f7f9 fda5 	bl	8003b64 <HAL_GetTick>
 800a01a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a01c:	e008      	b.n	800a030 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a01e:	f7f9 fda1 	bl	8003b64 <HAL_GetTick>
 800a022:	4602      	mov	r2, r0
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d901      	bls.n	800a030 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800a02c:	2303      	movs	r3, #3
 800a02e:	e09b      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a030:	f7ff fb2e 	bl	8009690 <LL_RCC_IsActiveFlag_PPRE1>
 800a034:	4603      	mov	r3, r0
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0f1      	beq.n	800a01e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 0308 	and.w	r3, r3, #8
 800a042:	2b00      	cmp	r3, #0
 800a044:	d017      	beq.n	800a076 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	691b      	ldr	r3, [r3, #16]
 800a04a:	00db      	lsls	r3, r3, #3
 800a04c:	4618      	mov	r0, r3
 800a04e:	f7ff fa46 	bl	80094de <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a052:	f7f9 fd87 	bl	8003b64 <HAL_GetTick>
 800a056:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a058:	e008      	b.n	800a06c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a05a:	f7f9 fd83 	bl	8003b64 <HAL_GetTick>
 800a05e:	4602      	mov	r2, r0
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	1ad3      	subs	r3, r2, r3
 800a064:	2b02      	cmp	r3, #2
 800a066:	d901      	bls.n	800a06c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a068:	2303      	movs	r3, #3
 800a06a:	e07d      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a06c:	f7ff fb22 	bl	80096b4 <LL_RCC_IsActiveFlag_PPRE2>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d0f1      	beq.n	800a05a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 0301 	and.w	r3, r3, #1
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d043      	beq.n	800a10a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	2b02      	cmp	r3, #2
 800a088:	d106      	bne.n	800a098 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a08a:	f7fe ffd7 	bl	800903c <LL_RCC_HSE_IsReady>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d11e      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a094:	2301      	movs	r3, #1
 800a096:	e067      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	2b03      	cmp	r3, #3
 800a09e:	d106      	bne.n	800a0ae <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a0a0:	f7ff fa69 	bl	8009576 <LL_RCC_PLL_IsReady>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d113      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e05c      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d106      	bne.n	800a0c4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a0b6:	f7ff f93f 	bl	8009338 <LL_RCC_MSI_IsReady>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d108      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e051      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a0c4:	f7fe ffea 	bl	800909c <LL_RCC_HSI_IsReady>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d101      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	e04a      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7ff f98c 	bl	80093f4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0dc:	f7f9 fd42 	bl	8003b64 <HAL_GetTick>
 800a0e0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0e2:	e00a      	b.n	800a0fa <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0e4:	f7f9 fd3e 	bl	8003b64 <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d901      	bls.n	800a0fa <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	e036      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0fa:	f7ff f98f 	bl	800941c <LL_RCC_GetSysClkSource>
 800a0fe:	4602      	mov	r2, r0
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	429a      	cmp	r2, r3
 800a108:	d1ec      	bne.n	800a0e4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a10a:	4b19      	ldr	r3, [pc, #100]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f003 0307 	and.w	r3, r3, #7
 800a112:	683a      	ldr	r2, [r7, #0]
 800a114:	429a      	cmp	r2, r3
 800a116:	d21b      	bcs.n	800a150 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a118:	4b15      	ldr	r3, [pc, #84]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f023 0207 	bic.w	r2, r3, #7
 800a120:	4913      	ldr	r1, [pc, #76]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	4313      	orrs	r3, r2
 800a126:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a128:	f7f9 fd1c 	bl	8003b64 <HAL_GetTick>
 800a12c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a12e:	e008      	b.n	800a142 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a130:	f7f9 fd18 	bl	8003b64 <HAL_GetTick>
 800a134:	4602      	mov	r2, r0
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	1ad3      	subs	r3, r2, r3
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d901      	bls.n	800a142 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a13e:	2303      	movs	r3, #3
 800a140:	e012      	b.n	800a168 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a142:	4b0b      	ldr	r3, [pc, #44]	@ (800a170 <HAL_RCC_ClockConfig+0x278>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f003 0307 	and.w	r3, r3, #7
 800a14a:	683a      	ldr	r2, [r7, #0]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d1ef      	bne.n	800a130 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a150:	f000 f87e 	bl	800a250 <HAL_RCC_GetHCLKFreq>
 800a154:	4603      	mov	r3, r0
 800a156:	4a07      	ldr	r2, [pc, #28]	@ (800a174 <HAL_RCC_ClockConfig+0x27c>)
 800a158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800a15a:	f7f9 fd0f 	bl	8003b7c <HAL_GetTickPrio>
 800a15e:	4603      	mov	r3, r0
 800a160:	4618      	mov	r0, r3
 800a162:	f7f9 fcb1 	bl	8003ac8 <HAL_InitTick>
 800a166:	4603      	mov	r3, r0
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3710      	adds	r7, #16
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	58004000 	.word	0x58004000
 800a174:	20000018 	.word	0x20000018

0800a178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a178:	b590      	push	{r4, r7, lr}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a17e:	f7ff f94d 	bl	800941c <LL_RCC_GetSysClkSource>
 800a182:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d10a      	bne.n	800a1a0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a18a:	f7ff f909 	bl	80093a0 <LL_RCC_MSI_GetRange>
 800a18e:	4603      	mov	r3, r0
 800a190:	091b      	lsrs	r3, r3, #4
 800a192:	f003 030f 	and.w	r3, r3, #15
 800a196:	4a2b      	ldr	r2, [pc, #172]	@ (800a244 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a19c:	60fb      	str	r3, [r7, #12]
 800a19e:	e04b      	b.n	800a238 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	d102      	bne.n	800a1ac <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a1a6:	4b28      	ldr	r3, [pc, #160]	@ (800a248 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a1a8:	60fb      	str	r3, [r7, #12]
 800a1aa:	e045      	b.n	800a238 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2b08      	cmp	r3, #8
 800a1b0:	d10a      	bne.n	800a1c8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a1b2:	f7fe ff13 	bl	8008fdc <LL_RCC_HSE_IsEnabledDiv2>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d102      	bne.n	800a1c2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800a1bc:	4b22      	ldr	r3, [pc, #136]	@ (800a248 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a1be:	60fb      	str	r3, [r7, #12]
 800a1c0:	e03a      	b.n	800a238 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800a1c2:	4b22      	ldr	r3, [pc, #136]	@ (800a24c <HAL_RCC_GetSysClockFreq+0xd4>)
 800a1c4:	60fb      	str	r3, [r7, #12]
 800a1c6:	e037      	b.n	800a238 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800a1c8:	f7ff fa1e 	bl	8009608 <LL_RCC_PLL_GetMainSource>
 800a1cc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	d003      	beq.n	800a1dc <HAL_RCC_GetSysClockFreq+0x64>
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	d003      	beq.n	800a1e2 <HAL_RCC_GetSysClockFreq+0x6a>
 800a1da:	e00d      	b.n	800a1f8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800a1dc:	4b1a      	ldr	r3, [pc, #104]	@ (800a248 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a1de:	60bb      	str	r3, [r7, #8]
        break;
 800a1e0:	e015      	b.n	800a20e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a1e2:	f7fe fefb 	bl	8008fdc <LL_RCC_HSE_IsEnabledDiv2>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d102      	bne.n	800a1f2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800a1ec:	4b16      	ldr	r3, [pc, #88]	@ (800a248 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a1ee:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800a1f0:	e00d      	b.n	800a20e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800a1f2:	4b16      	ldr	r3, [pc, #88]	@ (800a24c <HAL_RCC_GetSysClockFreq+0xd4>)
 800a1f4:	60bb      	str	r3, [r7, #8]
        break;
 800a1f6:	e00a      	b.n	800a20e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a1f8:	f7ff f8d2 	bl	80093a0 <LL_RCC_MSI_GetRange>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	091b      	lsrs	r3, r3, #4
 800a200:	f003 030f 	and.w	r3, r3, #15
 800a204:	4a0f      	ldr	r2, [pc, #60]	@ (800a244 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a20a:	60bb      	str	r3, [r7, #8]
        break;
 800a20c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800a20e:	f7ff f9c4 	bl	800959a <LL_RCC_PLL_GetN>
 800a212:	4602      	mov	r2, r0
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	fb03 f402 	mul.w	r4, r3, r2
 800a21a:	f7ff f9d7 	bl	80095cc <LL_RCC_PLL_GetDivider>
 800a21e:	4603      	mov	r3, r0
 800a220:	091b      	lsrs	r3, r3, #4
 800a222:	3301      	adds	r3, #1
 800a224:	fbb4 f4f3 	udiv	r4, r4, r3
 800a228:	f7ff f9c4 	bl	80095b4 <LL_RCC_PLL_GetR>
 800a22c:	4603      	mov	r3, r0
 800a22e:	0f5b      	lsrs	r3, r3, #29
 800a230:	3301      	adds	r3, #1
 800a232:	fbb4 f3f3 	udiv	r3, r4, r3
 800a236:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800a238:	68fb      	ldr	r3, [r7, #12]
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3714      	adds	r7, #20
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd90      	pop	{r4, r7, pc}
 800a242:	bf00      	nop
 800a244:	0801bf9c 	.word	0x0801bf9c
 800a248:	00f42400 	.word	0x00f42400
 800a24c:	01e84800 	.word	0x01e84800

0800a250 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a250:	b598      	push	{r3, r4, r7, lr}
 800a252:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800a254:	f7ff ff90 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800a258:	4604      	mov	r4, r0
 800a25a:	f7ff f954 	bl	8009506 <LL_RCC_GetAHBPrescaler>
 800a25e:	4603      	mov	r3, r0
 800a260:	091b      	lsrs	r3, r3, #4
 800a262:	f003 030f 	and.w	r3, r3, #15
 800a266:	4a03      	ldr	r2, [pc, #12]	@ (800a274 <HAL_RCC_GetHCLKFreq+0x24>)
 800a268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a26c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800a270:	4618      	mov	r0, r3
 800a272:	bd98      	pop	{r3, r4, r7, pc}
 800a274:	0801bf3c 	.word	0x0801bf3c

0800a278 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800a278:	b590      	push	{r4, r7, lr}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2bb0      	cmp	r3, #176	@ 0xb0
 800a284:	d903      	bls.n	800a28e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800a286:	4b15      	ldr	r3, [pc, #84]	@ (800a2dc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a28a:	60fb      	str	r3, [r7, #12]
 800a28c:	e007      	b.n	800a29e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	091b      	lsrs	r3, r3, #4
 800a292:	f003 030f 	and.w	r3, r3, #15
 800a296:	4a11      	ldr	r2, [pc, #68]	@ (800a2dc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a29c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800a29e:	f7ff f93e 	bl	800951e <LL_RCC_GetAHB4Prescaler>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	091b      	lsrs	r3, r3, #4
 800a2a6:	f003 030f 	and.w	r3, r3, #15
 800a2aa:	4a0d      	ldr	r2, [pc, #52]	@ (800a2e0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800a2ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2b6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a2e4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800a2bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c0:	0c9c      	lsrs	r4, r3, #18
 800a2c2:	f7fe fe6d 	bl	8008fa0 <HAL_PWREx_GetVoltageRange>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	f000 f80c 	bl	800a2e8 <RCC_SetFlashLatency>
 800a2d0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3714      	adds	r7, #20
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd90      	pop	{r4, r7, pc}
 800a2da:	bf00      	nop
 800a2dc:	0801bf9c 	.word	0x0801bf9c
 800a2e0:	0801bf3c 	.word	0x0801bf3c
 800a2e4:	431bde83 	.word	0x431bde83

0800a2e8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800a2e8:	b590      	push	{r4, r7, lr}
 800a2ea:	b093      	sub	sp, #76	@ 0x4c
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800a2f2:	4b37      	ldr	r3, [pc, #220]	@ (800a3d0 <RCC_SetFlashLatency+0xe8>)
 800a2f4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a2f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a2fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800a2fe:	4a35      	ldr	r2, [pc, #212]	@ (800a3d4 <RCC_SetFlashLatency+0xec>)
 800a300:	f107 031c 	add.w	r3, r7, #28
 800a304:	ca07      	ldmia	r2, {r0, r1, r2}
 800a306:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800a30a:	4b33      	ldr	r3, [pc, #204]	@ (800a3d8 <RCC_SetFlashLatency+0xf0>)
 800a30c:	f107 040c 	add.w	r4, r7, #12
 800a310:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a312:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800a316:	2300      	movs	r3, #0
 800a318:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a320:	d11a      	bne.n	800a358 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a322:	2300      	movs	r3, #0
 800a324:	643b      	str	r3, [r7, #64]	@ 0x40
 800a326:	e013      	b.n	800a350 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800a328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	3348      	adds	r3, #72	@ 0x48
 800a32e:	443b      	add	r3, r7
 800a330:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	429a      	cmp	r2, r3
 800a338:	d807      	bhi.n	800a34a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a33a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	3348      	adds	r3, #72	@ 0x48
 800a340:	443b      	add	r3, r7
 800a342:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a346:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a348:	e020      	b.n	800a38c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a34a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a34c:	3301      	adds	r3, #1
 800a34e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a352:	2b03      	cmp	r3, #3
 800a354:	d9e8      	bls.n	800a328 <RCC_SetFlashLatency+0x40>
 800a356:	e019      	b.n	800a38c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a358:	2300      	movs	r3, #0
 800a35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a35c:	e013      	b.n	800a386 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800a35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	3348      	adds	r3, #72	@ 0x48
 800a364:	443b      	add	r3, r7
 800a366:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d807      	bhi.n	800a380 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	3348      	adds	r3, #72	@ 0x48
 800a376:	443b      	add	r3, r7
 800a378:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a37c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a37e:	e005      	b.n	800a38c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a382:	3301      	adds	r3, #1
 800a384:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a388:	2b02      	cmp	r3, #2
 800a38a:	d9e8      	bls.n	800a35e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800a38c:	4b13      	ldr	r3, [pc, #76]	@ (800a3dc <RCC_SetFlashLatency+0xf4>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f023 0207 	bic.w	r2, r3, #7
 800a394:	4911      	ldr	r1, [pc, #68]	@ (800a3dc <RCC_SetFlashLatency+0xf4>)
 800a396:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a398:	4313      	orrs	r3, r2
 800a39a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a39c:	f7f9 fbe2 	bl	8003b64 <HAL_GetTick>
 800a3a0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a3a2:	e008      	b.n	800a3b6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a3a4:	f7f9 fbde 	bl	8003b64 <HAL_GetTick>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ac:	1ad3      	subs	r3, r2, r3
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d901      	bls.n	800a3b6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800a3b2:	2303      	movs	r3, #3
 800a3b4:	e007      	b.n	800a3c6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a3b6:	4b09      	ldr	r3, [pc, #36]	@ (800a3dc <RCC_SetFlashLatency+0xf4>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f003 0307 	and.w	r3, r3, #7
 800a3be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d1ef      	bne.n	800a3a4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800a3c4:	2300      	movs	r3, #0
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	374c      	adds	r7, #76	@ 0x4c
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd90      	pop	{r4, r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	0801bd14 	.word	0x0801bd14
 800a3d4:	0801bd24 	.word	0x0801bd24
 800a3d8:	0801bd30 	.word	0x0801bd30
 800a3dc:	58004000 	.word	0x58004000

0800a3e0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800a3e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a3ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3f2:	d101      	bne.n	800a3f8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e000      	b.n	800a3fa <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a402:	4770      	bx	lr

0800a404 <LL_RCC_HSE_IsReady>:
{
 800a404:	b480      	push	{r7}
 800a406:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800a408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a412:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a416:	d101      	bne.n	800a41c <LL_RCC_HSE_IsReady+0x18>
 800a418:	2301      	movs	r3, #1
 800a41a:	e000      	b.n	800a41e <LL_RCC_HSE_IsReady+0x1a>
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr

0800a428 <LL_RCC_HSI_IsReady>:
{
 800a428:	b480      	push	{r7}
 800a42a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a42c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a43a:	d101      	bne.n	800a440 <LL_RCC_HSI_IsReady+0x18>
 800a43c:	2301      	movs	r3, #1
 800a43e:	e000      	b.n	800a442 <LL_RCC_HSI_IsReady+0x1a>
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <LL_RCC_HSI48_IsReady>:
{
 800a44c:	b480      	push	{r7}
 800a44e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800a450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a454:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a458:	f003 0302 	and.w	r3, r3, #2
 800a45c:	2b02      	cmp	r3, #2
 800a45e:	d101      	bne.n	800a464 <LL_RCC_HSI48_IsReady+0x18>
 800a460:	2301      	movs	r3, #1
 800a462:	e000      	b.n	800a466 <LL_RCC_HSI48_IsReady+0x1a>
 800a464:	2300      	movs	r3, #0
}
 800a466:	4618      	mov	r0, r3
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <LL_RCC_LSE_IsEnabled>:
{
 800a470:	b480      	push	{r7}
 800a472:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800a474:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a478:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a47c:	f003 0301 	and.w	r3, r3, #1
 800a480:	2b01      	cmp	r3, #1
 800a482:	d101      	bne.n	800a488 <LL_RCC_LSE_IsEnabled+0x18>
 800a484:	2301      	movs	r3, #1
 800a486:	e000      	b.n	800a48a <LL_RCC_LSE_IsEnabled+0x1a>
 800a488:	2300      	movs	r3, #0
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr

0800a494 <LL_RCC_LSE_IsReady>:
{
 800a494:	b480      	push	{r7}
 800a496:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a498:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a49c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4a0:	f003 0302 	and.w	r3, r3, #2
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d101      	bne.n	800a4ac <LL_RCC_LSE_IsReady+0x18>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e000      	b.n	800a4ae <LL_RCC_LSE_IsReady+0x1a>
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <LL_RCC_LSI1_IsReady>:
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800a4bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4c4:	f003 0302 	and.w	r3, r3, #2
 800a4c8:	2b02      	cmp	r3, #2
 800a4ca:	d101      	bne.n	800a4d0 <LL_RCC_LSI1_IsReady+0x18>
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e000      	b.n	800a4d2 <LL_RCC_LSI1_IsReady+0x1a>
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr

0800a4dc <LL_RCC_LSI2_IsReady>:
{
 800a4dc:	b480      	push	{r7}
 800a4de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800a4e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4e8:	f003 0308 	and.w	r3, r3, #8
 800a4ec:	2b08      	cmp	r3, #8
 800a4ee:	d101      	bne.n	800a4f4 <LL_RCC_LSI2_IsReady+0x18>
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e000      	b.n	800a4f6 <LL_RCC_LSI2_IsReady+0x1a>
 800a4f4:	2300      	movs	r3, #0
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <LL_RCC_MSI_IsReady>:
{
 800a500:	b480      	push	{r7}
 800a502:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a504:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f003 0302 	and.w	r3, r3, #2
 800a50e:	2b02      	cmp	r3, #2
 800a510:	d101      	bne.n	800a516 <LL_RCC_MSI_IsReady+0x16>
 800a512:	2301      	movs	r3, #1
 800a514:	e000      	b.n	800a518 <LL_RCC_MSI_IsReady+0x18>
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <LL_RCC_MSI_GetRange>:
{
 800a522:	b480      	push	{r7}
 800a524:	b083      	sub	sp, #12
 800a526:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a532:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2bb0      	cmp	r3, #176	@ 0xb0
 800a538:	d901      	bls.n	800a53e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a53a:	23b0      	movs	r3, #176	@ 0xb0
 800a53c:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a53e:	687b      	ldr	r3, [r7, #4]
}
 800a540:	4618      	mov	r0, r3
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <LL_RCC_SetRFWKPClockSource>:
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800a554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a558:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a55c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a560:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4313      	orrs	r3, r2
 800a568:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a56c:	bf00      	nop
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <LL_RCC_GetRFWKPClockSource>:
{
 800a578:	b480      	push	{r7}
 800a57a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 800a57c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a580:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a584:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800a588:	4618      	mov	r0, r3
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr

0800a592 <LL_RCC_GetAHBPrescaler>:
{
 800a592:	b480      	push	{r7}
 800a594:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <LL_RCC_GetAPB1Prescaler>:
{
 800a5aa:	b480      	push	{r7}
 800a5ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a5ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c0:	4770      	bx	lr

0800a5c2 <LL_RCC_GetAPB2Prescaler>:
{
 800a5c2:	b480      	push	{r7}
 800a5c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a5c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr

0800a5da <LL_RCC_SetSMPSClockSource>:
{
 800a5da:	b480      	push	{r7}
 800a5dc:	b083      	sub	sp, #12
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800a5e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e8:	f023 0203 	bic.w	r2, r3, #3
 800a5ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a5f6:	bf00      	nop
 800a5f8:	370c      	adds	r7, #12
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr

0800a602 <LL_RCC_GetSMPSClockSource>:
{
 800a602:	b480      	push	{r7}
 800a604:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 800a606:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a60a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800a610:	4618      	mov	r0, r3
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <LL_RCC_SetSMPSPrescaler>:
{
 800a61a:	b480      	push	{r7}
 800a61c:	b083      	sub	sp, #12
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800a622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a628:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a62c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	4313      	orrs	r3, r2
 800a634:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a636:	bf00      	nop
 800a638:	370c      	adds	r7, #12
 800a63a:	46bd      	mov	sp, r7
 800a63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a640:	4770      	bx	lr

0800a642 <LL_RCC_GetSMPSPrescaler>:
{
 800a642:	b480      	push	{r7}
 800a644:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 800a646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a64a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a64c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
 800a650:	4618      	mov	r0, r3
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr

0800a65a <LL_RCC_SetUSARTClockSource>:
{
 800a65a:	b480      	push	{r7}
 800a65c:	b083      	sub	sp, #12
 800a65e:	af00      	add	r7, sp, #0
 800a660:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800a662:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a66a:	f023 0203 	bic.w	r2, r3, #3
 800a66e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4313      	orrs	r3, r2
 800a676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a67a:	bf00      	nop
 800a67c:	370c      	adds	r7, #12
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <LL_RCC_SetLPUARTClockSource>:
{
 800a686:	b480      	push	{r7}
 800a688:	b083      	sub	sp, #12
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a68e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a696:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a69a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6a6:	bf00      	nop
 800a6a8:	370c      	adds	r7, #12
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr

0800a6b2 <LL_RCC_SetI2CClockSource>:
{
 800a6b2:	b480      	push	{r7}
 800a6b4:	b083      	sub	sp, #12
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a6ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	091b      	lsrs	r3, r3, #4
 800a6c6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a6ca:	43db      	mvns	r3, r3
 800a6cc:	401a      	ands	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	011b      	lsls	r3, r3, #4
 800a6d2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a6d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6e0:	bf00      	nop
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <LL_RCC_SetLPTIMClockSource>:
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a6f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	0c1b      	lsrs	r3, r3, #16
 800a700:	041b      	lsls	r3, r3, #16
 800a702:	43db      	mvns	r3, r3
 800a704:	401a      	ands	r2, r3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	041b      	lsls	r3, r3, #16
 800a70a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a70e:	4313      	orrs	r3, r2
 800a710:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a714:	bf00      	nop
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <LL_RCC_SetSAIClockSource>:
{
 800a720:	b480      	push	{r7}
 800a722:	b083      	sub	sp, #12
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800a728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a72c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a730:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a734:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4313      	orrs	r3, r2
 800a73c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a740:	bf00      	nop
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <LL_RCC_SetRNGClockSource>:
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800a754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a75c:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a760:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4313      	orrs	r3, r2
 800a768:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <LL_RCC_SetCLK48ClockSource>:
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800a780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a788:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a78c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4313      	orrs	r3, r2
 800a794:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr

0800a7a4 <LL_RCC_SetUSBClockSource>:
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f7ff ffe3 	bl	800a778 <LL_RCC_SetCLK48ClockSource>
}
 800a7b2:	bf00      	nop
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}

0800a7ba <LL_RCC_SetADCClockSource>:
{
 800a7ba:	b480      	push	{r7}
 800a7bc:	b083      	sub	sp, #12
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800a7c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a7ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a7da:	bf00      	nop
 800a7dc:	370c      	adds	r7, #12
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr

0800a7e6 <LL_RCC_GetUSARTClockSource>:
{
 800a7e6:	b480      	push	{r7}
 800a7e8:	b083      	sub	sp, #12
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800a7ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4013      	ands	r3, r2
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	370c      	adds	r7, #12
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr

0800a806 <LL_RCC_GetLPUARTClockSource>:
{
 800a806:	b480      	push	{r7}
 800a808:	b083      	sub	sp, #12
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800a80e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a812:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4013      	ands	r3, r2
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <LL_RCC_GetI2CClockSource>:
{
 800a826:	b480      	push	{r7}
 800a828:	b083      	sub	sp, #12
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 800a82e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a832:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4013      	ands	r3, r2
 800a83a:	091a      	lsrs	r2, r3, #4
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	011b      	lsls	r3, r3, #4
 800a840:	4313      	orrs	r3, r2
}
 800a842:	4618      	mov	r0, r3
 800a844:	370c      	adds	r7, #12
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr

0800a84e <LL_RCC_GetLPTIMClockSource>:
{
 800a84e:	b480      	push	{r7}
 800a850:	b083      	sub	sp, #12
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 800a856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a85a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4013      	ands	r3, r2
 800a862:	0c1a      	lsrs	r2, r3, #16
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	4313      	orrs	r3, r2
}
 800a868:	4618      	mov	r0, r3
 800a86a:	370c      	adds	r7, #12
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr

0800a874 <LL_RCC_GetSAIClockSource>:
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 800a87c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a880:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4013      	ands	r3, r2
}
 800a888:	4618      	mov	r0, r3
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <LL_RCC_GetRNGClockSource>:
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 800a89c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4013      	ands	r3, r2
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <LL_RCC_GetCLK48ClockSource>:
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 800a8bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4013      	ands	r3, r2
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <LL_RCC_GetUSBClockSource>:
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetCLK48ClockSource(USBx);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f7ff ffe9 	bl	800a8b4 <LL_RCC_GetCLK48ClockSource>
 800a8e2:	4603      	mov	r3, r0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <LL_RCC_GetADCClockSource>:
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 800a8f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4013      	ands	r3, r2
}
 800a900:	4618      	mov	r0, r3
 800a902:	370c      	adds	r7, #12
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <LL_RCC_SetRTCClockSource>:
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a91c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a920:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	4313      	orrs	r3, r2
 800a928:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800a92c:	bf00      	nop
 800a92e:	370c      	adds	r7, #12
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <LL_RCC_GetRTCClockSource>:
{
 800a938:	b480      	push	{r7}
 800a93a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800a93c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a944:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800a948:	4618      	mov	r0, r3
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <LL_RCC_ForceBackupDomainReset>:
{
 800a952:	b480      	push	{r7}
 800a954:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a956:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a95e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a962:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a966:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a96a:	bf00      	nop
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr

0800a974 <LL_RCC_ReleaseBackupDomainReset>:
{
 800a974:	b480      	push	{r7}
 800a976:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a97c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a980:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a988:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a98c:	bf00      	nop
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr

0800a996 <LL_RCC_PLL_IsReady>:
{
 800a996:	b480      	push	{r7}
 800a998:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a99a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9a8:	d101      	bne.n	800a9ae <LL_RCC_PLL_IsReady+0x18>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e000      	b.n	800a9b0 <LL_RCC_PLL_IsReady+0x1a>
 800a9ae:	2300      	movs	r3, #0
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <LL_RCC_PLL_GetN>:
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a9be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9c2:	68db      	ldr	r3, [r3, #12]
 800a9c4:	0a1b      	lsrs	r3, r3, #8
 800a9c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr

0800a9d4 <LL_RCC_PLL_GetP>:
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800a9d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9dc:	68db      	ldr	r3, [r3, #12]
 800a9de:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <LL_RCC_PLL_GetQ>:
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 800a9f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <LL_RCC_PLL_GetDivider>:
{
 800aa04:	b480      	push	{r7}
 800aa06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800aa08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa0c:	68db      	ldr	r3, [r3, #12]
 800aa0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <LL_RCC_PLLSAI1_Enable>:
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800aa20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aa2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aa2e:	6013      	str	r3, [r2, #0]
}
 800aa30:	bf00      	nop
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr

0800aa3a <LL_RCC_PLLSAI1_Disable>:
{
 800aa3a:	b480      	push	{r7}
 800aa3c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800aa3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aa48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa4c:	6013      	str	r3, [r2, #0]
}
 800aa4e:	bf00      	nop
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <LL_RCC_PLLSAI1_IsReady>:
{
 800aa58:	b480      	push	{r7}
 800aa5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800aa5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa6a:	d101      	bne.n	800aa70 <LL_RCC_PLLSAI1_IsReady+0x18>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e000      	b.n	800aa72 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <LL_RCC_PLLSAI1_GetN>:
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 800aa80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	0a1b      	lsrs	r3, r3, #8
 800aa88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr

0800aa96 <LL_RCC_PLLSAI1_GetP>:
{
 800aa96:	b480      	push	{r7}
 800aa98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 800aa9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa9e:	691b      	ldr	r3, [r3, #16]
 800aaa0:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr

0800aaae <LL_RCC_PLLSAI1_GetQ>:
{
 800aaae:	b480      	push	{r7}
 800aab0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 800aab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aab6:	691b      	ldr	r3, [r3, #16]
 800aab8:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr

0800aac6 <LL_RCC_PLLSAI1_GetR>:
{
 800aac6:	b480      	push	{r7}
 800aac8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 800aaca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr

0800aade <LL_RCC_PLL_GetMainSource>:
{
 800aade:	b480      	push	{r7}
 800aae0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800aae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	f003 0303 	and.w	r3, r3, #3
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr

0800aaf6 <LL_APB1_GRP1_ForceReset>:
{
 800aaf6:	b480      	push	{r7}
 800aaf8:	b083      	sub	sp, #12
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800aafe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800ab0e:	bf00      	nop
 800ab10:	370c      	adds	r7, #12
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr

0800ab1a <LL_APB1_GRP1_ReleaseReset>:
{
 800ab1a:	b480      	push	{r7}
 800ab1c:	b083      	sub	sp, #12
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800ab22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	43db      	mvns	r3, r3
 800ab2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ab30:	4013      	ands	r3, r2
 800ab32:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800ab34:	bf00      	nop
 800ab36:	370c      	adds	r7, #12
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b088      	sub	sp, #32
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800ab48:	2300      	movs	r3, #0
 800ab4a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d034      	beq.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ab64:	d021      	beq.n	800abaa <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800ab66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ab6a:	d81b      	bhi.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ab6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ab70:	d01d      	beq.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800ab72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ab76:	d815      	bhi.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00b      	beq.n	800ab94 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800ab7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab80:	d110      	bne.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800ab82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab86:	68db      	ldr	r3, [r3, #12]
 800ab88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab90:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800ab92:	e00d      	b.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f000 fd97 	bl	800b6cc <RCCEx_PLLSAI1_ConfigNP>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800aba2:	e005      	b.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	77fb      	strb	r3, [r7, #31]
        break;
 800aba8:	e002      	b.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800abaa:	bf00      	nop
 800abac:	e000      	b.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800abae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abb0:	7ffb      	ldrb	r3, [r7, #31]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d105      	bne.n	800abc2 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abba:	4618      	mov	r0, r3
 800abbc:	f7ff fdb0 	bl	800a720 <LL_RCC_SetSAIClockSource>
 800abc0:	e001      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abc2:	7ffb      	ldrb	r3, [r7, #31]
 800abc4:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d046      	beq.n	800ac60 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800abd2:	f7ff feb1 	bl	800a938 <LL_RCC_GetRTCClockSource>
 800abd6:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abdc:	69ba      	ldr	r2, [r7, #24]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d03c      	beq.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800abe2:	f7fe f97b 	bl	8008edc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d105      	bne.n	800abf8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abf0:	4618      	mov	r0, r3
 800abf2:	f7ff fe8b 	bl	800a90c <LL_RCC_SetRTCClockSource>
 800abf6:	e02e      	b.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800abf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac00:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800ac02:	f7ff fea6 	bl	800a952 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800ac06:	f7ff feb5 	bl	800a974 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac14:	4313      	orrs	r3, r2
 800ac16:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ac18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ac22:	f7ff fc25 	bl	800a470 <LL_RCC_LSE_IsEnabled>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d114      	bne.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ac2c:	f7f8 ff9a 	bl	8003b64 <HAL_GetTick>
 800ac30:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ac32:	e00b      	b.n	800ac4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac34:	f7f8 ff96 	bl	8003b64 <HAL_GetTick>
 800ac38:	4602      	mov	r2, r0
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	1ad3      	subs	r3, r2, r3
 800ac3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d902      	bls.n	800ac4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ac46:	2303      	movs	r3, #3
 800ac48:	77fb      	strb	r3, [r7, #31]
              break;
 800ac4a:	e004      	b.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800ac4c:	f7ff fc22 	bl	800a494 <LL_RCC_LSE_IsReady>
 800ac50:	4603      	mov	r3, r0
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	d1ee      	bne.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ac56:	7ffb      	ldrb	r3, [r7, #31]
 800ac58:	77bb      	strb	r3, [r7, #30]
 800ac5a:	e001      	b.n	800ac60 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac5c:	7ffb      	ldrb	r3, [r7, #31]
 800ac5e:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f003 0301 	and.w	r3, r3, #1
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d004      	beq.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	699b      	ldr	r3, [r3, #24]
 800ac70:	4618      	mov	r0, r3
 800ac72:	f7ff fcf2 	bl	800a65a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f003 0302 	and.w	r3, r3, #2
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d004      	beq.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7ff fcfd 	bl	800a686 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0310 	and.w	r3, r3, #16
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d004      	beq.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f7ff fd25 	bl	800a6ec <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 0320 	and.w	r3, r3, #32
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d004      	beq.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7ff fd1a 	bl	800a6ec <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f003 0304 	and.w	r3, r3, #4
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d004      	beq.n	800acce <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6a1b      	ldr	r3, [r3, #32]
 800acc8:	4618      	mov	r0, r3
 800acca:	f7ff fcf2 	bl	800a6b2 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f003 0308 	and.w	r3, r3, #8
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d004      	beq.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acde:	4618      	mov	r0, r3
 800ace0:	f7ff fce7 	bl	800a6b2 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acec:	2b00      	cmp	r3, #0
 800acee:	d022      	beq.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7ff fd55 	bl	800a7a4 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad02:	d107      	bne.n	800ad14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800ad04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ad0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad12:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad1c:	d10b      	bne.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	3304      	adds	r3, #4
 800ad22:	4618      	mov	r0, r3
 800ad24:	f000 fd2d 	bl	800b782 <RCCEx_PLLSAI1_ConfigNQ>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ad2c:	7ffb      	ldrb	r3, [r7, #31]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d001      	beq.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800ad32:	7ffb      	ldrb	r3, [r7, #31]
 800ad34:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d02b      	beq.n	800ad9a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad4a:	d008      	beq.n	800ad5e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad54:	d003      	beq.n	800ad5e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d105      	bne.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7ff fcf2 	bl	800a74c <LL_RCC_SetRNGClockSource>
 800ad68:	e00a      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad72:	60fb      	str	r3, [r7, #12]
 800ad74:	2000      	movs	r0, #0
 800ad76:	f7ff fce9 	bl	800a74c <LL_RCC_SetRNGClockSource>
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f7ff fcfc 	bl	800a778 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad84:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ad88:	d107      	bne.n	800ad9a <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800ad8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ad94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad98:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d022      	beq.n	800adec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adaa:	4618      	mov	r0, r3
 800adac:	f7ff fd05 	bl	800a7ba <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adb8:	d107      	bne.n	800adca <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800adba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800adbe:	68db      	ldr	r3, [r3, #12]
 800adc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800adc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800adc8:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800add2:	d10b      	bne.n	800adec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	3304      	adds	r3, #4
 800add8:	4618      	mov	r0, r3
 800adda:	f000 fd2d 	bl	800b838 <RCCEx_PLLSAI1_ConfigNR>
 800adde:	4603      	mov	r3, r0
 800ade0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ade2:	7ffb      	ldrb	r3, [r7, #31]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d001      	beq.n	800adec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ade8:	7ffb      	ldrb	r3, [r7, #31]
 800adea:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d004      	beq.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adfc:	4618      	mov	r0, r3
 800adfe:	f7ff fba5 	bl	800a54c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d009      	beq.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae12:	4618      	mov	r0, r3
 800ae14:	f7ff fc01 	bl	800a61a <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7ff fbdc 	bl	800a5da <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800ae22:	7fbb      	ldrb	r3, [r7, #30]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3720      	adds	r7, #32
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
  *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800ae2c:	b590      	push	{r4, r7, lr}
 800ae2e:	b093      	sub	sp, #76	@ 0x4c
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800ae34:	2300      	movs	r3, #0
 800ae36:	647b      	str	r3, [r7, #68]	@ 0x44

#if defined(RCC_SMPS_SUPPORT)
  uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 800ae38:	f7ff fc03 	bl	800a642 <LL_RCC_GetSMPSPrescaler>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	091b      	lsrs	r3, r3, #4
 800ae40:	643b      	str	r3, [r7, #64]	@ 0x40
#endif /* RCC_SMPS_SUPPORT */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae48:	d12d      	bne.n	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
  {
    uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 800ae4a:	f7ff fd75 	bl	800a938 <LL_RCC_GetRTCClockSource>
 800ae4e:	6138      	str	r0, [r7, #16]

    if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae56:	d109      	bne.n	800ae6c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800ae58:	f7ff fb1c 	bl	800a494 <LL_RCC_LSE_IsReady>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b01      	cmp	r3, #1
 800ae60:	f040 83d2 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800ae64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae68:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae6a:	e3cd      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae72:	d110      	bne.n	800ae96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800ae74:	f7ff fb20 	bl	800a4b8 <LL_RCC_LSI1_IsReady>
 800ae78:	60f8      	str	r0, [r7, #12]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800ae7a:	f7ff fb2f 	bl	800a4dc <LL_RCC_LSI2_IsReady>
 800ae7e:	60b8      	str	r0, [r7, #8]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d003      	beq.n	800ae8e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	f040 83bd 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800ae8e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ae92:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae94:	e3b8      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae9c:	f040 83b4 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 32U;
 800aea0:	4bab      	ldr	r3, [pc, #684]	@ (800b150 <HAL_RCCEx_GetPeriphCLKFreq+0x324>)
 800aea2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aea4:	e3b0      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(SAI1)
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2b40      	cmp	r3, #64	@ 0x40
 800aeaa:	d130      	bne.n	800af0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
  {
    switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 800aeac:	f44f 0040 	mov.w	r0, #12582912	@ 0xc00000
 800aeb0:	f7ff fce0 	bl	800a874 <LL_RCC_GetSAIClockSource>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aeba:	d008      	beq.n	800aece <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800aebc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aec0:	d822      	bhi.n	800af08 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00c      	beq.n	800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800aec6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aeca:	d013      	beq.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 800aecc:	e01c      	b.n	800af08 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    {
      case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
        if (LL_RCC_HSI_IsReady() == 1U)
 800aece:	f7ff faab 	bl	800a428 <LL_RCC_HSI_IsReady>
 800aed2:	4603      	mov	r3, r0
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	f040 8378 	bne.w	800b5ca <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
        {
          frequency = HSI_VALUE;
 800aeda:	4b9e      	ldr	r3, [pc, #632]	@ (800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800aedc:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800aede:	e374      	b.n	800b5ca <HAL_RCCEx_GetPeriphCLKFreq+0x79e>

      case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800aee0:	f7ff fdba 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	f040 8371 	bne.w	800b5ce <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_P();
 800aeec:	f000 fe02 	bl	800baf4 <RCC_PLLSAI1_GetFreqDomain_P>
 800aef0:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800aef2:	e36c      	b.n	800b5ce <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>

      case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 800aef4:	f7ff fd4f 	bl	800a996 <LL_RCC_PLL_IsReady>
 800aef8:	4603      	mov	r3, r0
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	f040 8369 	bne.w	800b5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
        {
          frequency = RCC_PLL_GetFreqDomain_P();
 800af00:	f000 fcf6 	bl	800b8f0 <RCC_PLL_GetFreqDomain_P>
 800af04:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800af06:	e364      	b.n	800b5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>

      default: /* External input clock used as SAI1 clock source */
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800af08:	4b93      	ldr	r3, [pc, #588]	@ (800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 800af0a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800af0c:	e37c      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* SAI1 */
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af14:	d168      	bne.n	800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
  {
    uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 800af16:	f000 fb85 	bl	800b624 <HAL_RCCEx_GetRngCLKSource>
 800af1a:	61f8      	str	r0, [r7, #28]

    if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source */
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af22:	d110      	bne.n	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800af24:	f7ff fac8 	bl	800a4b8 <LL_RCC_LSI1_IsReady>
 800af28:	61b8      	str	r0, [r7, #24]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800af2a:	f7ff fad7 	bl	800a4dc <LL_RCC_LSI2_IsReady>
 800af2e:	6178      	str	r0, [r7, #20]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	2b01      	cmp	r3, #1
 800af34:	d003      	beq.n	800af3e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	2b01      	cmp	r3, #1
 800af3a:	f040 8365 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800af3e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800af42:	647b      	str	r3, [r7, #68]	@ 0x44
 800af44:	e360      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source */
 800af46:	69fb      	ldr	r3, [r7, #28]
 800af48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af4c:	d109      	bne.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800af4e:	f7ff faa1 	bl	800a494 <LL_RCC_LSE_IsReady>
 800af52:	4603      	mov	r3, r0
 800af54:	2b01      	cmp	r3, #1
 800af56:	f040 8357 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800af5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af5e:	647b      	str	r3, [r7, #68]	@ 0x44
 800af60:	e352      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG clock source */
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800af68:	d10e      	bne.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
    {
      if (LL_RCC_PLL_IsReady() == 1U)
 800af6a:	f7ff fd14 	bl	800a996 <LL_RCC_PLL_IsReady>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b01      	cmp	r3, #1
 800af72:	f040 8349 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 800af76:	f000 fd11 	bl	800b99c <RCC_PLL_GetFreqDomain_Q>
 800af7a:	4603      	mov	r3, r0
 800af7c:	4a77      	ldr	r2, [pc, #476]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800af7e:	fba2 2303 	umull	r2, r3, r2, r3
 800af82:	085b      	lsrs	r3, r3, #1
 800af84:	647b      	str	r3, [r7, #68]	@ 0x44
 800af86:	e33f      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG clock source */
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	f1b3 5fe0 	cmp.w	r3, #469762048	@ 0x1c000000
 800af8e:	d114      	bne.n	800afba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    {
      if (LL_RCC_MSI_IsReady() == 1U)
 800af90:	f7ff fab6 	bl	800a500 <LL_RCC_MSI_IsReady>
 800af94:	4603      	mov	r3, r0
 800af96:	2b01      	cmp	r3, #1
 800af98:	f040 8336 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 800af9c:	f7ff fac1 	bl	800a522 <LL_RCC_MSI_GetRange>
 800afa0:	4603      	mov	r3, r0
 800afa2:	091b      	lsrs	r3, r3, #4
 800afa4:	f003 030f 	and.w	r3, r3, #15
 800afa8:	4a6d      	ldr	r2, [pc, #436]	@ (800b160 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800afaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afae:	4a6b      	ldr	r2, [pc, #428]	@ (800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800afb0:	fba2 2303 	umull	r2, r3, r2, r3
 800afb4:	085b      	lsrs	r3, r3, #1
 800afb6:	647b      	str	r3, [r7, #68]	@ 0x44
 800afb8:	e326      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
#if defined(SAI1)
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock source */
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	f1b3 5fa0 	cmp.w	r3, #335544320	@ 0x14000000
 800afc0:	d109      	bne.n	800afd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    {
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800afc2:	f7ff fd49 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b01      	cmp	r3, #1
 800afca:	f040 831d 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 800afce:	f000 fde7 	bl	800bba0 <RCC_PLLSAI1_GetFreqDomain_Q>
 800afd2:	6478      	str	r0, [r7, #68]	@ 0x44
 800afd4:	e318      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
#endif /* SAI1 */
    else                                                    /* HSI48 clock divided by 3 used as RNG clock source */
    {
#if defined(RCC_HSI48_SUPPORT)
      if (LL_RCC_HSI48_IsReady() == 1U)
 800afd6:	f7ff fa39 	bl	800a44c <LL_RCC_HSI48_IsReady>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b01      	cmp	r3, #1
 800afde:	f040 8313 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI48_VALUE / 3U;
 800afe2:	4b5c      	ldr	r3, [pc, #368]	@ (800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800afe4:	647b      	str	r3, [r7, #68]	@ 0x44
 800afe6:	e30f      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      /* Nothing to do as frequency already initialized to 0U */
#endif /* RCC_HSI48_SUPPORT */
    }
  }
#if defined(USB)
  else if (PeriphClk == RCC_PERIPHCLK_USB)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afee:	d13f      	bne.n	800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  {
    switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 800aff0:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 800aff4:	f7ff fc6e 	bl	800a8d4 <LL_RCC_GetUSBClockSource>
 800aff8:	4603      	mov	r3, r0
 800affa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800affe:	d01d      	beq.n	800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 800b000:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b004:	d82b      	bhi.n	800b05e <HAL_RCCEx_GetPeriphCLKFreq+0x232>
 800b006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b00a:	d003      	beq.n	800b014 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800b00c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b010:	d00a      	beq.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800b012:	e024      	b.n	800b05e <HAL_RCCEx_GetPeriphCLKFreq+0x232>
    {
#if defined(SAI1)
      case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800b014:	f7ff fd20 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	f040 82db 	bne.w	800b5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 800b020:	f000 fdbe 	bl	800bba0 <RCC_PLLSAI1_GetFreqDomain_Q>
 800b024:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b026:	e2d6      	b.n	800b5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
#endif /* SAI1 */

      case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 800b028:	f7ff fcb5 	bl	800a996 <LL_RCC_PLL_IsReady>
 800b02c:	4603      	mov	r3, r0
 800b02e:	2b01      	cmp	r3, #1
 800b030:	f040 82d3 	bne.w	800b5da <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
        {
          frequency = RCC_PLL_GetFreqDomain_Q();
 800b034:	f000 fcb2 	bl	800b99c <RCC_PLL_GetFreqDomain_Q>
 800b038:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b03a:	e2ce      	b.n	800b5da <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>

      case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
        if (LL_RCC_MSI_IsReady() == 1U)
 800b03c:	f7ff fa60 	bl	800a500 <LL_RCC_MSI_IsReady>
 800b040:	4603      	mov	r3, r0
 800b042:	2b01      	cmp	r3, #1
 800b044:	f040 82cb 	bne.w	800b5de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b048:	f7ff fa6b 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b04c:	4603      	mov	r3, r0
 800b04e:	091b      	lsrs	r3, r3, #4
 800b050:	f003 030f 	and.w	r3, r3, #15
 800b054:	4a42      	ldr	r2, [pc, #264]	@ (800b160 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800b056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b05a:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b05c:	e2bf      	b.n	800b5de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>

      default: /* HSI48 clock used as USB clock source */
        if (LL_RCC_HSI48_IsReady() == 1U)
 800b05e:	f7ff f9f5 	bl	800a44c <LL_RCC_HSI48_IsReady>
 800b062:	4603      	mov	r3, r0
 800b064:	2b01      	cmp	r3, #1
 800b066:	f040 82bc 	bne.w	800b5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
        {
          frequency = HSI48_VALUE;
 800b06a:	4b3e      	ldr	r3, [pc, #248]	@ (800b164 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 800b06c:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b06e:	e2b8      	b.n	800b5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
    }
  }
#endif /* USB */
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2b01      	cmp	r3, #1
 800b074:	d140      	bne.n	800b0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  {
    switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 800b076:	2003      	movs	r0, #3
 800b078:	f7ff fbb5 	bl	800a7e6 <LL_RCC_GetUSARTClockSource>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b03      	cmp	r3, #3
 800b080:	d013      	beq.n	800b0aa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 800b082:	2b03      	cmp	r3, #3
 800b084:	d81b      	bhi.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800b086:	2b01      	cmp	r3, #1
 800b088:	d002      	beq.n	800b090 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d004      	beq.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 800b08e:	e016      	b.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b090:	f7ff f872 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b094:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b096:	e2b7      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b098:	f7ff f9c6 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b09c:	4603      	mov	r3, r0
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	f040 82a1 	bne.w	800b5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        {
          frequency = HSI_VALUE;
 800b0a4:	4b2b      	ldr	r3, [pc, #172]	@ (800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800b0a6:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b0a8:	e29d      	b.n	800b5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800b0aa:	f7ff f9f3 	bl	800a494 <LL_RCC_LSE_IsReady>
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	f040 829a 	bne.w	800b5ea <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
        {
          frequency = LSE_VALUE;
 800b0b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0ba:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b0bc:	e295      	b.n	800b5ea <HAL_RCCEx_GetPeriphCLKFreq+0x7be>

      default: /* USART1 Clock is PCLK2 */
        frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b0be:	f7ff f85b 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b0c2:	4604      	mov	r4, r0
 800b0c4:	f7ff fa65 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	091b      	lsrs	r3, r3, #4
 800b0cc:	f003 030f 	and.w	r3, r3, #15
 800b0d0:	4a25      	ldr	r2, [pc, #148]	@ (800b168 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800b0d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0d6:	fbb4 f4f3 	udiv	r4, r4, r3
 800b0da:	f7ff fa72 	bl	800a5c2 <LL_RCC_GetAPB2Prescaler>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	0adb      	lsrs	r3, r3, #11
 800b0e2:	f003 0307 	and.w	r3, r3, #7
 800b0e6:	4a21      	ldr	r2, [pc, #132]	@ (800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 800b0e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0ec:	f003 031f 	and.w	r3, r3, #31
 800b0f0:	fa24 f303 	lsr.w	r3, r4, r3
 800b0f4:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB2Prescaler());
        break;
 800b0f6:	e287      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(LPUART1)
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d155      	bne.n	800b1aa <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
  {
    switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 800b0fe:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800b102:	f7ff fb80 	bl	800a806 <LL_RCC_GetLPUARTClockSource>
 800b106:	4603      	mov	r3, r0
 800b108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b10c:	d016      	beq.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800b10e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b112:	d82d      	bhi.n	800b170 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
 800b114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b118:	d003      	beq.n	800b122 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800b11a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b11e:	d004      	beq.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 800b120:	e026      	b.n	800b170 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b122:	f7ff f829 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b126:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b128:	e26e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b12a:	f7ff f97d 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b12e:	4603      	mov	r3, r0
 800b130:	2b01      	cmp	r3, #1
 800b132:	f040 825c 	bne.w	800b5ee <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
        {
          frequency = HSI_VALUE;
 800b136:	4b07      	ldr	r3, [pc, #28]	@ (800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800b138:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b13a:	e258      	b.n	800b5ee <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800b13c:	f7ff f9aa 	bl	800a494 <LL_RCC_LSE_IsReady>
 800b140:	4603      	mov	r3, r0
 800b142:	2b01      	cmp	r3, #1
 800b144:	f040 8255 	bne.w	800b5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        {
          frequency = LSE_VALUE;
 800b148:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b14c:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b14e:	e250      	b.n	800b5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 800b150:	000f4240 	.word	0x000f4240
 800b154:	00f42400 	.word	0x00f42400
 800b158:	001fff68 	.word	0x001fff68
 800b15c:	aaaaaaab 	.word	0xaaaaaaab
 800b160:	0801bf9c 	.word	0x0801bf9c
 800b164:	02dc6c00 	.word	0x02dc6c00
 800b168:	0801bf3c 	.word	0x0801bf3c
 800b16c:	0801bf7c 	.word	0x0801bf7c

      default: /* LPUART1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b170:	f7ff f802 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b174:	4604      	mov	r4, r0
 800b176:	f7ff fa0c 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b17a:	4603      	mov	r3, r0
 800b17c:	091b      	lsrs	r3, r3, #4
 800b17e:	f003 030f 	and.w	r3, r3, #15
 800b182:	4aaf      	ldr	r2, [pc, #700]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b188:	fbb4 f4f3 	udiv	r4, r4, r3
 800b18c:	f7ff fa0d 	bl	800a5aa <LL_RCC_GetAPB1Prescaler>
 800b190:	4603      	mov	r3, r0
 800b192:	0a1b      	lsrs	r3, r3, #8
 800b194:	f003 0307 	and.w	r3, r3, #7
 800b198:	4aaa      	ldr	r2, [pc, #680]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b19a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b19e:	f003 031f 	and.w	r3, r3, #31
 800b1a2:	fa24 f303 	lsr.w	r3, r4, r3
 800b1a6:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b1a8:	e22e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* LPUART1 */
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1b0:	d12a      	bne.n	800b208 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
  {
    switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 800b1b2:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 800b1b6:	f7ff fb99 	bl	800a8ec <LL_RCC_GetADCClockSource>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1c0:	d014      	beq.n	800b1ec <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800b1c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b1c6:	f200 8216 	bhi.w	800b5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 800b1ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1ce:	d003      	beq.n	800b1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800b1d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1d4:	d00e      	beq.n	800b1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;

      default: /* No clock used as ADC clock source */
        break;
 800b1d6:	e20e      	b.n	800b5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800b1d8:	f7ff fc3e 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	f040 820b 	bne.w	800b5fa <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
          frequency = RCC_PLLSAI1_GetFreqDomain_R();
 800b1e4:	f000 fc30 	bl	800ba48 <RCC_PLLSAI1_GetFreqDomain_R>
 800b1e8:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b1ea:	e206      	b.n	800b5fa <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
        frequency = HAL_RCC_GetSysClockFreq();
 800b1ec:	f7fe ffc4 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b1f0:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b1f2:	e209      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        if (LL_RCC_PLL_IsReady() == 1U)
 800b1f4:	f7ff fbcf 	bl	800a996 <LL_RCC_PLL_IsReady>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	f040 81ff 	bne.w	800b5fe <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
          frequency = RCC_PLL_GetFreqDomain_P();
 800b200:	f000 fb76 	bl	800b8f0 <RCC_PLL_GetFreqDomain_P>
 800b204:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b206:	e1fa      	b.n	800b5fe <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2b04      	cmp	r3, #4
 800b20c:	d135      	bne.n	800b27a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 800b20e:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800b212:	f7ff fb08 	bl	800a826 <LL_RCC_GetI2CClockSource>
 800b216:	4603      	mov	r3, r0
 800b218:	4a8b      	ldr	r2, [pc, #556]	@ (800b448 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d003      	beq.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800b21e:	4a8b      	ldr	r2, [pc, #556]	@ (800b44c <HAL_RCCEx_GetPeriphCLKFreq+0x620>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d004      	beq.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 800b224:	e00c      	b.n	800b240 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
    {
      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b226:	f7fe ffa7 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b22a:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b22c:	e1ec      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b22e:	f7ff f8fb 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b232:	4603      	mov	r3, r0
 800b234:	2b01      	cmp	r3, #1
 800b236:	f040 81e4 	bne.w	800b602 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        {
          frequency = HSI_VALUE;
 800b23a:	4b85      	ldr	r3, [pc, #532]	@ (800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b23c:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b23e:	e1e0      	b.n	800b602 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>

      default: /* I2C1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b240:	f7fe ff9a 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b244:	4604      	mov	r4, r0
 800b246:	f7ff f9a4 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b24a:	4603      	mov	r3, r0
 800b24c:	091b      	lsrs	r3, r3, #4
 800b24e:	f003 030f 	and.w	r3, r3, #15
 800b252:	4a7b      	ldr	r2, [pc, #492]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b258:	fbb4 f4f3 	udiv	r4, r4, r3
 800b25c:	f7ff f9a5 	bl	800a5aa <LL_RCC_GetAPB1Prescaler>
 800b260:	4603      	mov	r3, r0
 800b262:	0a1b      	lsrs	r3, r3, #8
 800b264:	f003 0307 	and.w	r3, r3, #7
 800b268:	4a76      	ldr	r2, [pc, #472]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b26a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b26e:	f003 031f 	and.w	r3, r3, #31
 800b272:	fa24 f303 	lsr.w	r3, r4, r3
 800b276:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b278:	e1c6      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(I2C3)
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2b08      	cmp	r3, #8
 800b27e:	d135      	bne.n	800b2ec <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 800b280:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800b284:	f7ff facf 	bl	800a826 <LL_RCC_GetI2CClockSource>
 800b288:	4603      	mov	r3, r0
 800b28a:	4a72      	ldr	r2, [pc, #456]	@ (800b454 <HAL_RCCEx_GetPeriphCLKFreq+0x628>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d003      	beq.n	800b298 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 800b290:	4a71      	ldr	r2, [pc, #452]	@ (800b458 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d004      	beq.n	800b2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
 800b296:	e00c      	b.n	800b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b298:	f7fe ff6e 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b29c:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b29e:	e1b3      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b2a0:	f7ff f8c2 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	f040 81ad 	bne.w	800b606 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          frequency = HSI_VALUE;
 800b2ac:	4b68      	ldr	r3, [pc, #416]	@ (800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b2ae:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b2b0:	e1a9      	b.n	800b606 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>

      default: /* I2C3 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b2b2:	f7fe ff61 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b2b6:	4604      	mov	r4, r0
 800b2b8:	f7ff f96b 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	091b      	lsrs	r3, r3, #4
 800b2c0:	f003 030f 	and.w	r3, r3, #15
 800b2c4:	4a5e      	ldr	r2, [pc, #376]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b2c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2ca:	fbb4 f4f3 	udiv	r4, r4, r3
 800b2ce:	f7ff f96c 	bl	800a5aa <LL_RCC_GetAPB1Prescaler>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	0a1b      	lsrs	r3, r3, #8
 800b2d6:	f003 0307 	and.w	r3, r3, #7
 800b2da:	4a5a      	ldr	r2, [pc, #360]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b2dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2e0:	f003 031f 	and.w	r3, r3, #31
 800b2e4:	fa24 f303 	lsr.w	r3, r4, r3
 800b2e8:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b2ea:	e18d      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* I2C3 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2b10      	cmp	r3, #16
 800b2f0:	d151      	bne.n	800b396 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 800b2f2:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 800b2f6:	f7ff faaa 	bl	800a84e <LL_RCC_GetLPTIMClockSource>
 800b2fa:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 800b2fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2fe:	4a57      	ldr	r2, [pc, #348]	@ (800b45c <HAL_RCCEx_GetPeriphCLKFreq+0x630>)
 800b300:	4293      	cmp	r3, r2
 800b302:	d110      	bne.n	800b326 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800b304:	f7ff f8d8 	bl	800a4b8 <LL_RCC_LSI1_IsReady>
 800b308:	6278      	str	r0, [r7, #36]	@ 0x24
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800b30a:	f7ff f8e7 	bl	800a4dc <LL_RCC_LSI2_IsReady>
 800b30e:	6238      	str	r0, [r7, #32]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800b310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b312:	2b01      	cmp	r3, #1
 800b314:	d003      	beq.n	800b31e <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 800b316:	6a3b      	ldr	r3, [r7, #32]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	f040 8175 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800b31e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b322:	647b      	str	r3, [r7, #68]	@ 0x44
 800b324:	e170      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 800b326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b328:	4a4d      	ldr	r2, [pc, #308]	@ (800b460 <HAL_RCCEx_GetPeriphCLKFreq+0x634>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d108      	bne.n	800b340 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b32e:	f7ff f87b 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b332:	4603      	mov	r3, r0
 800b334:	2b01      	cmp	r3, #1
 800b336:	f040 8167 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 800b33a:	4b45      	ldr	r3, [pc, #276]	@ (800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b33c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b33e:	e163      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 800b340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b342:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 800b346:	d109      	bne.n	800b35c <HAL_RCCEx_GetPeriphCLKFreq+0x530>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b348:	f7ff f8a4 	bl	800a494 <LL_RCC_LSE_IsReady>
 800b34c:	4603      	mov	r3, r0
 800b34e:	2b01      	cmp	r3, #1
 800b350:	f040 815a 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b354:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b358:	647b      	str	r3, [r7, #68]	@ 0x44
 800b35a:	e155      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM1 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b35c:	f7fe ff0c 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b360:	4604      	mov	r4, r0
 800b362:	f7ff f916 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b366:	4603      	mov	r3, r0
 800b368:	091b      	lsrs	r3, r3, #4
 800b36a:	f003 030f 	and.w	r3, r3, #15
 800b36e:	4a34      	ldr	r2, [pc, #208]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b374:	fbb4 f4f3 	udiv	r4, r4, r3
 800b378:	f7ff f917 	bl	800a5aa <LL_RCC_GetAPB1Prescaler>
 800b37c:	4603      	mov	r3, r0
 800b37e:	0a1b      	lsrs	r3, r3, #8
 800b380:	f003 0307 	and.w	r3, r3, #7
 800b384:	4a2f      	ldr	r2, [pc, #188]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b38a:	f003 031f 	and.w	r3, r3, #31
 800b38e:	fa24 f303 	lsr.w	r3, r4, r3
 800b392:	647b      	str	r3, [r7, #68]	@ 0x44
 800b394:	e138      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2b20      	cmp	r3, #32
 800b39a:	d167      	bne.n	800b46c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 800b39c:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800b3a0:	f7ff fa55 	bl	800a84e <LL_RCC_GetLPTIMClockSource>
 800b3a4:	6378      	str	r0, [r7, #52]	@ 0x34

    if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 800b3a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3a8:	4a2e      	ldr	r2, [pc, #184]	@ (800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x638>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d110      	bne.n	800b3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800b3ae:	f7ff f883 	bl	800a4b8 <LL_RCC_LSI1_IsReady>
 800b3b2:	6338      	str	r0, [r7, #48]	@ 0x30
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800b3b4:	f7ff f892 	bl	800a4dc <LL_RCC_LSI2_IsReady>
 800b3b8:	62f8      	str	r0, [r7, #44]	@ 0x2c
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800b3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d003      	beq.n	800b3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800b3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	f040 8120 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800b3c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b3cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3ce:	e11b      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d2:	4a25      	ldr	r2, [pc, #148]	@ (800b468 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d108      	bne.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b3d8:	f7ff f826 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b01      	cmp	r3, #1
 800b3e0:	f040 8112 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 800b3e4:	4b1a      	ldr	r3, [pc, #104]	@ (800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b3e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3e8:	e10e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 800b3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3ec:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800b3f0:	d109      	bne.n	800b406 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b3f2:	f7ff f84f 	bl	800a494 <LL_RCC_LSE_IsReady>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	f040 8105 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b3fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b402:	647b      	str	r3, [r7, #68]	@ 0x44
 800b404:	e100      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM2 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b406:	f7fe feb7 	bl	800a178 <HAL_RCC_GetSysClockFreq>
 800b40a:	4604      	mov	r4, r0
 800b40c:	f7ff f8c1 	bl	800a592 <LL_RCC_GetAHBPrescaler>
 800b410:	4603      	mov	r3, r0
 800b412:	091b      	lsrs	r3, r3, #4
 800b414:	f003 030f 	and.w	r3, r3, #15
 800b418:	4a09      	ldr	r2, [pc, #36]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b41a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b41e:	fbb4 f4f3 	udiv	r4, r4, r3
 800b422:	f7ff f8c2 	bl	800a5aa <LL_RCC_GetAPB1Prescaler>
 800b426:	4603      	mov	r3, r0
 800b428:	0a1b      	lsrs	r3, r3, #8
 800b42a:	f003 0307 	and.w	r3, r3, #7
 800b42e:	4a05      	ldr	r2, [pc, #20]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b434:	f003 031f 	and.w	r3, r3, #31
 800b438:	fa24 f303 	lsr.w	r3, r4, r3
 800b43c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b43e:	e0e3      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 800b440:	0801bf3c 	.word	0x0801bf3c
 800b444:	0801bf7c 	.word	0x0801bf7c
 800b448:	00030100 	.word	0x00030100
 800b44c:	00030200 	.word	0x00030200
 800b450:	00f42400 	.word	0x00f42400
 800b454:	00301000 	.word	0x00301000
 800b458:	00302000 	.word	0x00302000
 800b45c:	000c0004 	.word	0x000c0004
 800b460:	000c0008 	.word	0x000c0008
 800b464:	00300010 	.word	0x00300010
 800b468:	00300020 	.word	0x00300020
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b472:	d119      	bne.n	800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
  {
    uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 800b474:	f7ff f880 	bl	800a578 <LL_RCC_GetRFWKPClockSource>
 800b478:	63b8      	str	r0, [r7, #56]	@ 0x38

    if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */
 800b47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b480:	d109      	bne.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b482:	f7ff f807 	bl	800a494 <LL_RCC_LSE_IsReady>
 800b486:	4603      	mov	r3, r0
 800b488:	2b01      	cmp	r3, #1
 800b48a:	f040 80bd 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b48e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b492:	647b      	str	r3, [r7, #68]	@ 0x44
 800b494:	e0b8      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */
 800b496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b498:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b49c:	f040 80b4 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 1024U;
 800b4a0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 800b4a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4a6:	e0af      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(RCC_SMPS_SUPPORT)
  else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4ae:	f040 80ab 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
  {
    uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 800b4b2:	f7ff f8a6 	bl	800a602 <LL_RCC_GetSMPSClockSource>
 800b4b6:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 800b4b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d115      	bne.n	800b4ea <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b4be:	f7fe ffb3 	bl	800a428 <LL_RCC_HSI_IsReady>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	f040 809f 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 800b4ca:	4952      	ldr	r1, [pc, #328]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b4cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4ce:	4613      	mov	r3, r2
 800b4d0:	005b      	lsls	r3, r3, #1
 800b4d2:	4413      	add	r3, r2
 800b4d4:	00db      	lsls	r3, r3, #3
 800b4d6:	440b      	add	r3, r1
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4a4f      	ldr	r2, [pc, #316]	@ (800b618 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>)
 800b4dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4e0:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b4e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4e4:	085b      	lsrs	r3, r3, #1
 800b4e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4e8:	e08e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */
 800b4ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4f0:	d116      	bne.n	800b520 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
    {
      if (LL_RCC_HSE_IsReady() == 1U)
 800b4f2:	f7fe ff87 	bl	800a404 <LL_RCC_HSE_IsReady>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	f040 8085 	bne.w	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 800b4fe:	4945      	ldr	r1, [pc, #276]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b500:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b502:	4613      	mov	r3, r2
 800b504:	005b      	lsls	r3, r3, #1
 800b506:	4413      	add	r3, r2
 800b508:	00db      	lsls	r3, r3, #3
 800b50a:	440b      	add	r3, r1
 800b50c:	3314      	adds	r3, #20
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a42      	ldr	r2, [pc, #264]	@ (800b61c <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>)
 800b512:	fbb2 f3f3 	udiv	r3, r2, r3
 800b516:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b51a:	085b      	lsrs	r3, r3, #1
 800b51c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b51e:	e073      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */
 800b520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b526:	d16f      	bne.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      switch (LL_RCC_MSI_GetRange())
 800b528:	f7fe fffb 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b52c:	4603      	mov	r3, r0
 800b52e:	2bb0      	cmp	r3, #176	@ 0xb0
 800b530:	d037      	beq.n	800b5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800b532:	2bb0      	cmp	r3, #176	@ 0xb0
 800b534:	d844      	bhi.n	800b5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b536:	2ba0      	cmp	r3, #160	@ 0xa0
 800b538:	d024      	beq.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 800b53a:	2ba0      	cmp	r3, #160	@ 0xa0
 800b53c:	d840      	bhi.n	800b5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b53e:	2b80      	cmp	r3, #128	@ 0x80
 800b540:	d002      	beq.n	800b548 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 800b542:	2b90      	cmp	r3, #144	@ 0x90
 800b544:	d00f      	beq.n	800b566 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
          break;
        case LL_RCC_MSIRANGE_11:
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
          break;
        default:
          break;
 800b546:	e03b      	b.n	800b5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4];
 800b548:	4b35      	ldr	r3, [pc, #212]	@ (800b620 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b54a:	6a19      	ldr	r1, [r3, #32]
 800b54c:	4831      	ldr	r0, [pc, #196]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b54e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b550:	4613      	mov	r3, r2
 800b552:	005b      	lsls	r3, r3, #1
 800b554:	4413      	add	r3, r2
 800b556:	00db      	lsls	r3, r3, #3
 800b558:	4403      	add	r3, r0
 800b55a:	3310      	adds	r3, #16
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	fbb1 f3f3 	udiv	r3, r1, r3
 800b562:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b564:	e02d      	b.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3];
 800b566:	4b2e      	ldr	r3, [pc, #184]	@ (800b620 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b568:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b56a:	482a      	ldr	r0, [pc, #168]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b56c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b56e:	4613      	mov	r3, r2
 800b570:	005b      	lsls	r3, r3, #1
 800b572:	4413      	add	r3, r2
 800b574:	00db      	lsls	r3, r3, #3
 800b576:	4403      	add	r3, r0
 800b578:	330c      	adds	r3, #12
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	fbb1 f3f3 	udiv	r3, r1, r3
 800b580:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b582:	e01e      	b.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2];
 800b584:	4b26      	ldr	r3, [pc, #152]	@ (800b620 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b586:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800b588:	4822      	ldr	r0, [pc, #136]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b58a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b58c:	4613      	mov	r3, r2
 800b58e:	005b      	lsls	r3, r3, #1
 800b590:	4413      	add	r3, r2
 800b592:	00db      	lsls	r3, r3, #3
 800b594:	4403      	add	r3, r0
 800b596:	3308      	adds	r3, #8
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b59e:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b5a0:	e00f      	b.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
 800b5a2:	4b1f      	ldr	r3, [pc, #124]	@ (800b620 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b5a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b5a6:	481b      	ldr	r0, [pc, #108]	@ (800b614 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b5a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	005b      	lsls	r3, r3, #1
 800b5ae:	4413      	add	r3, r2
 800b5b0:	00db      	lsls	r3, r3, #3
 800b5b2:	4403      	add	r3, r0
 800b5b4:	3304      	adds	r3, #4
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	fbb1 f3f3 	udiv	r3, r1, r3
 800b5bc:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b5be:	e000      	b.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          break;
 800b5c0:	bf00      	nop
      }
      frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b5c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5c4:	085b      	lsrs	r3, r3, #1
 800b5c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5c8:	e01e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5ca:	bf00      	nop
 800b5cc:	e01c      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5ce:	bf00      	nop
 800b5d0:	e01a      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5d2:	bf00      	nop
 800b5d4:	e018      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5d6:	bf00      	nop
 800b5d8:	e016      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5da:	bf00      	nop
 800b5dc:	e014      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5de:	bf00      	nop
 800b5e0:	e012      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5e2:	bf00      	nop
 800b5e4:	e010      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5e6:	bf00      	nop
 800b5e8:	e00e      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5ea:	bf00      	nop
 800b5ec:	e00c      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5ee:	bf00      	nop
 800b5f0:	e00a      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5f2:	bf00      	nop
 800b5f4:	e008      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5f6:	bf00      	nop
 800b5f8:	e006      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5fa:	bf00      	nop
 800b5fc:	e004      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b5fe:	bf00      	nop
 800b600:	e002      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b602:	bf00      	nop
 800b604:	e000      	b.n	800b608 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b606:	bf00      	nop
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#endif /* RCC_SMPS_SUPPORT */

  return (frequency);
 800b608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	374c      	adds	r7, #76	@ 0x4c
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd90      	pop	{r4, r7, pc}
 800b612:	bf00      	nop
 800b614:	0801bfdc 	.word	0x0801bfdc
 800b618:	00f42400 	.word	0x00f42400
 800b61c:	01e84800 	.word	0x01e84800
 800b620:	0801bf9c 	.word	0x0801bf9c

0800b624 <HAL_RCCEx_GetRngCLKSource>:
  *
  *         (*) Value not defined in all devices.
  *
  */
uint32_t HAL_RCCEx_GetRngCLKSource(void)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
  uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 800b62a:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 800b62e:	f7ff f931 	bl	800a894 <LL_RCC_GetRNGClockSource>
 800b632:	6078      	str	r0, [r7, #4]
  uint32_t clk48_clock_source;

  /* RNG clock source originates from 48 MHz RC oscillator */
  if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d108      	bne.n	800b64c <HAL_RCCEx_GetRngCLKSource+0x28>
  {
    clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 800b63a:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 800b63e:	f7ff f939 	bl	800a8b4 <LL_RCC_GetCLK48ClockSource>
 800b642:	6038      	str	r0, [r7, #0]
    rng_clock_source = (CLK48_MASK | clk48_clock_source);
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b64a:	607b      	str	r3, [r7, #4]
  }

  return rng_clock_source;
 800b64c:	687b      	ldr	r3, [r7, #4]
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3708      	adds	r7, #8
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
	...

0800b658 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800b660:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800b664:	f7ff fa47 	bl	800aaf6 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_CRS_RELEASE_RESET();
 800b668:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800b66c:	f7ff fa55 	bl	800ab1a <LL_APB1_GRP1_ReleaseReset>

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	431a      	orrs	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	4313      	orrs	r3, r2
 800b680:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	68fa      	ldr	r2, [r7, #12]
 800b688:	4313      	orrs	r3, r2
 800b68a:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	691b      	ldr	r3, [r3, #16]
 800b690:	041b      	lsls	r3, r3, #16
 800b692:	68fa      	ldr	r2, [r7, #12]
 800b694:	4313      	orrs	r3, r2
 800b696:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800b698:	4a0b      	ldr	r2, [pc, #44]	@ (800b6c8 <HAL_RCCEx_CRSConfig+0x70>)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800b69e:	4b0a      	ldr	r3, [pc, #40]	@ (800b6c8 <HAL_RCCEx_CRSConfig+0x70>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	695b      	ldr	r3, [r3, #20]
 800b6aa:	021b      	lsls	r3, r3, #8
 800b6ac:	4906      	ldr	r1, [pc, #24]	@ (800b6c8 <HAL_RCCEx_CRSConfig+0x70>)
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800b6b2:	4b05      	ldr	r3, [pc, #20]	@ (800b6c8 <HAL_RCCEx_CRSConfig+0x70>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a04      	ldr	r2, [pc, #16]	@ (800b6c8 <HAL_RCCEx_CRSConfig+0x70>)
 800b6b8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b6bc:	6013      	str	r3, [r2, #0]
}
 800b6be:	bf00      	nop
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	40006000 	.word	0x40006000

0800b6cc <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b084      	sub	sp, #16
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b6d8:	f7ff f9af 	bl	800aa3a <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b6dc:	f7f8 fa42 	bl	8003b64 <HAL_GetTick>
 800b6e0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6e2:	e009      	b.n	800b6f8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6e4:	f7f8 fa3e 	bl	8003b64 <HAL_GetTick>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	2b02      	cmp	r3, #2
 800b6f0:	d902      	bls.n	800b6f8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	73fb      	strb	r3, [r7, #15]
      break;
 800b6f6:	e004      	b.n	800b702 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6f8:	f7ff f9ae 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1f0      	bne.n	800b6e4 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b702:	7bfb      	ldrb	r3, [r7, #15]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d137      	bne.n	800b778 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b70c:	691b      	ldr	r3, [r3, #16]
 800b70e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	021b      	lsls	r3, r3, #8
 800b718:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b71c:	4313      	orrs	r3, r2
 800b71e:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b724:	691b      	ldr	r3, [r3, #16]
 800b726:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	685b      	ldr	r3, [r3, #4]
 800b72e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b732:	4313      	orrs	r3, r2
 800b734:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b736:	f7ff f971 	bl	800aa1c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b73a:	f7f8 fa13 	bl	8003b64 <HAL_GetTick>
 800b73e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b740:	e009      	b.n	800b756 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b742:	f7f8 fa0f 	bl	8003b64 <HAL_GetTick>
 800b746:	4602      	mov	r2, r0
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	1ad3      	subs	r3, r2, r3
 800b74c:	2b02      	cmp	r3, #2
 800b74e:	d902      	bls.n	800b756 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b750:	2303      	movs	r3, #3
 800b752:	73fb      	strb	r3, [r7, #15]
        break;
 800b754:	e004      	b.n	800b760 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b756:	f7ff f97f 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d1f0      	bne.n	800b742 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b760:	7bfb      	ldrb	r3, [r7, #15]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d108      	bne.n	800b778 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b76a:	691a      	ldr	r2, [r3, #16]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	691b      	ldr	r3, [r3, #16]
 800b770:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b774:	4313      	orrs	r3, r2
 800b776:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b778:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3710      	adds	r7, #16
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}

0800b782 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b782:	b580      	push	{r7, lr}
 800b784:	b084      	sub	sp, #16
 800b786:	af00      	add	r7, sp, #0
 800b788:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b78a:	2300      	movs	r3, #0
 800b78c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b78e:	f7ff f954 	bl	800aa3a <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b792:	f7f8 f9e7 	bl	8003b64 <HAL_GetTick>
 800b796:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b798:	e009      	b.n	800b7ae <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b79a:	f7f8 f9e3 	bl	8003b64 <HAL_GetTick>
 800b79e:	4602      	mov	r2, r0
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	1ad3      	subs	r3, r2, r3
 800b7a4:	2b02      	cmp	r3, #2
 800b7a6:	d902      	bls.n	800b7ae <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b7a8:	2303      	movs	r3, #3
 800b7aa:	73fb      	strb	r3, [r7, #15]
      break;
 800b7ac:	e004      	b.n	800b7b8 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b7ae:	f7ff f953 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d1f0      	bne.n	800b79a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b7b8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d137      	bne.n	800b82e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b7be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	021b      	lsls	r3, r3, #8
 800b7ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b7d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7da:	691b      	ldr	r3, [r3, #16]
 800b7dc:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b7ec:	f7ff f916 	bl	800aa1c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7f0:	f7f8 f9b8 	bl	8003b64 <HAL_GetTick>
 800b7f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b7f6:	e009      	b.n	800b80c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b7f8:	f7f8 f9b4 	bl	8003b64 <HAL_GetTick>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	1ad3      	subs	r3, r2, r3
 800b802:	2b02      	cmp	r3, #2
 800b804:	d902      	bls.n	800b80c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b806:	2303      	movs	r3, #3
 800b808:	73fb      	strb	r3, [r7, #15]
        break;
 800b80a:	e004      	b.n	800b816 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b80c:	f7ff f924 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b810:	4603      	mov	r3, r0
 800b812:	2b01      	cmp	r3, #1
 800b814:	d1f0      	bne.n	800b7f8 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b816:	7bfb      	ldrb	r3, [r7, #15]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d108      	bne.n	800b82e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b81c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b820:	691a      	ldr	r2, [r3, #16]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	691b      	ldr	r3, [r3, #16]
 800b826:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b82a:	4313      	orrs	r3, r2
 800b82c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b82e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b830:	4618      	mov	r0, r3
 800b832:	3710      	adds	r7, #16
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b084      	sub	sp, #16
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b840:	2300      	movs	r3, #0
 800b842:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b844:	f7ff f8f9 	bl	800aa3a <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b848:	f7f8 f98c 	bl	8003b64 <HAL_GetTick>
 800b84c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b84e:	e009      	b.n	800b864 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b850:	f7f8 f988 	bl	8003b64 <HAL_GetTick>
 800b854:	4602      	mov	r2, r0
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	1ad3      	subs	r3, r2, r3
 800b85a:	2b02      	cmp	r3, #2
 800b85c:	d902      	bls.n	800b864 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b85e:	2303      	movs	r3, #3
 800b860:	73fb      	strb	r3, [r7, #15]
      break;
 800b862:	e004      	b.n	800b86e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b864:	f7ff f8f8 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b868:	4603      	mov	r3, r0
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1f0      	bne.n	800b850 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d137      	bne.n	800b8e4 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b878:	691b      	ldr	r3, [r3, #16]
 800b87a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	021b      	lsls	r3, r3, #8
 800b884:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b888:	4313      	orrs	r3, r2
 800b88a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b88c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b890:	691b      	ldr	r3, [r3, #16]
 800b892:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b8a2:	f7ff f8bb 	bl	800aa1c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8a6:	f7f8 f95d 	bl	8003b64 <HAL_GetTick>
 800b8aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b8ac:	e009      	b.n	800b8c2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b8ae:	f7f8 f959 	bl	8003b64 <HAL_GetTick>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	1ad3      	subs	r3, r2, r3
 800b8b8:	2b02      	cmp	r3, #2
 800b8ba:	d902      	bls.n	800b8c2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b8bc:	2303      	movs	r3, #3
 800b8be:	73fb      	strb	r3, [r7, #15]
        break;
 800b8c0:	e004      	b.n	800b8cc <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b8c2:	f7ff f8c9 	bl	800aa58 <LL_RCC_PLLSAI1_IsReady>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d1f0      	bne.n	800b8ae <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b8cc:	7bfb      	ldrb	r3, [r7, #15]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d108      	bne.n	800b8e4 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b8d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8d6:	691a      	ldr	r2, [r3, #16]
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	691b      	ldr	r3, [r3, #16]
 800b8dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b8e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3710      	adds	r7, #16
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
	...

0800b8f0 <RCC_PLL_GetFreqDomain_P>:
/**
  * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
  * @retval PLLPCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_P(void)
{
 800b8f0:	b590      	push	{r4, r7, lr}
 800b8f2:	b083      	sub	sp, #12
 800b8f4:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
     SAI Domain clock = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b8f6:	f7ff f8f2 	bl	800aade <LL_RCC_PLL_GetMainSource>
 800b8fa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	2b03      	cmp	r3, #3
 800b900:	d017      	beq.n	800b932 <RCC_PLL_GetFreqDomain_P+0x42>
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	2b03      	cmp	r3, #3
 800b906:	d81f      	bhi.n	800b948 <RCC_PLL_GetFreqDomain_P+0x58>
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d003      	beq.n	800b916 <RCC_PLL_GetFreqDomain_P+0x26>
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	2b02      	cmp	r3, #2
 800b912:	d00b      	beq.n	800b92c <RCC_PLL_GetFreqDomain_P+0x3c>
 800b914:	e018      	b.n	800b948 <RCC_PLL_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b916:	f7fe fe04 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b91a:	4603      	mov	r3, r0
 800b91c:	091b      	lsrs	r3, r3, #4
 800b91e:	f003 030f 	and.w	r3, r3, #15
 800b922:	4a1b      	ldr	r2, [pc, #108]	@ (800b990 <RCC_PLL_GetFreqDomain_P+0xa0>)
 800b924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b928:	607b      	str	r3, [r7, #4]
      break;
 800b92a:	e018      	b.n	800b95e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800b92c:	4b19      	ldr	r3, [pc, #100]	@ (800b994 <RCC_PLL_GetFreqDomain_P+0xa4>)
 800b92e:	607b      	str	r3, [r7, #4]
      break;
 800b930:	e015      	b.n	800b95e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b932:	f7fe fd55 	bl	800a3e0 <LL_RCC_HSE_IsEnabledDiv2>
 800b936:	4603      	mov	r3, r0
 800b938:	2b01      	cmp	r3, #1
 800b93a:	d102      	bne.n	800b942 <RCC_PLL_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800b93c:	4b15      	ldr	r3, [pc, #84]	@ (800b994 <RCC_PLL_GetFreqDomain_P+0xa4>)
 800b93e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800b940:	e00d      	b.n	800b95e <RCC_PLL_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 800b942:	4b15      	ldr	r3, [pc, #84]	@ (800b998 <RCC_PLL_GetFreqDomain_P+0xa8>)
 800b944:	607b      	str	r3, [r7, #4]
      break;
 800b946:	e00a      	b.n	800b95e <RCC_PLL_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b948:	f7fe fdeb 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b94c:	4603      	mov	r3, r0
 800b94e:	091b      	lsrs	r3, r3, #4
 800b950:	f003 030f 	and.w	r3, r3, #15
 800b954:	4a0e      	ldr	r2, [pc, #56]	@ (800b990 <RCC_PLL_GetFreqDomain_P+0xa0>)
 800b956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b95a:	607b      	str	r3, [r7, #4]
      break;
 800b95c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b95e:	f7ff f82c 	bl	800a9ba <LL_RCC_PLL_GetN>
 800b962:	4602      	mov	r2, r0
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	fb03 f402 	mul.w	r4, r3, r2
 800b96a:	f7ff f84b 	bl	800aa04 <LL_RCC_PLL_GetDivider>
 800b96e:	4603      	mov	r3, r0
 800b970:	091b      	lsrs	r3, r3, #4
 800b972:	3301      	adds	r3, #1
 800b974:	fbb4 f4f3 	udiv	r4, r4, r3
 800b978:	f7ff f82c 	bl	800a9d4 <LL_RCC_PLL_GetP>
 800b97c:	4603      	mov	r3, r0
 800b97e:	0c5b      	lsrs	r3, r3, #17
 800b980:	3301      	adds	r3, #1
 800b982:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 800b986:	4618      	mov	r0, r3
 800b988:	370c      	adds	r7, #12
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd90      	pop	{r4, r7, pc}
 800b98e:	bf00      	nop
 800b990:	0801bf9c 	.word	0x0801bf9c
 800b994:	00f42400 	.word	0x00f42400
 800b998:	01e84800 	.word	0x01e84800

0800b99c <RCC_PLL_GetFreqDomain_Q>:
/**
  * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
  * @retval PLLQCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_Q(void)
{
 800b99c:	b590      	push	{r4, r7, lr}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b9a2:	f7ff f89c 	bl	800aade <LL_RCC_PLL_GetMainSource>
 800b9a6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	2b03      	cmp	r3, #3
 800b9ac:	d017      	beq.n	800b9de <RCC_PLL_GetFreqDomain_Q+0x42>
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	2b03      	cmp	r3, #3
 800b9b2:	d81f      	bhi.n	800b9f4 <RCC_PLL_GetFreqDomain_Q+0x58>
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	d003      	beq.n	800b9c2 <RCC_PLL_GetFreqDomain_Q+0x26>
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	2b02      	cmp	r3, #2
 800b9be:	d00b      	beq.n	800b9d8 <RCC_PLL_GetFreqDomain_Q+0x3c>
 800b9c0:	e018      	b.n	800b9f4 <RCC_PLL_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b9c2:	f7fe fdae 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	091b      	lsrs	r3, r3, #4
 800b9ca:	f003 030f 	and.w	r3, r3, #15
 800b9ce:	4a1b      	ldr	r2, [pc, #108]	@ (800ba3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 800b9d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9d4:	607b      	str	r3, [r7, #4]
      break;
 800b9d6:	e018      	b.n	800ba0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800b9d8:	4b19      	ldr	r3, [pc, #100]	@ (800ba40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 800b9da:	607b      	str	r3, [r7, #4]
      break;
 800b9dc:	e015      	b.n	800ba0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b9de:	f7fe fcff 	bl	800a3e0 <LL_RCC_HSE_IsEnabledDiv2>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d102      	bne.n	800b9ee <RCC_PLL_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800b9e8:	4b15      	ldr	r3, [pc, #84]	@ (800ba40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 800b9ea:	607b      	str	r3, [r7, #4]
      else
      {
        pllinputfreq = HSE_VALUE;
      }

      break;
 800b9ec:	e00d      	b.n	800ba0a <RCC_PLL_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 800b9ee:	4b15      	ldr	r3, [pc, #84]	@ (800ba44 <RCC_PLL_GetFreqDomain_Q+0xa8>)
 800b9f0:	607b      	str	r3, [r7, #4]
      break;
 800b9f2:	e00a      	b.n	800ba0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b9f4:	f7fe fd95 	bl	800a522 <LL_RCC_MSI_GetRange>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	091b      	lsrs	r3, r3, #4
 800b9fc:	f003 030f 	and.w	r3, r3, #15
 800ba00:	4a0e      	ldr	r2, [pc, #56]	@ (800ba3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 800ba02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba06:	607b      	str	r3, [r7, #4]
      break;
 800ba08:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ba0a:	f7fe ffd6 	bl	800a9ba <LL_RCC_PLL_GetN>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	fb03 f402 	mul.w	r4, r3, r2
 800ba16:	f7fe fff5 	bl	800aa04 <LL_RCC_PLL_GetDivider>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	091b      	lsrs	r3, r3, #4
 800ba1e:	3301      	adds	r3, #1
 800ba20:	fbb4 f4f3 	udiv	r4, r4, r3
 800ba24:	f7fe ffe2 	bl	800a9ec <LL_RCC_PLL_GetQ>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	0e5b      	lsrs	r3, r3, #25
 800ba2c:	3301      	adds	r3, #1
 800ba2e:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	370c      	adds	r7, #12
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd90      	pop	{r4, r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	0801bf9c 	.word	0x0801bf9c
 800ba40:	00f42400 	.word	0x00f42400
 800ba44:	01e84800 	.word	0x01e84800

0800ba48 <RCC_PLLSAI1_GetFreqDomain_R>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
  * @retval PLLSAI1RCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
{
 800ba48:	b590      	push	{r4, r7, lr}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ba4e:	f7ff f846 	bl	800aade <LL_RCC_PLL_GetMainSource>
 800ba52:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	2b03      	cmp	r3, #3
 800ba58:	d017      	beq.n	800ba8a <RCC_PLLSAI1_GetFreqDomain_R+0x42>
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	2b03      	cmp	r3, #3
 800ba5e:	d81f      	bhi.n	800baa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d003      	beq.n	800ba6e <RCC_PLLSAI1_GetFreqDomain_R+0x26>
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	2b02      	cmp	r3, #2
 800ba6a:	d00b      	beq.n	800ba84 <RCC_PLLSAI1_GetFreqDomain_R+0x3c>
 800ba6c:	e018      	b.n	800baa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800ba6e:	f7fe fd58 	bl	800a522 <LL_RCC_MSI_GetRange>
 800ba72:	4603      	mov	r3, r0
 800ba74:	091b      	lsrs	r3, r3, #4
 800ba76:	f003 030f 	and.w	r3, r3, #15
 800ba7a:	4a1b      	ldr	r2, [pc, #108]	@ (800bae8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800ba7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba80:	607b      	str	r3, [r7, #4]
      break;
 800ba82:	e018      	b.n	800bab6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800ba84:	4b19      	ldr	r3, [pc, #100]	@ (800baec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 800ba86:	607b      	str	r3, [r7, #4]
      break;
 800ba88:	e015      	b.n	800bab6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ba8a:	f7fe fca9 	bl	800a3e0 <LL_RCC_HSE_IsEnabledDiv2>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d102      	bne.n	800ba9a <RCC_PLLSAI1_GetFreqDomain_R+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800ba94:	4b15      	ldr	r3, [pc, #84]	@ (800baec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 800ba96:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800ba98:	e00d      	b.n	800bab6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>
        pllinputfreq = HSE_VALUE;
 800ba9a:	4b15      	ldr	r3, [pc, #84]	@ (800baf0 <RCC_PLLSAI1_GetFreqDomain_R+0xa8>)
 800ba9c:	607b      	str	r3, [r7, #4]
      break;
 800ba9e:	e00a      	b.n	800bab6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800baa0:	f7fe fd3f 	bl	800a522 <LL_RCC_MSI_GetRange>
 800baa4:	4603      	mov	r3, r0
 800baa6:	091b      	lsrs	r3, r3, #4
 800baa8:	f003 030f 	and.w	r3, r3, #15
 800baac:	4a0e      	ldr	r2, [pc, #56]	@ (800bae8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800baae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bab2:	607b      	str	r3, [r7, #4]
      break;
 800bab4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800bab6:	f7fe ffe1 	bl	800aa7c <LL_RCC_PLLSAI1_GetN>
 800baba:	4602      	mov	r2, r0
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	fb03 f402 	mul.w	r4, r3, r2
 800bac2:	f7fe ff9f 	bl	800aa04 <LL_RCC_PLL_GetDivider>
 800bac6:	4603      	mov	r3, r0
 800bac8:	091b      	lsrs	r3, r3, #4
 800baca:	3301      	adds	r3, #1
 800bacc:	fbb4 f4f3 	udiv	r4, r4, r3
 800bad0:	f7fe fff9 	bl	800aac6 <LL_RCC_PLLSAI1_GetR>
 800bad4:	4603      	mov	r3, r0
 800bad6:	0f5b      	lsrs	r3, r3, #29
 800bad8:	3301      	adds	r3, #1
 800bada:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
}
 800bade:	4618      	mov	r0, r3
 800bae0:	370c      	adds	r7, #12
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd90      	pop	{r4, r7, pc}
 800bae6:	bf00      	nop
 800bae8:	0801bf9c 	.word	0x0801bf9c
 800baec:	00f42400 	.word	0x00f42400
 800baf0:	01e84800 	.word	0x01e84800

0800baf4 <RCC_PLLSAI1_GetFreqDomain_P>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
  * @retval PLLSAI1PCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
{
 800baf4:	b590      	push	{r4, r7, lr}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
  pllsource = LL_RCC_PLL_GetMainSource();
 800bafa:	f7fe fff0 	bl	800aade <LL_RCC_PLL_GetMainSource>
 800bafe:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	2b03      	cmp	r3, #3
 800bb04:	d017      	beq.n	800bb36 <RCC_PLLSAI1_GetFreqDomain_P+0x42>
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	2b03      	cmp	r3, #3
 800bb0a:	d81f      	bhi.n	800bb4c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d003      	beq.n	800bb1a <RCC_PLLSAI1_GetFreqDomain_P+0x26>
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	2b02      	cmp	r3, #2
 800bb16:	d00b      	beq.n	800bb30 <RCC_PLLSAI1_GetFreqDomain_P+0x3c>
 800bb18:	e018      	b.n	800bb4c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bb1a:	f7fe fd02 	bl	800a522 <LL_RCC_MSI_GetRange>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	091b      	lsrs	r3, r3, #4
 800bb22:	f003 030f 	and.w	r3, r3, #15
 800bb26:	4a1b      	ldr	r2, [pc, #108]	@ (800bb94 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800bb28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb2c:	607b      	str	r3, [r7, #4]
      break;
 800bb2e:	e018      	b.n	800bb62 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800bb30:	4b19      	ldr	r3, [pc, #100]	@ (800bb98 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 800bb32:	607b      	str	r3, [r7, #4]
      break;
 800bb34:	e015      	b.n	800bb62 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800bb36:	f7fe fc53 	bl	800a3e0 <LL_RCC_HSE_IsEnabledDiv2>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d102      	bne.n	800bb46 <RCC_PLLSAI1_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800bb40:	4b15      	ldr	r3, [pc, #84]	@ (800bb98 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 800bb42:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800bb44:	e00d      	b.n	800bb62 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 800bb46:	4b15      	ldr	r3, [pc, #84]	@ (800bb9c <RCC_PLLSAI1_GetFreqDomain_P+0xa8>)
 800bb48:	607b      	str	r3, [r7, #4]
      break;
 800bb4a:	e00a      	b.n	800bb62 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bb4c:	f7fe fce9 	bl	800a522 <LL_RCC_MSI_GetRange>
 800bb50:	4603      	mov	r3, r0
 800bb52:	091b      	lsrs	r3, r3, #4
 800bb54:	f003 030f 	and.w	r3, r3, #15
 800bb58:	4a0e      	ldr	r2, [pc, #56]	@ (800bb94 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800bb5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb5e:	607b      	str	r3, [r7, #4]
      break;
 800bb60:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800bb62:	f7fe ff8b 	bl	800aa7c <LL_RCC_PLLSAI1_GetN>
 800bb66:	4602      	mov	r2, r0
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	fb03 f402 	mul.w	r4, r3, r2
 800bb6e:	f7fe ff49 	bl	800aa04 <LL_RCC_PLL_GetDivider>
 800bb72:	4603      	mov	r3, r0
 800bb74:	091b      	lsrs	r3, r3, #4
 800bb76:	3301      	adds	r3, #1
 800bb78:	fbb4 f4f3 	udiv	r4, r4, r3
 800bb7c:	f7fe ff8b 	bl	800aa96 <LL_RCC_PLLSAI1_GetP>
 800bb80:	4603      	mov	r3, r0
 800bb82:	0c5b      	lsrs	r3, r3, #17
 800bb84:	3301      	adds	r3, #1
 800bb86:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	370c      	adds	r7, #12
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd90      	pop	{r4, r7, pc}
 800bb92:	bf00      	nop
 800bb94:	0801bf9c 	.word	0x0801bf9c
 800bb98:	00f42400 	.word	0x00f42400
 800bb9c:	01e84800 	.word	0x01e84800

0800bba0 <RCC_PLLSAI1_GetFreqDomain_Q>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
  * @retval PLLSAI1QCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
{
 800bba0:	b590      	push	{r4, r7, lr}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
  pllsource = LL_RCC_PLL_GetMainSource();
 800bba6:	f7fe ff9a 	bl	800aade <LL_RCC_PLL_GetMainSource>
 800bbaa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	2b03      	cmp	r3, #3
 800bbb0:	d017      	beq.n	800bbe2 <RCC_PLLSAI1_GetFreqDomain_Q+0x42>
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	2b03      	cmp	r3, #3
 800bbb6:	d81f      	bhi.n	800bbf8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d003      	beq.n	800bbc6 <RCC_PLLSAI1_GetFreqDomain_Q+0x26>
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	2b02      	cmp	r3, #2
 800bbc2:	d00b      	beq.n	800bbdc <RCC_PLLSAI1_GetFreqDomain_Q+0x3c>
 800bbc4:	e018      	b.n	800bbf8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bbc6:	f7fe fcac 	bl	800a522 <LL_RCC_MSI_GetRange>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	091b      	lsrs	r3, r3, #4
 800bbce:	f003 030f 	and.w	r3, r3, #15
 800bbd2:	4a1b      	ldr	r2, [pc, #108]	@ (800bc40 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 800bbd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbd8:	607b      	str	r3, [r7, #4]
      break;
 800bbda:	e018      	b.n	800bc0e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800bbdc:	4b19      	ldr	r3, [pc, #100]	@ (800bc44 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 800bbde:	607b      	str	r3, [r7, #4]
      break;
 800bbe0:	e015      	b.n	800bc0e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800bbe2:	f7fe fbfd 	bl	800a3e0 <LL_RCC_HSE_IsEnabledDiv2>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d102      	bne.n	800bbf2 <RCC_PLLSAI1_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800bbec:	4b15      	ldr	r3, [pc, #84]	@ (800bc44 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 800bbee:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800bbf0:	e00d      	b.n	800bc0e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 800bbf2:	4b15      	ldr	r3, [pc, #84]	@ (800bc48 <RCC_PLLSAI1_GetFreqDomain_Q+0xa8>)
 800bbf4:	607b      	str	r3, [r7, #4]
      break;
 800bbf6:	e00a      	b.n	800bc0e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bbf8:	f7fe fc93 	bl	800a522 <LL_RCC_MSI_GetRange>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	091b      	lsrs	r3, r3, #4
 800bc00:	f003 030f 	and.w	r3, r3, #15
 800bc04:	4a0e      	ldr	r2, [pc, #56]	@ (800bc40 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 800bc06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc0a:	607b      	str	r3, [r7, #4]
      break;
 800bc0c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800bc0e:	f7fe ff35 	bl	800aa7c <LL_RCC_PLLSAI1_GetN>
 800bc12:	4602      	mov	r2, r0
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	fb03 f402 	mul.w	r4, r3, r2
 800bc1a:	f7fe fef3 	bl	800aa04 <LL_RCC_PLL_GetDivider>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	091b      	lsrs	r3, r3, #4
 800bc22:	3301      	adds	r3, #1
 800bc24:	fbb4 f4f3 	udiv	r4, r4, r3
 800bc28:	f7fe ff41 	bl	800aaae <LL_RCC_PLLSAI1_GetQ>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	0e5b      	lsrs	r3, r3, #25
 800bc30:	3301      	adds	r3, #1
 800bc32:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	370c      	adds	r7, #12
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd90      	pop	{r4, r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	0801bf9c 	.word	0x0801bf9c
 800bc44:	00f42400 	.word	0x00f42400
 800bc48:	01e84800 	.word	0x01e84800

0800bc4c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b084      	sub	sp, #16
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d101      	bne.n	800bc5e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	e07a      	b.n	800bd54 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bc64:	b2db      	uxtb	r3, r3
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d106      	bne.n	800bc78 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f7f6 ffa4 	bl	8002bc0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2202      	movs	r2, #2
 800bc7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	f003 0310 	and.w	r3, r3, #16
 800bc8a:	2b10      	cmp	r3, #16
 800bc8c:	d058      	beq.n	800bd40 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	22ca      	movs	r2, #202	@ 0xca
 800bc94:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2253      	movs	r2, #83	@ 0x53
 800bc9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 fa58 	bl	800c154 <RTC_EnterInitMode>
 800bca4:	4603      	mov	r3, r0
 800bca6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bca8:	7bfb      	ldrb	r3, [r7, #15]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d12c      	bne.n	800bd08 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	689b      	ldr	r3, [r3, #8]
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	6812      	ldr	r2, [r2, #0]
 800bcb8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bcbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcc0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	6899      	ldr	r1, [r3, #8]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	685a      	ldr	r2, [r3, #4]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	691b      	ldr	r3, [r3, #16]
 800bcd0:	431a      	orrs	r2, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	699b      	ldr	r3, [r3, #24]
 800bcd6:	431a      	orrs	r2, r3
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	430a      	orrs	r2, r1
 800bcde:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	687a      	ldr	r2, [r7, #4]
 800bce6:	68d2      	ldr	r2, [r2, #12]
 800bce8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	6919      	ldr	r1, [r3, #16]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	041a      	lsls	r2, r3, #16
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	430a      	orrs	r2, r1
 800bcfc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f000 fa60 	bl	800c1c4 <RTC_ExitInitMode>
 800bd04:	4603      	mov	r3, r0
 800bd06:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d113      	bne.n	800bd36 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f022 0203 	bic.w	r2, r2, #3
 800bd1c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	69da      	ldr	r2, [r3, #28]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	695b      	ldr	r3, [r3, #20]
 800bd2c:	431a      	orrs	r2, r3
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	430a      	orrs	r2, r1
 800bd34:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	22ff      	movs	r2, #255	@ 0xff
 800bd3c:	625a      	str	r2, [r3, #36]	@ 0x24
 800bd3e:	e001      	b.n	800bd44 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800bd40:	2300      	movs	r3, #0
 800bd42:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bd44:	7bfb      	ldrb	r3, [r7, #15]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d103      	bne.n	800bd52 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3710      	adds	r7, #16
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bd5c:	b590      	push	{r4, r7, lr}
 800bd5e:	b087      	sub	sp, #28
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	60b9      	str	r1, [r7, #8]
 800bd66:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bd68:	2300      	movs	r3, #0
 800bd6a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d101      	bne.n	800bd7a <HAL_RTC_SetTime+0x1e>
 800bd76:	2302      	movs	r3, #2
 800bd78:	e08b      	b.n	800be92 <HAL_RTC_SetTime+0x136>
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2202      	movs	r2, #2
 800bd86:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d126      	bne.n	800bdde <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	689b      	ldr	r3, [r3, #8]
 800bd96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d102      	bne.n	800bda4 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	2200      	movs	r2, #0
 800bda2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	781b      	ldrb	r3, [r3, #0]
 800bda8:	4618      	mov	r0, r3
 800bdaa:	f000 fa31 	bl	800c210 <RTC_ByteToBcd2>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	785b      	ldrb	r3, [r3, #1]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 fa2a 	bl	800c210 <RTC_ByteToBcd2>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bdc0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	789b      	ldrb	r3, [r3, #2]
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f000 fa22 	bl	800c210 <RTC_ByteToBcd2>
 800bdcc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bdce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	78db      	ldrb	r3, [r3, #3]
 800bdd6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	617b      	str	r3, [r7, #20]
 800bddc:	e018      	b.n	800be10 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d102      	bne.n	800bdf2 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	781b      	ldrb	r3, [r3, #0]
 800bdf6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	785b      	ldrb	r3, [r3, #1]
 800bdfc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bdfe:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800be04:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	78db      	ldrb	r3, [r3, #3]
 800be0a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800be0c:	4313      	orrs	r3, r2
 800be0e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	22ca      	movs	r2, #202	@ 0xca
 800be16:	625a      	str	r2, [r3, #36]	@ 0x24
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2253      	movs	r2, #83	@ 0x53
 800be1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800be20:	68f8      	ldr	r0, [r7, #12]
 800be22:	f000 f997 	bl	800c154 <RTC_EnterInitMode>
 800be26:	4603      	mov	r3, r0
 800be28:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800be2a:	7cfb      	ldrb	r3, [r7, #19]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d120      	bne.n	800be72 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800be3a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800be3e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	689a      	ldr	r2, [r3, #8]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800be4e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	6899      	ldr	r1, [r3, #8]
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	68da      	ldr	r2, [r3, #12]
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	691b      	ldr	r3, [r3, #16]
 800be5e:	431a      	orrs	r2, r3
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	430a      	orrs	r2, r1
 800be66:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800be68:	68f8      	ldr	r0, [r7, #12]
 800be6a:	f000 f9ab 	bl	800c1c4 <RTC_ExitInitMode>
 800be6e:	4603      	mov	r3, r0
 800be70:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800be72:	7cfb      	ldrb	r3, [r7, #19]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d103      	bne.n	800be80 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	22ff      	movs	r2, #255	@ 0xff
 800be86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	2200      	movs	r2, #0
 800be8c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800be90:	7cfb      	ldrb	r3, [r7, #19]
}
 800be92:	4618      	mov	r0, r3
 800be94:	371c      	adds	r7, #28
 800be96:	46bd      	mov	sp, r7
 800be98:	bd90      	pop	{r4, r7, pc}

0800be9a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800be9a:	b580      	push	{r7, lr}
 800be9c:	b086      	sub	sp, #24
 800be9e:	af00      	add	r7, sp, #0
 800bea0:	60f8      	str	r0, [r7, #12]
 800bea2:	60b9      	str	r1, [r7, #8]
 800bea4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bea6:	2300      	movs	r3, #0
 800bea8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	691b      	ldr	r3, [r3, #16]
 800beba:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800becc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800bed0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	0c1b      	lsrs	r3, r3, #16
 800bed6:	b2db      	uxtb	r3, r3
 800bed8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bedc:	b2da      	uxtb	r2, r3
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800bee2:	697b      	ldr	r3, [r7, #20]
 800bee4:	0a1b      	lsrs	r3, r3, #8
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800beec:	b2da      	uxtb	r2, r3
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800bef2:	697b      	ldr	r3, [r7, #20]
 800bef4:	b2db      	uxtb	r3, r3
 800bef6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800befa:	b2da      	uxtb	r2, r3
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	0d9b      	lsrs	r3, r3, #22
 800bf04:	b2db      	uxtb	r3, r3
 800bf06:	f003 0301 	and.w	r3, r3, #1
 800bf0a:	b2da      	uxtb	r2, r3
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d11a      	bne.n	800bf4c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f000 f996 	bl	800c24c <RTC_Bcd2ToByte>
 800bf20:	4603      	mov	r3, r0
 800bf22:	461a      	mov	r2, r3
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	785b      	ldrb	r3, [r3, #1]
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f000 f98d 	bl	800c24c <RTC_Bcd2ToByte>
 800bf32:	4603      	mov	r3, r0
 800bf34:	461a      	mov	r2, r3
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	789b      	ldrb	r3, [r3, #2]
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 f984 	bl	800c24c <RTC_Bcd2ToByte>
 800bf44:	4603      	mov	r3, r0
 800bf46:	461a      	mov	r2, r3
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3718      	adds	r7, #24
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bf56:	b590      	push	{r4, r7, lr}
 800bf58:	b087      	sub	sp, #28
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	60f8      	str	r0, [r7, #12]
 800bf5e:	60b9      	str	r1, [r7, #8]
 800bf60:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bf6c:	2b01      	cmp	r3, #1
 800bf6e:	d101      	bne.n	800bf74 <HAL_RTC_SetDate+0x1e>
 800bf70:	2302      	movs	r3, #2
 800bf72:	e075      	b.n	800c060 <HAL_RTC_SetDate+0x10a>
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2201      	movs	r2, #1
 800bf78:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2202      	movs	r2, #2
 800bf80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d10e      	bne.n	800bfa8 <HAL_RTC_SetDate+0x52>
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	785b      	ldrb	r3, [r3, #1]
 800bf8e:	f003 0310 	and.w	r3, r3, #16
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d008      	beq.n	800bfa8 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	785b      	ldrb	r3, [r3, #1]
 800bf9a:	f023 0310 	bic.w	r3, r3, #16
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	330a      	adds	r3, #10
 800bfa2:	b2da      	uxtb	r2, r3
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d11c      	bne.n	800bfe8 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	78db      	ldrb	r3, [r3, #3]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f000 f92c 	bl	800c210 <RTC_ByteToBcd2>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	785b      	ldrb	r3, [r3, #1]
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f000 f925 	bl	800c210 <RTC_ByteToBcd2>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bfca:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bfcc:	68bb      	ldr	r3, [r7, #8]
 800bfce:	789b      	ldrb	r3, [r3, #2]
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f000 f91d 	bl	800c210 <RTC_ByteToBcd2>
 800bfd6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bfd8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	617b      	str	r3, [r7, #20]
 800bfe6:	e00e      	b.n	800c006 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	78db      	ldrb	r3, [r3, #3]
 800bfec:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	785b      	ldrb	r3, [r3, #1]
 800bff2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bff4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bff6:	68ba      	ldr	r2, [r7, #8]
 800bff8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bffa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	781b      	ldrb	r3, [r3, #0]
 800c000:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c002:	4313      	orrs	r3, r2
 800c004:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	22ca      	movs	r2, #202	@ 0xca
 800c00c:	625a      	str	r2, [r3, #36]	@ 0x24
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2253      	movs	r2, #83	@ 0x53
 800c014:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c016:	68f8      	ldr	r0, [r7, #12]
 800c018:	f000 f89c 	bl	800c154 <RTC_EnterInitMode>
 800c01c:	4603      	mov	r3, r0
 800c01e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c020:	7cfb      	ldrb	r3, [r7, #19]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d10c      	bne.n	800c040 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681a      	ldr	r2, [r3, #0]
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c030:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c034:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c036:	68f8      	ldr	r0, [r7, #12]
 800c038:	f000 f8c4 	bl	800c1c4 <RTC_ExitInitMode>
 800c03c:	4603      	mov	r3, r0
 800c03e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c040:	7cfb      	ldrb	r3, [r7, #19]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d103      	bne.n	800c04e <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2201      	movs	r2, #1
 800c04a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	22ff      	movs	r2, #255	@ 0xff
 800c054:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800c05e:	7cfb      	ldrb	r3, [r7, #19]
}
 800c060:	4618      	mov	r0, r3
 800c062:	371c      	adds	r7, #28
 800c064:	46bd      	mov	sp, r7
 800c066:	bd90      	pop	{r4, r7, pc}

0800c068 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c074:	2300      	movs	r3, #0
 800c076:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c082:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c086:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	0c1b      	lsrs	r3, r3, #16
 800c08c:	b2da      	uxtb	r2, r3
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	0a1b      	lsrs	r3, r3, #8
 800c096:	b2db      	uxtb	r3, r3
 800c098:	f003 031f 	and.w	r3, r3, #31
 800c09c:	b2da      	uxtb	r2, r3
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0aa:	b2da      	uxtb	r2, r3
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	0b5b      	lsrs	r3, r3, #13
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	f003 0307 	and.w	r3, r3, #7
 800c0ba:	b2da      	uxtb	r2, r3
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d11a      	bne.n	800c0fc <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	78db      	ldrb	r3, [r3, #3]
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f000 f8be 	bl	800c24c <RTC_Bcd2ToByte>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	785b      	ldrb	r3, [r3, #1]
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f000 f8b5 	bl	800c24c <RTC_Bcd2ToByte>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	461a      	mov	r2, r3
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	789b      	ldrb	r3, [r3, #2]
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f000 f8ac 	bl	800c24c <RTC_Bcd2ToByte>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3718      	adds	r7, #24
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
	...

0800c108 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c110:	2300      	movs	r3, #0
 800c112:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4a0d      	ldr	r2, [pc, #52]	@ (800c150 <HAL_RTC_WaitForSynchro+0x48>)
 800c11a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c11c:	f7f7 fd22 	bl	8003b64 <HAL_GetTick>
 800c120:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c122:	e009      	b.n	800c138 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c124:	f7f7 fd1e 	bl	8003b64 <HAL_GetTick>
 800c128:	4602      	mov	r2, r0
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c132:	d901      	bls.n	800c138 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c134:	2303      	movs	r3, #3
 800c136:	e007      	b.n	800c148 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	68db      	ldr	r3, [r3, #12]
 800c13e:	f003 0320 	and.w	r3, r3, #32
 800c142:	2b00      	cmp	r3, #0
 800c144:	d0ee      	beq.n	800c124 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c146:	2300      	movs	r3, #0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3710      	adds	r7, #16
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}
 800c150:	0001ff5f 	.word	0x0001ff5f

0800c154 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c15c:	2300      	movs	r3, #0
 800c15e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c160:	2300      	movs	r3, #0
 800c162:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d123      	bne.n	800c1ba <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	68da      	ldr	r2, [r3, #12]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c180:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c182:	f7f7 fcef 	bl	8003b64 <HAL_GetTick>
 800c186:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c188:	e00d      	b.n	800c1a6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c18a:	f7f7 fceb 	bl	8003b64 <HAL_GetTick>
 800c18e:	4602      	mov	r2, r0
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c198:	d905      	bls.n	800c1a6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2204      	movs	r2, #4
 800c19e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d102      	bne.n	800c1ba <RTC_EnterInitMode+0x66>
 800c1b4:	7bfb      	ldrb	r3, [r7, #15]
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d1e7      	bne.n	800c18a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3710      	adds	r7, #16
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	68da      	ldr	r2, [r3, #12]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c1de:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	f003 0320 	and.w	r3, r3, #32
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d10b      	bne.n	800c206 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f7ff ff8a 	bl	800c108 <HAL_RTC_WaitForSynchro>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d005      	beq.n	800c206 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2204      	movs	r2, #4
 800c1fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800c202:	2301      	movs	r3, #1
 800c204:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c206:	7bfb      	ldrb	r3, [r7, #15]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3710      	adds	r7, #16
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
 800c216:	4603      	mov	r3, r0
 800c218:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c21a:	2300      	movs	r3, #0
 800c21c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c21e:	e005      	b.n	800c22c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	3301      	adds	r3, #1
 800c224:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c226:	79fb      	ldrb	r3, [r7, #7]
 800c228:	3b0a      	subs	r3, #10
 800c22a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c22c:	79fb      	ldrb	r3, [r7, #7]
 800c22e:	2b09      	cmp	r3, #9
 800c230:	d8f6      	bhi.n	800c220 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	b2db      	uxtb	r3, r3
 800c236:	011b      	lsls	r3, r3, #4
 800c238:	b2da      	uxtb	r2, r3
 800c23a:	79fb      	ldrb	r3, [r7, #7]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	b2db      	uxtb	r3, r3
}
 800c240:	4618      	mov	r0, r3
 800c242:	3714      	adds	r7, #20
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr

0800c24c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b085      	sub	sp, #20
 800c250:	af00      	add	r7, sp, #0
 800c252:	4603      	mov	r3, r0
 800c254:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800c256:	2300      	movs	r3, #0
 800c258:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800c25a:	79fb      	ldrb	r3, [r7, #7]
 800c25c:	091b      	lsrs	r3, r3, #4
 800c25e:	b2db      	uxtb	r3, r3
 800c260:	461a      	mov	r2, r3
 800c262:	4613      	mov	r3, r2
 800c264:	009b      	lsls	r3, r3, #2
 800c266:	4413      	add	r3, r2
 800c268:	005b      	lsls	r3, r3, #1
 800c26a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	b2da      	uxtb	r2, r3
 800c270:	79fb      	ldrb	r3, [r7, #7]
 800c272:	f003 030f 	and.w	r3, r3, #15
 800c276:	b2db      	uxtb	r3, r3
 800c278:	4413      	add	r3, r2
 800c27a:	b2db      	uxtb	r3, r3
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3714      	adds	r7, #20
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr

0800c288 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800c288:	b480      	push	{r7}
 800c28a:	b087      	sub	sp, #28
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c294:	4b5f      	ldr	r3, [pc, #380]	@ (800c414 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	4a5f      	ldr	r2, [pc, #380]	@ (800c418 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800c29a:	fba2 2303 	umull	r2, r3, r2, r3
 800c29e:	0adb      	lsrs	r3, r3, #11
 800c2a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c2a4:	fb02 f303 	mul.w	r3, r2, r3
 800c2a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c2b0:	2b01      	cmp	r3, #1
 800c2b2:	d101      	bne.n	800c2b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 800c2b4:	2302      	movs	r3, #2
 800c2b6:	e0a7      	b.n	800c408 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2202      	movs	r2, #2
 800c2c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	22ca      	movs	r2, #202	@ 0xca
 800c2ce:	625a      	str	r2, [r3, #36]	@ 0x24
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	2253      	movs	r2, #83	@ 0x53
 800c2d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	689b      	ldr	r3, [r3, #8]
 800c2de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d01a      	beq.n	800c31c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	3b01      	subs	r3, #1
 800c2ea:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d10d      	bne.n	800c30e <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	22ff      	movs	r2, #255	@ 0xff
 800c2f8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	2203      	movs	r2, #3
 800c2fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2200      	movs	r2, #0
 800c306:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800c30a:	2303      	movs	r3, #3
 800c30c:	e07c      	b.n	800c408 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	f003 0304 	and.w	r3, r3, #4
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d1e4      	bne.n	800c2e6 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	689a      	ldr	r2, [r3, #8]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c32a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	68db      	ldr	r3, [r3, #12]
 800c332:	b2da      	uxtb	r2, r3
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800c33c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c33e:	4b35      	ldr	r3, [pc, #212]	@ (800c414 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a35      	ldr	r2, [pc, #212]	@ (800c418 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800c344:	fba2 2303 	umull	r2, r3, r2, r3
 800c348:	0adb      	lsrs	r3, r3, #11
 800c34a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c34e:	fb02 f303 	mul.w	r3, r2, r3
 800c352:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	3b01      	subs	r3, #1
 800c358:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d10d      	bne.n	800c37c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	22ff      	movs	r2, #255	@ 0xff
 800c366:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2203      	movs	r2, #3
 800c36c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	2200      	movs	r2, #0
 800c374:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800c378:	2303      	movs	r3, #3
 800c37a:	e045      	b.n	800c408 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	f003 0304 	and.w	r3, r3, #4
 800c386:	2b00      	cmp	r3, #0
 800c388:	d0e4      	beq.n	800c354 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	689a      	ldr	r2, [r3, #8]
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f022 0207 	bic.w	r2, r2, #7
 800c398:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	6899      	ldr	r1, [r3, #8]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	687a      	ldr	r2, [r7, #4]
 800c3a6:	430a      	orrs	r2, r1
 800c3a8:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	68ba      	ldr	r2, [r7, #8]
 800c3b0:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800c3b2:	4b1a      	ldr	r3, [pc, #104]	@ (800c41c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c3b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3b8:	4a18      	ldr	r2, [pc, #96]	@ (800c41c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c3ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c3be:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800c3c2:	4b16      	ldr	r3, [pc, #88]	@ (800c41c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a15      	ldr	r2, [pc, #84]	@ (800c41c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c3c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c3cc:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	689a      	ldr	r2, [r3, #8]
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c3dc:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	689a      	ldr	r2, [r3, #8]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c3ec:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	22ff      	movs	r2, #255	@ 0xff
 800c3f4:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2200      	movs	r2, #0
 800c402:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800c406:	2300      	movs	r3, #0
}
 800c408:	4618      	mov	r0, r3
 800c40a:	371c      	adds	r7, #28
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr
 800c414:	20000018 	.word	0x20000018
 800c418:	10624dd3 	.word	0x10624dd3
 800c41c:	58000800 	.word	0x58000800

0800c420 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b088      	sub	sp, #32
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d101      	bne.n	800c432 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800c42e:	2301      	movs	r3, #1
 800c430:	e17c      	b.n	800c72c <HAL_SAI_Init+0x30c>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d10e      	bne.n	800c45a <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4a5c      	ldr	r2, [pc, #368]	@ (800c5b4 <HAL_SAI_Init+0x194>)
 800c442:	4293      	cmp	r3, r2
 800c444:	d107      	bne.n	800c456 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d103      	bne.n	800c456 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c452:	2b00      	cmp	r3, #0
 800c454:	d001      	beq.n	800c45a <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	e168      	b.n	800c72c <HAL_SAI_Init+0x30c>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c460:	b2db      	uxtb	r3, r3
 800c462:	2b00      	cmp	r3, #0
 800c464:	d106      	bne.n	800c474 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2200      	movs	r2, #0
 800c46a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f7f6 fc58 	bl	8002d24 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f000 f965 	bl	800c744 <SAI_Disable>
 800c47a:	4603      	mov	r3, r0
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d001      	beq.n	800c484 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 800c480:	2301      	movs	r3, #1
 800c482:	e153      	b.n	800c72c <HAL_SAI_Init+0x30c>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2202      	movs	r2, #2
 800c488:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.Synchro)
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	689b      	ldr	r3, [r3, #8]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d002      	beq.n	800c49a <HAL_SAI_Init+0x7a>
 800c494:	2b01      	cmp	r3, #1
 800c496:	d003      	beq.n	800c4a0 <HAL_SAI_Init+0x80>
 800c498:	e006      	b.n	800c4a8 <HAL_SAI_Init+0x88>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800c49a:	2300      	movs	r3, #0
 800c49c:	61bb      	str	r3, [r7, #24]
      break;
 800c49e:	e006      	b.n	800c4ae <HAL_SAI_Init+0x8e>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800c4a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c4a4:	61bb      	str	r3, [r7, #24]
      break;
 800c4a6:	e002      	b.n	800c4ae <HAL_SAI_Init+0x8e>
    default :
      syncen_bits = 0;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	61bb      	str	r3, [r7, #24]
      break;
 800c4ac:	bf00      	nop
  }

  SAI1->GCR = 0;
 800c4ae:	4b42      	ldr	r3, [pc, #264]	@ (800c5b8 <HAL_SAI_Init+0x198>)
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6a1b      	ldr	r3, [r3, #32]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d062      	beq.n	800c582 <HAL_SAI_Init+0x162>
  {
    uint32_t freq;
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800c4bc:	2040      	movs	r0, #64	@ 0x40
 800c4be:	f7fe fcb5 	bl	800ae2c <HAL_RCCEx_GetPeriphCLKFreq>
 800c4c2:	60f8      	str	r0, [r7, #12]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	699b      	ldr	r3, [r3, #24]
 800c4c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c4cc:	d120      	bne.n	800c510 <HAL_SAI_Init+0xf0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4d2:	2b04      	cmp	r3, #4
 800c4d4:	d102      	bne.n	800c4dc <HAL_SAI_Init+0xbc>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800c4d6:	2340      	movs	r3, #64	@ 0x40
 800c4d8:	613b      	str	r3, [r7, #16]
 800c4da:	e00a      	b.n	800c4f2 <HAL_SAI_Init+0xd2>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4e0:	2b08      	cmp	r3, #8
 800c4e2:	d103      	bne.n	800c4ec <HAL_SAI_Init+0xcc>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800c4e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c4e8:	613b      	str	r3, [r7, #16]
 800c4ea:	e002      	b.n	800c4f2 <HAL_SAI_Init+0xd2>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4f0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800c4f2:	68fa      	ldr	r2, [r7, #12]
 800c4f4:	4613      	mov	r3, r2
 800c4f6:	009b      	lsls	r3, r3, #2
 800c4f8:	4413      	add	r3, r2
 800c4fa:	005b      	lsls	r3, r3, #1
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6a1b      	ldr	r3, [r3, #32]
 800c502:	693a      	ldr	r2, [r7, #16]
 800c504:	fb02 f303 	mul.w	r3, r2, r3
 800c508:	fbb1 f3f3 	udiv	r3, r1, r3
 800c50c:	617b      	str	r3, [r7, #20]
 800c50e:	e017      	b.n	800c540 <HAL_SAI_Init+0x120>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c514:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c518:	d101      	bne.n	800c51e <HAL_SAI_Init+0xfe>
 800c51a:	2302      	movs	r3, #2
 800c51c:	e000      	b.n	800c520 <HAL_SAI_Init+0x100>
 800c51e:	2301      	movs	r3, #1
 800c520:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800c522:	68fa      	ldr	r2, [r7, #12]
 800c524:	4613      	mov	r3, r2
 800c526:	009b      	lsls	r3, r3, #2
 800c528:	4413      	add	r3, r2
 800c52a:	005b      	lsls	r3, r3, #1
 800c52c:	4619      	mov	r1, r3
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6a1b      	ldr	r3, [r3, #32]
 800c532:	68ba      	ldr	r2, [r7, #8]
 800c534:	fb02 f303 	mul.w	r3, r2, r3
 800c538:	021b      	lsls	r3, r3, #8
 800c53a:	fbb1 f3f3 	udiv	r3, r1, r3
 800c53e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	4a1e      	ldr	r2, [pc, #120]	@ (800c5bc <HAL_SAI_Init+0x19c>)
 800c544:	fba2 2303 	umull	r2, r3, r2, r3
 800c548:	08da      	lsrs	r2, r3, #3
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800c54e:	6979      	ldr	r1, [r7, #20]
 800c550:	4b1a      	ldr	r3, [pc, #104]	@ (800c5bc <HAL_SAI_Init+0x19c>)
 800c552:	fba3 2301 	umull	r2, r3, r3, r1
 800c556:	08da      	lsrs	r2, r3, #3
 800c558:	4613      	mov	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4413      	add	r3, r2
 800c55e:	005b      	lsls	r3, r3, #1
 800c560:	1aca      	subs	r2, r1, r3
 800c562:	2a08      	cmp	r2, #8
 800c564:	d904      	bls.n	800c570 <HAL_SAI_Init+0x150>
    {
      hsai->Init.Mckdiv += 1U;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c56a:	1c5a      	adds	r2, r3, #1
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c574:	2b04      	cmp	r3, #4
 800c576:	d104      	bne.n	800c582 <HAL_SAI_Init+0x162>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c57c:	085a      	lsrs	r2, r3, #1
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d003      	beq.n	800c592 <HAL_SAI_Init+0x172>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	2b02      	cmp	r3, #2
 800c590:	d109      	bne.n	800c5a6 <HAL_SAI_Init+0x186>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c596:	2b01      	cmp	r3, #1
 800c598:	d101      	bne.n	800c59e <HAL_SAI_Init+0x17e>
 800c59a:	2300      	movs	r3, #0
 800c59c:	e001      	b.n	800c5a2 <HAL_SAI_Init+0x182>
 800c59e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c5a2:	61fb      	str	r3, [r7, #28]
 800c5a4:	e00e      	b.n	800c5c4 <HAL_SAI_Init+0x1a4>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	d108      	bne.n	800c5c0 <HAL_SAI_Init+0x1a0>
 800c5ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c5b2:	e006      	b.n	800c5c2 <HAL_SAI_Init+0x1a2>
 800c5b4:	40015404 	.word	0x40015404
 800c5b8:	40015400 	.word	0x40015400
 800c5bc:	cccccccd 	.word	0xcccccccd
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	61fb      	str	r3, [r7, #28]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	6819      	ldr	r1, [r3, #0]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681a      	ldr	r2, [r3, #0]
 800c5ce:	4b59      	ldr	r3, [pc, #356]	@ (800c734 <HAL_SAI_Init+0x314>)
 800c5d0:	400b      	ands	r3, r1
 800c5d2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	6819      	ldr	r1, [r3, #0]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	685a      	ldr	r2, [r3, #4]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5e2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c5e8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5ee:	431a      	orrs	r2, r3
 800c5f0:	69fb      	ldr	r3, [r7, #28]
 800c5f2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 800c5fc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	695b      	ldr	r3, [r3, #20]
 800c602:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c608:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c60e:	051b      	lsls	r3, r3, #20
 800c610:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c616:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	691b      	ldr	r3, [r3, #16]
 800c61c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	430a      	orrs	r2, r1
 800c624:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	685b      	ldr	r3, [r3, #4]
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	6812      	ldr	r2, [r2, #0]
 800c630:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800c634:	f023 030f 	bic.w	r3, r3, #15
 800c638:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	6859      	ldr	r1, [r3, #4]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	69da      	ldr	r2, [r3, #28]
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c648:	431a      	orrs	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c64e:	431a      	orrs	r2, r3
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	430a      	orrs	r2, r1
 800c656:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	6899      	ldr	r1, [r3, #8]
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	4b35      	ldr	r3, [pc, #212]	@ (800c738 <HAL_SAI_Init+0x318>)
 800c664:	400b      	ands	r3, r1
 800c666:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	6899      	ldr	r1, [r3, #8]
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c672:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c678:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800c67e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800c684:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c68a:	3b01      	subs	r3, #1
 800c68c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c68e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	430a      	orrs	r2, r1
 800c696:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	68d9      	ldr	r1, [r3, #12]
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c6a6:	400b      	ands	r3, r1
 800c6a8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	68d9      	ldr	r1, [r3, #12]
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6b8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6be:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c6c0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6c6:	3b01      	subs	r3, #1
 800c6c8:	021b      	lsls	r3, r3, #8
 800c6ca:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	430a      	orrs	r2, r1
 800c6d2:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	4a18      	ldr	r2, [pc, #96]	@ (800c73c <HAL_SAI_Init+0x31c>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d119      	bne.n	800c712 <HAL_SAI_Init+0x2f2>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800c6de:	4b18      	ldr	r3, [pc, #96]	@ (800c740 <HAL_SAI_Init+0x320>)
 800c6e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6e2:	4a17      	ldr	r2, [pc, #92]	@ (800c740 <HAL_SAI_Init+0x320>)
 800c6e4:	f023 0301 	bic.w	r3, r3, #1
 800c6e8:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c6f0:	2b01      	cmp	r3, #1
 800c6f2:	d10e      	bne.n	800c712 <HAL_SAI_Init+0x2f2>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6fc:	3b01      	subs	r3, #1
 800c6fe:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c700:	490f      	ldr	r1, [pc, #60]	@ (800c740 <HAL_SAI_Init+0x320>)
 800c702:	4313      	orrs	r3, r2
 800c704:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800c706:	4b0e      	ldr	r3, [pc, #56]	@ (800c740 <HAL_SAI_Init+0x320>)
 800c708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c70a:	4a0d      	ldr	r2, [pc, #52]	@ (800c740 <HAL_SAI_Init+0x320>)
 800c70c:	f043 0301 	orr.w	r3, r3, #1
 800c710:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2200      	movs	r2, #0
 800c716:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2201      	movs	r2, #1
 800c71e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800c72a:	2300      	movs	r3, #0
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3720      	adds	r7, #32
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}
 800c734:	f005c010 	.word	0xf005c010
 800c738:	fff88000 	.word	0xfff88000
 800c73c:	40015404 	.word	0x40015404
 800c740:	40015400 	.word	0x40015400

0800c744 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c744:	b480      	push	{r7}
 800c746:	b085      	sub	sp, #20
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800c74c:	4b18      	ldr	r3, [pc, #96]	@ (800c7b0 <SAI_Disable+0x6c>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	4a18      	ldr	r2, [pc, #96]	@ (800c7b4 <SAI_Disable+0x70>)
 800c752:	fba2 2303 	umull	r2, r3, r2, r3
 800c756:	0b1b      	lsrs	r3, r3, #12
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c75c:	2300      	movs	r3, #0
 800c75e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c76e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d10a      	bne.n	800c78c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c77c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800c786:	2303      	movs	r3, #3
 800c788:	72fb      	strb	r3, [r7, #11]
      break;
 800c78a:	e009      	b.n	800c7a0 <SAI_Disable+0x5c>
    }
    count--;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	3b01      	subs	r3, #1
 800c790:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d1e7      	bne.n	800c770 <SAI_Disable+0x2c>

  return status;
 800c7a0:	7afb      	ldrb	r3, [r7, #11]
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3714      	adds	r7, #20
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ac:	4770      	bx	lr
 800c7ae:	bf00      	nop
 800c7b0:	20000018 	.word	0x20000018
 800c7b4:	95cbec1b 	.word	0x95cbec1b

0800c7b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b085      	sub	sp, #20
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c7c8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c7cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c7d8:	2300      	movs	r3, #0
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3714      	adds	r7, #20
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e4:	4770      	bx	lr

0800c7e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c7e6:	b480      	push	{r7}
 800c7e8:	b085      	sub	sp, #20
 800c7ea:	af00      	add	r7, sp, #0
 800c7ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c7ee:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c7f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7fa:	b29a      	uxth	r2, r3
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	43db      	mvns	r3, r3
 800c802:	b29b      	uxth	r3, r3
 800c804:	4013      	ands	r3, r2
 800c806:	b29a      	uxth	r2, r3
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c80e:	2300      	movs	r3, #0
}
 800c810:	4618      	mov	r0, r3
 800c812:	3714      	adds	r7, #20
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr

0800c81c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c81c:	b480      	push	{r7}
 800c81e:	b085      	sub	sp, #20
 800c820:	af00      	add	r7, sp, #0
 800c822:	60f8      	str	r0, [r7, #12]
 800c824:	1d3b      	adds	r3, r7, #4
 800c826:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2201      	movs	r2, #1
 800c82e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2200      	movs	r2, #0
 800c836:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2200      	movs	r2, #0
 800c83e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	2200      	movs	r2, #0
 800c846:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c84a:	2300      	movs	r3, #0
}
 800c84c:	4618      	mov	r0, r3
 800c84e:	3714      	adds	r7, #20
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr

0800c858 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800c858:	b480      	push	{r7}
 800c85a:	b083      	sub	sp, #12
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c862:	2300      	movs	r3, #0
}
 800c864:	4618      	mov	r0, r3
 800c866:	370c      	adds	r7, #12
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr

0800c870 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800c870:	b480      	push	{r7}
 800c872:	b083      	sub	sp, #12
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c878:	2300      	movs	r3, #0
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	370c      	adds	r7, #12
 800c87e:	46bd      	mov	sp, r7
 800c880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c884:	4770      	bx	lr
	...

0800c888 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c888:	b480      	push	{r7}
 800c88a:	b0a7      	sub	sp, #156	@ 0x9c
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
 800c890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c892:	2300      	movs	r3, #0
 800c894:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	781b      	ldrb	r3, [r3, #0]
 800c89e:	009b      	lsls	r3, r3, #2
 800c8a0:	4413      	add	r3, r2
 800c8a2:	881b      	ldrh	r3, [r3, #0]
 800c8a4:	b29b      	uxth	r3, r3
 800c8a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c8aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	78db      	ldrb	r3, [r3, #3]
 800c8b6:	2b03      	cmp	r3, #3
 800c8b8:	d81f      	bhi.n	800c8fa <USB_ActivateEndpoint+0x72>
 800c8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800c8c0 <USB_ActivateEndpoint+0x38>)
 800c8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8c0:	0800c8d1 	.word	0x0800c8d1
 800c8c4:	0800c8ed 	.word	0x0800c8ed
 800c8c8:	0800c903 	.word	0x0800c903
 800c8cc:	0800c8df 	.word	0x0800c8df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c8d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c8d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c8d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c8dc:	e012      	b.n	800c904 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c8de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c8e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c8e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c8ea:	e00b      	b.n	800c904 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c8ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c8f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c8f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c8f8:	e004      	b.n	800c904 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c900:	e000      	b.n	800c904 <USB_ActivateEndpoint+0x7c>
      break;
 800c902:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c904:	687a      	ldr	r2, [r7, #4]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	781b      	ldrb	r3, [r3, #0]
 800c90a:	009b      	lsls	r3, r3, #2
 800c90c:	441a      	add	r2, r3
 800c90e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c91a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c922:	b29b      	uxth	r3, r3
 800c924:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c926:	687a      	ldr	r2, [r7, #4]
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	4413      	add	r3, r2
 800c930:	881b      	ldrh	r3, [r3, #0]
 800c932:	b29b      	uxth	r3, r3
 800c934:	b21b      	sxth	r3, r3
 800c936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c93e:	b21a      	sxth	r2, r3
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	781b      	ldrb	r3, [r3, #0]
 800c944:	b21b      	sxth	r3, r3
 800c946:	4313      	orrs	r3, r2
 800c948:	b21b      	sxth	r3, r3
 800c94a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c94e:	687a      	ldr	r2, [r7, #4]
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	441a      	add	r2, r3
 800c958:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	7b1b      	ldrb	r3, [r3, #12]
 800c974:	2b00      	cmp	r3, #0
 800c976:	f040 8180 	bne.w	800cc7a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	785b      	ldrb	r3, [r3, #1]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	f000 8084 	beq.w	800ca8c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	61bb      	str	r3, [r7, #24]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c98e:	b29b      	uxth	r3, r3
 800c990:	461a      	mov	r2, r3
 800c992:	69bb      	ldr	r3, [r7, #24]
 800c994:	4413      	add	r3, r2
 800c996:	61bb      	str	r3, [r7, #24]
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	781b      	ldrb	r3, [r3, #0]
 800c99c:	00da      	lsls	r2, r3, #3
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c9a6:	617b      	str	r3, [r7, #20]
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	88db      	ldrh	r3, [r3, #6]
 800c9ac:	085b      	lsrs	r3, r3, #1
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	005b      	lsls	r3, r3, #1
 800c9b2:	b29a      	uxth	r2, r3
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	4413      	add	r3, r2
 800c9c2:	881b      	ldrh	r3, [r3, #0]
 800c9c4:	827b      	strh	r3, [r7, #18]
 800c9c6:	8a7b      	ldrh	r3, [r7, #18]
 800c9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d01b      	beq.n	800ca08 <USB_ActivateEndpoint+0x180>
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	009b      	lsls	r3, r3, #2
 800c9d8:	4413      	add	r3, r2
 800c9da:	881b      	ldrh	r3, [r3, #0]
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9e6:	823b      	strh	r3, [r7, #16]
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	441a      	add	r2, r3
 800c9f2:	8a3b      	ldrh	r3, [r7, #16]
 800c9f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ca04:	b29b      	uxth	r3, r3
 800ca06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	78db      	ldrb	r3, [r3, #3]
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d020      	beq.n	800ca52 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	009b      	lsls	r3, r3, #2
 800ca18:	4413      	add	r3, r2
 800ca1a:	881b      	ldrh	r3, [r3, #0]
 800ca1c:	b29b      	uxth	r3, r3
 800ca1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca26:	81bb      	strh	r3, [r7, #12]
 800ca28:	89bb      	ldrh	r3, [r7, #12]
 800ca2a:	f083 0320 	eor.w	r3, r3, #32
 800ca2e:	81bb      	strh	r3, [r7, #12]
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	441a      	add	r2, r3
 800ca3a:	89bb      	ldrh	r3, [r7, #12]
 800ca3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	8013      	strh	r3, [r2, #0]
 800ca50:	e3f9      	b.n	800d246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	4413      	add	r3, r2
 800ca5c:	881b      	ldrh	r3, [r3, #0]
 800ca5e:	b29b      	uxth	r3, r3
 800ca60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca68:	81fb      	strh	r3, [r7, #14]
 800ca6a:	687a      	ldr	r2, [r7, #4]
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	441a      	add	r2, r3
 800ca74:	89fb      	ldrh	r3, [r7, #14]
 800ca76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	8013      	strh	r3, [r2, #0]
 800ca8a:	e3dc      	b.n	800d246 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	461a      	mov	r2, r3
 800ca9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca9c:	4413      	add	r3, r2
 800ca9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	781b      	ldrb	r3, [r3, #0]
 800caa4:	00da      	lsls	r2, r3, #3
 800caa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa8:	4413      	add	r3, r2
 800caaa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800caae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	88db      	ldrh	r3, [r3, #6]
 800cab4:	085b      	lsrs	r3, r3, #1
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	005b      	lsls	r3, r3, #1
 800caba:	b29a      	uxth	r2, r3
 800cabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cabe:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800caca:	b29b      	uxth	r3, r3
 800cacc:	461a      	mov	r2, r3
 800cace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad0:	4413      	add	r3, r2
 800cad2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	00da      	lsls	r2, r3, #3
 800cada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cadc:	4413      	add	r3, r2
 800cade:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cae2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae6:	881b      	ldrh	r3, [r3, #0]
 800cae8:	b29b      	uxth	r3, r3
 800caea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800caee:	b29a      	uxth	r2, r3
 800caf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf2:	801a      	strh	r2, [r3, #0]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	691b      	ldr	r3, [r3, #16]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10a      	bne.n	800cb12 <USB_ActivateEndpoint+0x28a>
 800cafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cafe:	881b      	ldrh	r3, [r3, #0]
 800cb00:	b29b      	uxth	r3, r3
 800cb02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb0a:	b29a      	uxth	r2, r3
 800cb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0e:	801a      	strh	r2, [r3, #0]
 800cb10:	e041      	b.n	800cb96 <USB_ActivateEndpoint+0x30e>
 800cb12:	683b      	ldr	r3, [r7, #0]
 800cb14:	691b      	ldr	r3, [r3, #16]
 800cb16:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb18:	d81c      	bhi.n	800cb54 <USB_ActivateEndpoint+0x2cc>
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	691b      	ldr	r3, [r3, #16]
 800cb1e:	085b      	lsrs	r3, r3, #1
 800cb20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	691b      	ldr	r3, [r3, #16]
 800cb28:	f003 0301 	and.w	r3, r3, #1
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d004      	beq.n	800cb3a <USB_ActivateEndpoint+0x2b2>
 800cb30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb34:	3301      	adds	r3, #1
 800cb36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3c:	881b      	ldrh	r3, [r3, #0]
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb44:	b29b      	uxth	r3, r3
 800cb46:	029b      	lsls	r3, r3, #10
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	b29a      	uxth	r2, r3
 800cb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb50:	801a      	strh	r2, [r3, #0]
 800cb52:	e020      	b.n	800cb96 <USB_ActivateEndpoint+0x30e>
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	691b      	ldr	r3, [r3, #16]
 800cb58:	095b      	lsrs	r3, r3, #5
 800cb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	691b      	ldr	r3, [r3, #16]
 800cb62:	f003 031f 	and.w	r3, r3, #31
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d104      	bne.n	800cb74 <USB_ActivateEndpoint+0x2ec>
 800cb6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb6e:	3b01      	subs	r3, #1
 800cb70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb76:	881b      	ldrh	r3, [r3, #0]
 800cb78:	b29a      	uxth	r2, r3
 800cb7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	029b      	lsls	r3, r3, #10
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	4313      	orrs	r3, r2
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb90:	b29a      	uxth	r2, r3
 800cb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb96:	687a      	ldr	r2, [r7, #4]
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	009b      	lsls	r3, r3, #2
 800cb9e:	4413      	add	r3, r2
 800cba0:	881b      	ldrh	r3, [r3, #0]
 800cba2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d01b      	beq.n	800cbe6 <USB_ActivateEndpoint+0x35e>
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	781b      	ldrb	r3, [r3, #0]
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	4413      	add	r3, r2
 800cbb8:	881b      	ldrh	r3, [r3, #0]
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbc4:	843b      	strh	r3, [r7, #32]
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	441a      	add	r2, r3
 800cbd0:	8c3b      	ldrh	r3, [r7, #32]
 800cbd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cbde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d124      	bne.n	800cc38 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cbee:	687a      	ldr	r2, [r7, #4]
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	009b      	lsls	r3, r3, #2
 800cbf6:	4413      	add	r3, r2
 800cbf8:	881b      	ldrh	r3, [r3, #0]
 800cbfa:	b29b      	uxth	r3, r3
 800cbfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc04:	83bb      	strh	r3, [r7, #28]
 800cc06:	8bbb      	ldrh	r3, [r7, #28]
 800cc08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cc0c:	83bb      	strh	r3, [r7, #28]
 800cc0e:	8bbb      	ldrh	r3, [r7, #28]
 800cc10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc14:	83bb      	strh	r3, [r7, #28]
 800cc16:	687a      	ldr	r2, [r7, #4]
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	441a      	add	r2, r3
 800cc20:	8bbb      	ldrh	r3, [r7, #28]
 800cc22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	8013      	strh	r3, [r2, #0]
 800cc36:	e306      	b.n	800d246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	781b      	ldrb	r3, [r3, #0]
 800cc3e:	009b      	lsls	r3, r3, #2
 800cc40:	4413      	add	r3, r2
 800cc42:	881b      	ldrh	r3, [r3, #0]
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc4e:	83fb      	strh	r3, [r7, #30]
 800cc50:	8bfb      	ldrh	r3, [r7, #30]
 800cc52:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc56:	83fb      	strh	r3, [r7, #30]
 800cc58:	687a      	ldr	r2, [r7, #4]
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	441a      	add	r2, r3
 800cc62:	8bfb      	ldrh	r3, [r7, #30]
 800cc64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc74:	b29b      	uxth	r3, r3
 800cc76:	8013      	strh	r3, [r2, #0]
 800cc78:	e2e5      	b.n	800d246 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	78db      	ldrb	r3, [r3, #3]
 800cc7e:	2b02      	cmp	r3, #2
 800cc80:	d11e      	bne.n	800ccc0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cc82:	687a      	ldr	r2, [r7, #4]
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	781b      	ldrb	r3, [r3, #0]
 800cc88:	009b      	lsls	r3, r3, #2
 800cc8a:	4413      	add	r3, r2
 800cc8c:	881b      	ldrh	r3, [r3, #0]
 800cc8e:	b29b      	uxth	r3, r3
 800cc90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc98:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800cc9c:	687a      	ldr	r2, [r7, #4]
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	009b      	lsls	r3, r3, #2
 800cca4:	441a      	add	r2, r3
 800cca6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ccaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccb2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ccb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	8013      	strh	r3, [r2, #0]
 800ccbe:	e01d      	b.n	800ccfc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ccc0:	687a      	ldr	r2, [r7, #4]
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	009b      	lsls	r3, r3, #2
 800ccc8:	4413      	add	r3, r2
 800ccca:	881b      	ldrh	r3, [r3, #0]
 800cccc:	b29b      	uxth	r3, r3
 800ccce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ccd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccd6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ccda:	687a      	ldr	r2, [r7, #4]
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	009b      	lsls	r3, r3, #2
 800cce2:	441a      	add	r2, r3
 800cce4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800cce8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd06:	b29b      	uxth	r3, r3
 800cd08:	461a      	mov	r2, r3
 800cd0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd0c:	4413      	add	r3, r2
 800cd0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	781b      	ldrb	r3, [r3, #0]
 800cd14:	00da      	lsls	r2, r3, #3
 800cd16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd18:	4413      	add	r3, r2
 800cd1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cd1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	891b      	ldrh	r3, [r3, #8]
 800cd24:	085b      	lsrs	r3, r3, #1
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	005b      	lsls	r3, r3, #1
 800cd2a:	b29a      	uxth	r2, r3
 800cd2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd2e:	801a      	strh	r2, [r3, #0]
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd3a:	b29b      	uxth	r3, r3
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd40:	4413      	add	r3, r2
 800cd42:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	781b      	ldrb	r3, [r3, #0]
 800cd48:	00da      	lsls	r2, r3, #3
 800cd4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd4c:	4413      	add	r3, r2
 800cd4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cd52:	673b      	str	r3, [r7, #112]	@ 0x70
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	895b      	ldrh	r3, [r3, #10]
 800cd58:	085b      	lsrs	r3, r3, #1
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	005b      	lsls	r3, r3, #1
 800cd5e:	b29a      	uxth	r2, r3
 800cd60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	785b      	ldrb	r3, [r3, #1]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	f040 81af 	bne.w	800d0cc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	881b      	ldrh	r3, [r3, #0]
 800cd7a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800cd7e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800cd82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d01d      	beq.n	800cdc6 <USB_ActivateEndpoint+0x53e>
 800cd8a:	687a      	ldr	r2, [r7, #4]
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	009b      	lsls	r3, r3, #2
 800cd92:	4413      	add	r3, r2
 800cd94:	881b      	ldrh	r3, [r3, #0]
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cda0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	009b      	lsls	r3, r3, #2
 800cdac:	441a      	add	r2, r3
 800cdae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800cdb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cdbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdc2:	b29b      	uxth	r3, r3
 800cdc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cdc6:	687a      	ldr	r2, [r7, #4]
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	781b      	ldrb	r3, [r3, #0]
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	4413      	add	r3, r2
 800cdd0:	881b      	ldrh	r3, [r3, #0]
 800cdd2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800cdd6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800cdda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d01d      	beq.n	800ce1e <USB_ActivateEndpoint+0x596>
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	009b      	lsls	r3, r3, #2
 800cdea:	4413      	add	r3, r2
 800cdec:	881b      	ldrh	r3, [r3, #0]
 800cdee:	b29b      	uxth	r3, r3
 800cdf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdf8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	009b      	lsls	r3, r3, #2
 800ce04:	441a      	add	r2, r3
 800ce06:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ce0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ce1a:	b29b      	uxth	r3, r3
 800ce1c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	785b      	ldrb	r3, [r3, #1]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d16b      	bne.n	800cefe <USB_ActivateEndpoint+0x676>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	461a      	mov	r2, r3
 800ce34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce36:	4413      	add	r3, r2
 800ce38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	00da      	lsls	r2, r3, #3
 800ce40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce42:	4413      	add	r3, r2
 800ce44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce4c:	881b      	ldrh	r3, [r3, #0]
 800ce4e:	b29b      	uxth	r3, r3
 800ce50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce54:	b29a      	uxth	r2, r3
 800ce56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce58:	801a      	strh	r2, [r3, #0]
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d10a      	bne.n	800ce78 <USB_ActivateEndpoint+0x5f0>
 800ce62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce64:	881b      	ldrh	r3, [r3, #0]
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce70:	b29a      	uxth	r2, r3
 800ce72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce74:	801a      	strh	r2, [r3, #0]
 800ce76:	e05d      	b.n	800cf34 <USB_ActivateEndpoint+0x6ac>
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce7e:	d81c      	bhi.n	800ceba <USB_ActivateEndpoint+0x632>
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	085b      	lsrs	r3, r3, #1
 800ce86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	691b      	ldr	r3, [r3, #16]
 800ce8e:	f003 0301 	and.w	r3, r3, #1
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d004      	beq.n	800cea0 <USB_ActivateEndpoint+0x618>
 800ce96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea2:	881b      	ldrh	r3, [r3, #0]
 800cea4:	b29a      	uxth	r2, r3
 800cea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	029b      	lsls	r3, r3, #10
 800ceae:	b29b      	uxth	r3, r3
 800ceb0:	4313      	orrs	r3, r2
 800ceb2:	b29a      	uxth	r2, r3
 800ceb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ceb6:	801a      	strh	r2, [r3, #0]
 800ceb8:	e03c      	b.n	800cf34 <USB_ActivateEndpoint+0x6ac>
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	691b      	ldr	r3, [r3, #16]
 800cebe:	095b      	lsrs	r3, r3, #5
 800cec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	691b      	ldr	r3, [r3, #16]
 800cec8:	f003 031f 	and.w	r3, r3, #31
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d104      	bne.n	800ceda <USB_ActivateEndpoint+0x652>
 800ced0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ced4:	3b01      	subs	r3, #1
 800ced6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cedc:	881b      	ldrh	r3, [r3, #0]
 800cede:	b29a      	uxth	r2, r3
 800cee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cee4:	b29b      	uxth	r3, r3
 800cee6:	029b      	lsls	r3, r3, #10
 800cee8:	b29b      	uxth	r3, r3
 800ceea:	4313      	orrs	r3, r2
 800ceec:	b29b      	uxth	r3, r3
 800ceee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cef6:	b29a      	uxth	r2, r3
 800cef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cefa:	801a      	strh	r2, [r3, #0]
 800cefc:	e01a      	b.n	800cf34 <USB_ActivateEndpoint+0x6ac>
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	785b      	ldrb	r3, [r3, #1]
 800cf02:	2b01      	cmp	r3, #1
 800cf04:	d116      	bne.n	800cf34 <USB_ActivateEndpoint+0x6ac>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	461a      	mov	r2, r3
 800cf14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf16:	4413      	add	r3, r2
 800cf18:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	00da      	lsls	r2, r3, #3
 800cf20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf22:	4413      	add	r3, r2
 800cf24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf28:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	b29a      	uxth	r2, r3
 800cf30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf32:	801a      	strh	r2, [r3, #0]
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	785b      	ldrb	r3, [r3, #1]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d16b      	bne.n	800d018 <USB_ActivateEndpoint+0x790>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf4a:	b29b      	uxth	r3, r3
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf50:	4413      	add	r3, r2
 800cf52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	00da      	lsls	r2, r3, #3
 800cf5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf5c:	4413      	add	r3, r2
 800cf5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf62:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cf64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf66:	881b      	ldrh	r3, [r3, #0]
 800cf68:	b29b      	uxth	r3, r3
 800cf6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf6e:	b29a      	uxth	r2, r3
 800cf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf72:	801a      	strh	r2, [r3, #0]
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	691b      	ldr	r3, [r3, #16]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d10a      	bne.n	800cf92 <USB_ActivateEndpoint+0x70a>
 800cf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7e:	881b      	ldrh	r3, [r3, #0]
 800cf80:	b29b      	uxth	r3, r3
 800cf82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf8a:	b29a      	uxth	r2, r3
 800cf8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8e:	801a      	strh	r2, [r3, #0]
 800cf90:	e05b      	b.n	800d04a <USB_ActivateEndpoint+0x7c2>
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	691b      	ldr	r3, [r3, #16]
 800cf96:	2b3e      	cmp	r3, #62	@ 0x3e
 800cf98:	d81c      	bhi.n	800cfd4 <USB_ActivateEndpoint+0x74c>
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	691b      	ldr	r3, [r3, #16]
 800cf9e:	085b      	lsrs	r3, r3, #1
 800cfa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	691b      	ldr	r3, [r3, #16]
 800cfa8:	f003 0301 	and.w	r3, r3, #1
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d004      	beq.n	800cfba <USB_ActivateEndpoint+0x732>
 800cfb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfb4:	3301      	adds	r3, #1
 800cfb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfbc:	881b      	ldrh	r3, [r3, #0]
 800cfbe:	b29a      	uxth	r2, r3
 800cfc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfc4:	b29b      	uxth	r3, r3
 800cfc6:	029b      	lsls	r3, r3, #10
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	4313      	orrs	r3, r2
 800cfcc:	b29a      	uxth	r2, r3
 800cfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfd0:	801a      	strh	r2, [r3, #0]
 800cfd2:	e03a      	b.n	800d04a <USB_ActivateEndpoint+0x7c2>
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	095b      	lsrs	r3, r3, #5
 800cfda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	f003 031f 	and.w	r3, r3, #31
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d104      	bne.n	800cff4 <USB_ActivateEndpoint+0x76c>
 800cfea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfee:	3b01      	subs	r3, #1
 800cff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cff6:	881b      	ldrh	r3, [r3, #0]
 800cff8:	b29a      	uxth	r2, r3
 800cffa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cffe:	b29b      	uxth	r3, r3
 800d000:	029b      	lsls	r3, r3, #10
 800d002:	b29b      	uxth	r3, r3
 800d004:	4313      	orrs	r3, r2
 800d006:	b29b      	uxth	r3, r3
 800d008:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d00c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d010:	b29a      	uxth	r2, r3
 800d012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d014:	801a      	strh	r2, [r3, #0]
 800d016:	e018      	b.n	800d04a <USB_ActivateEndpoint+0x7c2>
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	785b      	ldrb	r3, [r3, #1]
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d114      	bne.n	800d04a <USB_ActivateEndpoint+0x7c2>
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d026:	b29b      	uxth	r3, r3
 800d028:	461a      	mov	r2, r3
 800d02a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d02c:	4413      	add	r3, r2
 800d02e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	781b      	ldrb	r3, [r3, #0]
 800d034:	00da      	lsls	r2, r3, #3
 800d036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d038:	4413      	add	r3, r2
 800d03a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d03e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	691b      	ldr	r3, [r3, #16]
 800d044:	b29a      	uxth	r2, r3
 800d046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d048:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	4413      	add	r3, r2
 800d054:	881b      	ldrh	r3, [r3, #0]
 800d056:	b29b      	uxth	r3, r3
 800d058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d060:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d062:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d064:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d068:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d06a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d06c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d070:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	441a      	add	r2, r3
 800d07c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d07e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d08e:	b29b      	uxth	r3, r3
 800d090:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d092:	687a      	ldr	r2, [r7, #4]
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	009b      	lsls	r3, r3, #2
 800d09a:	4413      	add	r3, r2
 800d09c:	881b      	ldrh	r3, [r3, #0]
 800d09e:	b29b      	uxth	r3, r3
 800d0a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0a8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d0aa:	687a      	ldr	r2, [r7, #4]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	009b      	lsls	r3, r3, #2
 800d0b2:	441a      	add	r2, r3
 800d0b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d0b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0c6:	b29b      	uxth	r3, r3
 800d0c8:	8013      	strh	r3, [r2, #0]
 800d0ca:	e0bc      	b.n	800d246 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d0cc:	687a      	ldr	r2, [r7, #4]
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	009b      	lsls	r3, r3, #2
 800d0d4:	4413      	add	r3, r2
 800d0d6:	881b      	ldrh	r3, [r3, #0]
 800d0d8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d0dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d0e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d01d      	beq.n	800d124 <USB_ActivateEndpoint+0x89c>
 800d0e8:	687a      	ldr	r2, [r7, #4]
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	009b      	lsls	r3, r3, #2
 800d0f0:	4413      	add	r3, r2
 800d0f2:	881b      	ldrh	r3, [r3, #0]
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0fe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d102:	687a      	ldr	r2, [r7, #4]
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	781b      	ldrb	r3, [r3, #0]
 800d108:	009b      	lsls	r3, r3, #2
 800d10a:	441a      	add	r2, r3
 800d10c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d118:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d11c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d120:	b29b      	uxth	r3, r3
 800d122:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	4413      	add	r3, r2
 800d12e:	881b      	ldrh	r3, [r3, #0]
 800d130:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d134:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d01d      	beq.n	800d17c <USB_ActivateEndpoint+0x8f4>
 800d140:	687a      	ldr	r2, [r7, #4]
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	009b      	lsls	r3, r3, #2
 800d148:	4413      	add	r3, r2
 800d14a:	881b      	ldrh	r3, [r3, #0]
 800d14c:	b29b      	uxth	r3, r3
 800d14e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d156:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d15a:	687a      	ldr	r2, [r7, #4]
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	009b      	lsls	r3, r3, #2
 800d162:	441a      	add	r2, r3
 800d164:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d168:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d16c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d170:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d174:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d178:	b29b      	uxth	r3, r3
 800d17a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	78db      	ldrb	r3, [r3, #3]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d024      	beq.n	800d1ce <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	4413      	add	r3, r2
 800d18e:	881b      	ldrh	r3, [r3, #0]
 800d190:	b29b      	uxth	r3, r3
 800d192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d19a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d19e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d1a2:	f083 0320 	eor.w	r3, r3, #32
 800d1a6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d1aa:	687a      	ldr	r2, [r7, #4]
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	781b      	ldrb	r3, [r3, #0]
 800d1b0:	009b      	lsls	r3, r3, #2
 800d1b2:	441a      	add	r2, r3
 800d1b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d1b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	8013      	strh	r3, [r2, #0]
 800d1cc:	e01d      	b.n	800d20a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	781b      	ldrb	r3, [r3, #0]
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4413      	add	r3, r2
 800d1d8:	881b      	ldrh	r3, [r3, #0]
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1e4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	781b      	ldrb	r3, [r3, #0]
 800d1ee:	009b      	lsls	r3, r3, #2
 800d1f0:	441a      	add	r2, r3
 800d1f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d1f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d206:	b29b      	uxth	r3, r3
 800d208:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d20a:	687a      	ldr	r2, [r7, #4]
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	009b      	lsls	r3, r3, #2
 800d212:	4413      	add	r3, r2
 800d214:	881b      	ldrh	r3, [r3, #0]
 800d216:	b29b      	uxth	r3, r3
 800d218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d220:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	683b      	ldr	r3, [r7, #0]
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	009b      	lsls	r3, r3, #2
 800d22c:	441a      	add	r2, r3
 800d22e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d232:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d236:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d23a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d242:	b29b      	uxth	r3, r3
 800d244:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d246:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	379c      	adds	r7, #156	@ 0x9c
 800d24e:	46bd      	mov	sp, r7
 800d250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d254:	4770      	bx	lr
 800d256:	bf00      	nop

0800d258 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d258:	b480      	push	{r7}
 800d25a:	b08d      	sub	sp, #52	@ 0x34
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	7b1b      	ldrb	r3, [r3, #12]
 800d266:	2b00      	cmp	r3, #0
 800d268:	f040 808e 	bne.w	800d388 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	785b      	ldrb	r3, [r3, #1]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d044      	beq.n	800d2fe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	009b      	lsls	r3, r3, #2
 800d27c:	4413      	add	r3, r2
 800d27e:	881b      	ldrh	r3, [r3, #0]
 800d280:	81bb      	strh	r3, [r7, #12]
 800d282:	89bb      	ldrh	r3, [r7, #12]
 800d284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d01b      	beq.n	800d2c4 <USB_DeactivateEndpoint+0x6c>
 800d28c:	687a      	ldr	r2, [r7, #4]
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	781b      	ldrb	r3, [r3, #0]
 800d292:	009b      	lsls	r3, r3, #2
 800d294:	4413      	add	r3, r2
 800d296:	881b      	ldrh	r3, [r3, #0]
 800d298:	b29b      	uxth	r3, r3
 800d29a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d29e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2a2:	817b      	strh	r3, [r7, #10]
 800d2a4:	687a      	ldr	r2, [r7, #4]
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	009b      	lsls	r3, r3, #2
 800d2ac:	441a      	add	r2, r3
 800d2ae:	897b      	ldrh	r3, [r7, #10]
 800d2b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d2c4:	687a      	ldr	r2, [r7, #4]
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	4413      	add	r3, r2
 800d2ce:	881b      	ldrh	r3, [r3, #0]
 800d2d0:	b29b      	uxth	r3, r3
 800d2d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2da:	813b      	strh	r3, [r7, #8]
 800d2dc:	687a      	ldr	r2, [r7, #4]
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	009b      	lsls	r3, r3, #2
 800d2e4:	441a      	add	r2, r3
 800d2e6:	893b      	ldrh	r3, [r7, #8]
 800d2e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2f8:	b29b      	uxth	r3, r3
 800d2fa:	8013      	strh	r3, [r2, #0]
 800d2fc:	e192      	b.n	800d624 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d2fe:	687a      	ldr	r2, [r7, #4]
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	781b      	ldrb	r3, [r3, #0]
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4413      	add	r3, r2
 800d308:	881b      	ldrh	r3, [r3, #0]
 800d30a:	827b      	strh	r3, [r7, #18]
 800d30c:	8a7b      	ldrh	r3, [r7, #18]
 800d30e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d312:	2b00      	cmp	r3, #0
 800d314:	d01b      	beq.n	800d34e <USB_DeactivateEndpoint+0xf6>
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	781b      	ldrb	r3, [r3, #0]
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4413      	add	r3, r2
 800d320:	881b      	ldrh	r3, [r3, #0]
 800d322:	b29b      	uxth	r3, r3
 800d324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d32c:	823b      	strh	r3, [r7, #16]
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	441a      	add	r2, r3
 800d338:	8a3b      	ldrh	r3, [r7, #16]
 800d33a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d33e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d342:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	881b      	ldrh	r3, [r3, #0]
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d360:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d364:	81fb      	strh	r3, [r7, #14]
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	009b      	lsls	r3, r3, #2
 800d36e:	441a      	add	r2, r3
 800d370:	89fb      	ldrh	r3, [r7, #14]
 800d372:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d376:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d37a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d37e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d382:	b29b      	uxth	r3, r3
 800d384:	8013      	strh	r3, [r2, #0]
 800d386:	e14d      	b.n	800d624 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	785b      	ldrb	r3, [r3, #1]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	f040 80a5 	bne.w	800d4dc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	009b      	lsls	r3, r3, #2
 800d39a:	4413      	add	r3, r2
 800d39c:	881b      	ldrh	r3, [r3, #0]
 800d39e:	843b      	strh	r3, [r7, #32]
 800d3a0:	8c3b      	ldrh	r3, [r7, #32]
 800d3a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d01b      	beq.n	800d3e2 <USB_DeactivateEndpoint+0x18a>
 800d3aa:	687a      	ldr	r2, [r7, #4]
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	781b      	ldrb	r3, [r3, #0]
 800d3b0:	009b      	lsls	r3, r3, #2
 800d3b2:	4413      	add	r3, r2
 800d3b4:	881b      	ldrh	r3, [r3, #0]
 800d3b6:	b29b      	uxth	r3, r3
 800d3b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3c0:	83fb      	strh	r3, [r7, #30]
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	009b      	lsls	r3, r3, #2
 800d3ca:	441a      	add	r2, r3
 800d3cc:	8bfb      	ldrh	r3, [r7, #30]
 800d3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3de:	b29b      	uxth	r3, r3
 800d3e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d3e2:	687a      	ldr	r2, [r7, #4]
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4413      	add	r3, r2
 800d3ec:	881b      	ldrh	r3, [r3, #0]
 800d3ee:	83bb      	strh	r3, [r7, #28]
 800d3f0:	8bbb      	ldrh	r3, [r7, #28]
 800d3f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d01b      	beq.n	800d432 <USB_DeactivateEndpoint+0x1da>
 800d3fa:	687a      	ldr	r2, [r7, #4]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	009b      	lsls	r3, r3, #2
 800d402:	4413      	add	r3, r2
 800d404:	881b      	ldrh	r3, [r3, #0]
 800d406:	b29b      	uxth	r3, r3
 800d408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d410:	837b      	strh	r3, [r7, #26]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	441a      	add	r2, r3
 800d41c:	8b7b      	ldrh	r3, [r7, #26]
 800d41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d42a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d42e:	b29b      	uxth	r3, r3
 800d430:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d432:	687a      	ldr	r2, [r7, #4]
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	781b      	ldrb	r3, [r3, #0]
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	4413      	add	r3, r2
 800d43c:	881b      	ldrh	r3, [r3, #0]
 800d43e:	b29b      	uxth	r3, r3
 800d440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d448:	833b      	strh	r3, [r7, #24]
 800d44a:	687a      	ldr	r2, [r7, #4]
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	009b      	lsls	r3, r3, #2
 800d452:	441a      	add	r2, r3
 800d454:	8b3b      	ldrh	r3, [r7, #24]
 800d456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d45a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d45e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d462:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d466:	b29b      	uxth	r3, r3
 800d468:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d46a:	687a      	ldr	r2, [r7, #4]
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	781b      	ldrb	r3, [r3, #0]
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4413      	add	r3, r2
 800d474:	881b      	ldrh	r3, [r3, #0]
 800d476:	b29b      	uxth	r3, r3
 800d478:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d47c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d480:	82fb      	strh	r3, [r7, #22]
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	009b      	lsls	r3, r3, #2
 800d48a:	441a      	add	r2, r3
 800d48c:	8afb      	ldrh	r3, [r7, #22]
 800d48e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d49a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d4a2:	687a      	ldr	r2, [r7, #4]
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	781b      	ldrb	r3, [r3, #0]
 800d4a8:	009b      	lsls	r3, r3, #2
 800d4aa:	4413      	add	r3, r2
 800d4ac:	881b      	ldrh	r3, [r3, #0]
 800d4ae:	b29b      	uxth	r3, r3
 800d4b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4b8:	82bb      	strh	r3, [r7, #20]
 800d4ba:	687a      	ldr	r2, [r7, #4]
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	009b      	lsls	r3, r3, #2
 800d4c2:	441a      	add	r2, r3
 800d4c4:	8abb      	ldrh	r3, [r7, #20]
 800d4c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4d6:	b29b      	uxth	r3, r3
 800d4d8:	8013      	strh	r3, [r2, #0]
 800d4da:	e0a3      	b.n	800d624 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d4dc:	687a      	ldr	r2, [r7, #4]
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	009b      	lsls	r3, r3, #2
 800d4e4:	4413      	add	r3, r2
 800d4e6:	881b      	ldrh	r3, [r3, #0]
 800d4e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d4ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d4ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d01b      	beq.n	800d52c <USB_DeactivateEndpoint+0x2d4>
 800d4f4:	687a      	ldr	r2, [r7, #4]
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	009b      	lsls	r3, r3, #2
 800d4fc:	4413      	add	r3, r2
 800d4fe:	881b      	ldrh	r3, [r3, #0]
 800d500:	b29b      	uxth	r3, r3
 800d502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d50a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d50c:	687a      	ldr	r2, [r7, #4]
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	441a      	add	r2, r3
 800d516:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d51c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d520:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d528:	b29b      	uxth	r3, r3
 800d52a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	009b      	lsls	r3, r3, #2
 800d534:	4413      	add	r3, r2
 800d536:	881b      	ldrh	r3, [r3, #0]
 800d538:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d53a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d540:	2b00      	cmp	r3, #0
 800d542:	d01b      	beq.n	800d57c <USB_DeactivateEndpoint+0x324>
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	4413      	add	r3, r2
 800d54e:	881b      	ldrh	r3, [r3, #0]
 800d550:	b29b      	uxth	r3, r3
 800d552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d55a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	441a      	add	r2, r3
 800d566:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d578:	b29b      	uxth	r3, r3
 800d57a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4413      	add	r3, r2
 800d586:	881b      	ldrh	r3, [r3, #0]
 800d588:	b29b      	uxth	r3, r3
 800d58a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d592:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	441a      	add	r2, r3
 800d59e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d5b4:	687a      	ldr	r2, [r7, #4]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	009b      	lsls	r3, r3, #2
 800d5bc:	4413      	add	r3, r2
 800d5be:	881b      	ldrh	r3, [r3, #0]
 800d5c0:	b29b      	uxth	r3, r3
 800d5c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d5cc:	687a      	ldr	r2, [r7, #4]
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	009b      	lsls	r3, r3, #2
 800d5d4:	441a      	add	r2, r3
 800d5d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d5d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5e8:	b29b      	uxth	r3, r3
 800d5ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d5ec:	687a      	ldr	r2, [r7, #4]
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	781b      	ldrb	r3, [r3, #0]
 800d5f2:	009b      	lsls	r3, r3, #2
 800d5f4:	4413      	add	r3, r2
 800d5f6:	881b      	ldrh	r3, [r3, #0]
 800d5f8:	b29b      	uxth	r3, r3
 800d5fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d5fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d602:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	441a      	add	r2, r3
 800d60e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d610:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d614:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d61c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d620:	b29b      	uxth	r3, r3
 800d622:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d624:	2300      	movs	r3, #0
}
 800d626:	4618      	mov	r0, r3
 800d628:	3734      	adds	r7, #52	@ 0x34
 800d62a:	46bd      	mov	sp, r7
 800d62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d630:	4770      	bx	lr

0800d632 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b0ac      	sub	sp, #176	@ 0xb0
 800d636:	af00      	add	r7, sp, #0
 800d638:	6078      	str	r0, [r7, #4]
 800d63a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	785b      	ldrb	r3, [r3, #1]
 800d640:	2b01      	cmp	r3, #1
 800d642:	f040 84ca 	bne.w	800dfda <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	699a      	ldr	r2, [r3, #24]
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	691b      	ldr	r3, [r3, #16]
 800d64e:	429a      	cmp	r2, r3
 800d650:	d904      	bls.n	800d65c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	691b      	ldr	r3, [r3, #16]
 800d656:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d65a:	e003      	b.n	800d664 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	699b      	ldr	r3, [r3, #24]
 800d660:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	7b1b      	ldrb	r3, [r3, #12]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d122      	bne.n	800d6b2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	6959      	ldr	r1, [r3, #20]
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	88da      	ldrh	r2, [r3, #6]
 800d674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d678:	b29b      	uxth	r3, r3
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	f000 fed2 	bl	800e424 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	613b      	str	r3, [r7, #16]
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d68a:	b29b      	uxth	r3, r3
 800d68c:	461a      	mov	r2, r3
 800d68e:	693b      	ldr	r3, [r7, #16]
 800d690:	4413      	add	r3, r2
 800d692:	613b      	str	r3, [r7, #16]
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	00da      	lsls	r2, r3, #3
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	4413      	add	r3, r2
 800d69e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6a2:	60fb      	str	r3, [r7, #12]
 800d6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6a8:	b29a      	uxth	r2, r3
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	801a      	strh	r2, [r3, #0]
 800d6ae:	f000 bc6f 	b.w	800df90 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	78db      	ldrb	r3, [r3, #3]
 800d6b6:	2b02      	cmp	r3, #2
 800d6b8:	f040 831e 	bne.w	800dcf8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	6a1a      	ldr	r2, [r3, #32]
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	691b      	ldr	r3, [r3, #16]
 800d6c4:	429a      	cmp	r2, r3
 800d6c6:	f240 82cf 	bls.w	800dc68 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d6ca:	687a      	ldr	r2, [r7, #4]
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	009b      	lsls	r3, r3, #2
 800d6d2:	4413      	add	r3, r2
 800d6d4:	881b      	ldrh	r3, [r3, #0]
 800d6d6:	b29b      	uxth	r3, r3
 800d6d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d6e4:	687a      	ldr	r2, [r7, #4]
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	009b      	lsls	r3, r3, #2
 800d6ec:	441a      	add	r2, r3
 800d6ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d6f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d6fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d702:	b29b      	uxth	r3, r3
 800d704:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	6a1a      	ldr	r2, [r3, #32]
 800d70a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d70e:	1ad2      	subs	r2, r2, r3
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d714:	687a      	ldr	r2, [r7, #4]
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	781b      	ldrb	r3, [r3, #0]
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	4413      	add	r3, r2
 800d71e:	881b      	ldrh	r3, [r3, #0]
 800d720:	b29b      	uxth	r3, r3
 800d722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d726:	2b00      	cmp	r3, #0
 800d728:	f000 814f 	beq.w	800d9ca <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	785b      	ldrb	r3, [r3, #1]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d16b      	bne.n	800d810 <USB_EPStartXfer+0x1de>
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d742:	b29b      	uxth	r3, r3
 800d744:	461a      	mov	r2, r3
 800d746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d748:	4413      	add	r3, r2
 800d74a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	00da      	lsls	r2, r3, #3
 800d752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d754:	4413      	add	r3, r2
 800d756:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d75a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d75e:	881b      	ldrh	r3, [r3, #0]
 800d760:	b29b      	uxth	r3, r3
 800d762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d766:	b29a      	uxth	r2, r3
 800d768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76a:	801a      	strh	r2, [r3, #0]
 800d76c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d770:	2b00      	cmp	r3, #0
 800d772:	d10a      	bne.n	800d78a <USB_EPStartXfer+0x158>
 800d774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d776:	881b      	ldrh	r3, [r3, #0]
 800d778:	b29b      	uxth	r3, r3
 800d77a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d77e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d782:	b29a      	uxth	r2, r3
 800d784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d786:	801a      	strh	r2, [r3, #0]
 800d788:	e05b      	b.n	800d842 <USB_EPStartXfer+0x210>
 800d78a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d78e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d790:	d81c      	bhi.n	800d7cc <USB_EPStartXfer+0x19a>
 800d792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d796:	085b      	lsrs	r3, r3, #1
 800d798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d79c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7a0:	f003 0301 	and.w	r3, r3, #1
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d004      	beq.n	800d7b2 <USB_EPStartXfer+0x180>
 800d7a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7ac:	3301      	adds	r3, #1
 800d7ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b4:	881b      	ldrh	r3, [r3, #0]
 800d7b6:	b29a      	uxth	r2, r3
 800d7b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	029b      	lsls	r3, r3, #10
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	4313      	orrs	r3, r2
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c8:	801a      	strh	r2, [r3, #0]
 800d7ca:	e03a      	b.n	800d842 <USB_EPStartXfer+0x210>
 800d7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7d0:	095b      	lsrs	r3, r3, #5
 800d7d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7da:	f003 031f 	and.w	r3, r3, #31
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d104      	bne.n	800d7ec <USB_EPStartXfer+0x1ba>
 800d7e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7e6:	3b01      	subs	r3, #1
 800d7e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ee:	881b      	ldrh	r3, [r3, #0]
 800d7f0:	b29a      	uxth	r2, r3
 800d7f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7f6:	b29b      	uxth	r3, r3
 800d7f8:	029b      	lsls	r3, r3, #10
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	4313      	orrs	r3, r2
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d804:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d808:	b29a      	uxth	r2, r3
 800d80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d80c:	801a      	strh	r2, [r3, #0]
 800d80e:	e018      	b.n	800d842 <USB_EPStartXfer+0x210>
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	785b      	ldrb	r3, [r3, #1]
 800d814:	2b01      	cmp	r3, #1
 800d816:	d114      	bne.n	800d842 <USB_EPStartXfer+0x210>
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d81e:	b29b      	uxth	r3, r3
 800d820:	461a      	mov	r2, r3
 800d822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d824:	4413      	add	r3, r2
 800d826:	633b      	str	r3, [r7, #48]	@ 0x30
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	00da      	lsls	r2, r3, #3
 800d82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d830:	4413      	add	r3, r2
 800d832:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d83c:	b29a      	uxth	r2, r3
 800d83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d840:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	895b      	ldrh	r3, [r3, #10]
 800d846:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	6959      	ldr	r1, [r3, #20]
 800d84e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d852:	b29b      	uxth	r3, r3
 800d854:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d858:	6878      	ldr	r0, [r7, #4]
 800d85a:	f000 fde3 	bl	800e424 <USB_WritePMA>
            ep->xfer_buff += len;
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	695a      	ldr	r2, [r3, #20]
 800d862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d866:	441a      	add	r2, r3
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	6a1a      	ldr	r2, [r3, #32]
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	691b      	ldr	r3, [r3, #16]
 800d874:	429a      	cmp	r2, r3
 800d876:	d907      	bls.n	800d888 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	6a1a      	ldr	r2, [r3, #32]
 800d87c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d880:	1ad2      	subs	r2, r2, r3
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	621a      	str	r2, [r3, #32]
 800d886:	e006      	b.n	800d896 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	6a1b      	ldr	r3, [r3, #32]
 800d88c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	2200      	movs	r2, #0
 800d894:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	785b      	ldrb	r3, [r3, #1]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d16b      	bne.n	800d976 <USB_EPStartXfer+0x344>
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	61bb      	str	r3, [r7, #24]
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8a8:	b29b      	uxth	r3, r3
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	69bb      	ldr	r3, [r7, #24]
 800d8ae:	4413      	add	r3, r2
 800d8b0:	61bb      	str	r3, [r7, #24]
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	781b      	ldrb	r3, [r3, #0]
 800d8b6:	00da      	lsls	r2, r3, #3
 800d8b8:	69bb      	ldr	r3, [r7, #24]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8c0:	617b      	str	r3, [r7, #20]
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	881b      	ldrh	r3, [r3, #0]
 800d8c6:	b29b      	uxth	r3, r3
 800d8c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8cc:	b29a      	uxth	r2, r3
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	801a      	strh	r2, [r3, #0]
 800d8d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d10a      	bne.n	800d8f0 <USB_EPStartXfer+0x2be>
 800d8da:	697b      	ldr	r3, [r7, #20]
 800d8dc:	881b      	ldrh	r3, [r3, #0]
 800d8de:	b29b      	uxth	r3, r3
 800d8e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8e8:	b29a      	uxth	r2, r3
 800d8ea:	697b      	ldr	r3, [r7, #20]
 800d8ec:	801a      	strh	r2, [r3, #0]
 800d8ee:	e05d      	b.n	800d9ac <USB_EPStartXfer+0x37a>
 800d8f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800d8f6:	d81c      	bhi.n	800d932 <USB_EPStartXfer+0x300>
 800d8f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8fc:	085b      	lsrs	r3, r3, #1
 800d8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d906:	f003 0301 	and.w	r3, r3, #1
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d004      	beq.n	800d918 <USB_EPStartXfer+0x2e6>
 800d90e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d912:	3301      	adds	r3, #1
 800d914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d918:	697b      	ldr	r3, [r7, #20]
 800d91a:	881b      	ldrh	r3, [r3, #0]
 800d91c:	b29a      	uxth	r2, r3
 800d91e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d922:	b29b      	uxth	r3, r3
 800d924:	029b      	lsls	r3, r3, #10
 800d926:	b29b      	uxth	r3, r3
 800d928:	4313      	orrs	r3, r2
 800d92a:	b29a      	uxth	r2, r3
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	801a      	strh	r2, [r3, #0]
 800d930:	e03c      	b.n	800d9ac <USB_EPStartXfer+0x37a>
 800d932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d936:	095b      	lsrs	r3, r3, #5
 800d938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d93c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d940:	f003 031f 	and.w	r3, r3, #31
 800d944:	2b00      	cmp	r3, #0
 800d946:	d104      	bne.n	800d952 <USB_EPStartXfer+0x320>
 800d948:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d94c:	3b01      	subs	r3, #1
 800d94e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	881b      	ldrh	r3, [r3, #0]
 800d956:	b29a      	uxth	r2, r3
 800d958:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d95c:	b29b      	uxth	r3, r3
 800d95e:	029b      	lsls	r3, r3, #10
 800d960:	b29b      	uxth	r3, r3
 800d962:	4313      	orrs	r3, r2
 800d964:	b29b      	uxth	r3, r3
 800d966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d96a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d96e:	b29a      	uxth	r2, r3
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	801a      	strh	r2, [r3, #0]
 800d974:	e01a      	b.n	800d9ac <USB_EPStartXfer+0x37a>
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	785b      	ldrb	r3, [r3, #1]
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d116      	bne.n	800d9ac <USB_EPStartXfer+0x37a>
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	623b      	str	r3, [r7, #32]
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d988:	b29b      	uxth	r3, r3
 800d98a:	461a      	mov	r2, r3
 800d98c:	6a3b      	ldr	r3, [r7, #32]
 800d98e:	4413      	add	r3, r2
 800d990:	623b      	str	r3, [r7, #32]
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	00da      	lsls	r2, r3, #3
 800d998:	6a3b      	ldr	r3, [r7, #32]
 800d99a:	4413      	add	r3, r2
 800d99c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9a0:	61fb      	str	r3, [r7, #28]
 800d9a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9a6:	b29a      	uxth	r2, r3
 800d9a8:	69fb      	ldr	r3, [r7, #28]
 800d9aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	891b      	ldrh	r3, [r3, #8]
 800d9b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	6959      	ldr	r1, [r3, #20]
 800d9b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d9c2:	6878      	ldr	r0, [r7, #4]
 800d9c4:	f000 fd2e 	bl	800e424 <USB_WritePMA>
 800d9c8:	e2e2      	b.n	800df90 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	785b      	ldrb	r3, [r3, #1]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d16b      	bne.n	800daaa <USB_EPStartXfer+0x478>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9dc:	b29b      	uxth	r3, r3
 800d9de:	461a      	mov	r2, r3
 800d9e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9e2:	4413      	add	r3, r2
 800d9e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	781b      	ldrb	r3, [r3, #0]
 800d9ea:	00da      	lsls	r2, r3, #3
 800d9ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9ee:	4413      	add	r3, r2
 800d9f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9f8:	881b      	ldrh	r3, [r3, #0]
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da00:	b29a      	uxth	r2, r3
 800da02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da04:	801a      	strh	r2, [r3, #0]
 800da06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d10a      	bne.n	800da24 <USB_EPStartXfer+0x3f2>
 800da0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da10:	881b      	ldrh	r3, [r3, #0]
 800da12:	b29b      	uxth	r3, r3
 800da14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da1c:	b29a      	uxth	r2, r3
 800da1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da20:	801a      	strh	r2, [r3, #0]
 800da22:	e05d      	b.n	800dae0 <USB_EPStartXfer+0x4ae>
 800da24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da28:	2b3e      	cmp	r3, #62	@ 0x3e
 800da2a:	d81c      	bhi.n	800da66 <USB_EPStartXfer+0x434>
 800da2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da30:	085b      	lsrs	r3, r3, #1
 800da32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da3a:	f003 0301 	and.w	r3, r3, #1
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d004      	beq.n	800da4c <USB_EPStartXfer+0x41a>
 800da42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da46:	3301      	adds	r3, #1
 800da48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da4e:	881b      	ldrh	r3, [r3, #0]
 800da50:	b29a      	uxth	r2, r3
 800da52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da56:	b29b      	uxth	r3, r3
 800da58:	029b      	lsls	r3, r3, #10
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	4313      	orrs	r3, r2
 800da5e:	b29a      	uxth	r2, r3
 800da60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da62:	801a      	strh	r2, [r3, #0]
 800da64:	e03c      	b.n	800dae0 <USB_EPStartXfer+0x4ae>
 800da66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da6a:	095b      	lsrs	r3, r3, #5
 800da6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da74:	f003 031f 	and.w	r3, r3, #31
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d104      	bne.n	800da86 <USB_EPStartXfer+0x454>
 800da7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da80:	3b01      	subs	r3, #1
 800da82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da88:	881b      	ldrh	r3, [r3, #0]
 800da8a:	b29a      	uxth	r2, r3
 800da8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da90:	b29b      	uxth	r3, r3
 800da92:	029b      	lsls	r3, r3, #10
 800da94:	b29b      	uxth	r3, r3
 800da96:	4313      	orrs	r3, r2
 800da98:	b29b      	uxth	r3, r3
 800da9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800daa2:	b29a      	uxth	r2, r3
 800daa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daa6:	801a      	strh	r2, [r3, #0]
 800daa8:	e01a      	b.n	800dae0 <USB_EPStartXfer+0x4ae>
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	785b      	ldrb	r3, [r3, #1]
 800daae:	2b01      	cmp	r3, #1
 800dab0:	d116      	bne.n	800dae0 <USB_EPStartXfer+0x4ae>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	653b      	str	r3, [r7, #80]	@ 0x50
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dabc:	b29b      	uxth	r3, r3
 800dabe:	461a      	mov	r2, r3
 800dac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dac2:	4413      	add	r3, r2
 800dac4:	653b      	str	r3, [r7, #80]	@ 0x50
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	781b      	ldrb	r3, [r3, #0]
 800daca:	00da      	lsls	r2, r3, #3
 800dacc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dace:	4413      	add	r3, r2
 800dad0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dada:	b29a      	uxth	r2, r3
 800dadc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dade:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	891b      	ldrh	r3, [r3, #8]
 800dae4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	6959      	ldr	r1, [r3, #20]
 800daec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f000 fc94 	bl	800e424 <USB_WritePMA>
            ep->xfer_buff += len;
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	695a      	ldr	r2, [r3, #20]
 800db00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db04:	441a      	add	r2, r3
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	6a1a      	ldr	r2, [r3, #32]
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	429a      	cmp	r2, r3
 800db14:	d907      	bls.n	800db26 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	6a1a      	ldr	r2, [r3, #32]
 800db1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db1e:	1ad2      	subs	r2, r2, r3
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	621a      	str	r2, [r3, #32]
 800db24:	e006      	b.n	800db34 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	6a1b      	ldr	r3, [r3, #32]
 800db2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	2200      	movs	r2, #0
 800db32:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	643b      	str	r3, [r7, #64]	@ 0x40
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	785b      	ldrb	r3, [r3, #1]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d16b      	bne.n	800dc18 <USB_EPStartXfer+0x5e6>
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db4a:	b29b      	uxth	r3, r3
 800db4c:	461a      	mov	r2, r3
 800db4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db50:	4413      	add	r3, r2
 800db52:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	781b      	ldrb	r3, [r3, #0]
 800db58:	00da      	lsls	r2, r3, #3
 800db5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db5c:	4413      	add	r3, r2
 800db5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db62:	637b      	str	r3, [r7, #52]	@ 0x34
 800db64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db66:	881b      	ldrh	r3, [r3, #0]
 800db68:	b29b      	uxth	r3, r3
 800db6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db6e:	b29a      	uxth	r2, r3
 800db70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db72:	801a      	strh	r2, [r3, #0]
 800db74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d10a      	bne.n	800db92 <USB_EPStartXfer+0x560>
 800db7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db7e:	881b      	ldrh	r3, [r3, #0]
 800db80:	b29b      	uxth	r3, r3
 800db82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db8a:	b29a      	uxth	r2, r3
 800db8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db8e:	801a      	strh	r2, [r3, #0]
 800db90:	e05b      	b.n	800dc4a <USB_EPStartXfer+0x618>
 800db92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db96:	2b3e      	cmp	r3, #62	@ 0x3e
 800db98:	d81c      	bhi.n	800dbd4 <USB_EPStartXfer+0x5a2>
 800db9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db9e:	085b      	lsrs	r3, r3, #1
 800dba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dba8:	f003 0301 	and.w	r3, r3, #1
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d004      	beq.n	800dbba <USB_EPStartXfer+0x588>
 800dbb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbbc:	881b      	ldrh	r3, [r3, #0]
 800dbbe:	b29a      	uxth	r2, r3
 800dbc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbc4:	b29b      	uxth	r3, r3
 800dbc6:	029b      	lsls	r3, r3, #10
 800dbc8:	b29b      	uxth	r3, r3
 800dbca:	4313      	orrs	r3, r2
 800dbcc:	b29a      	uxth	r2, r3
 800dbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbd0:	801a      	strh	r2, [r3, #0]
 800dbd2:	e03a      	b.n	800dc4a <USB_EPStartXfer+0x618>
 800dbd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbd8:	095b      	lsrs	r3, r3, #5
 800dbda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbe2:	f003 031f 	and.w	r3, r3, #31
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d104      	bne.n	800dbf4 <USB_EPStartXfer+0x5c2>
 800dbea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbee:	3b01      	subs	r3, #1
 800dbf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbf6:	881b      	ldrh	r3, [r3, #0]
 800dbf8:	b29a      	uxth	r2, r3
 800dbfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	029b      	lsls	r3, r3, #10
 800dc02:	b29b      	uxth	r3, r3
 800dc04:	4313      	orrs	r3, r2
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc10:	b29a      	uxth	r2, r3
 800dc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc14:	801a      	strh	r2, [r3, #0]
 800dc16:	e018      	b.n	800dc4a <USB_EPStartXfer+0x618>
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	785b      	ldrb	r3, [r3, #1]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d114      	bne.n	800dc4a <USB_EPStartXfer+0x618>
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc26:	b29b      	uxth	r3, r3
 800dc28:	461a      	mov	r2, r3
 800dc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc2c:	4413      	add	r3, r2
 800dc2e:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	781b      	ldrb	r3, [r3, #0]
 800dc34:	00da      	lsls	r2, r3, #3
 800dc36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc38:	4413      	add	r3, r2
 800dc3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800dc4a:	683b      	ldr	r3, [r7, #0]
 800dc4c:	895b      	ldrh	r3, [r3, #10]
 800dc4e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	6959      	ldr	r1, [r3, #20]
 800dc56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc5a:	b29b      	uxth	r3, r3
 800dc5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 fbdf 	bl	800e424 <USB_WritePMA>
 800dc66:	e193      	b.n	800df90 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	6a1b      	ldr	r3, [r3, #32]
 800dc6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dc70:	687a      	ldr	r2, [r7, #4]
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	4413      	add	r3, r2
 800dc7a:	881b      	ldrh	r3, [r3, #0]
 800dc7c:	b29b      	uxth	r3, r3
 800dc7e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dc82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc86:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	009b      	lsls	r3, r3, #2
 800dc92:	441a      	add	r2, r3
 800dc94:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800dc98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dca8:	b29b      	uxth	r3, r3
 800dcaa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dcb6:	b29b      	uxth	r3, r3
 800dcb8:	461a      	mov	r2, r3
 800dcba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcbc:	4413      	add	r3, r2
 800dcbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	781b      	ldrb	r3, [r3, #0]
 800dcc4:	00da      	lsls	r2, r3, #3
 800dcc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcc8:	4413      	add	r3, r2
 800dcca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dcce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dcd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcd8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	891b      	ldrh	r3, [r3, #8]
 800dcde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	6959      	ldr	r1, [r3, #20]
 800dce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dcea:	b29b      	uxth	r3, r3
 800dcec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dcf0:	6878      	ldr	r0, [r7, #4]
 800dcf2:	f000 fb97 	bl	800e424 <USB_WritePMA>
 800dcf6:	e14b      	b.n	800df90 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	6a1a      	ldr	r2, [r3, #32]
 800dcfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd00:	1ad2      	subs	r2, r2, r3
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	009b      	lsls	r3, r3, #2
 800dd0e:	4413      	add	r3, r2
 800dd10:	881b      	ldrh	r3, [r3, #0]
 800dd12:	b29b      	uxth	r3, r3
 800dd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f000 809a 	beq.w	800de52 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	785b      	ldrb	r3, [r3, #1]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d16b      	bne.n	800de02 <USB_EPStartXfer+0x7d0>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd34:	b29b      	uxth	r3, r3
 800dd36:	461a      	mov	r2, r3
 800dd38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd3a:	4413      	add	r3, r2
 800dd3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	00da      	lsls	r2, r3, #3
 800dd44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd46:	4413      	add	r3, r2
 800dd48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd4c:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd50:	881b      	ldrh	r3, [r3, #0]
 800dd52:	b29b      	uxth	r3, r3
 800dd54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd58:	b29a      	uxth	r2, r3
 800dd5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd5c:	801a      	strh	r2, [r3, #0]
 800dd5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10a      	bne.n	800dd7c <USB_EPStartXfer+0x74a>
 800dd66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd68:	881b      	ldrh	r3, [r3, #0]
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd74:	b29a      	uxth	r2, r3
 800dd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd78:	801a      	strh	r2, [r3, #0]
 800dd7a:	e05b      	b.n	800de34 <USB_EPStartXfer+0x802>
 800dd7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd80:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd82:	d81c      	bhi.n	800ddbe <USB_EPStartXfer+0x78c>
 800dd84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd88:	085b      	lsrs	r3, r3, #1
 800dd8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd92:	f003 0301 	and.w	r3, r3, #1
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d004      	beq.n	800dda4 <USB_EPStartXfer+0x772>
 800dd9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd9e:	3301      	adds	r3, #1
 800dda0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dda4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dda6:	881b      	ldrh	r3, [r3, #0]
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddae:	b29b      	uxth	r3, r3
 800ddb0:	029b      	lsls	r3, r3, #10
 800ddb2:	b29b      	uxth	r3, r3
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	b29a      	uxth	r2, r3
 800ddb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddba:	801a      	strh	r2, [r3, #0]
 800ddbc:	e03a      	b.n	800de34 <USB_EPStartXfer+0x802>
 800ddbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddc2:	095b      	lsrs	r3, r3, #5
 800ddc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddcc:	f003 031f 	and.w	r3, r3, #31
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d104      	bne.n	800ddde <USB_EPStartXfer+0x7ac>
 800ddd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddd8:	3b01      	subs	r3, #1
 800ddda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dde0:	881b      	ldrh	r3, [r3, #0]
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	029b      	lsls	r3, r3, #10
 800ddec:	b29b      	uxth	r3, r3
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	b29b      	uxth	r3, r3
 800ddf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddfa:	b29a      	uxth	r2, r3
 800ddfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddfe:	801a      	strh	r2, [r3, #0]
 800de00:	e018      	b.n	800de34 <USB_EPStartXfer+0x802>
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	785b      	ldrb	r3, [r3, #1]
 800de06:	2b01      	cmp	r3, #1
 800de08:	d114      	bne.n	800de34 <USB_EPStartXfer+0x802>
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de10:	b29b      	uxth	r3, r3
 800de12:	461a      	mov	r2, r3
 800de14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de16:	4413      	add	r3, r2
 800de18:	673b      	str	r3, [r7, #112]	@ 0x70
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	00da      	lsls	r2, r3, #3
 800de20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de22:	4413      	add	r3, r2
 800de24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de2e:	b29a      	uxth	r2, r3
 800de30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	895b      	ldrh	r3, [r3, #10]
 800de38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	6959      	ldr	r1, [r3, #20]
 800de40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de44:	b29b      	uxth	r3, r3
 800de46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de4a:	6878      	ldr	r0, [r7, #4]
 800de4c:	f000 faea 	bl	800e424 <USB_WritePMA>
 800de50:	e09e      	b.n	800df90 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	785b      	ldrb	r3, [r3, #1]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d16b      	bne.n	800df32 <USB_EPStartXfer+0x900>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de64:	b29b      	uxth	r3, r3
 800de66:	461a      	mov	r2, r3
 800de68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800de6a:	4413      	add	r3, r2
 800de6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	00da      	lsls	r2, r3, #3
 800de74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800de76:	4413      	add	r3, r2
 800de78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800de7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de80:	881b      	ldrh	r3, [r3, #0]
 800de82:	b29b      	uxth	r3, r3
 800de84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de88:	b29a      	uxth	r2, r3
 800de8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de8c:	801a      	strh	r2, [r3, #0]
 800de8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de92:	2b00      	cmp	r3, #0
 800de94:	d10a      	bne.n	800deac <USB_EPStartXfer+0x87a>
 800de96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de98:	881b      	ldrh	r3, [r3, #0]
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dea4:	b29a      	uxth	r2, r3
 800dea6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dea8:	801a      	strh	r2, [r3, #0]
 800deaa:	e063      	b.n	800df74 <USB_EPStartXfer+0x942>
 800deac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800deb0:	2b3e      	cmp	r3, #62	@ 0x3e
 800deb2:	d81c      	bhi.n	800deee <USB_EPStartXfer+0x8bc>
 800deb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800deb8:	085b      	lsrs	r3, r3, #1
 800deba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800debe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dec2:	f003 0301 	and.w	r3, r3, #1
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d004      	beq.n	800ded4 <USB_EPStartXfer+0x8a2>
 800deca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dece:	3301      	adds	r3, #1
 800ded0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ded4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ded6:	881b      	ldrh	r3, [r3, #0]
 800ded8:	b29a      	uxth	r2, r3
 800deda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dede:	b29b      	uxth	r3, r3
 800dee0:	029b      	lsls	r3, r3, #10
 800dee2:	b29b      	uxth	r3, r3
 800dee4:	4313      	orrs	r3, r2
 800dee6:	b29a      	uxth	r2, r3
 800dee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800deea:	801a      	strh	r2, [r3, #0]
 800deec:	e042      	b.n	800df74 <USB_EPStartXfer+0x942>
 800deee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800def2:	095b      	lsrs	r3, r3, #5
 800def4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800def8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800defc:	f003 031f 	and.w	r3, r3, #31
 800df00:	2b00      	cmp	r3, #0
 800df02:	d104      	bne.n	800df0e <USB_EPStartXfer+0x8dc>
 800df04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df08:	3b01      	subs	r3, #1
 800df0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df10:	881b      	ldrh	r3, [r3, #0]
 800df12:	b29a      	uxth	r2, r3
 800df14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df18:	b29b      	uxth	r3, r3
 800df1a:	029b      	lsls	r3, r3, #10
 800df1c:	b29b      	uxth	r3, r3
 800df1e:	4313      	orrs	r3, r2
 800df20:	b29b      	uxth	r3, r3
 800df22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df2a:	b29a      	uxth	r2, r3
 800df2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df2e:	801a      	strh	r2, [r3, #0]
 800df30:	e020      	b.n	800df74 <USB_EPStartXfer+0x942>
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	785b      	ldrb	r3, [r3, #1]
 800df36:	2b01      	cmp	r3, #1
 800df38:	d11c      	bne.n	800df74 <USB_EPStartXfer+0x942>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df46:	b29b      	uxth	r3, r3
 800df48:	461a      	mov	r2, r3
 800df4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df4e:	4413      	add	r3, r2
 800df50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	00da      	lsls	r2, r3, #3
 800df5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df5e:	4413      	add	r3, r2
 800df60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800df64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df6c:	b29a      	uxth	r2, r3
 800df6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800df72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	891b      	ldrh	r3, [r3, #8]
 800df78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	6959      	ldr	r1, [r3, #20]
 800df80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df84:	b29b      	uxth	r3, r3
 800df86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f000 fa4a 	bl	800e424 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df90:	687a      	ldr	r2, [r7, #4]
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	4413      	add	r3, r2
 800df9a:	881b      	ldrh	r3, [r3, #0]
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dfa6:	817b      	strh	r3, [r7, #10]
 800dfa8:	897b      	ldrh	r3, [r7, #10]
 800dfaa:	f083 0310 	eor.w	r3, r3, #16
 800dfae:	817b      	strh	r3, [r7, #10]
 800dfb0:	897b      	ldrh	r3, [r7, #10]
 800dfb2:	f083 0320 	eor.w	r3, r3, #32
 800dfb6:	817b      	strh	r3, [r7, #10]
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	781b      	ldrb	r3, [r3, #0]
 800dfbe:	009b      	lsls	r3, r3, #2
 800dfc0:	441a      	add	r2, r3
 800dfc2:	897b      	ldrh	r3, [r7, #10]
 800dfc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dfd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfd4:	b29b      	uxth	r3, r3
 800dfd6:	8013      	strh	r3, [r2, #0]
 800dfd8:	e0d5      	b.n	800e186 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	7b1b      	ldrb	r3, [r3, #12]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d156      	bne.n	800e090 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	699b      	ldr	r3, [r3, #24]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d122      	bne.n	800e030 <USB_EPStartXfer+0x9fe>
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	78db      	ldrb	r3, [r3, #3]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d11e      	bne.n	800e030 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800dff2:	687a      	ldr	r2, [r7, #4]
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	781b      	ldrb	r3, [r3, #0]
 800dff8:	009b      	lsls	r3, r3, #2
 800dffa:	4413      	add	r3, r2
 800dffc:	881b      	ldrh	r3, [r3, #0]
 800dffe:	b29b      	uxth	r3, r3
 800e000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e008:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e00c:	687a      	ldr	r2, [r7, #4]
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	009b      	lsls	r3, r3, #2
 800e014:	441a      	add	r2, r3
 800e016:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e01a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e01e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e022:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	8013      	strh	r3, [r2, #0]
 800e02e:	e01d      	b.n	800e06c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e030:	687a      	ldr	r2, [r7, #4]
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	781b      	ldrb	r3, [r3, #0]
 800e036:	009b      	lsls	r3, r3, #2
 800e038:	4413      	add	r3, r2
 800e03a:	881b      	ldrh	r3, [r3, #0]
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e046:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e04a:	687a      	ldr	r2, [r7, #4]
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	009b      	lsls	r3, r3, #2
 800e052:	441a      	add	r2, r3
 800e054:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e058:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e05c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e068:	b29b      	uxth	r3, r3
 800e06a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	699a      	ldr	r2, [r3, #24]
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	691b      	ldr	r3, [r3, #16]
 800e074:	429a      	cmp	r2, r3
 800e076:	d907      	bls.n	800e088 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	699a      	ldr	r2, [r3, #24]
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	691b      	ldr	r3, [r3, #16]
 800e080:	1ad2      	subs	r2, r2, r3
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	619a      	str	r2, [r3, #24]
 800e086:	e054      	b.n	800e132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	2200      	movs	r2, #0
 800e08c:	619a      	str	r2, [r3, #24]
 800e08e:	e050      	b.n	800e132 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	78db      	ldrb	r3, [r3, #3]
 800e094:	2b02      	cmp	r3, #2
 800e096:	d142      	bne.n	800e11e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	69db      	ldr	r3, [r3, #28]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d048      	beq.n	800e132 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e0a0:	687a      	ldr	r2, [r7, #4]
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	009b      	lsls	r3, r3, #2
 800e0a8:	4413      	add	r3, r2
 800e0aa:	881b      	ldrh	r3, [r3, #0]
 800e0ac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e0b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d005      	beq.n	800e0c8 <USB_EPStartXfer+0xa96>
 800e0bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d10b      	bne.n	800e0e0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e0c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d12e      	bne.n	800e132 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e0d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d128      	bne.n	800e132 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	009b      	lsls	r3, r3, #2
 800e0e8:	4413      	add	r3, r2
 800e0ea:	881b      	ldrh	r3, [r3, #0]
 800e0ec:	b29b      	uxth	r3, r3
 800e0ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0f6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	781b      	ldrb	r3, [r3, #0]
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	441a      	add	r2, r3
 800e104:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e10c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e118:	b29b      	uxth	r3, r3
 800e11a:	8013      	strh	r3, [r2, #0]
 800e11c:	e009      	b.n	800e132 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	78db      	ldrb	r3, [r3, #3]
 800e122:	2b01      	cmp	r3, #1
 800e124:	d103      	bne.n	800e12e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	2200      	movs	r2, #0
 800e12a:	619a      	str	r2, [r3, #24]
 800e12c:	e001      	b.n	800e132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e12e:	2301      	movs	r3, #1
 800e130:	e02a      	b.n	800e188 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	4413      	add	r3, r2
 800e13c:	881b      	ldrh	r3, [r3, #0]
 800e13e:	b29b      	uxth	r3, r3
 800e140:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e148:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e14c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e150:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e154:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e158:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e15c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e160:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e164:	687a      	ldr	r2, [r7, #4]
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	441a      	add	r2, r3
 800e16e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e172:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e176:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e17a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e17e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e182:	b29b      	uxth	r3, r3
 800e184:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e186:	2300      	movs	r3, #0
}
 800e188:	4618      	mov	r0, r3
 800e18a:	37b0      	adds	r7, #176	@ 0xb0
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e190:	b480      	push	{r7}
 800e192:	b085      	sub	sp, #20
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	785b      	ldrb	r3, [r3, #1]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d020      	beq.n	800e1e4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	781b      	ldrb	r3, [r3, #0]
 800e1a8:	009b      	lsls	r3, r3, #2
 800e1aa:	4413      	add	r3, r2
 800e1ac:	881b      	ldrh	r3, [r3, #0]
 800e1ae:	b29b      	uxth	r3, r3
 800e1b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1b8:	81bb      	strh	r3, [r7, #12]
 800e1ba:	89bb      	ldrh	r3, [r7, #12]
 800e1bc:	f083 0310 	eor.w	r3, r3, #16
 800e1c0:	81bb      	strh	r3, [r7, #12]
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	781b      	ldrb	r3, [r3, #0]
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	441a      	add	r2, r3
 800e1cc:	89bb      	ldrh	r3, [r7, #12]
 800e1ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	8013      	strh	r3, [r2, #0]
 800e1e2:	e01f      	b.n	800e224 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	4413      	add	r3, r2
 800e1ee:	881b      	ldrh	r3, [r3, #0]
 800e1f0:	b29b      	uxth	r3, r3
 800e1f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e1f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1fa:	81fb      	strh	r3, [r7, #14]
 800e1fc:	89fb      	ldrh	r3, [r7, #14]
 800e1fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e202:	81fb      	strh	r3, [r7, #14]
 800e204:	687a      	ldr	r2, [r7, #4]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	781b      	ldrb	r3, [r3, #0]
 800e20a:	009b      	lsls	r3, r3, #2
 800e20c:	441a      	add	r2, r3
 800e20e:	89fb      	ldrh	r3, [r7, #14]
 800e210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e21c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e220:	b29b      	uxth	r3, r3
 800e222:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e224:	2300      	movs	r3, #0
}
 800e226:	4618      	mov	r0, r3
 800e228:	3714      	adds	r7, #20
 800e22a:	46bd      	mov	sp, r7
 800e22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e230:	4770      	bx	lr

0800e232 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e232:	b480      	push	{r7}
 800e234:	b087      	sub	sp, #28
 800e236:	af00      	add	r7, sp, #0
 800e238:	6078      	str	r0, [r7, #4]
 800e23a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	785b      	ldrb	r3, [r3, #1]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d04c      	beq.n	800e2de <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e244:	687a      	ldr	r2, [r7, #4]
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	781b      	ldrb	r3, [r3, #0]
 800e24a:	009b      	lsls	r3, r3, #2
 800e24c:	4413      	add	r3, r2
 800e24e:	881b      	ldrh	r3, [r3, #0]
 800e250:	823b      	strh	r3, [r7, #16]
 800e252:	8a3b      	ldrh	r3, [r7, #16]
 800e254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d01b      	beq.n	800e294 <USB_EPClearStall+0x62>
 800e25c:	687a      	ldr	r2, [r7, #4]
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	009b      	lsls	r3, r3, #2
 800e264:	4413      	add	r3, r2
 800e266:	881b      	ldrh	r3, [r3, #0]
 800e268:	b29b      	uxth	r3, r3
 800e26a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e26e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e272:	81fb      	strh	r3, [r7, #14]
 800e274:	687a      	ldr	r2, [r7, #4]
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	441a      	add	r2, r3
 800e27e:	89fb      	ldrh	r3, [r7, #14]
 800e280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e28c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e290:	b29b      	uxth	r3, r3
 800e292:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	78db      	ldrb	r3, [r3, #3]
 800e298:	2b01      	cmp	r3, #1
 800e29a:	d06c      	beq.n	800e376 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4413      	add	r3, r2
 800e2a6:	881b      	ldrh	r3, [r3, #0]
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2b2:	81bb      	strh	r3, [r7, #12]
 800e2b4:	89bb      	ldrh	r3, [r7, #12]
 800e2b6:	f083 0320 	eor.w	r3, r3, #32
 800e2ba:	81bb      	strh	r3, [r7, #12]
 800e2bc:	687a      	ldr	r2, [r7, #4]
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	781b      	ldrb	r3, [r3, #0]
 800e2c2:	009b      	lsls	r3, r3, #2
 800e2c4:	441a      	add	r2, r3
 800e2c6:	89bb      	ldrh	r3, [r7, #12]
 800e2c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	8013      	strh	r3, [r2, #0]
 800e2dc:	e04b      	b.n	800e376 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e2de:	687a      	ldr	r2, [r7, #4]
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	009b      	lsls	r3, r3, #2
 800e2e6:	4413      	add	r3, r2
 800e2e8:	881b      	ldrh	r3, [r3, #0]
 800e2ea:	82fb      	strh	r3, [r7, #22]
 800e2ec:	8afb      	ldrh	r3, [r7, #22]
 800e2ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d01b      	beq.n	800e32e <USB_EPClearStall+0xfc>
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	781b      	ldrb	r3, [r3, #0]
 800e2fc:	009b      	lsls	r3, r3, #2
 800e2fe:	4413      	add	r3, r2
 800e300:	881b      	ldrh	r3, [r3, #0]
 800e302:	b29b      	uxth	r3, r3
 800e304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e308:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e30c:	82bb      	strh	r3, [r7, #20]
 800e30e:	687a      	ldr	r2, [r7, #4]
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	441a      	add	r2, r3
 800e318:	8abb      	ldrh	r3, [r7, #20]
 800e31a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e31e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e322:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e32a:	b29b      	uxth	r3, r3
 800e32c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	4413      	add	r3, r2
 800e338:	881b      	ldrh	r3, [r3, #0]
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e344:	827b      	strh	r3, [r7, #18]
 800e346:	8a7b      	ldrh	r3, [r7, #18]
 800e348:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e34c:	827b      	strh	r3, [r7, #18]
 800e34e:	8a7b      	ldrh	r3, [r7, #18]
 800e350:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e354:	827b      	strh	r3, [r7, #18]
 800e356:	687a      	ldr	r2, [r7, #4]
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	009b      	lsls	r3, r3, #2
 800e35e:	441a      	add	r2, r3
 800e360:	8a7b      	ldrh	r3, [r7, #18]
 800e362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e36a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e36e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e372:	b29b      	uxth	r3, r3
 800e374:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e376:	2300      	movs	r3, #0
}
 800e378:	4618      	mov	r0, r3
 800e37a:	371c      	adds	r7, #28
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr

0800e384 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	460b      	mov	r3, r1
 800e38e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e390:	78fb      	ldrb	r3, [r7, #3]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d103      	bne.n	800e39e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	2280      	movs	r2, #128	@ 0x80
 800e39a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e39e:	2300      	movs	r3, #0
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	370c      	adds	r7, #12
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr

0800e3ac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3c4:	b29a      	uxth	r2, r3
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e3cc:	2300      	movs	r3, #0
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	370c      	adds	r7, #12
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d8:	4770      	bx	lr

0800e3da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800e3da:	b480      	push	{r7}
 800e3dc:	b083      	sub	sp, #12
 800e3de:	af00      	add	r7, sp, #0
 800e3e0:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e3e8:	b29b      	uxth	r3, r3
 800e3ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e3ee:	b29a      	uxth	r2, r3
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e3f6:	2300      	movs	r3, #0
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	370c      	adds	r7, #12
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e402:	4770      	bx	lr

0800e404 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e404:	b480      	push	{r7}
 800e406:	b085      	sub	sp, #20
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e412:	b29b      	uxth	r3, r3
 800e414:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e416:	68fb      	ldr	r3, [r7, #12]
}
 800e418:	4618      	mov	r0, r3
 800e41a:	3714      	adds	r7, #20
 800e41c:	46bd      	mov	sp, r7
 800e41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e422:	4770      	bx	lr

0800e424 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e424:	b480      	push	{r7}
 800e426:	b08b      	sub	sp, #44	@ 0x2c
 800e428:	af00      	add	r7, sp, #0
 800e42a:	60f8      	str	r0, [r7, #12]
 800e42c:	60b9      	str	r1, [r7, #8]
 800e42e:	4611      	mov	r1, r2
 800e430:	461a      	mov	r2, r3
 800e432:	460b      	mov	r3, r1
 800e434:	80fb      	strh	r3, [r7, #6]
 800e436:	4613      	mov	r3, r2
 800e438:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e43a:	88bb      	ldrh	r3, [r7, #4]
 800e43c:	3301      	adds	r3, #1
 800e43e:	085b      	lsrs	r3, r3, #1
 800e440:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e44a:	88fa      	ldrh	r2, [r7, #6]
 800e44c:	697b      	ldr	r3, [r7, #20]
 800e44e:	4413      	add	r3, r2
 800e450:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e454:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e456:	69bb      	ldr	r3, [r7, #24]
 800e458:	627b      	str	r3, [r7, #36]	@ 0x24
 800e45a:	e01c      	b.n	800e496 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e45c:	69fb      	ldr	r3, [r7, #28]
 800e45e:	781b      	ldrb	r3, [r3, #0]
 800e460:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e462:	69fb      	ldr	r3, [r7, #28]
 800e464:	3301      	adds	r3, #1
 800e466:	781b      	ldrb	r3, [r3, #0]
 800e468:	b21b      	sxth	r3, r3
 800e46a:	021b      	lsls	r3, r3, #8
 800e46c:	b21a      	sxth	r2, r3
 800e46e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e472:	4313      	orrs	r3, r2
 800e474:	b21b      	sxth	r3, r3
 800e476:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e478:	6a3b      	ldr	r3, [r7, #32]
 800e47a:	8a7a      	ldrh	r2, [r7, #18]
 800e47c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e47e:	6a3b      	ldr	r3, [r7, #32]
 800e480:	3302      	adds	r3, #2
 800e482:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e484:	69fb      	ldr	r3, [r7, #28]
 800e486:	3301      	adds	r3, #1
 800e488:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	3301      	adds	r3, #1
 800e48e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e492:	3b01      	subs	r3, #1
 800e494:	627b      	str	r3, [r7, #36]	@ 0x24
 800e496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d1df      	bne.n	800e45c <USB_WritePMA+0x38>
  }
}
 800e49c:	bf00      	nop
 800e49e:	bf00      	nop
 800e4a0:	372c      	adds	r7, #44	@ 0x2c
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a8:	4770      	bx	lr

0800e4aa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e4aa:	b480      	push	{r7}
 800e4ac:	b08b      	sub	sp, #44	@ 0x2c
 800e4ae:	af00      	add	r7, sp, #0
 800e4b0:	60f8      	str	r0, [r7, #12]
 800e4b2:	60b9      	str	r1, [r7, #8]
 800e4b4:	4611      	mov	r1, r2
 800e4b6:	461a      	mov	r2, r3
 800e4b8:	460b      	mov	r3, r1
 800e4ba:	80fb      	strh	r3, [r7, #6]
 800e4bc:	4613      	mov	r3, r2
 800e4be:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e4c0:	88bb      	ldrh	r3, [r7, #4]
 800e4c2:	085b      	lsrs	r3, r3, #1
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e4cc:	68bb      	ldr	r3, [r7, #8]
 800e4ce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e4d0:	88fa      	ldrh	r2, [r7, #6]
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	4413      	add	r3, r2
 800e4d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e4da:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e4dc:	69bb      	ldr	r3, [r7, #24]
 800e4de:	627b      	str	r3, [r7, #36]	@ 0x24
 800e4e0:	e018      	b.n	800e514 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e4e2:	6a3b      	ldr	r3, [r7, #32]
 800e4e4:	881b      	ldrh	r3, [r3, #0]
 800e4e6:	b29b      	uxth	r3, r3
 800e4e8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e4ea:	6a3b      	ldr	r3, [r7, #32]
 800e4ec:	3302      	adds	r3, #2
 800e4ee:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	b2da      	uxtb	r2, r3
 800e4f4:	69fb      	ldr	r3, [r7, #28]
 800e4f6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e4f8:	69fb      	ldr	r3, [r7, #28]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	0a1b      	lsrs	r3, r3, #8
 800e502:	b2da      	uxtb	r2, r3
 800e504:	69fb      	ldr	r3, [r7, #28]
 800e506:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e508:	69fb      	ldr	r3, [r7, #28]
 800e50a:	3301      	adds	r3, #1
 800e50c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e510:	3b01      	subs	r3, #1
 800e512:	627b      	str	r3, [r7, #36]	@ 0x24
 800e514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e516:	2b00      	cmp	r3, #0
 800e518:	d1e3      	bne.n	800e4e2 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e51a:	88bb      	ldrh	r3, [r7, #4]
 800e51c:	f003 0301 	and.w	r3, r3, #1
 800e520:	b29b      	uxth	r3, r3
 800e522:	2b00      	cmp	r3, #0
 800e524:	d007      	beq.n	800e536 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e526:	6a3b      	ldr	r3, [r7, #32]
 800e528:	881b      	ldrh	r3, [r3, #0]
 800e52a:	b29b      	uxth	r3, r3
 800e52c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	b2da      	uxtb	r2, r3
 800e532:	69fb      	ldr	r3, [r7, #28]
 800e534:	701a      	strb	r2, [r3, #0]
  }
}
 800e536:	bf00      	nop
 800e538:	372c      	adds	r7, #44	@ 0x2c
 800e53a:	46bd      	mov	sp, r7
 800e53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e540:	4770      	bx	lr

0800e542 <LL_AHB2_GRP1_EnableClock>:
{
 800e542:	b480      	push	{r7}
 800e544:	b085      	sub	sp, #20
 800e546:	af00      	add	r7, sp, #0
 800e548:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800e54a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e54e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e550:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	4313      	orrs	r3, r2
 800e558:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800e55a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e55e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	4013      	ands	r3, r2
 800e564:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e566:	68fb      	ldr	r3, [r7, #12]
}
 800e568:	bf00      	nop
 800e56a:	3714      	adds	r7, #20
 800e56c:	46bd      	mov	sp, r7
 800e56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e572:	4770      	bx	lr

0800e574 <TMP102_Init>:
}


// Inicializcia TMP102 (voliten, me nakonfigurova reimy ak chce)
HAL_StatusTypeDef TMP102_Init(I2C_HandleTypeDef *hi2c)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b088      	sub	sp, #32
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
	// Ensure internal pull-ups are ON for I2C pins while sensor is active
	if (!hi2c || hi2c->Instance != I2C1) return HAL_ERROR;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d004      	beq.n	800e58c <TMP102_Init+0x18>
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4a17      	ldr	r2, [pc, #92]	@ (800e5e4 <TMP102_Init+0x70>)
 800e588:	4293      	cmp	r3, r2
 800e58a:	d001      	beq.n	800e590 <TMP102_Init+0x1c>
 800e58c:	2301      	movs	r3, #1
 800e58e:	e025      	b.n	800e5dc <TMP102_Init+0x68>
	    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e590:	f107 030c 	add.w	r3, r7, #12
 800e594:	2200      	movs	r2, #0
 800e596:	601a      	str	r2, [r3, #0]
 800e598:	605a      	str	r2, [r3, #4]
 800e59a:	609a      	str	r2, [r3, #8]
 800e59c:	60da      	str	r2, [r3, #12]
 800e59e:	611a      	str	r2, [r3, #16]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e5a0:	2002      	movs	r0, #2
 800e5a2:	f7ff ffce 	bl	800e542 <LL_AHB2_GRP1_EnableClock>
	    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9; // SCL / SDA
 800e5a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e5aa:	60fb      	str	r3, [r7, #12]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e5ac:	2312      	movs	r3, #18
 800e5ae:	613b      	str	r3, [r7, #16]
	    GPIO_InitStruct.Pull = GPIO_PULLUP;           // INTERNAL PULLUPS ENABLED
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e5b8:	2304      	movs	r3, #4
 800e5ba:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e5bc:	f107 030c 	add.w	r3, r7, #12
 800e5c0:	4619      	mov	r1, r3
 800e5c2:	4809      	ldr	r0, [pc, #36]	@ (800e5e8 <TMP102_Init+0x74>)
 800e5c4:	f7f7 fa08 	bl	80059d8 <HAL_GPIO_Init>
	// 1) Zapni napjanie senzora cez definovan pin PW_TMP
	HAL_GPIO_WritePin(PW_TMP_GPIO_Port, PW_TMP_Pin, GPIO_PIN_SET);
 800e5c8:	2201      	movs	r2, #1
 800e5ca:	2110      	movs	r1, #16
 800e5cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e5d0:	f7f7 fc68 	bl	8005ea4 <HAL_GPIO_WritePin>

	// 2) Pokajci as na stabilizciu senzora (typicky 250 ms)
	HAL_Delay(250);
 800e5d4:	20fa      	movs	r0, #250	@ 0xfa
 800e5d6:	f7f2 fd78 	bl	80010ca <HAL_Delay>
	// TMP102 je pripraven ihne po napjan.
    // Volitene by si mohol nastavi konfigurciu, ale default je OK.
    return HAL_OK;
 800e5da:	2300      	movs	r3, #0
}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	3720      	adds	r7, #32
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd80      	pop	{r7, pc}
 800e5e4:	40005400 	.word	0x40005400
 800e5e8:	48000400 	.word	0x48000400

0800e5ec <TMP102_ReadTemperature>:
	// TMP102_DisableBusPullups(&hi2c1);
}

// tanie teploty
HAL_StatusTypeDef TMP102_ReadTemperature(I2C_HandleTypeDef *hi2c, float *temperature_celsius)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b088      	sub	sp, #32
 800e5f0:	af02      	add	r7, sp, #8
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	6039      	str	r1, [r7, #0]
    uint8_t buffer[2];
    uint8_t reg_pointer = 0x00; // Pointer na Temperature Register
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef ret;

    // Nastav pointer na temperature register
    ret = HAL_I2C_Master_Transmit(hi2c, TMP102_I2C_ADDRESS, &reg_pointer, 1, HAL_MAX_DELAY);
 800e5fa:	f107 020f 	add.w	r2, r7, #15
 800e5fe:	f04f 33ff 	mov.w	r3, #4294967295
 800e602:	9300      	str	r3, [sp, #0]
 800e604:	2301      	movs	r3, #1
 800e606:	2192      	movs	r1, #146	@ 0x92
 800e608:	6878      	ldr	r0, [r7, #4]
 800e60a:	f7f7 fd3b 	bl	8006084 <HAL_I2C_Master_Transmit>
 800e60e:	4603      	mov	r3, r0
 800e610:	757b      	strb	r3, [r7, #21]
    if (ret != HAL_OK) {
 800e612:	7d7b      	ldrb	r3, [r7, #21]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d001      	beq.n	800e61c <TMP102_ReadTemperature+0x30>
        return ret;
 800e618:	7d7b      	ldrb	r3, [r7, #21]
 800e61a:	e033      	b.n	800e684 <TMP102_ReadTemperature+0x98>
    }

    // Pretaj 2 bajty
    ret = HAL_I2C_Master_Receive(hi2c, TMP102_I2C_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 800e61c:	f107 0210 	add.w	r2, r7, #16
 800e620:	f04f 33ff 	mov.w	r3, #4294967295
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	2302      	movs	r3, #2
 800e628:	2192      	movs	r1, #146	@ 0x92
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f7f7 fe42 	bl	80062b4 <HAL_I2C_Master_Receive>
 800e630:	4603      	mov	r3, r0
 800e632:	757b      	strb	r3, [r7, #21]
    if (ret != HAL_OK) {
 800e634:	7d7b      	ldrb	r3, [r7, #21]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d001      	beq.n	800e63e <TMP102_ReadTemperature+0x52>
        return ret;
 800e63a:	7d7b      	ldrb	r3, [r7, #21]
 800e63c:	e022      	b.n	800e684 <TMP102_ReadTemperature+0x98>
    }


    // Spracovanie dajov
    uint16_t raw_temp = (buffer[0] << 4) | (buffer[1] >> 4);
 800e63e:	7c3b      	ldrb	r3, [r7, #16]
 800e640:	b21b      	sxth	r3, r3
 800e642:	011b      	lsls	r3, r3, #4
 800e644:	b21a      	sxth	r2, r3
 800e646:	7c7b      	ldrb	r3, [r7, #17]
 800e648:	091b      	lsrs	r3, r3, #4
 800e64a:	b2db      	uxtb	r3, r3
 800e64c:	b21b      	sxth	r3, r3
 800e64e:	4313      	orrs	r3, r2
 800e650:	b21b      	sxth	r3, r3
 800e652:	82fb      	strh	r3, [r7, #22]

    // Ak je teplota zporn, rozri znamienko
    if (raw_temp & 0x800) {
 800e654:	8afb      	ldrh	r3, [r7, #22]
 800e656:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d005      	beq.n	800e66a <TMP102_ReadTemperature+0x7e>
        raw_temp |= 0xF000;
 800e65e:	8afb      	ldrh	r3, [r7, #22]
 800e660:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800e664:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800e668:	82fb      	strh	r3, [r7, #22]
    }

    // Prevod na C
    *temperature_celsius = raw_temp * 0.0625f;
 800e66a:	8afb      	ldrh	r3, [r7, #22]
 800e66c:	ee07 3a90 	vmov	s15, r3
 800e670:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e674:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800e68c <TMP102_ReadTemperature+0xa0>
 800e678:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800e682:	2300      	movs	r3, #0
}
 800e684:	4618      	mov	r0, r3
 800e686:	3718      	adds	r7, #24
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	3d800000 	.word	0x3d800000

0800e690 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e694:	4907      	ldr	r1, [pc, #28]	@ (800e6b4 <MX_FATFS_Init+0x24>)
 800e696:	4808      	ldr	r0, [pc, #32]	@ (800e6b8 <MX_FATFS_Init+0x28>)
 800e698:	f008 fd48 	bl	801712c <FATFS_LinkDriver>
 800e69c:	4603      	mov	r3, r0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d002      	beq.n	800e6a8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e6a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e6a6:	e003      	b.n	800e6b0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e6a8:	4b04      	ldr	r3, [pc, #16]	@ (800e6bc <MX_FATFS_Init+0x2c>)
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e6ae:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	bd80      	pop	{r7, pc}
 800e6b4:	20010a8c 	.word	0x20010a8c
 800e6b8:	20000030 	.word	0x20000030
 800e6bc:	20010a90 	.word	0x20010a90

0800e6c0 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e6c0:	b480      	push	{r7}
 800e6c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e6c4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ce:	4770      	bx	lr

0800e6d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e6d0:	b480      	push	{r7}
 800e6d2:	b083      	sub	sp, #12
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	71fb      	strb	r3, [r7, #7]
  (void)pdrv;
  Stat = 0; /* ready */
 800e6da:	4b06      	ldr	r3, [pc, #24]	@ (800e6f4 <USER_initialize+0x24>)
 800e6dc:	2200      	movs	r2, #0
 800e6de:	701a      	strb	r2, [r3, #0]
  return Stat;
 800e6e0:	4b04      	ldr	r3, [pc, #16]	@ (800e6f4 <USER_initialize+0x24>)
 800e6e2:	781b      	ldrb	r3, [r3, #0]
 800e6e4:	b2db      	uxtb	r3, r3
}
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	370c      	adds	r7, #12
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f0:	4770      	bx	lr
 800e6f2:	bf00      	nop
 800e6f4:	20010a91 	.word	0x20010a91

0800e6f8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e6f8:	b480      	push	{r7}
 800e6fa:	b083      	sub	sp, #12
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	4603      	mov	r3, r0
 800e700:	71fb      	strb	r3, [r7, #7]
  (void)pdrv;
  return Stat; /* always ready */
 800e702:	4b04      	ldr	r3, [pc, #16]	@ (800e714 <USER_status+0x1c>)
 800e704:	781b      	ldrb	r3, [r3, #0]
 800e706:	b2db      	uxtb	r3, r3
}
 800e708:	4618      	mov	r0, r3
 800e70a:	370c      	adds	r7, #12
 800e70c:	46bd      	mov	sp, r7
 800e70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e712:	4770      	bx	lr
 800e714:	20010a91 	.word	0x20010a91

0800e718 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b084      	sub	sp, #16
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	60b9      	str	r1, [r7, #8]
 800e720:	607a      	str	r2, [r7, #4]
 800e722:	603b      	str	r3, [r7, #0]
 800e724:	4603      	mov	r3, r0
 800e726:	73fb      	strb	r3, [r7, #15]
  (void)pdrv;
  if ((sector + count) > NUM_SECTORS) {
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	4413      	add	r3, r2
 800e72e:	2b80      	cmp	r3, #128	@ 0x80
 800e730:	d901      	bls.n	800e736 <USER_read+0x1e>
    return RES_PARERR;
 800e732:	2304      	movs	r3, #4
 800e734:	e00a      	b.n	800e74c <USER_read+0x34>
  }
  memcpy(buff, &ram_disk[sector * SECTOR_SIZE], (size_t)count * SECTOR_SIZE);
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	025b      	lsls	r3, r3, #9
 800e73a:	4a06      	ldr	r2, [pc, #24]	@ (800e754 <USER_read+0x3c>)
 800e73c:	1899      	adds	r1, r3, r2
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	025b      	lsls	r3, r3, #9
 800e742:	461a      	mov	r2, r3
 800e744:	68b8      	ldr	r0, [r7, #8]
 800e746:	f00b fa60 	bl	8019c0a <memcpy>
  return RES_OK;
 800e74a:	2300      	movs	r3, #0
}
 800e74c:	4618      	mov	r0, r3
 800e74e:	3710      	adds	r7, #16
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}
 800e754:	20000658 	.word	0x20000658

0800e758 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b084      	sub	sp, #16
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	60b9      	str	r1, [r7, #8]
 800e760:	607a      	str	r2, [r7, #4]
 800e762:	603b      	str	r3, [r7, #0]
 800e764:	4603      	mov	r3, r0
 800e766:	73fb      	strb	r3, [r7, #15]
  (void)pdrv;
  if ((sector + count) > NUM_SECTORS) {
 800e768:	687a      	ldr	r2, [r7, #4]
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	4413      	add	r3, r2
 800e76e:	2b80      	cmp	r3, #128	@ 0x80
 800e770:	d901      	bls.n	800e776 <USER_write+0x1e>
    return RES_PARERR;
 800e772:	2304      	movs	r3, #4
 800e774:	e00a      	b.n	800e78c <USER_write+0x34>
  }
  memcpy(&ram_disk[sector * SECTOR_SIZE], buff, (size_t)count * SECTOR_SIZE);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	025b      	lsls	r3, r3, #9
 800e77a:	4a06      	ldr	r2, [pc, #24]	@ (800e794 <USER_write+0x3c>)
 800e77c:	1898      	adds	r0, r3, r2
 800e77e:	683b      	ldr	r3, [r7, #0]
 800e780:	025b      	lsls	r3, r3, #9
 800e782:	461a      	mov	r2, r3
 800e784:	68b9      	ldr	r1, [r7, #8]
 800e786:	f00b fa40 	bl	8019c0a <memcpy>
  return RES_OK;
 800e78a:	2300      	movs	r3, #0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3710      	adds	r7, #16
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	20000658 	.word	0x20000658

0800e798 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e798:	b480      	push	{r7}
 800e79a:	b083      	sub	sp, #12
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	4603      	mov	r3, r0
 800e7a0:	603a      	str	r2, [r7, #0]
 800e7a2:	71fb      	strb	r3, [r7, #7]
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	71bb      	strb	r3, [r7, #6]
  (void)pdrv;
  switch (cmd) {
 800e7a8:	79bb      	ldrb	r3, [r7, #6]
 800e7aa:	2b03      	cmp	r3, #3
 800e7ac:	d81c      	bhi.n	800e7e8 <USER_ioctl+0x50>
 800e7ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e7b4 <USER_ioctl+0x1c>)
 800e7b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7b4:	0800e7c5 	.word	0x0800e7c5
 800e7b8:	0800e7c9 	.word	0x0800e7c9
 800e7bc:	0800e7d3 	.word	0x0800e7d3
 800e7c0:	0800e7df 	.word	0x0800e7df
    case CTRL_SYNC:
      return RES_OK;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	e010      	b.n	800e7ea <USER_ioctl+0x52>
    case GET_SECTOR_COUNT:
      *(DWORD*)buff = NUM_SECTORS;
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	2280      	movs	r2, #128	@ 0x80
 800e7cc:	601a      	str	r2, [r3, #0]
      return RES_OK;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	e00b      	b.n	800e7ea <USER_ioctl+0x52>
    case GET_SECTOR_SIZE:
      *(WORD*)buff = SECTOR_SIZE;
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7d8:	801a      	strh	r2, [r3, #0]
      return RES_OK;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	e005      	b.n	800e7ea <USER_ioctl+0x52>
    case GET_BLOCK_SIZE:
      *(DWORD*)buff = 1; /* erase block size in sectors (not applicable) */
 800e7de:	683b      	ldr	r3, [r7, #0]
 800e7e0:	2201      	movs	r2, #1
 800e7e2:	601a      	str	r2, [r3, #0]
      return RES_OK;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	e000      	b.n	800e7ea <USER_ioctl+0x52>
    default:
      return RES_PARERR;
 800e7e8:	2304      	movs	r3, #4
  }
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	370c      	adds	r7, #12
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f4:	4770      	bx	lr
 800e7f6:	bf00      	nop

0800e7f8 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	460b      	mov	r3, r1
 800e802:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800e804:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800e808:	f00a f896 	bl	8018938 <USBD_static_malloc>
 800e80c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d109      	bne.n	800e828 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	32b0      	adds	r2, #176	@ 0xb0
 800e81e:	2100      	movs	r1, #0
 800e820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e824:	2302      	movs	r3, #2
 800e826:	e06e      	b.n	800e906 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	32b0      	adds	r2, #176	@ 0xb0
 800e832:	68f9      	ldr	r1, [r7, #12]
 800e834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	32b0      	adds	r2, #176	@ 0xb0
 800e842:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	7c1b      	ldrb	r3, [r3, #16]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d12b      	bne.n	800e8ac <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800e854:	4b2e      	ldr	r3, [pc, #184]	@ (800e910 <USBD_MSC_Init+0x118>)
 800e856:	7819      	ldrb	r1, [r3, #0]
 800e858:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e85c:	2202      	movs	r2, #2
 800e85e:	6878      	ldr	r0, [r7, #4]
 800e860:	f009 fef2 	bl	8018648 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800e864:	4b2a      	ldr	r3, [pc, #168]	@ (800e910 <USBD_MSC_Init+0x118>)
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	f003 020f 	and.w	r2, r3, #15
 800e86c:	6879      	ldr	r1, [r7, #4]
 800e86e:	4613      	mov	r3, r2
 800e870:	009b      	lsls	r3, r3, #2
 800e872:	4413      	add	r3, r2
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	440b      	add	r3, r1
 800e878:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e87c:	2201      	movs	r2, #1
 800e87e:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800e880:	4b24      	ldr	r3, [pc, #144]	@ (800e914 <USBD_MSC_Init+0x11c>)
 800e882:	7819      	ldrb	r1, [r3, #0]
 800e884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e888:	2202      	movs	r2, #2
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f009 fedc 	bl	8018648 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800e890:	4b20      	ldr	r3, [pc, #128]	@ (800e914 <USBD_MSC_Init+0x11c>)
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	f003 020f 	and.w	r2, r3, #15
 800e898:	6879      	ldr	r1, [r7, #4]
 800e89a:	4613      	mov	r3, r2
 800e89c:	009b      	lsls	r3, r3, #2
 800e89e:	4413      	add	r3, r2
 800e8a0:	009b      	lsls	r3, r3, #2
 800e8a2:	440b      	add	r3, r1
 800e8a4:	3323      	adds	r3, #35	@ 0x23
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	701a      	strb	r2, [r3, #0]
 800e8aa:	e028      	b.n	800e8fe <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800e8ac:	4b18      	ldr	r3, [pc, #96]	@ (800e910 <USBD_MSC_Init+0x118>)
 800e8ae:	7819      	ldrb	r1, [r3, #0]
 800e8b0:	2340      	movs	r3, #64	@ 0x40
 800e8b2:	2202      	movs	r2, #2
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	f009 fec7 	bl	8018648 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800e8ba:	4b15      	ldr	r3, [pc, #84]	@ (800e910 <USBD_MSC_Init+0x118>)
 800e8bc:	781b      	ldrb	r3, [r3, #0]
 800e8be:	f003 020f 	and.w	r2, r3, #15
 800e8c2:	6879      	ldr	r1, [r7, #4]
 800e8c4:	4613      	mov	r3, r2
 800e8c6:	009b      	lsls	r3, r3, #2
 800e8c8:	4413      	add	r3, r2
 800e8ca:	009b      	lsls	r3, r3, #2
 800e8cc:	440b      	add	r3, r1
 800e8ce:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e8d2:	2201      	movs	r2, #1
 800e8d4:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800e8d6:	4b0f      	ldr	r3, [pc, #60]	@ (800e914 <USBD_MSC_Init+0x11c>)
 800e8d8:	7819      	ldrb	r1, [r3, #0]
 800e8da:	2340      	movs	r3, #64	@ 0x40
 800e8dc:	2202      	movs	r2, #2
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f009 feb2 	bl	8018648 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800e8e4:	4b0b      	ldr	r3, [pc, #44]	@ (800e914 <USBD_MSC_Init+0x11c>)
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	f003 020f 	and.w	r2, r3, #15
 800e8ec:	6879      	ldr	r1, [r7, #4]
 800e8ee:	4613      	mov	r3, r2
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	4413      	add	r3, r2
 800e8f4:	009b      	lsls	r3, r3, #2
 800e8f6:	440b      	add	r3, r1
 800e8f8:	3323      	adds	r3, #35	@ 0x23
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f000 fa30 	bl	800ed64 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800e904:	2300      	movs	r3, #0
}
 800e906:	4618      	mov	r0, r3
 800e908:	3710      	adds	r7, #16
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
 800e90e:	bf00      	nop
 800e910:	200000a7 	.word	0x200000a7
 800e914:	200000a6 	.word	0x200000a6

0800e918 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b082      	sub	sp, #8
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	460b      	mov	r3, r1
 800e922:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800e924:	4b26      	ldr	r3, [pc, #152]	@ (800e9c0 <USBD_MSC_DeInit+0xa8>)
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	4619      	mov	r1, r3
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f009 feb2 	bl	8018694 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800e930:	4b23      	ldr	r3, [pc, #140]	@ (800e9c0 <USBD_MSC_DeInit+0xa8>)
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	f003 020f 	and.w	r2, r3, #15
 800e938:	6879      	ldr	r1, [r7, #4]
 800e93a:	4613      	mov	r3, r2
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	4413      	add	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	440b      	add	r3, r1
 800e944:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e948:	2200      	movs	r2, #0
 800e94a:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800e94c:	4b1d      	ldr	r3, [pc, #116]	@ (800e9c4 <USBD_MSC_DeInit+0xac>)
 800e94e:	781b      	ldrb	r3, [r3, #0]
 800e950:	4619      	mov	r1, r3
 800e952:	6878      	ldr	r0, [r7, #4]
 800e954:	f009 fe9e 	bl	8018694 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800e958:	4b1a      	ldr	r3, [pc, #104]	@ (800e9c4 <USBD_MSC_DeInit+0xac>)
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	f003 020f 	and.w	r2, r3, #15
 800e960:	6879      	ldr	r1, [r7, #4]
 800e962:	4613      	mov	r3, r2
 800e964:	009b      	lsls	r3, r3, #2
 800e966:	4413      	add	r3, r2
 800e968:	009b      	lsls	r3, r3, #2
 800e96a:	440b      	add	r3, r1
 800e96c:	3323      	adds	r3, #35	@ 0x23
 800e96e:	2200      	movs	r2, #0
 800e970:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	32b0      	adds	r2, #176	@ 0xb0
 800e97c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d018      	beq.n	800e9b6 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 fa6b 	bl	800ee60 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	32b0      	adds	r2, #176	@ 0xb0
 800e994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e998:	4618      	mov	r0, r3
 800e99a:	f009 ffdb 	bl	8018954 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	32b0      	adds	r2, #176	@ 0xb0
 800e9a8:	2100      	movs	r1, #0
 800e9aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e9b6:	2300      	movs	r3, #0
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3708      	adds	r7, #8
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}
 800e9c0:	200000a7 	.word	0x200000a7
 800e9c4:	200000a6 	.word	0x200000a6

0800e9c8 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b086      	sub	sp, #24
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	32b0      	adds	r2, #176	@ 0xb0
 800e9dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9e0:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d101      	bne.n	800e9f4 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800e9f0:	2303      	movs	r3, #3
 800e9f2:	e0e5      	b.n	800ebc0 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	781b      	ldrb	r3, [r3, #0]
 800e9f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d058      	beq.n	800eab2 <USBD_MSC_Setup+0xea>
 800ea00:	2b20      	cmp	r3, #32
 800ea02:	f040 80d5 	bne.w	800ebb0 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	785b      	ldrb	r3, [r3, #1]
 800ea0a:	2bfe      	cmp	r3, #254	@ 0xfe
 800ea0c:	d002      	beq.n	800ea14 <USBD_MSC_Setup+0x4c>
 800ea0e:	2bff      	cmp	r3, #255	@ 0xff
 800ea10:	d02f      	beq.n	800ea72 <USBD_MSC_Setup+0xaa>
 800ea12:	e046      	b.n	800eaa2 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	885b      	ldrh	r3, [r3, #2]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d123      	bne.n	800ea64 <USBD_MSC_Setup+0x9c>
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	88db      	ldrh	r3, [r3, #6]
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d11f      	bne.n	800ea64 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	da1a      	bge.n	800ea64 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ea34:	687a      	ldr	r2, [r7, #4]
 800ea36:	33b0      	adds	r3, #176	@ 0xb0
 800ea38:	009b      	lsls	r3, r3, #2
 800ea3a:	4413      	add	r3, r2
 800ea3c:	685b      	ldr	r3, [r3, #4]
 800ea3e:	699b      	ldr	r3, [r3, #24]
 800ea40:	4798      	blx	r3
 800ea42:	4603      	mov	r3, r0
 800ea44:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	2b02      	cmp	r3, #2
 800ea4a:	bf28      	it	cs
 800ea4c:	2302      	movcs	r3, #2
 800ea4e:	461a      	mov	r2, r3
 800ea50:	693b      	ldr	r3, [r7, #16]
 800ea52:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	2201      	movs	r2, #1
 800ea58:	4619      	mov	r1, r3
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f003 f9be 	bl	8011ddc <USBD_CtlSendData>
 800ea60:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ea62:	e025      	b.n	800eab0 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800ea64:	6839      	ldr	r1, [r7, #0]
 800ea66:	6878      	ldr	r0, [r7, #4]
 800ea68:	f003 f93b 	bl	8011ce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ea6c:	2303      	movs	r3, #3
 800ea6e:	75fb      	strb	r3, [r7, #23]
          break;
 800ea70:	e01e      	b.n	800eab0 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	885b      	ldrh	r3, [r3, #2]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d10c      	bne.n	800ea94 <USBD_MSC_Setup+0xcc>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	88db      	ldrh	r3, [r3, #6]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d108      	bne.n	800ea94 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	781b      	ldrb	r3, [r3, #0]
 800ea86:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	db03      	blt.n	800ea94 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800ea8c:	6878      	ldr	r0, [r7, #4]
 800ea8e:	f000 f9b3 	bl	800edf8 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ea92:	e00d      	b.n	800eab0 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800ea94:	6839      	ldr	r1, [r7, #0]
 800ea96:	6878      	ldr	r0, [r7, #4]
 800ea98:	f003 f923 	bl	8011ce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ea9c:	2303      	movs	r3, #3
 800ea9e:	75fb      	strb	r3, [r7, #23]
          break;
 800eaa0:	e006      	b.n	800eab0 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800eaa2:	6839      	ldr	r1, [r7, #0]
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f003 f91c 	bl	8011ce2 <USBD_CtlError>
          ret = USBD_FAIL;
 800eaaa:	2303      	movs	r3, #3
 800eaac:	75fb      	strb	r3, [r7, #23]
          break;
 800eaae:	bf00      	nop
      }
      break;
 800eab0:	e085      	b.n	800ebbe <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	785b      	ldrb	r3, [r3, #1]
 800eab6:	2b0b      	cmp	r3, #11
 800eab8:	d871      	bhi.n	800eb9e <USBD_MSC_Setup+0x1d6>
 800eaba:	a201      	add	r2, pc, #4	@ (adr r2, 800eac0 <USBD_MSC_Setup+0xf8>)
 800eabc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eac0:	0800eaf1 	.word	0x0800eaf1
 800eac4:	0800eb6d 	.word	0x0800eb6d
 800eac8:	0800eb9f 	.word	0x0800eb9f
 800eacc:	0800eb9f 	.word	0x0800eb9f
 800ead0:	0800eb9f 	.word	0x0800eb9f
 800ead4:	0800eb9f 	.word	0x0800eb9f
 800ead8:	0800eb9f 	.word	0x0800eb9f
 800eadc:	0800eb9f 	.word	0x0800eb9f
 800eae0:	0800eb9f 	.word	0x0800eb9f
 800eae4:	0800eb9f 	.word	0x0800eb9f
 800eae8:	0800eb1b 	.word	0x0800eb1b
 800eaec:	0800eb45 	.word	0x0800eb45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eaf6:	b2db      	uxtb	r3, r3
 800eaf8:	2b03      	cmp	r3, #3
 800eafa:	d107      	bne.n	800eb0c <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800eafc:	f107 030a 	add.w	r3, r7, #10
 800eb00:	2202      	movs	r2, #2
 800eb02:	4619      	mov	r1, r3
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f003 f969 	bl	8011ddc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800eb0a:	e050      	b.n	800ebae <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800eb0c:	6839      	ldr	r1, [r7, #0]
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f003 f8e7 	bl	8011ce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800eb14:	2303      	movs	r3, #3
 800eb16:	75fb      	strb	r3, [r7, #23]
          break;
 800eb18:	e049      	b.n	800ebae <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb20:	b2db      	uxtb	r3, r3
 800eb22:	2b03      	cmp	r3, #3
 800eb24:	d107      	bne.n	800eb36 <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800eb26:	693b      	ldr	r3, [r7, #16]
 800eb28:	3304      	adds	r3, #4
 800eb2a:	2201      	movs	r2, #1
 800eb2c:	4619      	mov	r1, r3
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f003 f954 	bl	8011ddc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800eb34:	e03b      	b.n	800ebae <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800eb36:	6839      	ldr	r1, [r7, #0]
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f003 f8d2 	bl	8011ce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800eb3e:	2303      	movs	r3, #3
 800eb40:	75fb      	strb	r3, [r7, #23]
          break;
 800eb42:	e034      	b.n	800ebae <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b03      	cmp	r3, #3
 800eb4e:	d106      	bne.n	800eb5e <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	885b      	ldrh	r3, [r3, #2]
 800eb54:	b2db      	uxtb	r3, r3
 800eb56:	461a      	mov	r2, r3
 800eb58:	693b      	ldr	r3, [r7, #16]
 800eb5a:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800eb5c:	e027      	b.n	800ebae <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800eb5e:	6839      	ldr	r1, [r7, #0]
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f003 f8be 	bl	8011ce2 <USBD_CtlError>
            ret = USBD_FAIL;
 800eb66:	2303      	movs	r3, #3
 800eb68:	75fb      	strb	r3, [r7, #23]
          break;
 800eb6a:	e020      	b.n	800ebae <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb72:	b2db      	uxtb	r3, r3
 800eb74:	2b03      	cmp	r3, #3
 800eb76:	d119      	bne.n	800ebac <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	885b      	ldrh	r3, [r3, #2]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d115      	bne.n	800ebac <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	889b      	ldrh	r3, [r3, #4]
 800eb84:	b2db      	uxtb	r3, r3
 800eb86:	4619      	mov	r1, r3
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f009 fda2 	bl	80186d2 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	889b      	ldrh	r3, [r3, #4]
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	4619      	mov	r1, r3
 800eb96:	6878      	ldr	r0, [r7, #4]
 800eb98:	f000 fb30 	bl	800f1fc <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800eb9c:	e006      	b.n	800ebac <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800eb9e:	6839      	ldr	r1, [r7, #0]
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f003 f89e 	bl	8011ce2 <USBD_CtlError>
          ret = USBD_FAIL;
 800eba6:	2303      	movs	r3, #3
 800eba8:	75fb      	strb	r3, [r7, #23]
          break;
 800ebaa:	e000      	b.n	800ebae <USBD_MSC_Setup+0x1e6>
          break;
 800ebac:	bf00      	nop
      }
      break;
 800ebae:	e006      	b.n	800ebbe <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800ebb0:	6839      	ldr	r1, [r7, #0]
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f003 f895 	bl	8011ce2 <USBD_CtlError>
      ret = USBD_FAIL;
 800ebb8:	2303      	movs	r3, #3
 800ebba:	75fb      	strb	r3, [r7, #23]
      break;
 800ebbc:	bf00      	nop
  }

  return (uint8_t)ret;
 800ebbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3718      	adds	r7, #24
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}

0800ebc8 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800ebd4:	78fb      	ldrb	r3, [r7, #3]
 800ebd6:	4619      	mov	r1, r3
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	f000 f959 	bl	800ee90 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800ebde:	2300      	movs	r3, #0
}
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	3708      	adds	r7, #8
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	bd80      	pop	{r7, pc}

0800ebe8 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b082      	sub	sp, #8
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
 800ebf0:	460b      	mov	r3, r1
 800ebf2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800ebf4:	78fb      	ldrb	r3, [r7, #3]
 800ebf6:	4619      	mov	r1, r3
 800ebf8:	6878      	ldr	r0, [r7, #4]
 800ebfa:	f000 f983 	bl	800ef04 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800ebfe:	2300      	movs	r3, #0
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3708      	adds	r7, #8
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bd80      	pop	{r7, pc}

0800ec08 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b084      	sub	sp, #16
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800ec10:	2181      	movs	r1, #129	@ 0x81
 800ec12:	4812      	ldr	r0, [pc, #72]	@ (800ec5c <USBD_MSC_GetHSCfgDesc+0x54>)
 800ec14:	f002 fa02 	bl	801101c <USBD_GetEpDesc>
 800ec18:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ec1a:	2101      	movs	r1, #1
 800ec1c:	480f      	ldr	r0, [pc, #60]	@ (800ec5c <USBD_MSC_GetHSCfgDesc+0x54>)
 800ec1e:	f002 f9fd 	bl	801101c <USBD_GetEpDesc>
 800ec22:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d006      	beq.n	800ec38 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	2200      	movs	r2, #0
 800ec2e:	711a      	strb	r2, [r3, #4]
 800ec30:	2200      	movs	r2, #0
 800ec32:	f042 0202 	orr.w	r2, r2, #2
 800ec36:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d006      	beq.n	800ec4c <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	2200      	movs	r2, #0
 800ec42:	711a      	strb	r2, [r3, #4]
 800ec44:	2200      	movs	r2, #0
 800ec46:	f042 0202 	orr.w	r2, r2, #2
 800ec4a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2220      	movs	r2, #32
 800ec50:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ec52:	4b02      	ldr	r3, [pc, #8]	@ (800ec5c <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3710      	adds	r7, #16
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}
 800ec5c:	2000007c 	.word	0x2000007c

0800ec60 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b084      	sub	sp, #16
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800ec68:	2181      	movs	r1, #129	@ 0x81
 800ec6a:	4812      	ldr	r0, [pc, #72]	@ (800ecb4 <USBD_MSC_GetFSCfgDesc+0x54>)
 800ec6c:	f002 f9d6 	bl	801101c <USBD_GetEpDesc>
 800ec70:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ec72:	2101      	movs	r1, #1
 800ec74:	480f      	ldr	r0, [pc, #60]	@ (800ecb4 <USBD_MSC_GetFSCfgDesc+0x54>)
 800ec76:	f002 f9d1 	bl	801101c <USBD_GetEpDesc>
 800ec7a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d006      	beq.n	800ec90 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2200      	movs	r2, #0
 800ec86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec8a:	711a      	strb	r2, [r3, #4]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ec90:	68bb      	ldr	r3, [r7, #8]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d006      	beq.n	800eca4 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec9e:	711a      	strb	r2, [r3, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2220      	movs	r2, #32
 800eca8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ecaa:	4b02      	ldr	r3, [pc, #8]	@ (800ecb4 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3710      	adds	r7, #16
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}
 800ecb4:	2000007c 	.word	0x2000007c

0800ecb8 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b084      	sub	sp, #16
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800ecc0:	2181      	movs	r1, #129	@ 0x81
 800ecc2:	4812      	ldr	r0, [pc, #72]	@ (800ed0c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800ecc4:	f002 f9aa 	bl	801101c <USBD_GetEpDesc>
 800ecc8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ecca:	2101      	movs	r1, #1
 800eccc:	480f      	ldr	r0, [pc, #60]	@ (800ed0c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800ecce:	f002 f9a5 	bl	801101c <USBD_GetEpDesc>
 800ecd2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d006      	beq.n	800ece8 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ece2:	711a      	strb	r2, [r3, #4]
 800ece4:	2200      	movs	r2, #0
 800ece6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d006      	beq.n	800ecfc <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ecee:	68bb      	ldr	r3, [r7, #8]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ecf6:	711a      	strb	r2, [r3, #4]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2220      	movs	r2, #32
 800ed00:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ed02:	4b02      	ldr	r3, [pc, #8]	@ (800ed0c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800ed04:	4618      	mov	r0, r3
 800ed06:	3710      	adds	r7, #16
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	bd80      	pop	{r7, pc}
 800ed0c:	2000007c 	.word	0x2000007c

0800ed10 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b083      	sub	sp, #12
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	220a      	movs	r2, #10
 800ed1c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800ed1e:	4b03      	ldr	r3, [pc, #12]	@ (800ed2c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	370c      	adds	r7, #12
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr
 800ed2c:	2000009c 	.word	0x2000009c

0800ed30 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800ed30:	b480      	push	{r7}
 800ed32:	b083      	sub	sp, #12
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
 800ed38:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d101      	bne.n	800ed44 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ed40:	2303      	movs	r3, #3
 800ed42:	e009      	b.n	800ed58 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ed4a:	687a      	ldr	r2, [r7, #4]
 800ed4c:	33b0      	adds	r3, #176	@ 0xb0
 800ed4e:	009b      	lsls	r3, r3, #2
 800ed50:	4413      	add	r3, r2
 800ed52:	683a      	ldr	r2, [r7, #0]
 800ed54:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ed56:	2300      	movs	r3, #0
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	370c      	adds	r7, #12
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed62:	4770      	bx	lr

0800ed64 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b084      	sub	sp, #16
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	32b0      	adds	r2, #176	@ 0xb0
 800ed76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed7a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d032      	beq.n	800ede8 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	2200      	movs	r2, #0
 800ed86:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	2200      	movs	r2, #0
 800ed92:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	2200      	movs	r2, #0
 800ed9a:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	2200      	movs	r2, #0
 800eda2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	33b0      	adds	r3, #176	@ 0xb0
 800edb0:	009b      	lsls	r3, r3, #2
 800edb2:	4413      	add	r3, r2
 800edb4:	685b      	ldr	r3, [r3, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	2000      	movs	r0, #0
 800edba:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800edbc:	4b0c      	ldr	r3, [pc, #48]	@ (800edf0 <MSC_BOT_Init+0x8c>)
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	4619      	mov	r1, r3
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f009 fc85 	bl	80186d2 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800edc8:	4b0a      	ldr	r3, [pc, #40]	@ (800edf4 <MSC_BOT_Init+0x90>)
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	4619      	mov	r1, r3
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f009 fc7f 	bl	80186d2 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800edd4:	4b06      	ldr	r3, [pc, #24]	@ (800edf0 <MSC_BOT_Init+0x8c>)
 800edd6:	7819      	ldrb	r1, [r3, #0]
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800edde:	231f      	movs	r3, #31
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f009 fd3f 	bl	8018864 <USBD_LL_PrepareReceive>
 800ede6:	e000      	b.n	800edea <MSC_BOT_Init+0x86>
    return;
 800ede8:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800edea:	3710      	adds	r7, #16
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}
 800edf0:	200000a7 	.word	0x200000a7
 800edf4:	200000a6 	.word	0x200000a6

0800edf8 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b084      	sub	sp, #16
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	32b0      	adds	r2, #176	@ 0xb0
 800ee0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee0e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d01b      	beq.n	800ee4e <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	2200      	movs	r2, #0
 800ee1a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	2201      	movs	r2, #1
 800ee20:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800ee22:	4b0d      	ldr	r3, [pc, #52]	@ (800ee58 <MSC_BOT_Reset+0x60>)
 800ee24:	781b      	ldrb	r3, [r3, #0]
 800ee26:	4619      	mov	r1, r3
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f009 fc90 	bl	801874e <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800ee2e:	4b0b      	ldr	r3, [pc, #44]	@ (800ee5c <MSC_BOT_Reset+0x64>)
 800ee30:	781b      	ldrb	r3, [r3, #0]
 800ee32:	4619      	mov	r1, r3
 800ee34:	6878      	ldr	r0, [r7, #4]
 800ee36:	f009 fc8a 	bl	801874e <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ee3a:	4b08      	ldr	r3, [pc, #32]	@ (800ee5c <MSC_BOT_Reset+0x64>)
 800ee3c:	7819      	ldrb	r1, [r3, #0]
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800ee44:	231f      	movs	r3, #31
 800ee46:	6878      	ldr	r0, [r7, #4]
 800ee48:	f009 fd0c 	bl	8018864 <USBD_LL_PrepareReceive>
 800ee4c:	e000      	b.n	800ee50 <MSC_BOT_Reset+0x58>
    return;
 800ee4e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ee50:	3710      	adds	r7, #16
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}
 800ee56:	bf00      	nop
 800ee58:	200000a6 	.word	0x200000a6
 800ee5c:	200000a7 	.word	0x200000a7

0800ee60 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800ee60:	b480      	push	{r7}
 800ee62:	b085      	sub	sp, #20
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	32b0      	adds	r2, #176	@ 0xb0
 800ee72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee76:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d002      	beq.n	800ee84 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	2200      	movs	r2, #0
 800ee82:	721a      	strb	r2, [r3, #8]
  }
}
 800ee84:	bf00      	nop
 800ee86:	3714      	adds	r7, #20
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8e:	4770      	bx	lr

0800ee90 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
 800ee98:	460b      	mov	r3, r1
 800ee9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	32b0      	adds	r2, #176	@ 0xb0
 800eea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeaa:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d020      	beq.n	800eef4 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	7a1b      	ldrb	r3, [r3, #8]
 800eeb6:	2b02      	cmp	r3, #2
 800eeb8:	d005      	beq.n	800eec6 <MSC_BOT_DataIn+0x36>
 800eeba:	2b02      	cmp	r3, #2
 800eebc:	db1c      	blt.n	800eef8 <MSC_BOT_DataIn+0x68>
 800eebe:	3b03      	subs	r3, #3
 800eec0:	2b01      	cmp	r3, #1
 800eec2:	d819      	bhi.n	800eef8 <MSC_BOT_DataIn+0x68>
 800eec4:	e011      	b.n	800eeea <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800eed2:	461a      	mov	r2, r3
 800eed4:	6878      	ldr	r0, [r7, #4]
 800eed6:	f000 f9cb 	bl	800f270 <SCSI_ProcessCmd>
 800eeda:	4603      	mov	r3, r0
 800eedc:	2b00      	cmp	r3, #0
 800eede:	da0d      	bge.n	800eefc <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800eee0:	2101      	movs	r1, #1
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f000 f90e 	bl	800f104 <MSC_BOT_SendCSW>
      }
      break;
 800eee8:	e008      	b.n	800eefc <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800eeea:	2100      	movs	r1, #0
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 f909 	bl	800f104 <MSC_BOT_SendCSW>
      break;
 800eef2:	e004      	b.n	800eefe <MSC_BOT_DataIn+0x6e>
    return;
 800eef4:	bf00      	nop
 800eef6:	e002      	b.n	800eefe <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800eef8:	bf00      	nop
 800eefa:	e000      	b.n	800eefe <MSC_BOT_DataIn+0x6e>
      break;
 800eefc:	bf00      	nop
  }
}
 800eefe:	3710      	adds	r7, #16
 800ef00:	46bd      	mov	sp, r7
 800ef02:	bd80      	pop	{r7, pc}

0800ef04 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b084      	sub	sp, #16
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	32b0      	adds	r2, #176	@ 0xb0
 800ef1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef1e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d01c      	beq.n	800ef60 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	7a1b      	ldrb	r3, [r3, #8]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d002      	beq.n	800ef34 <MSC_BOT_DataOut+0x30>
 800ef2e:	2b01      	cmp	r3, #1
 800ef30:	d004      	beq.n	800ef3c <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800ef32:	e018      	b.n	800ef66 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 f819 	bl	800ef6c <MSC_BOT_CBW_Decode>
      break;
 800ef3a:	e014      	b.n	800ef66 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800ef48:	461a      	mov	r2, r3
 800ef4a:	6878      	ldr	r0, [r7, #4]
 800ef4c:	f000 f990 	bl	800f270 <SCSI_ProcessCmd>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	da06      	bge.n	800ef64 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800ef56:	2101      	movs	r1, #1
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f000 f8d3 	bl	800f104 <MSC_BOT_SendCSW>
      break;
 800ef5e:	e001      	b.n	800ef64 <MSC_BOT_DataOut+0x60>
    return;
 800ef60:	bf00      	nop
 800ef62:	e000      	b.n	800ef66 <MSC_BOT_DataOut+0x62>
      break;
 800ef64:	bf00      	nop
  }
}
 800ef66:	3710      	adds	r7, #16
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	bd80      	pop	{r7, pc}

0800ef6c <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	32b0      	adds	r2, #176	@ 0xb0
 800ef7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef82:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d07c      	beq.n	800f084 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800efa2:	4b3b      	ldr	r3, [pc, #236]	@ (800f090 <MSC_BOT_CBW_Decode+0x124>)
 800efa4:	781b      	ldrb	r3, [r3, #0]
 800efa6:	4619      	mov	r1, r3
 800efa8:	6878      	ldr	r0, [r7, #4]
 800efaa:	f009 fc7c 	bl	80188a6 <USBD_LL_GetRxDataSize>
 800efae:	4603      	mov	r3, r0
 800efb0:	2b1f      	cmp	r3, #31
 800efb2:	d117      	bne.n	800efe4 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800efba:	4a36      	ldr	r2, [pc, #216]	@ (800f094 <MSC_BOT_CBW_Decode+0x128>)
 800efbc:	4293      	cmp	r3, r2
 800efbe:	d111      	bne.n	800efe4 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 800efc6:	461a      	mov	r2, r3
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800efcc:	429a      	cmp	r2, r3
 800efce:	d809      	bhi.n	800efe4 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d004      	beq.n	800efe4 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800efe0:	2b10      	cmp	r3, #16
 800efe2:	d90e      	bls.n	800f002 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800efea:	2320      	movs	r3, #32
 800efec:	2205      	movs	r2, #5
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f000 fe85 	bl	800fcfe <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	2202      	movs	r2, #2
 800eff8:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f000 f8bc 	bl	800f178 <MSC_BOT_Abort>
 800f000:	e043      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f00e:	461a      	mov	r2, r3
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	f000 f92d 	bl	800f270 <SCSI_ProcessCmd>
 800f016:	4603      	mov	r3, r0
 800f018:	2b00      	cmp	r3, #0
 800f01a:	da0c      	bge.n	800f036 <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	7a1b      	ldrb	r3, [r3, #8]
 800f020:	2b05      	cmp	r3, #5
 800f022:	d104      	bne.n	800f02e <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f024:	2101      	movs	r1, #1
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f000 f86c 	bl	800f104 <MSC_BOT_SendCSW>
 800f02c:	e02d      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f000 f8a2 	bl	800f178 <MSC_BOT_Abort>
 800f034:	e029      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	7a1b      	ldrb	r3, [r3, #8]
 800f03a:	2b02      	cmp	r3, #2
 800f03c:	d024      	beq.n	800f088 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f042:	2b01      	cmp	r3, #1
 800f044:	d020      	beq.n	800f088 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f04a:	2b03      	cmp	r3, #3
 800f04c:	d01c      	beq.n	800f088 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	68db      	ldr	r3, [r3, #12]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d009      	beq.n	800f06a <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f103 0110 	add.w	r1, r3, #16
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	68db      	ldr	r3, [r3, #12]
 800f060:	461a      	mov	r2, r3
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f000 f818 	bl	800f098 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800f068:	e00f      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	68db      	ldr	r3, [r3, #12]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d104      	bne.n	800f07c <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f072:	2100      	movs	r1, #0
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 f845 	bl	800f104 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800f07a:	e006      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f000 f87b 	bl	800f178 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800f082:	e002      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
    return;
 800f084:	bf00      	nop
 800f086:	e000      	b.n	800f08a <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 800f088:	bf00      	nop
    }
  }
}
 800f08a:	3710      	adds	r7, #16
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd80      	pop	{r7, pc}
 800f090:	200000a7 	.word	0x200000a7
 800f094:	43425355 	.word	0x43425355

0800f098 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b086      	sub	sp, #24
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	60f8      	str	r0, [r7, #12]
 800f0a0:	60b9      	str	r1, [r7, #8]
 800f0a2:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	32b0      	adds	r2, #176	@ 0xb0
 800f0ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0b2:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d01e      	beq.n	800f0f8 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f0c0:	687a      	ldr	r2, [r7, #4]
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	bf28      	it	cs
 800f0c6:	4613      	movcs	r3, r2
 800f0c8:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	1ad2      	subs	r2, r2, r3
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800f0da:	697b      	ldr	r3, [r7, #20]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	2204      	movs	r2, #4
 800f0e6:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800f0e8:	4b05      	ldr	r3, [pc, #20]	@ (800f100 <MSC_BOT_SendData+0x68>)
 800f0ea:	7819      	ldrb	r1, [r3, #0]
 800f0ec:	693b      	ldr	r3, [r7, #16]
 800f0ee:	68ba      	ldr	r2, [r7, #8]
 800f0f0:	68f8      	ldr	r0, [r7, #12]
 800f0f2:	f009 fb96 	bl	8018822 <USBD_LL_Transmit>
 800f0f6:	e000      	b.n	800f0fa <MSC_BOT_SendData+0x62>
    return;
 800f0f8:	bf00      	nop
}
 800f0fa:	3718      	adds	r7, #24
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	200000a6 	.word	0x200000a6

0800f104 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b084      	sub	sp, #16
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
 800f10c:	460b      	mov	r3, r1
 800f10e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	32b0      	adds	r2, #176	@ 0xb0
 800f11a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f11e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d01d      	beq.n	800f162 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	4a10      	ldr	r2, [pc, #64]	@ (800f16c <MSC_BOT_SendCSW+0x68>)
 800f12a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	78fa      	ldrb	r2, [r7, #3]
 800f132:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	2200      	movs	r2, #0
 800f13a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800f13c:	4b0c      	ldr	r3, [pc, #48]	@ (800f170 <MSC_BOT_SendCSW+0x6c>)
 800f13e:	7819      	ldrb	r1, [r3, #0]
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800f146:	230d      	movs	r3, #13
 800f148:	6878      	ldr	r0, [r7, #4]
 800f14a:	f009 fb6a 	bl	8018822 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f14e:	4b09      	ldr	r3, [pc, #36]	@ (800f174 <MSC_BOT_SendCSW+0x70>)
 800f150:	7819      	ldrb	r1, [r3, #0]
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f158:	231f      	movs	r3, #31
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f009 fb82 	bl	8018864 <USBD_LL_PrepareReceive>
 800f160:	e000      	b.n	800f164 <MSC_BOT_SendCSW+0x60>
    return;
 800f162:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f164:	3710      	adds	r7, #16
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	53425355 	.word	0x53425355
 800f170:	200000a6 	.word	0x200000a6
 800f174:	200000a7 	.word	0x200000a7

0800f178 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b084      	sub	sp, #16
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	32b0      	adds	r2, #176	@ 0xb0
 800f18a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f18e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d02a      	beq.n	800f1ec <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d10e      	bne.n	800f1be <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d009      	beq.n	800f1be <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d105      	bne.n	800f1be <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f1b2:	4b10      	ldr	r3, [pc, #64]	@ (800f1f4 <MSC_BOT_Abort+0x7c>)
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	4619      	mov	r1, r3
 800f1b8:	6878      	ldr	r0, [r7, #4]
 800f1ba:	f009 faa9 	bl	8018710 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f1be:	4b0e      	ldr	r3, [pc, #56]	@ (800f1f8 <MSC_BOT_Abort+0x80>)
 800f1c0:	781b      	ldrb	r3, [r3, #0]
 800f1c2:	4619      	mov	r1, r3
 800f1c4:	6878      	ldr	r0, [r7, #4]
 800f1c6:	f009 faa3 	bl	8018710 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	7a5b      	ldrb	r3, [r3, #9]
 800f1ce:	2b02      	cmp	r3, #2
 800f1d0:	d10d      	bne.n	800f1ee <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f1d2:	4b09      	ldr	r3, [pc, #36]	@ (800f1f8 <MSC_BOT_Abort+0x80>)
 800f1d4:	781b      	ldrb	r3, [r3, #0]
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	6878      	ldr	r0, [r7, #4]
 800f1da:	f009 fa99 	bl	8018710 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f1de:	4b05      	ldr	r3, [pc, #20]	@ (800f1f4 <MSC_BOT_Abort+0x7c>)
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	4619      	mov	r1, r3
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f009 fa93 	bl	8018710 <USBD_LL_StallEP>
 800f1ea:	e000      	b.n	800f1ee <MSC_BOT_Abort+0x76>
    return;
 800f1ec:	bf00      	nop
  }
}
 800f1ee:	3710      	adds	r7, #16
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd80      	pop	{r7, pc}
 800f1f4:	200000a7 	.word	0x200000a7
 800f1f8:	200000a6 	.word	0x200000a6

0800f1fc <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	460b      	mov	r3, r1
 800f206:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	32b0      	adds	r2, #176	@ 0xb0
 800f212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f216:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d01d      	beq.n	800f25a <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	7a5b      	ldrb	r3, [r3, #9]
 800f222:	2b02      	cmp	r3, #2
 800f224:	d10c      	bne.n	800f240 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f226:	4b10      	ldr	r3, [pc, #64]	@ (800f268 <MSC_BOT_CplClrFeature+0x6c>)
 800f228:	781b      	ldrb	r3, [r3, #0]
 800f22a:	4619      	mov	r1, r3
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f009 fa6f 	bl	8018710 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f232:	4b0e      	ldr	r3, [pc, #56]	@ (800f26c <MSC_BOT_CplClrFeature+0x70>)
 800f234:	781b      	ldrb	r3, [r3, #0]
 800f236:	4619      	mov	r1, r3
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	f009 fa69 	bl	8018710 <USBD_LL_StallEP>
 800f23e:	e00f      	b.n	800f260 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800f240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f244:	2b00      	cmp	r3, #0
 800f246:	da0a      	bge.n	800f25e <MSC_BOT_CplClrFeature+0x62>
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	7a5b      	ldrb	r3, [r3, #9]
 800f24c:	2b01      	cmp	r3, #1
 800f24e:	d006      	beq.n	800f25e <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f250:	2101      	movs	r1, #1
 800f252:	6878      	ldr	r0, [r7, #4]
 800f254:	f7ff ff56 	bl	800f104 <MSC_BOT_SendCSW>
 800f258:	e002      	b.n	800f260 <MSC_BOT_CplClrFeature+0x64>
    return;
 800f25a:	bf00      	nop
 800f25c:	e000      	b.n	800f260 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800f25e:	bf00      	nop
  }
}
 800f260:	3710      	adds	r7, #16
 800f262:	46bd      	mov	sp, r7
 800f264:	bd80      	pop	{r7, pc}
 800f266:	bf00      	nop
 800f268:	200000a6 	.word	0x200000a6
 800f26c:	200000a7 	.word	0x200000a7

0800f270 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800f270:	b580      	push	{r7, lr}
 800f272:	b086      	sub	sp, #24
 800f274:	af00      	add	r7, sp, #0
 800f276:	60f8      	str	r0, [r7, #12]
 800f278:	460b      	mov	r3, r1
 800f27a:	607a      	str	r2, [r7, #4]
 800f27c:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	32b0      	adds	r2, #176	@ 0xb0
 800f288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f28c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800f28e:	693b      	ldr	r3, [r7, #16]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d102      	bne.n	800f29a <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800f294:	f04f 33ff 	mov.w	r3, #4294967295
 800f298:	e18f      	b.n	800f5ba <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	2b5a      	cmp	r3, #90	@ 0x5a
 800f2a0:	f300 80e0 	bgt.w	800f464 <SCSI_ProcessCmd+0x1f4>
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	da21      	bge.n	800f2ec <SCSI_ProcessCmd+0x7c>
 800f2a8:	e17c      	b.n	800f5a4 <SCSI_ProcessCmd+0x334>
 800f2aa:	3b9e      	subs	r3, #158	@ 0x9e
 800f2ac:	2b0c      	cmp	r3, #12
 800f2ae:	f200 8179 	bhi.w	800f5a4 <SCSI_ProcessCmd+0x334>
 800f2b2:	a201      	add	r2, pc, #4	@ (adr r2, 800f2b8 <SCSI_ProcessCmd+0x48>)
 800f2b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2b8:	0800f515 	.word	0x0800f515
 800f2bc:	0800f5a5 	.word	0x0800f5a5
 800f2c0:	0800f581 	.word	0x0800f581
 800f2c4:	0800f5a5 	.word	0x0800f5a5
 800f2c8:	0800f5a5 	.word	0x0800f5a5
 800f2cc:	0800f5a5 	.word	0x0800f5a5
 800f2d0:	0800f5a5 	.word	0x0800f5a5
 800f2d4:	0800f5a5 	.word	0x0800f5a5
 800f2d8:	0800f5a5 	.word	0x0800f5a5
 800f2dc:	0800f5a5 	.word	0x0800f5a5
 800f2e0:	0800f539 	.word	0x0800f539
 800f2e4:	0800f5a5 	.word	0x0800f5a5
 800f2e8:	0800f55d 	.word	0x0800f55d
 800f2ec:	2b5a      	cmp	r3, #90	@ 0x5a
 800f2ee:	f200 8159 	bhi.w	800f5a4 <SCSI_ProcessCmd+0x334>
 800f2f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f2f8 <SCSI_ProcessCmd+0x88>)
 800f2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2f8:	0800f473 	.word	0x0800f473
 800f2fc:	0800f5a5 	.word	0x0800f5a5
 800f300:	0800f5a5 	.word	0x0800f5a5
 800f304:	0800f485 	.word	0x0800f485
 800f308:	0800f5a5 	.word	0x0800f5a5
 800f30c:	0800f5a5 	.word	0x0800f5a5
 800f310:	0800f5a5 	.word	0x0800f5a5
 800f314:	0800f5a5 	.word	0x0800f5a5
 800f318:	0800f5a5 	.word	0x0800f5a5
 800f31c:	0800f5a5 	.word	0x0800f5a5
 800f320:	0800f5a5 	.word	0x0800f5a5
 800f324:	0800f5a5 	.word	0x0800f5a5
 800f328:	0800f5a5 	.word	0x0800f5a5
 800f32c:	0800f5a5 	.word	0x0800f5a5
 800f330:	0800f5a5 	.word	0x0800f5a5
 800f334:	0800f5a5 	.word	0x0800f5a5
 800f338:	0800f5a5 	.word	0x0800f5a5
 800f33c:	0800f5a5 	.word	0x0800f5a5
 800f340:	0800f497 	.word	0x0800f497
 800f344:	0800f5a5 	.word	0x0800f5a5
 800f348:	0800f5a5 	.word	0x0800f5a5
 800f34c:	0800f5a5 	.word	0x0800f5a5
 800f350:	0800f5a5 	.word	0x0800f5a5
 800f354:	0800f5a5 	.word	0x0800f5a5
 800f358:	0800f5a5 	.word	0x0800f5a5
 800f35c:	0800f5a5 	.word	0x0800f5a5
 800f360:	0800f4cd 	.word	0x0800f4cd
 800f364:	0800f4a9 	.word	0x0800f4a9
 800f368:	0800f593 	.word	0x0800f593
 800f36c:	0800f5a5 	.word	0x0800f5a5
 800f370:	0800f4bb 	.word	0x0800f4bb
 800f374:	0800f5a5 	.word	0x0800f5a5
 800f378:	0800f5a5 	.word	0x0800f5a5
 800f37c:	0800f5a5 	.word	0x0800f5a5
 800f380:	0800f5a5 	.word	0x0800f5a5
 800f384:	0800f4f1 	.word	0x0800f4f1
 800f388:	0800f5a5 	.word	0x0800f5a5
 800f38c:	0800f503 	.word	0x0800f503
 800f390:	0800f5a5 	.word	0x0800f5a5
 800f394:	0800f5a5 	.word	0x0800f5a5
 800f398:	0800f527 	.word	0x0800f527
 800f39c:	0800f5a5 	.word	0x0800f5a5
 800f3a0:	0800f54b 	.word	0x0800f54b
 800f3a4:	0800f5a5 	.word	0x0800f5a5
 800f3a8:	0800f5a5 	.word	0x0800f5a5
 800f3ac:	0800f5a5 	.word	0x0800f5a5
 800f3b0:	0800f5a5 	.word	0x0800f5a5
 800f3b4:	0800f56f 	.word	0x0800f56f
 800f3b8:	0800f5a5 	.word	0x0800f5a5
 800f3bc:	0800f5a5 	.word	0x0800f5a5
 800f3c0:	0800f5a5 	.word	0x0800f5a5
 800f3c4:	0800f5a5 	.word	0x0800f5a5
 800f3c8:	0800f5a5 	.word	0x0800f5a5
 800f3cc:	0800f5a5 	.word	0x0800f5a5
 800f3d0:	0800f5a5 	.word	0x0800f5a5
 800f3d4:	0800f5a5 	.word	0x0800f5a5
 800f3d8:	0800f5a5 	.word	0x0800f5a5
 800f3dc:	0800f5a5 	.word	0x0800f5a5
 800f3e0:	0800f5a5 	.word	0x0800f5a5
 800f3e4:	0800f5a5 	.word	0x0800f5a5
 800f3e8:	0800f5a5 	.word	0x0800f5a5
 800f3ec:	0800f5a5 	.word	0x0800f5a5
 800f3f0:	0800f5a5 	.word	0x0800f5a5
 800f3f4:	0800f5a5 	.word	0x0800f5a5
 800f3f8:	0800f5a5 	.word	0x0800f5a5
 800f3fc:	0800f5a5 	.word	0x0800f5a5
 800f400:	0800f5a5 	.word	0x0800f5a5
 800f404:	0800f5a5 	.word	0x0800f5a5
 800f408:	0800f5a5 	.word	0x0800f5a5
 800f40c:	0800f5a5 	.word	0x0800f5a5
 800f410:	0800f5a5 	.word	0x0800f5a5
 800f414:	0800f5a5 	.word	0x0800f5a5
 800f418:	0800f5a5 	.word	0x0800f5a5
 800f41c:	0800f5a5 	.word	0x0800f5a5
 800f420:	0800f5a5 	.word	0x0800f5a5
 800f424:	0800f5a5 	.word	0x0800f5a5
 800f428:	0800f5a5 	.word	0x0800f5a5
 800f42c:	0800f5a5 	.word	0x0800f5a5
 800f430:	0800f5a5 	.word	0x0800f5a5
 800f434:	0800f5a5 	.word	0x0800f5a5
 800f438:	0800f5a5 	.word	0x0800f5a5
 800f43c:	0800f5a5 	.word	0x0800f5a5
 800f440:	0800f5a5 	.word	0x0800f5a5
 800f444:	0800f5a5 	.word	0x0800f5a5
 800f448:	0800f5a5 	.word	0x0800f5a5
 800f44c:	0800f5a5 	.word	0x0800f5a5
 800f450:	0800f5a5 	.word	0x0800f5a5
 800f454:	0800f5a5 	.word	0x0800f5a5
 800f458:	0800f5a5 	.word	0x0800f5a5
 800f45c:	0800f5a5 	.word	0x0800f5a5
 800f460:	0800f4df 	.word	0x0800f4df
 800f464:	2baa      	cmp	r3, #170	@ 0xaa
 800f466:	f300 809d 	bgt.w	800f5a4 <SCSI_ProcessCmd+0x334>
 800f46a:	2b9e      	cmp	r3, #158	@ 0x9e
 800f46c:	f6bf af1d 	bge.w	800f2aa <SCSI_ProcessCmd+0x3a>
 800f470:	e098      	b.n	800f5a4 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800f472:	7afb      	ldrb	r3, [r7, #11]
 800f474:	687a      	ldr	r2, [r7, #4]
 800f476:	4619      	mov	r1, r3
 800f478:	68f8      	ldr	r0, [r7, #12]
 800f47a:	f000 f8a3 	bl	800f5c4 <SCSI_TestUnitReady>
 800f47e:	4603      	mov	r3, r0
 800f480:	75fb      	strb	r3, [r7, #23]
      break;
 800f482:	e098      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800f484:	7afb      	ldrb	r3, [r7, #11]
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	4619      	mov	r1, r3
 800f48a:	68f8      	ldr	r0, [r7, #12]
 800f48c:	f000 fbb4 	bl	800fbf8 <SCSI_RequestSense>
 800f490:	4603      	mov	r3, r0
 800f492:	75fb      	strb	r3, [r7, #23]
      break;
 800f494:	e08f      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800f496:	7afb      	ldrb	r3, [r7, #11]
 800f498:	687a      	ldr	r2, [r7, #4]
 800f49a:	4619      	mov	r1, r3
 800f49c:	68f8      	ldr	r0, [r7, #12]
 800f49e:	f000 f8eb 	bl	800f678 <SCSI_Inquiry>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	75fb      	strb	r3, [r7, #23]
      break;
 800f4a6:	e086      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800f4a8:	7afb      	ldrb	r3, [r7, #11]
 800f4aa:	687a      	ldr	r2, [r7, #4]
 800f4ac:	4619      	mov	r1, r3
 800f4ae:	68f8      	ldr	r0, [r7, #12]
 800f4b0:	f000 fc70 	bl	800fd94 <SCSI_StartStopUnit>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	75fb      	strb	r3, [r7, #23]
      break;
 800f4b8:	e07d      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800f4ba:	7afb      	ldrb	r3, [r7, #11]
 800f4bc:	687a      	ldr	r2, [r7, #4]
 800f4be:	4619      	mov	r1, r3
 800f4c0:	68f8      	ldr	r0, [r7, #12]
 800f4c2:	f000 fcbc 	bl	800fe3e <SCSI_AllowPreventRemovable>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	75fb      	strb	r3, [r7, #23]
      break;
 800f4ca:	e074      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800f4cc:	7afb      	ldrb	r3, [r7, #11]
 800f4ce:	687a      	ldr	r2, [r7, #4]
 800f4d0:	4619      	mov	r1, r3
 800f4d2:	68f8      	ldr	r0, [r7, #12]
 800f4d4:	f000 faf2 	bl	800fabc <SCSI_ModeSense6>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	75fb      	strb	r3, [r7, #23]
      break;
 800f4dc:	e06b      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800f4de:	7afb      	ldrb	r3, [r7, #11]
 800f4e0:	687a      	ldr	r2, [r7, #4]
 800f4e2:	4619      	mov	r1, r3
 800f4e4:	68f8      	ldr	r0, [r7, #12]
 800f4e6:	f000 fb39 	bl	800fb5c <SCSI_ModeSense10>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	75fb      	strb	r3, [r7, #23]
      break;
 800f4ee:	e062      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800f4f0:	7afb      	ldrb	r3, [r7, #11]
 800f4f2:	687a      	ldr	r2, [r7, #4]
 800f4f4:	4619      	mov	r1, r3
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	f000 fa64 	bl	800f9c4 <SCSI_ReadFormatCapacity>
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	75fb      	strb	r3, [r7, #23]
      break;
 800f500:	e059      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800f502:	7afb      	ldrb	r3, [r7, #11]
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	4619      	mov	r1, r3
 800f508:	68f8      	ldr	r0, [r7, #12]
 800f50a:	f000 f931 	bl	800f770 <SCSI_ReadCapacity10>
 800f50e:	4603      	mov	r3, r0
 800f510:	75fb      	strb	r3, [r7, #23]
      break;
 800f512:	e050      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800f514:	7afb      	ldrb	r3, [r7, #11]
 800f516:	687a      	ldr	r2, [r7, #4]
 800f518:	4619      	mov	r1, r3
 800f51a:	68f8      	ldr	r0, [r7, #12]
 800f51c:	f000 f9a2 	bl	800f864 <SCSI_ReadCapacity16>
 800f520:	4603      	mov	r3, r0
 800f522:	75fb      	strb	r3, [r7, #23]
      break;
 800f524:	e047      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800f526:	7afb      	ldrb	r3, [r7, #11]
 800f528:	687a      	ldr	r2, [r7, #4]
 800f52a:	4619      	mov	r1, r3
 800f52c:	68f8      	ldr	r0, [r7, #12]
 800f52e:	f000 fcb3 	bl	800fe98 <SCSI_Read10>
 800f532:	4603      	mov	r3, r0
 800f534:	75fb      	strb	r3, [r7, #23]
      break;
 800f536:	e03e      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800f538:	7afb      	ldrb	r3, [r7, #11]
 800f53a:	687a      	ldr	r2, [r7, #4]
 800f53c:	4619      	mov	r1, r3
 800f53e:	68f8      	ldr	r0, [r7, #12]
 800f540:	f000 fd54 	bl	800ffec <SCSI_Read12>
 800f544:	4603      	mov	r3, r0
 800f546:	75fb      	strb	r3, [r7, #23]
      break;
 800f548:	e035      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800f54a:	7afb      	ldrb	r3, [r7, #11]
 800f54c:	687a      	ldr	r2, [r7, #4]
 800f54e:	4619      	mov	r1, r3
 800f550:	68f8      	ldr	r0, [r7, #12]
 800f552:	f000 fe01 	bl	8010158 <SCSI_Write10>
 800f556:	4603      	mov	r3, r0
 800f558:	75fb      	strb	r3, [r7, #23]
      break;
 800f55a:	e02c      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800f55c:	7afb      	ldrb	r3, [r7, #11]
 800f55e:	687a      	ldr	r2, [r7, #4]
 800f560:	4619      	mov	r1, r3
 800f562:	68f8      	ldr	r0, [r7, #12]
 800f564:	f000 fed0 	bl	8010308 <SCSI_Write12>
 800f568:	4603      	mov	r3, r0
 800f56a:	75fb      	strb	r3, [r7, #23]
      break;
 800f56c:	e023      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800f56e:	7afb      	ldrb	r3, [r7, #11]
 800f570:	687a      	ldr	r2, [r7, #4]
 800f572:	4619      	mov	r1, r3
 800f574:	68f8      	ldr	r0, [r7, #12]
 800f576:	f000 ffaf 	bl	80104d8 <SCSI_Verify10>
 800f57a:	4603      	mov	r3, r0
 800f57c:	75fb      	strb	r3, [r7, #23]
      break;
 800f57e:	e01a      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800f580:	7afb      	ldrb	r3, [r7, #11]
 800f582:	687a      	ldr	r2, [r7, #4]
 800f584:	4619      	mov	r1, r3
 800f586:	68f8      	ldr	r0, [r7, #12]
 800f588:	f000 ffe8 	bl	801055c <SCSI_ReportLuns>
 800f58c:	4603      	mov	r3, r0
 800f58e:	75fb      	strb	r3, [r7, #23]
      break;
 800f590:	e011      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 800f592:	7afb      	ldrb	r3, [r7, #11]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	4619      	mov	r1, r3
 800f598:	68f8      	ldr	r0, [r7, #12]
 800f59a:	f001 f833 	bl	8010604 <SCSI_ReceiveDiagnosticResults>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	75fb      	strb	r3, [r7, #23]
      break;
 800f5a2:	e008      	b.n	800f5b6 <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800f5a4:	7af9      	ldrb	r1, [r7, #11]
 800f5a6:	2320      	movs	r3, #32
 800f5a8:	2205      	movs	r2, #5
 800f5aa:	68f8      	ldr	r0, [r7, #12]
 800f5ac:	f000 fba7 	bl	800fcfe <SCSI_SenseCode>
      ret = -1;
 800f5b0:	23ff      	movs	r3, #255	@ 0xff
 800f5b2:	75fb      	strb	r3, [r7, #23]
      break;
 800f5b4:	bf00      	nop
  }

  return ret;
 800f5b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3718      	adds	r7, #24
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
 800f5c2:	bf00      	nop

0800f5c4 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b086      	sub	sp, #24
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	60f8      	str	r0, [r7, #12]
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	607a      	str	r2, [r7, #4]
 800f5d0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	32b0      	adds	r2, #176	@ 0xb0
 800f5dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5e0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f5e2:	697b      	ldr	r3, [r7, #20]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d102      	bne.n	800f5ee <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800f5e8:	f04f 33ff 	mov.w	r3, #4294967295
 800f5ec:	e03f      	b.n	800f66e <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800f5ee:	697b      	ldr	r3, [r7, #20]
 800f5f0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d00a      	beq.n	800f60e <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f5f8:	697b      	ldr	r3, [r7, #20]
 800f5fa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f5fe:	2320      	movs	r3, #32
 800f600:	2205      	movs	r2, #5
 800f602:	68f8      	ldr	r0, [r7, #12]
 800f604:	f000 fb7b 	bl	800fcfe <SCSI_SenseCode>

    return -1;
 800f608:	f04f 33ff 	mov.w	r3, #4294967295
 800f60c:	e02f      	b.n	800f66e <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f614:	2b02      	cmp	r3, #2
 800f616:	d10b      	bne.n	800f630 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f618:	7af9      	ldrb	r1, [r7, #11]
 800f61a:	233a      	movs	r3, #58	@ 0x3a
 800f61c:	2202      	movs	r2, #2
 800f61e:	68f8      	ldr	r0, [r7, #12]
 800f620:	f000 fb6d 	bl	800fcfe <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	2205      	movs	r2, #5
 800f628:	721a      	strb	r2, [r3, #8]
    return -1;
 800f62a:	f04f 33ff 	mov.w	r3, #4294967295
 800f62e:	e01e      	b.n	800f66e <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f636:	68fa      	ldr	r2, [r7, #12]
 800f638:	33b0      	adds	r3, #176	@ 0xb0
 800f63a:	009b      	lsls	r3, r3, #2
 800f63c:	4413      	add	r3, r2
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	689b      	ldr	r3, [r3, #8]
 800f642:	7afa      	ldrb	r2, [r7, #11]
 800f644:	4610      	mov	r0, r2
 800f646:	4798      	blx	r3
 800f648:	4603      	mov	r3, r0
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d00b      	beq.n	800f666 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f64e:	7af9      	ldrb	r1, [r7, #11]
 800f650:	233a      	movs	r3, #58	@ 0x3a
 800f652:	2202      	movs	r2, #2
 800f654:	68f8      	ldr	r0, [r7, #12]
 800f656:	f000 fb52 	bl	800fcfe <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	2205      	movs	r2, #5
 800f65e:	721a      	strb	r2, [r3, #8]

    return -1;
 800f660:	f04f 33ff 	mov.w	r3, #4294967295
 800f664:	e003      	b.n	800f66e <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	2200      	movs	r2, #0
 800f66a:	60da      	str	r2, [r3, #12]

  return 0;
 800f66c:	2300      	movs	r3, #0
}
 800f66e:	4618      	mov	r0, r3
 800f670:	3718      	adds	r7, #24
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}
	...

0800f678 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b088      	sub	sp, #32
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	60f8      	str	r0, [r7, #12]
 800f680:	460b      	mov	r3, r1
 800f682:	607a      	str	r2, [r7, #4]
 800f684:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	32b0      	adds	r2, #176	@ 0xb0
 800f690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f694:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f696:	69bb      	ldr	r3, [r7, #24]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d102      	bne.n	800f6a2 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800f69c:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a0:	e05e      	b.n	800f760 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800f6a2:	69bb      	ldr	r3, [r7, #24]
 800f6a4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d10a      	bne.n	800f6c2 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f6ac:	69bb      	ldr	r3, [r7, #24]
 800f6ae:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f6b2:	2320      	movs	r3, #32
 800f6b4:	2205      	movs	r2, #5
 800f6b6:	68f8      	ldr	r0, [r7, #12]
 800f6b8:	f000 fb21 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 800f6bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f6c0:	e04e      	b.n	800f760 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	781b      	ldrb	r3, [r3, #0]
 800f6c8:	f003 0301 	and.w	r3, r3, #1
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d020      	beq.n	800f712 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	3302      	adds	r3, #2
 800f6d4:	781b      	ldrb	r3, [r3, #0]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d105      	bne.n	800f6e6 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800f6da:	2206      	movs	r2, #6
 800f6dc:	4922      	ldr	r1, [pc, #136]	@ (800f768 <SCSI_Inquiry+0xf0>)
 800f6de:	69b8      	ldr	r0, [r7, #24]
 800f6e0:	f001 f908 	bl	80108f4 <SCSI_UpdateBotData>
 800f6e4:	e03b      	b.n	800f75e <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	3302      	adds	r3, #2
 800f6ea:	781b      	ldrb	r3, [r3, #0]
 800f6ec:	2b80      	cmp	r3, #128	@ 0x80
 800f6ee:	d105      	bne.n	800f6fc <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800f6f0:	2208      	movs	r2, #8
 800f6f2:	491e      	ldr	r1, [pc, #120]	@ (800f76c <SCSI_Inquiry+0xf4>)
 800f6f4:	69b8      	ldr	r0, [r7, #24]
 800f6f6:	f001 f8fd 	bl	80108f4 <SCSI_UpdateBotData>
 800f6fa:	e030      	b.n	800f75e <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800f6fc:	69bb      	ldr	r3, [r7, #24]
 800f6fe:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f702:	2324      	movs	r3, #36	@ 0x24
 800f704:	2205      	movs	r2, #5
 800f706:	68f8      	ldr	r0, [r7, #12]
 800f708:	f000 faf9 	bl	800fcfe <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800f70c:	f04f 33ff 	mov.w	r3, #4294967295
 800f710:	e026      	b.n	800f760 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f718:	68fa      	ldr	r2, [r7, #12]
 800f71a:	33b0      	adds	r3, #176	@ 0xb0
 800f71c:	009b      	lsls	r3, r3, #2
 800f71e:	4413      	add	r3, r2
 800f720:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800f722:	69d9      	ldr	r1, [r3, #28]
 800f724:	7afa      	ldrb	r2, [r7, #11]
 800f726:	4613      	mov	r3, r2
 800f728:	00db      	lsls	r3, r3, #3
 800f72a:	4413      	add	r3, r2
 800f72c:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800f72e:	440b      	add	r3, r1
 800f730:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	3304      	adds	r3, #4
 800f736:	781b      	ldrb	r3, [r3, #0]
 800f738:	3305      	adds	r3, #5
 800f73a:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	3304      	adds	r3, #4
 800f740:	781b      	ldrb	r3, [r3, #0]
 800f742:	461a      	mov	r2, r3
 800f744:	8bfb      	ldrh	r3, [r7, #30]
 800f746:	4293      	cmp	r3, r2
 800f748:	d303      	bcc.n	800f752 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	3304      	adds	r3, #4
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800f752:	8bfb      	ldrh	r3, [r7, #30]
 800f754:	461a      	mov	r2, r3
 800f756:	6979      	ldr	r1, [r7, #20]
 800f758:	69b8      	ldr	r0, [r7, #24]
 800f75a:	f001 f8cb 	bl	80108f4 <SCSI_UpdateBotData>
  }

  return 0;
 800f75e:	2300      	movs	r3, #0
}
 800f760:	4618      	mov	r0, r3
 800f762:	3720      	adds	r7, #32
 800f764:	46bd      	mov	sp, r7
 800f766:	bd80      	pop	{r7, pc}
 800f768:	200000a8 	.word	0x200000a8
 800f76c:	200000b0 	.word	0x200000b0

0800f770 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b088      	sub	sp, #32
 800f774:	af00      	add	r7, sp, #0
 800f776:	60f8      	str	r0, [r7, #12]
 800f778:	460b      	mov	r3, r1
 800f77a:	607a      	str	r2, [r7, #4]
 800f77c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	32b0      	adds	r2, #176	@ 0xb0
 800f788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f78c:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800f78e:	7afb      	ldrb	r3, [r7, #11]
 800f790:	3326      	adds	r3, #38	@ 0x26
 800f792:	011b      	lsls	r3, r3, #4
 800f794:	69fa      	ldr	r2, [r7, #28]
 800f796:	4413      	add	r3, r2
 800f798:	3304      	adds	r3, #4
 800f79a:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f79c:	69fb      	ldr	r3, [r7, #28]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d102      	bne.n	800f7a8 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 800f7a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f7a6:	e059      	b.n	800f85c <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f7ae:	68fa      	ldr	r2, [r7, #12]
 800f7b0:	33b0      	adds	r3, #176	@ 0xb0
 800f7b2:	009b      	lsls	r3, r3, #2
 800f7b4:	4413      	add	r3, r2
 800f7b6:	685b      	ldr	r3, [r3, #4]
 800f7b8:	685b      	ldr	r3, [r3, #4]
 800f7ba:	69ba      	ldr	r2, [r7, #24]
 800f7bc:	1d11      	adds	r1, r2, #4
 800f7be:	69ba      	ldr	r2, [r7, #24]
 800f7c0:	7af8      	ldrb	r0, [r7, #11]
 800f7c2:	4798      	blx	r3
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800f7c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d104      	bne.n	800f7da <SCSI_ReadCapacity10+0x6a>
 800f7d0:	69fb      	ldr	r3, [r7, #28]
 800f7d2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f7d6:	2b02      	cmp	r3, #2
 800f7d8:	d108      	bne.n	800f7ec <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f7da:	7af9      	ldrb	r1, [r7, #11]
 800f7dc:	233a      	movs	r3, #58	@ 0x3a
 800f7de:	2202      	movs	r2, #2
 800f7e0:	68f8      	ldr	r0, [r7, #12]
 800f7e2:	f000 fa8c 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 800f7e6:	f04f 33ff 	mov.w	r3, #4294967295
 800f7ea:	e037      	b.n	800f85c <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800f7ec:	69bb      	ldr	r3, [r7, #24]
 800f7ee:	685b      	ldr	r3, [r3, #4]
 800f7f0:	3b01      	subs	r3, #1
 800f7f2:	0e1b      	lsrs	r3, r3, #24
 800f7f4:	b2da      	uxtb	r2, r3
 800f7f6:	69fb      	ldr	r3, [r7, #28]
 800f7f8:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800f7fa:	69bb      	ldr	r3, [r7, #24]
 800f7fc:	685b      	ldr	r3, [r3, #4]
 800f7fe:	3b01      	subs	r3, #1
 800f800:	0c1b      	lsrs	r3, r3, #16
 800f802:	b2da      	uxtb	r2, r3
 800f804:	69fb      	ldr	r3, [r7, #28]
 800f806:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800f808:	69bb      	ldr	r3, [r7, #24]
 800f80a:	685b      	ldr	r3, [r3, #4]
 800f80c:	3b01      	subs	r3, #1
 800f80e:	0a1b      	lsrs	r3, r3, #8
 800f810:	b2da      	uxtb	r2, r3
 800f812:	69fb      	ldr	r3, [r7, #28]
 800f814:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800f816:	69bb      	ldr	r3, [r7, #24]
 800f818:	685b      	ldr	r3, [r3, #4]
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	3b01      	subs	r3, #1
 800f81e:	b2da      	uxtb	r2, r3
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 800f824:	69bb      	ldr	r3, [r7, #24]
 800f826:	881b      	ldrh	r3, [r3, #0]
 800f828:	161b      	asrs	r3, r3, #24
 800f82a:	b2da      	uxtb	r2, r3
 800f82c:	69fb      	ldr	r3, [r7, #28]
 800f82e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800f830:	69bb      	ldr	r3, [r7, #24]
 800f832:	881b      	ldrh	r3, [r3, #0]
 800f834:	141b      	asrs	r3, r3, #16
 800f836:	b2da      	uxtb	r2, r3
 800f838:	69fb      	ldr	r3, [r7, #28]
 800f83a:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800f83c:	69bb      	ldr	r3, [r7, #24]
 800f83e:	881b      	ldrh	r3, [r3, #0]
 800f840:	0a1b      	lsrs	r3, r3, #8
 800f842:	b29b      	uxth	r3, r3
 800f844:	b2da      	uxtb	r2, r3
 800f846:	69fb      	ldr	r3, [r7, #28]
 800f848:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800f84a:	69bb      	ldr	r3, [r7, #24]
 800f84c:	881b      	ldrh	r3, [r3, #0]
 800f84e:	b2da      	uxtb	r2, r3
 800f850:	69fb      	ldr	r3, [r7, #28]
 800f852:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800f854:	69fb      	ldr	r3, [r7, #28]
 800f856:	2208      	movs	r2, #8
 800f858:	60da      	str	r2, [r3, #12]

  return 0;
 800f85a:	2300      	movs	r3, #0
}
 800f85c:	4618      	mov	r0, r3
 800f85e:	3720      	adds	r7, #32
 800f860:	46bd      	mov	sp, r7
 800f862:	bd80      	pop	{r7, pc}

0800f864 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b088      	sub	sp, #32
 800f868:	af00      	add	r7, sp, #0
 800f86a:	60f8      	str	r0, [r7, #12]
 800f86c:	460b      	mov	r3, r1
 800f86e:	607a      	str	r2, [r7, #4]
 800f870:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	32b0      	adds	r2, #176	@ 0xb0
 800f87c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f880:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800f882:	7afb      	ldrb	r3, [r7, #11]
 800f884:	3326      	adds	r3, #38	@ 0x26
 800f886:	011b      	lsls	r3, r3, #4
 800f888:	69ba      	ldr	r2, [r7, #24]
 800f88a:	4413      	add	r3, r2
 800f88c:	3304      	adds	r3, #4
 800f88e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f890:	69bb      	ldr	r3, [r7, #24]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d102      	bne.n	800f89c <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800f896:	f04f 33ff 	mov.w	r3, #4294967295
 800f89a:	e08f      	b.n	800f9bc <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f8a2:	68fa      	ldr	r2, [r7, #12]
 800f8a4:	33b0      	adds	r3, #176	@ 0xb0
 800f8a6:	009b      	lsls	r3, r3, #2
 800f8a8:	4413      	add	r3, r2
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	1d11      	adds	r1, r2, #4
 800f8b2:	697a      	ldr	r2, [r7, #20]
 800f8b4:	7af8      	ldrb	r0, [r7, #11]
 800f8b6:	4798      	blx	r3
 800f8b8:	4603      	mov	r3, r0
 800f8ba:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800f8bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d104      	bne.n	800f8ce <SCSI_ReadCapacity16+0x6a>
 800f8c4:	69bb      	ldr	r3, [r7, #24]
 800f8c6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f8ca:	2b02      	cmp	r3, #2
 800f8cc:	d108      	bne.n	800f8e0 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f8ce:	7af9      	ldrb	r1, [r7, #11]
 800f8d0:	233a      	movs	r3, #58	@ 0x3a
 800f8d2:	2202      	movs	r2, #2
 800f8d4:	68f8      	ldr	r0, [r7, #12]
 800f8d6:	f000 fa12 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 800f8da:	f04f 33ff 	mov.w	r3, #4294967295
 800f8de:	e06d      	b.n	800f9bc <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	330a      	adds	r3, #10
 800f8e4:	781b      	ldrb	r3, [r3, #0]
 800f8e6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	330b      	adds	r3, #11
 800f8ec:	781b      	ldrb	r3, [r3, #0]
 800f8ee:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f8f0:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	330c      	adds	r3, #12
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800f8fa:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800f8fc:	687a      	ldr	r2, [r7, #4]
 800f8fe:	320d      	adds	r2, #13
 800f900:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800f902:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f904:	69bb      	ldr	r3, [r7, #24]
 800f906:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800f908:	2300      	movs	r3, #0
 800f90a:	61fb      	str	r3, [r7, #28]
 800f90c:	e008      	b.n	800f920 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800f90e:	69ba      	ldr	r2, [r7, #24]
 800f910:	69fb      	ldr	r3, [r7, #28]
 800f912:	4413      	add	r3, r2
 800f914:	3310      	adds	r3, #16
 800f916:	2200      	movs	r2, #0
 800f918:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800f91a:	69fb      	ldr	r3, [r7, #28]
 800f91c:	3301      	adds	r3, #1
 800f91e:	61fb      	str	r3, [r7, #28]
 800f920:	69bb      	ldr	r3, [r7, #24]
 800f922:	68db      	ldr	r3, [r3, #12]
 800f924:	69fa      	ldr	r2, [r7, #28]
 800f926:	429a      	cmp	r2, r3
 800f928:	d3f1      	bcc.n	800f90e <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800f92a:	697b      	ldr	r3, [r7, #20]
 800f92c:	685b      	ldr	r3, [r3, #4]
 800f92e:	3b01      	subs	r3, #1
 800f930:	0e1b      	lsrs	r3, r3, #24
 800f932:	b2da      	uxtb	r2, r3
 800f934:	69bb      	ldr	r3, [r7, #24]
 800f936:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800f938:	697b      	ldr	r3, [r7, #20]
 800f93a:	685b      	ldr	r3, [r3, #4]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	0c1b      	lsrs	r3, r3, #16
 800f940:	b2da      	uxtb	r2, r3
 800f942:	69bb      	ldr	r3, [r7, #24]
 800f944:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800f946:	697b      	ldr	r3, [r7, #20]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	3b01      	subs	r3, #1
 800f94c:	0a1b      	lsrs	r3, r3, #8
 800f94e:	b2da      	uxtb	r2, r3
 800f950:	69bb      	ldr	r3, [r7, #24]
 800f952:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800f954:	697b      	ldr	r3, [r7, #20]
 800f956:	685b      	ldr	r3, [r3, #4]
 800f958:	b2db      	uxtb	r3, r3
 800f95a:	3b01      	subs	r3, #1
 800f95c:	b2da      	uxtb	r2, r3
 800f95e:	69bb      	ldr	r3, [r7, #24]
 800f960:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800f962:	697b      	ldr	r3, [r7, #20]
 800f964:	881b      	ldrh	r3, [r3, #0]
 800f966:	161b      	asrs	r3, r3, #24
 800f968:	b2da      	uxtb	r2, r3
 800f96a:	69bb      	ldr	r3, [r7, #24]
 800f96c:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 800f96e:	697b      	ldr	r3, [r7, #20]
 800f970:	881b      	ldrh	r3, [r3, #0]
 800f972:	141b      	asrs	r3, r3, #16
 800f974:	b2da      	uxtb	r2, r3
 800f976:	69bb      	ldr	r3, [r7, #24]
 800f978:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800f97a:	697b      	ldr	r3, [r7, #20]
 800f97c:	881b      	ldrh	r3, [r3, #0]
 800f97e:	0a1b      	lsrs	r3, r3, #8
 800f980:	b29b      	uxth	r3, r3
 800f982:	b2da      	uxtb	r2, r3
 800f984:	69bb      	ldr	r3, [r7, #24]
 800f986:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800f988:	697b      	ldr	r3, [r7, #20]
 800f98a:	881b      	ldrh	r3, [r3, #0]
 800f98c:	b2da      	uxtb	r2, r3
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	330a      	adds	r3, #10
 800f996:	781b      	ldrb	r3, [r3, #0]
 800f998:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	330b      	adds	r3, #11
 800f99e:	781b      	ldrb	r3, [r3, #0]
 800f9a0:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f9a2:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	330c      	adds	r3, #12
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800f9ac:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800f9ae:	687a      	ldr	r2, [r7, #4]
 800f9b0:	320d      	adds	r2, #13
 800f9b2:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800f9b4:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f9b6:	69bb      	ldr	r3, [r7, #24]
 800f9b8:	60da      	str	r2, [r3, #12]

  return 0;
 800f9ba:	2300      	movs	r3, #0
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3720      	adds	r7, #32
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}

0800f9c4 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b088      	sub	sp, #32
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	60f8      	str	r0, [r7, #12]
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	607a      	str	r2, [r7, #4]
 800f9d0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	32b0      	adds	r2, #176	@ 0xb0
 800f9dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9e0:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f9e2:	69bb      	ldr	r3, [r7, #24]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d102      	bne.n	800f9ee <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800f9e8:	f04f 33ff 	mov.w	r3, #4294967295
 800f9ec:	e061      	b.n	800fab2 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f9f4:	68fa      	ldr	r2, [r7, #12]
 800f9f6:	33b0      	adds	r3, #176	@ 0xb0
 800f9f8:	009b      	lsls	r3, r3, #2
 800f9fa:	4413      	add	r3, r2
 800f9fc:	685b      	ldr	r3, [r3, #4]
 800f9fe:	685b      	ldr	r3, [r3, #4]
 800fa00:	f107 0214 	add.w	r2, r7, #20
 800fa04:	f107 0110 	add.w	r1, r7, #16
 800fa08:	7af8      	ldrb	r0, [r7, #11]
 800fa0a:	4798      	blx	r3
 800fa0c:	4603      	mov	r3, r0
 800fa0e:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800fa10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d104      	bne.n	800fa22 <SCSI_ReadFormatCapacity+0x5e>
 800fa18:	69bb      	ldr	r3, [r7, #24]
 800fa1a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fa1e:	2b02      	cmp	r3, #2
 800fa20:	d108      	bne.n	800fa34 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fa22:	7af9      	ldrb	r1, [r7, #11]
 800fa24:	233a      	movs	r3, #58	@ 0x3a
 800fa26:	2202      	movs	r2, #2
 800fa28:	68f8      	ldr	r0, [r7, #12]
 800fa2a:	f000 f968 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 800fa2e:	f04f 33ff 	mov.w	r3, #4294967295
 800fa32:	e03e      	b.n	800fab2 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800fa34:	2300      	movs	r3, #0
 800fa36:	83fb      	strh	r3, [r7, #30]
 800fa38:	e007      	b.n	800fa4a <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800fa3a:	8bfb      	ldrh	r3, [r7, #30]
 800fa3c:	69ba      	ldr	r2, [r7, #24]
 800fa3e:	4413      	add	r3, r2
 800fa40:	2200      	movs	r2, #0
 800fa42:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800fa44:	8bfb      	ldrh	r3, [r7, #30]
 800fa46:	3301      	adds	r3, #1
 800fa48:	83fb      	strh	r3, [r7, #30]
 800fa4a:	8bfb      	ldrh	r3, [r7, #30]
 800fa4c:	2b0b      	cmp	r3, #11
 800fa4e:	d9f4      	bls.n	800fa3a <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800fa50:	69bb      	ldr	r3, [r7, #24]
 800fa52:	2208      	movs	r2, #8
 800fa54:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	3b01      	subs	r3, #1
 800fa5a:	0e1b      	lsrs	r3, r3, #24
 800fa5c:	b2da      	uxtb	r2, r3
 800fa5e:	69bb      	ldr	r3, [r7, #24]
 800fa60:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800fa62:	693b      	ldr	r3, [r7, #16]
 800fa64:	3b01      	subs	r3, #1
 800fa66:	0c1b      	lsrs	r3, r3, #16
 800fa68:	b2da      	uxtb	r2, r3
 800fa6a:	69bb      	ldr	r3, [r7, #24]
 800fa6c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800fa6e:	693b      	ldr	r3, [r7, #16]
 800fa70:	3b01      	subs	r3, #1
 800fa72:	0a1b      	lsrs	r3, r3, #8
 800fa74:	b2da      	uxtb	r2, r3
 800fa76:	69bb      	ldr	r3, [r7, #24]
 800fa78:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800fa7a:	693b      	ldr	r3, [r7, #16]
 800fa7c:	b2db      	uxtb	r3, r3
 800fa7e:	3b01      	subs	r3, #1
 800fa80:	b2da      	uxtb	r2, r3
 800fa82:	69bb      	ldr	r3, [r7, #24]
 800fa84:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800fa86:	69bb      	ldr	r3, [r7, #24]
 800fa88:	2202      	movs	r2, #2
 800fa8a:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800fa8c:	8abb      	ldrh	r3, [r7, #20]
 800fa8e:	141b      	asrs	r3, r3, #16
 800fa90:	b2da      	uxtb	r2, r3
 800fa92:	69bb      	ldr	r3, [r7, #24]
 800fa94:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800fa96:	8abb      	ldrh	r3, [r7, #20]
 800fa98:	0a1b      	lsrs	r3, r3, #8
 800fa9a:	b29b      	uxth	r3, r3
 800fa9c:	b2da      	uxtb	r2, r3
 800fa9e:	69bb      	ldr	r3, [r7, #24]
 800faa0:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800faa2:	8abb      	ldrh	r3, [r7, #20]
 800faa4:	b2da      	uxtb	r2, r3
 800faa6:	69bb      	ldr	r3, [r7, #24]
 800faa8:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800faaa:	69bb      	ldr	r3, [r7, #24]
 800faac:	220c      	movs	r2, #12
 800faae:	60da      	str	r2, [r3, #12]

  return 0;
 800fab0:	2300      	movs	r3, #0
}
 800fab2:	4618      	mov	r0, r3
 800fab4:	3720      	adds	r7, #32
 800fab6:	46bd      	mov	sp, r7
 800fab8:	bd80      	pop	{r7, pc}
	...

0800fabc <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b086      	sub	sp, #24
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	60f8      	str	r0, [r7, #12]
 800fac4:	460b      	mov	r3, r1
 800fac6:	607a      	str	r2, [r7, #4]
 800fac8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	32b0      	adds	r2, #176	@ 0xb0
 800fad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fad8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800fada:	2304      	movs	r3, #4
 800fadc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800fade:	693b      	ldr	r3, [r7, #16]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d102      	bne.n	800faea <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800fae4:	f04f 33ff 	mov.w	r3, #4294967295
 800fae8:	e02f      	b.n	800fb4a <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800faf0:	68fa      	ldr	r2, [r7, #12]
 800faf2:	33b0      	adds	r3, #176	@ 0xb0
 800faf4:	009b      	lsls	r3, r3, #2
 800faf6:	4413      	add	r3, r2
 800faf8:	685b      	ldr	r3, [r3, #4]
 800fafa:	68db      	ldr	r3, [r3, #12]
 800fafc:	7afa      	ldrb	r2, [r7, #11]
 800fafe:	4610      	mov	r0, r2
 800fb00:	4798      	blx	r3
 800fb02:	4603      	mov	r3, r0
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d007      	beq.n	800fb18 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800fb08:	4b12      	ldr	r3, [pc, #72]	@ (800fb54 <SCSI_ModeSense6+0x98>)
 800fb0a:	789b      	ldrb	r3, [r3, #2]
 800fb0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fb10:	b2da      	uxtb	r2, r3
 800fb12:	4b10      	ldr	r3, [pc, #64]	@ (800fb54 <SCSI_ModeSense6+0x98>)
 800fb14:	709a      	strb	r2, [r3, #2]
 800fb16:	e006      	b.n	800fb26 <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800fb18:	4b0f      	ldr	r3, [pc, #60]	@ (800fb58 <SCSI_ModeSense6+0x9c>)
 800fb1a:	789b      	ldrb	r3, [r3, #2]
 800fb1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fb20:	b2da      	uxtb	r2, r3
 800fb22:	4b0d      	ldr	r3, [pc, #52]	@ (800fb58 <SCSI_ModeSense6+0x9c>)
 800fb24:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	3304      	adds	r3, #4
 800fb2a:	781b      	ldrb	r3, [r3, #0]
 800fb2c:	461a      	mov	r2, r3
 800fb2e:	8afb      	ldrh	r3, [r7, #22]
 800fb30:	4293      	cmp	r3, r2
 800fb32:	d303      	bcc.n	800fb3c <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3304      	adds	r3, #4
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800fb3c:	8afb      	ldrh	r3, [r7, #22]
 800fb3e:	461a      	mov	r2, r3
 800fb40:	4904      	ldr	r1, [pc, #16]	@ (800fb54 <SCSI_ModeSense6+0x98>)
 800fb42:	6938      	ldr	r0, [r7, #16]
 800fb44:	f000 fed6 	bl	80108f4 <SCSI_UpdateBotData>

  return 0;
 800fb48:	2300      	movs	r3, #0
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	3718      	adds	r7, #24
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}
 800fb52:	bf00      	nop
 800fb54:	200000b8 	.word	0x200000b8
 800fb58:	200000bc 	.word	0x200000bc

0800fb5c <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b086      	sub	sp, #24
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	460b      	mov	r3, r1
 800fb66:	607a      	str	r2, [r7, #4]
 800fb68:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	32b0      	adds	r2, #176	@ 0xb0
 800fb74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb78:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800fb7a:	2308      	movs	r3, #8
 800fb7c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800fb7e:	693b      	ldr	r3, [r7, #16]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d102      	bne.n	800fb8a <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800fb84:	f04f 33ff 	mov.w	r3, #4294967295
 800fb88:	e02f      	b.n	800fbea <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fb90:	68fa      	ldr	r2, [r7, #12]
 800fb92:	33b0      	adds	r3, #176	@ 0xb0
 800fb94:	009b      	lsls	r3, r3, #2
 800fb96:	4413      	add	r3, r2
 800fb98:	685b      	ldr	r3, [r3, #4]
 800fb9a:	68db      	ldr	r3, [r3, #12]
 800fb9c:	7afa      	ldrb	r2, [r7, #11]
 800fb9e:	4610      	mov	r0, r2
 800fba0:	4798      	blx	r3
 800fba2:	4603      	mov	r3, r0
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d007      	beq.n	800fbb8 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800fba8:	4b12      	ldr	r3, [pc, #72]	@ (800fbf4 <SCSI_ModeSense10+0x98>)
 800fbaa:	78db      	ldrb	r3, [r3, #3]
 800fbac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fbb0:	b2da      	uxtb	r2, r3
 800fbb2:	4b10      	ldr	r3, [pc, #64]	@ (800fbf4 <SCSI_ModeSense10+0x98>)
 800fbb4:	70da      	strb	r2, [r3, #3]
 800fbb6:	e006      	b.n	800fbc6 <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800fbb8:	4b0e      	ldr	r3, [pc, #56]	@ (800fbf4 <SCSI_ModeSense10+0x98>)
 800fbba:	78db      	ldrb	r3, [r3, #3]
 800fbbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fbc0:	b2da      	uxtb	r2, r3
 800fbc2:	4b0c      	ldr	r3, [pc, #48]	@ (800fbf4 <SCSI_ModeSense10+0x98>)
 800fbc4:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	3308      	adds	r3, #8
 800fbca:	781b      	ldrb	r3, [r3, #0]
 800fbcc:	461a      	mov	r2, r3
 800fbce:	8afb      	ldrh	r3, [r7, #22]
 800fbd0:	4293      	cmp	r3, r2
 800fbd2:	d303      	bcc.n	800fbdc <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	3308      	adds	r3, #8
 800fbd8:	781b      	ldrb	r3, [r3, #0]
 800fbda:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800fbdc:	8afb      	ldrh	r3, [r7, #22]
 800fbde:	461a      	mov	r2, r3
 800fbe0:	4904      	ldr	r1, [pc, #16]	@ (800fbf4 <SCSI_ModeSense10+0x98>)
 800fbe2:	6938      	ldr	r0, [r7, #16]
 800fbe4:	f000 fe86 	bl	80108f4 <SCSI_UpdateBotData>

  return 0;
 800fbe8:	2300      	movs	r3, #0
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3718      	adds	r7, #24
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	bf00      	nop
 800fbf4:	200000bc 	.word	0x200000bc

0800fbf8 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b086      	sub	sp, #24
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	60f8      	str	r0, [r7, #12]
 800fc00:	460b      	mov	r3, r1
 800fc02:	607a      	str	r2, [r7, #4]
 800fc04:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	32b0      	adds	r2, #176	@ 0xb0
 800fc10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc14:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d102      	bne.n	800fc22 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800fc1c:	f04f 33ff 	mov.w	r3, #4294967295
 800fc20:	e069      	b.n	800fcf6 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800fc22:	693b      	ldr	r3, [r7, #16]
 800fc24:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d10a      	bne.n	800fc42 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fc2c:	693b      	ldr	r3, [r7, #16]
 800fc2e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800fc32:	2320      	movs	r3, #32
 800fc34:	2205      	movs	r2, #5
 800fc36:	68f8      	ldr	r0, [r7, #12]
 800fc38:	f000 f861 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 800fc3c:	f04f 33ff 	mov.w	r3, #4294967295
 800fc40:	e059      	b.n	800fcf6 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800fc42:	2300      	movs	r3, #0
 800fc44:	75fb      	strb	r3, [r7, #23]
 800fc46:	e007      	b.n	800fc58 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800fc48:	7dfb      	ldrb	r3, [r7, #23]
 800fc4a:	693a      	ldr	r2, [r7, #16]
 800fc4c:	4413      	add	r3, r2
 800fc4e:	2200      	movs	r2, #0
 800fc50:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800fc52:	7dfb      	ldrb	r3, [r7, #23]
 800fc54:	3301      	adds	r3, #1
 800fc56:	75fb      	strb	r3, [r7, #23]
 800fc58:	7dfb      	ldrb	r3, [r7, #23]
 800fc5a:	2b11      	cmp	r3, #17
 800fc5c:	d9f4      	bls.n	800fc48 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800fc5e:	693b      	ldr	r3, [r7, #16]
 800fc60:	2270      	movs	r2, #112	@ 0x70
 800fc62:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800fc64:	693b      	ldr	r3, [r7, #16]
 800fc66:	220c      	movs	r2, #12
 800fc68:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800fc70:	693b      	ldr	r3, [r7, #16]
 800fc72:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc76:	429a      	cmp	r2, r3
 800fc78:	d02e      	beq.n	800fcd8 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800fc7a:	693b      	ldr	r3, [r7, #16]
 800fc7c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fc80:	461a      	mov	r2, r3
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	3248      	adds	r2, #72	@ 0x48
 800fc86:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800fc8a:	693b      	ldr	r3, [r7, #16]
 800fc8c:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800fc8e:	693b      	ldr	r3, [r7, #16]
 800fc90:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fc94:	693a      	ldr	r2, [r7, #16]
 800fc96:	3348      	adds	r3, #72	@ 0x48
 800fc98:	00db      	lsls	r3, r3, #3
 800fc9a:	4413      	add	r3, r2
 800fc9c:	791a      	ldrb	r2, [r3, #4]
 800fc9e:	693b      	ldr	r3, [r7, #16]
 800fca0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800fca2:	693b      	ldr	r3, [r7, #16]
 800fca4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fca8:	693a      	ldr	r2, [r7, #16]
 800fcaa:	3348      	adds	r3, #72	@ 0x48
 800fcac:	00db      	lsls	r3, r3, #3
 800fcae:	4413      	add	r3, r2
 800fcb0:	795a      	ldrb	r2, [r3, #5]
 800fcb2:	693b      	ldr	r3, [r7, #16]
 800fcb4:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800fcb6:	693b      	ldr	r3, [r7, #16]
 800fcb8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fcbc:	3301      	adds	r3, #1
 800fcbe:	b2da      	uxtb	r2, r3
 800fcc0:	693b      	ldr	r3, [r7, #16]
 800fcc2:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800fcc6:	693b      	ldr	r3, [r7, #16]
 800fcc8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fccc:	2b04      	cmp	r3, #4
 800fcce:	d103      	bne.n	800fcd8 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800fcd8:	693b      	ldr	r3, [r7, #16]
 800fcda:	2212      	movs	r2, #18
 800fcdc:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	3304      	adds	r3, #4
 800fce2:	781b      	ldrb	r3, [r3, #0]
 800fce4:	2b12      	cmp	r3, #18
 800fce6:	d805      	bhi.n	800fcf4 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	3304      	adds	r3, #4
 800fcec:	781b      	ldrb	r3, [r3, #0]
 800fcee:	461a      	mov	r2, r3
 800fcf0:	693b      	ldr	r3, [r7, #16]
 800fcf2:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800fcf4:	2300      	movs	r3, #0
}
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	3718      	adds	r7, #24
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	bd80      	pop	{r7, pc}

0800fcfe <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800fcfe:	b480      	push	{r7}
 800fd00:	b085      	sub	sp, #20
 800fd02:	af00      	add	r7, sp, #0
 800fd04:	6078      	str	r0, [r7, #4]
 800fd06:	4608      	mov	r0, r1
 800fd08:	4611      	mov	r1, r2
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	70fb      	strb	r3, [r7, #3]
 800fd10:	460b      	mov	r3, r1
 800fd12:	70bb      	strb	r3, [r7, #2]
 800fd14:	4613      	mov	r3, r2
 800fd16:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	32b0      	adds	r2, #176	@ 0xb0
 800fd22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd26:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d02c      	beq.n	800fd88 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fd34:	461a      	mov	r2, r3
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	3248      	adds	r2, #72	@ 0x48
 800fd3a:	78b9      	ldrb	r1, [r7, #2]
 800fd3c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fd46:	68fa      	ldr	r2, [r7, #12]
 800fd48:	3348      	adds	r3, #72	@ 0x48
 800fd4a:	00db      	lsls	r3, r3, #3
 800fd4c:	4413      	add	r3, r2
 800fd4e:	787a      	ldrb	r2, [r7, #1]
 800fd50:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fd58:	68fa      	ldr	r2, [r7, #12]
 800fd5a:	3348      	adds	r3, #72	@ 0x48
 800fd5c:	00db      	lsls	r3, r3, #3
 800fd5e:	4413      	add	r3, r2
 800fd60:	2200      	movs	r2, #0
 800fd62:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	b2da      	uxtb	r2, r3
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fd7a:	2b04      	cmp	r3, #4
 800fd7c:	d105      	bne.n	800fd8a <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	2200      	movs	r2, #0
 800fd82:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800fd86:	e000      	b.n	800fd8a <SCSI_SenseCode+0x8c>
    return;
 800fd88:	bf00      	nop
  }
}
 800fd8a:	3714      	adds	r7, #20
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd92:	4770      	bx	lr

0800fd94 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b086      	sub	sp, #24
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	60f8      	str	r0, [r7, #12]
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	607a      	str	r2, [r7, #4]
 800fda0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	32b0      	adds	r2, #176	@ 0xb0
 800fdac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdb0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800fdb2:	697b      	ldr	r3, [r7, #20]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d102      	bne.n	800fdbe <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800fdb8:	f04f 33ff 	mov.w	r3, #4294967295
 800fdbc:	e03b      	b.n	800fe36 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800fdbe:	697b      	ldr	r3, [r7, #20]
 800fdc0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fdc4:	2b01      	cmp	r3, #1
 800fdc6:	d10f      	bne.n	800fde8 <SCSI_StartStopUnit+0x54>
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	3304      	adds	r3, #4
 800fdcc:	781b      	ldrb	r3, [r3, #0]
 800fdce:	f003 0303 	and.w	r3, r3, #3
 800fdd2:	2b02      	cmp	r3, #2
 800fdd4:	d108      	bne.n	800fde8 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800fdd6:	7af9      	ldrb	r1, [r7, #11]
 800fdd8:	2324      	movs	r3, #36	@ 0x24
 800fdda:	2205      	movs	r2, #5
 800fddc:	68f8      	ldr	r0, [r7, #12]
 800fdde:	f7ff ff8e 	bl	800fcfe <SCSI_SenseCode>

    return -1;
 800fde2:	f04f 33ff 	mov.w	r3, #4294967295
 800fde6:	e026      	b.n	800fe36 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	3304      	adds	r3, #4
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	f003 0303 	and.w	r3, r3, #3
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d104      	bne.n	800fe00 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fdf6:	697b      	ldr	r3, [r7, #20]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fdfe:	e016      	b.n	800fe2e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	3304      	adds	r3, #4
 800fe04:	781b      	ldrb	r3, [r3, #0]
 800fe06:	f003 0303 	and.w	r3, r3, #3
 800fe0a:	2b02      	cmp	r3, #2
 800fe0c:	d104      	bne.n	800fe18 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	2202      	movs	r2, #2
 800fe12:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fe16:	e00a      	b.n	800fe2e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	3304      	adds	r3, #4
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	f003 0303 	and.w	r3, r3, #3
 800fe22:	2b03      	cmp	r3, #3
 800fe24:	d103      	bne.n	800fe2e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fe26:	697b      	ldr	r3, [r7, #20]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	2200      	movs	r2, #0
 800fe32:	60da      	str	r2, [r3, #12]

  return 0;
 800fe34:	2300      	movs	r3, #0
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	3718      	adds	r7, #24
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}

0800fe3e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fe3e:	b480      	push	{r7}
 800fe40:	b087      	sub	sp, #28
 800fe42:	af00      	add	r7, sp, #0
 800fe44:	60f8      	str	r0, [r7, #12]
 800fe46:	460b      	mov	r3, r1
 800fe48:	607a      	str	r2, [r7, #4]
 800fe4a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	32b0      	adds	r2, #176	@ 0xb0
 800fe56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe5a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d102      	bne.n	800fe68 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800fe62:	f04f 33ff 	mov.w	r3, #4294967295
 800fe66:	e011      	b.n	800fe8c <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	3304      	adds	r3, #4
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d104      	bne.n	800fe7c <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fe72:	697b      	ldr	r3, [r7, #20]
 800fe74:	2200      	movs	r2, #0
 800fe76:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fe7a:	e003      	b.n	800fe84 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	2201      	movs	r2, #1
 800fe80:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	2200      	movs	r2, #0
 800fe88:	60da      	str	r2, [r3, #12]

  return 0;
 800fe8a:	2300      	movs	r3, #0
}
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	371c      	adds	r7, #28
 800fe90:	46bd      	mov	sp, r7
 800fe92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe96:	4770      	bx	lr

0800fe98 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b086      	sub	sp, #24
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	60f8      	str	r0, [r7, #12]
 800fea0:	460b      	mov	r3, r1
 800fea2:	607a      	str	r2, [r7, #4]
 800fea4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	32b0      	adds	r2, #176	@ 0xb0
 800feb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800feb4:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800feb6:	7afb      	ldrb	r3, [r7, #11]
 800feb8:	3326      	adds	r3, #38	@ 0x26
 800feba:	011b      	lsls	r3, r3, #4
 800febc:	697a      	ldr	r2, [r7, #20]
 800febe:	4413      	add	r3, r2
 800fec0:	3304      	adds	r3, #4
 800fec2:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800fec4:	697b      	ldr	r3, [r7, #20]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d102      	bne.n	800fed0 <SCSI_Read10+0x38>
  {
    return -1;
 800feca:	f04f 33ff 	mov.w	r3, #4294967295
 800fece:	e089      	b.n	800ffe4 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	7a1b      	ldrb	r3, [r3, #8]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d17b      	bne.n	800ffd0 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800fede:	b25b      	sxtb	r3, r3
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	db0a      	blt.n	800fefa <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fee4:	697b      	ldr	r3, [r7, #20]
 800fee6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800feea:	2320      	movs	r3, #32
 800feec:	2205      	movs	r2, #5
 800feee:	68f8      	ldr	r0, [r7, #12]
 800fef0:	f7ff ff05 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 800fef4:	f04f 33ff 	mov.w	r3, #4294967295
 800fef8:	e074      	b.n	800ffe4 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800fefa:	697b      	ldr	r3, [r7, #20]
 800fefc:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ff00:	2b02      	cmp	r3, #2
 800ff02:	d108      	bne.n	800ff16 <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff04:	7af9      	ldrb	r1, [r7, #11]
 800ff06:	233a      	movs	r3, #58	@ 0x3a
 800ff08:	2202      	movs	r2, #2
 800ff0a:	68f8      	ldr	r0, [r7, #12]
 800ff0c:	f7ff fef7 	bl	800fcfe <SCSI_SenseCode>

      return -1;
 800ff10:	f04f 33ff 	mov.w	r3, #4294967295
 800ff14:	e066      	b.n	800ffe4 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff1c:	68fa      	ldr	r2, [r7, #12]
 800ff1e:	33b0      	adds	r3, #176	@ 0xb0
 800ff20:	009b      	lsls	r3, r3, #2
 800ff22:	4413      	add	r3, r2
 800ff24:	685b      	ldr	r3, [r3, #4]
 800ff26:	689b      	ldr	r3, [r3, #8]
 800ff28:	7afa      	ldrb	r2, [r7, #11]
 800ff2a:	4610      	mov	r0, r2
 800ff2c:	4798      	blx	r3
 800ff2e:	4603      	mov	r3, r0
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d008      	beq.n	800ff46 <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff34:	7af9      	ldrb	r1, [r7, #11]
 800ff36:	233a      	movs	r3, #58	@ 0x3a
 800ff38:	2202      	movs	r2, #2
 800ff3a:	68f8      	ldr	r0, [r7, #12]
 800ff3c:	f7ff fedf 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 800ff40:	f04f 33ff 	mov.w	r3, #4294967295
 800ff44:	e04e      	b.n	800ffe4 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	3302      	adds	r3, #2
 800ff4a:	781b      	ldrb	r3, [r3, #0]
 800ff4c:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	3303      	adds	r3, #3
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ff56:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	3304      	adds	r3, #4
 800ff5c:	781b      	ldrb	r3, [r3, #0]
 800ff5e:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800ff60:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800ff62:	687a      	ldr	r2, [r7, #4]
 800ff64:	3205      	adds	r2, #5
 800ff66:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800ff68:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	3307      	adds	r3, #7
 800ff72:	781b      	ldrb	r3, [r3, #0]
 800ff74:	021b      	lsls	r3, r3, #8
 800ff76:	687a      	ldr	r2, [r7, #4]
 800ff78:	3208      	adds	r2, #8
 800ff7a:	7812      	ldrb	r2, [r2, #0]
 800ff7c:	431a      	orrs	r2, r3
 800ff7e:	693b      	ldr	r3, [r7, #16]
 800ff80:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	689a      	ldr	r2, [r3, #8]
 800ff86:	693b      	ldr	r3, [r7, #16]
 800ff88:	68db      	ldr	r3, [r3, #12]
 800ff8a:	7af9      	ldrb	r1, [r7, #11]
 800ff8c:	68f8      	ldr	r0, [r7, #12]
 800ff8e:	f000 fb6d 	bl	801066c <SCSI_CheckAddressRange>
 800ff92:	4603      	mov	r3, r0
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	da02      	bge.n	800ff9e <SCSI_Read10+0x106>
    {
      return -1; /* error */
 800ff98:	f04f 33ff 	mov.w	r3, #4294967295
 800ff9c:	e022      	b.n	800ffe4 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	68db      	ldr	r3, [r3, #12]
 800ffa8:	6939      	ldr	r1, [r7, #16]
 800ffaa:	8809      	ldrh	r1, [r1, #0]
 800ffac:	fb01 f303 	mul.w	r3, r1, r3
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d00a      	beq.n	800ffca <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ffb4:	697b      	ldr	r3, [r7, #20]
 800ffb6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ffba:	2320      	movs	r3, #32
 800ffbc:	2205      	movs	r2, #5
 800ffbe:	68f8      	ldr	r0, [r7, #12]
 800ffc0:	f7ff fe9d 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 800ffc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ffc8:	e00c      	b.n	800ffe4 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800ffca:	697b      	ldr	r3, [r7, #20]
 800ffcc:	2202      	movs	r2, #2
 800ffce:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ffd6:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800ffd8:	7afb      	ldrb	r3, [r7, #11]
 800ffda:	4619      	mov	r1, r3
 800ffdc:	68f8      	ldr	r0, [r7, #12]
 800ffde:	f000 fb77 	bl	80106d0 <SCSI_ProcessRead>
 800ffe2:	4603      	mov	r3, r0
}
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	3718      	adds	r7, #24
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	bd80      	pop	{r7, pc}

0800ffec <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b086      	sub	sp, #24
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	60f8      	str	r0, [r7, #12]
 800fff4:	460b      	mov	r3, r1
 800fff6:	607a      	str	r2, [r7, #4]
 800fff8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	32b0      	adds	r2, #176	@ 0xb0
 8010004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010008:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801000a:	7afb      	ldrb	r3, [r7, #11]
 801000c:	3326      	adds	r3, #38	@ 0x26
 801000e:	011b      	lsls	r3, r3, #4
 8010010:	697a      	ldr	r2, [r7, #20]
 8010012:	4413      	add	r3, r2
 8010014:	3304      	adds	r3, #4
 8010016:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	2b00      	cmp	r3, #0
 801001c:	d102      	bne.n	8010024 <SCSI_Read12+0x38>
  {
    return -1;
 801001e:	f04f 33ff 	mov.w	r3, #4294967295
 8010022:	e094      	b.n	801014e <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010024:	697b      	ldr	r3, [r7, #20]
 8010026:	7a1b      	ldrb	r3, [r3, #8]
 8010028:	2b00      	cmp	r3, #0
 801002a:	f040 8086 	bne.w	801013a <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010034:	b25b      	sxtb	r3, r3
 8010036:	2b00      	cmp	r3, #0
 8010038:	db0a      	blt.n	8010050 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801003a:	697b      	ldr	r3, [r7, #20]
 801003c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010040:	2320      	movs	r3, #32
 8010042:	2205      	movs	r2, #5
 8010044:	68f8      	ldr	r0, [r7, #12]
 8010046:	f7ff fe5a 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 801004a:	f04f 33ff 	mov.w	r3, #4294967295
 801004e:	e07e      	b.n	801014e <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010056:	2b02      	cmp	r3, #2
 8010058:	d108      	bne.n	801006c <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801005a:	7af9      	ldrb	r1, [r7, #11]
 801005c:	233a      	movs	r3, #58	@ 0x3a
 801005e:	2202      	movs	r2, #2
 8010060:	68f8      	ldr	r0, [r7, #12]
 8010062:	f7ff fe4c 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010066:	f04f 33ff 	mov.w	r3, #4294967295
 801006a:	e070      	b.n	801014e <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010072:	68fa      	ldr	r2, [r7, #12]
 8010074:	33b0      	adds	r3, #176	@ 0xb0
 8010076:	009b      	lsls	r3, r3, #2
 8010078:	4413      	add	r3, r2
 801007a:	685b      	ldr	r3, [r3, #4]
 801007c:	689b      	ldr	r3, [r3, #8]
 801007e:	7afa      	ldrb	r2, [r7, #11]
 8010080:	4610      	mov	r0, r2
 8010082:	4798      	blx	r3
 8010084:	4603      	mov	r3, r0
 8010086:	2b00      	cmp	r3, #0
 8010088:	d008      	beq.n	801009c <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801008a:	7af9      	ldrb	r1, [r7, #11]
 801008c:	233a      	movs	r3, #58	@ 0x3a
 801008e:	2202      	movs	r2, #2
 8010090:	68f8      	ldr	r0, [r7, #12]
 8010092:	f7ff fe34 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010096:	f04f 33ff 	mov.w	r3, #4294967295
 801009a:	e058      	b.n	801014e <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	3302      	adds	r3, #2
 80100a0:	781b      	ldrb	r3, [r3, #0]
 80100a2:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	3303      	adds	r3, #3
 80100a8:	781b      	ldrb	r3, [r3, #0]
 80100aa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80100ac:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	3304      	adds	r3, #4
 80100b2:	781b      	ldrb	r3, [r3, #0]
 80100b4:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 80100b6:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 80100b8:	687a      	ldr	r2, [r7, #4]
 80100ba:	3205      	adds	r2, #5
 80100bc:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 80100be:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80100c0:	693b      	ldr	r3, [r7, #16]
 80100c2:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	3306      	adds	r3, #6
 80100c8:	781b      	ldrb	r3, [r3, #0]
 80100ca:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	3307      	adds	r3, #7
 80100d0:	781b      	ldrb	r3, [r3, #0]
 80100d2:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80100d4:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	3308      	adds	r3, #8
 80100da:	781b      	ldrb	r3, [r3, #0]
 80100dc:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 80100de:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 80100e0:	687a      	ldr	r2, [r7, #4]
 80100e2:	3209      	adds	r2, #9
 80100e4:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 80100e6:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80100e8:	693b      	ldr	r3, [r7, #16]
 80100ea:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 80100ec:	693b      	ldr	r3, [r7, #16]
 80100ee:	689a      	ldr	r2, [r3, #8]
 80100f0:	693b      	ldr	r3, [r7, #16]
 80100f2:	68db      	ldr	r3, [r3, #12]
 80100f4:	7af9      	ldrb	r1, [r7, #11]
 80100f6:	68f8      	ldr	r0, [r7, #12]
 80100f8:	f000 fab8 	bl	801066c <SCSI_CheckAddressRange>
 80100fc:	4603      	mov	r3, r0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	da02      	bge.n	8010108 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 8010102:	f04f 33ff 	mov.w	r3, #4294967295
 8010106:	e022      	b.n	801014e <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8010108:	697b      	ldr	r3, [r7, #20]
 801010a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801010e:	693b      	ldr	r3, [r7, #16]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	6939      	ldr	r1, [r7, #16]
 8010114:	8809      	ldrh	r1, [r1, #0]
 8010116:	fb01 f303 	mul.w	r3, r1, r3
 801011a:	429a      	cmp	r2, r3
 801011c:	d00a      	beq.n	8010134 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801011e:	697b      	ldr	r3, [r7, #20]
 8010120:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010124:	2320      	movs	r3, #32
 8010126:	2205      	movs	r2, #5
 8010128:	68f8      	ldr	r0, [r7, #12]
 801012a:	f7ff fde8 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 801012e:	f04f 33ff 	mov.w	r3, #4294967295
 8010132:	e00c      	b.n	801014e <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	2202      	movs	r2, #2
 8010138:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010140:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8010142:	7afb      	ldrb	r3, [r7, #11]
 8010144:	4619      	mov	r1, r3
 8010146:	68f8      	ldr	r0, [r7, #12]
 8010148:	f000 fac2 	bl	80106d0 <SCSI_ProcessRead>
 801014c:	4603      	mov	r3, r0
}
 801014e:	4618      	mov	r0, r3
 8010150:	3718      	adds	r7, #24
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}
	...

08010158 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b088      	sub	sp, #32
 801015c:	af00      	add	r7, sp, #0
 801015e:	60f8      	str	r0, [r7, #12]
 8010160:	460b      	mov	r3, r1
 8010162:	607a      	str	r2, [r7, #4]
 8010164:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	32b0      	adds	r2, #176	@ 0xb0
 8010170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010174:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8010176:	7afb      	ldrb	r3, [r7, #11]
 8010178:	3326      	adds	r3, #38	@ 0x26
 801017a:	011b      	lsls	r3, r3, #4
 801017c:	69fa      	ldr	r2, [r7, #28]
 801017e:	4413      	add	r3, r2
 8010180:	3304      	adds	r3, #4
 8010182:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8010184:	69fb      	ldr	r3, [r7, #28]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d102      	bne.n	8010190 <SCSI_Write10+0x38>
  {
    return -1;
 801018a:	f04f 33ff 	mov.w	r3, #4294967295
 801018e:	e0b4      	b.n	80102fa <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010190:	69fb      	ldr	r3, [r7, #28]
 8010192:	7a1b      	ldrb	r3, [r3, #8]
 8010194:	2b00      	cmp	r3, #0
 8010196:	f040 80aa 	bne.w	80102ee <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 801019a:	69fb      	ldr	r3, [r7, #28]
 801019c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d10a      	bne.n	80101ba <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80101a4:	69fb      	ldr	r3, [r7, #28]
 80101a6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80101aa:	2320      	movs	r3, #32
 80101ac:	2205      	movs	r2, #5
 80101ae:	68f8      	ldr	r0, [r7, #12]
 80101b0:	f7ff fda5 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 80101b4:	f04f 33ff 	mov.w	r3, #4294967295
 80101b8:	e09f      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 80101ba:	69fb      	ldr	r3, [r7, #28]
 80101bc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80101c0:	b25b      	sxtb	r3, r3
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	da0a      	bge.n	80101dc <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80101c6:	69fb      	ldr	r3, [r7, #28]
 80101c8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80101cc:	2320      	movs	r3, #32
 80101ce:	2205      	movs	r2, #5
 80101d0:	68f8      	ldr	r0, [r7, #12]
 80101d2:	f7ff fd94 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 80101d6:	f04f 33ff 	mov.w	r3, #4294967295
 80101da:	e08e      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80101e2:	68fa      	ldr	r2, [r7, #12]
 80101e4:	33b0      	adds	r3, #176	@ 0xb0
 80101e6:	009b      	lsls	r3, r3, #2
 80101e8:	4413      	add	r3, r2
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	689b      	ldr	r3, [r3, #8]
 80101ee:	7afa      	ldrb	r2, [r7, #11]
 80101f0:	4610      	mov	r0, r2
 80101f2:	4798      	blx	r3
 80101f4:	4603      	mov	r3, r0
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d008      	beq.n	801020c <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80101fa:	7af9      	ldrb	r1, [r7, #11]
 80101fc:	233a      	movs	r3, #58	@ 0x3a
 80101fe:	2202      	movs	r2, #2
 8010200:	68f8      	ldr	r0, [r7, #12]
 8010202:	f7ff fd7c 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010206:	f04f 33ff 	mov.w	r3, #4294967295
 801020a:	e076      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010212:	68fa      	ldr	r2, [r7, #12]
 8010214:	33b0      	adds	r3, #176	@ 0xb0
 8010216:	009b      	lsls	r3, r3, #2
 8010218:	4413      	add	r3, r2
 801021a:	685b      	ldr	r3, [r3, #4]
 801021c:	68db      	ldr	r3, [r3, #12]
 801021e:	7afa      	ldrb	r2, [r7, #11]
 8010220:	4610      	mov	r0, r2
 8010222:	4798      	blx	r3
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	d008      	beq.n	801023c <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 801022a:	7af9      	ldrb	r1, [r7, #11]
 801022c:	2327      	movs	r3, #39	@ 0x27
 801022e:	2202      	movs	r2, #2
 8010230:	68f8      	ldr	r0, [r7, #12]
 8010232:	f7ff fd64 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010236:	f04f 33ff 	mov.w	r3, #4294967295
 801023a:	e05e      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	3302      	adds	r3, #2
 8010240:	781b      	ldrb	r3, [r3, #0]
 8010242:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	3303      	adds	r3, #3
 8010248:	781b      	ldrb	r3, [r3, #0]
 801024a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801024c:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	3304      	adds	r3, #4
 8010252:	781b      	ldrb	r3, [r3, #0]
 8010254:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8010256:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8010258:	687a      	ldr	r2, [r7, #4]
 801025a:	3205      	adds	r2, #5
 801025c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 801025e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010260:	69bb      	ldr	r3, [r7, #24]
 8010262:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	3307      	adds	r3, #7
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 801026c:	687a      	ldr	r2, [r7, #4]
 801026e:	3208      	adds	r2, #8
 8010270:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8010272:	431a      	orrs	r2, r3
 8010274:	69bb      	ldr	r3, [r7, #24]
 8010276:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8010278:	69bb      	ldr	r3, [r7, #24]
 801027a:	689a      	ldr	r2, [r3, #8]
 801027c:	69bb      	ldr	r3, [r7, #24]
 801027e:	68db      	ldr	r3, [r3, #12]
 8010280:	7af9      	ldrb	r1, [r7, #11]
 8010282:	68f8      	ldr	r0, [r7, #12]
 8010284:	f000 f9f2 	bl	801066c <SCSI_CheckAddressRange>
 8010288:	4603      	mov	r3, r0
 801028a:	2b00      	cmp	r3, #0
 801028c:	da02      	bge.n	8010294 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 801028e:	f04f 33ff 	mov.w	r3, #4294967295
 8010292:	e032      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8010294:	69bb      	ldr	r3, [r7, #24]
 8010296:	68db      	ldr	r3, [r3, #12]
 8010298:	69ba      	ldr	r2, [r7, #24]
 801029a:	8812      	ldrh	r2, [r2, #0]
 801029c:	fb02 f303 	mul.w	r3, r2, r3
 80102a0:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 80102a2:	69fb      	ldr	r3, [r7, #28]
 80102a4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80102a8:	697a      	ldr	r2, [r7, #20]
 80102aa:	429a      	cmp	r2, r3
 80102ac:	d00a      	beq.n	80102c4 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80102b4:	2320      	movs	r3, #32
 80102b6:	2205      	movs	r2, #5
 80102b8:	68f8      	ldr	r0, [r7, #12]
 80102ba:	f7ff fd20 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 80102be:	f04f 33ff 	mov.w	r3, #4294967295
 80102c2:	e01a      	b.n	80102fa <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80102ca:	bf28      	it	cs
 80102cc:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80102d0:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80102d2:	69fb      	ldr	r3, [r7, #28]
 80102d4:	2201      	movs	r2, #1
 80102d6:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80102d8:	4b0a      	ldr	r3, [pc, #40]	@ (8010304 <SCSI_Write10+0x1ac>)
 80102da:	7819      	ldrb	r1, [r3, #0]
 80102dc:	69fb      	ldr	r3, [r7, #28]
 80102de:	f103 0210 	add.w	r2, r3, #16
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	68f8      	ldr	r0, [r7, #12]
 80102e6:	f008 fabd 	bl	8018864 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80102ea:	2300      	movs	r3, #0
 80102ec:	e005      	b.n	80102fa <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 80102ee:	7afb      	ldrb	r3, [r7, #11]
 80102f0:	4619      	mov	r1, r3
 80102f2:	68f8      	ldr	r0, [r7, #12]
 80102f4:	f000 fa6e 	bl	80107d4 <SCSI_ProcessWrite>
 80102f8:	4603      	mov	r3, r0
}
 80102fa:	4618      	mov	r0, r3
 80102fc:	3720      	adds	r7, #32
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}
 8010302:	bf00      	nop
 8010304:	200000a7 	.word	0x200000a7

08010308 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b088      	sub	sp, #32
 801030c:	af00      	add	r7, sp, #0
 801030e:	60f8      	str	r0, [r7, #12]
 8010310:	460b      	mov	r3, r1
 8010312:	607a      	str	r2, [r7, #4]
 8010314:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	32b0      	adds	r2, #176	@ 0xb0
 8010320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010324:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8010326:	7afb      	ldrb	r3, [r7, #11]
 8010328:	3326      	adds	r3, #38	@ 0x26
 801032a:	011b      	lsls	r3, r3, #4
 801032c:	69fa      	ldr	r2, [r7, #28]
 801032e:	4413      	add	r3, r2
 8010330:	3304      	adds	r3, #4
 8010332:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8010334:	69fb      	ldr	r3, [r7, #28]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d102      	bne.n	8010340 <SCSI_Write12+0x38>
  {
    return -1;
 801033a:	f04f 33ff 	mov.w	r3, #4294967295
 801033e:	e0c4      	b.n	80104ca <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010340:	69fb      	ldr	r3, [r7, #28]
 8010342:	7a1b      	ldrb	r3, [r3, #8]
 8010344:	2b00      	cmp	r3, #0
 8010346:	f040 80ba 	bne.w	80104be <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 801034a:	69fb      	ldr	r3, [r7, #28]
 801034c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010350:	2b00      	cmp	r3, #0
 8010352:	d10a      	bne.n	801036a <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010354:	69fb      	ldr	r3, [r7, #28]
 8010356:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801035a:	2320      	movs	r3, #32
 801035c:	2205      	movs	r2, #5
 801035e:	68f8      	ldr	r0, [r7, #12]
 8010360:	f7ff fccd 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010364:	f04f 33ff 	mov.w	r3, #4294967295
 8010368:	e0af      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 801036a:	69fb      	ldr	r3, [r7, #28]
 801036c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010370:	b25b      	sxtb	r3, r3
 8010372:	2b00      	cmp	r3, #0
 8010374:	da0a      	bge.n	801038c <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010376:	69fb      	ldr	r3, [r7, #28]
 8010378:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801037c:	2320      	movs	r3, #32
 801037e:	2205      	movs	r2, #5
 8010380:	68f8      	ldr	r0, [r7, #12]
 8010382:	f7ff fcbc 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 8010386:	f04f 33ff 	mov.w	r3, #4294967295
 801038a:	e09e      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010392:	68fa      	ldr	r2, [r7, #12]
 8010394:	33b0      	adds	r3, #176	@ 0xb0
 8010396:	009b      	lsls	r3, r3, #2
 8010398:	4413      	add	r3, r2
 801039a:	685b      	ldr	r3, [r3, #4]
 801039c:	689b      	ldr	r3, [r3, #8]
 801039e:	7afa      	ldrb	r2, [r7, #11]
 80103a0:	4610      	mov	r0, r2
 80103a2:	4798      	blx	r3
 80103a4:	4603      	mov	r3, r0
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d00b      	beq.n	80103c2 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80103aa:	7af9      	ldrb	r1, [r7, #11]
 80103ac:	233a      	movs	r3, #58	@ 0x3a
 80103ae:	2202      	movs	r2, #2
 80103b0:	68f8      	ldr	r0, [r7, #12]
 80103b2:	f7ff fca4 	bl	800fcfe <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80103b6:	69fb      	ldr	r3, [r7, #28]
 80103b8:	2205      	movs	r2, #5
 80103ba:	721a      	strb	r2, [r3, #8]
      return -1;
 80103bc:	f04f 33ff 	mov.w	r3, #4294967295
 80103c0:	e083      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80103c8:	68fa      	ldr	r2, [r7, #12]
 80103ca:	33b0      	adds	r3, #176	@ 0xb0
 80103cc:	009b      	lsls	r3, r3, #2
 80103ce:	4413      	add	r3, r2
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	68db      	ldr	r3, [r3, #12]
 80103d4:	7afa      	ldrb	r2, [r7, #11]
 80103d6:	4610      	mov	r0, r2
 80103d8:	4798      	blx	r3
 80103da:	4603      	mov	r3, r0
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d00b      	beq.n	80103f8 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80103e0:	7af9      	ldrb	r1, [r7, #11]
 80103e2:	2327      	movs	r3, #39	@ 0x27
 80103e4:	2202      	movs	r2, #2
 80103e6:	68f8      	ldr	r0, [r7, #12]
 80103e8:	f7ff fc89 	bl	800fcfe <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80103ec:	69fb      	ldr	r3, [r7, #28]
 80103ee:	2205      	movs	r2, #5
 80103f0:	721a      	strb	r2, [r3, #8]
      return -1;
 80103f2:	f04f 33ff 	mov.w	r3, #4294967295
 80103f6:	e068      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	3302      	adds	r3, #2
 80103fc:	781b      	ldrb	r3, [r3, #0]
 80103fe:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	3303      	adds	r3, #3
 8010404:	781b      	ldrb	r3, [r3, #0]
 8010406:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010408:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	3304      	adds	r3, #4
 801040e:	781b      	ldrb	r3, [r3, #0]
 8010410:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8010412:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8010414:	687a      	ldr	r2, [r7, #4]
 8010416:	3205      	adds	r2, #5
 8010418:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 801041a:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	3306      	adds	r3, #6
 8010424:	781b      	ldrb	r3, [r3, #0]
 8010426:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	3307      	adds	r3, #7
 801042c:	781b      	ldrb	r3, [r3, #0]
 801042e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010430:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	3308      	adds	r3, #8
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 801043a:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 801043c:	687a      	ldr	r2, [r7, #4]
 801043e:	3209      	adds	r2, #9
 8010440:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8010442:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010444:	69bb      	ldr	r3, [r7, #24]
 8010446:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8010448:	69bb      	ldr	r3, [r7, #24]
 801044a:	689a      	ldr	r2, [r3, #8]
 801044c:	69bb      	ldr	r3, [r7, #24]
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	7af9      	ldrb	r1, [r7, #11]
 8010452:	68f8      	ldr	r0, [r7, #12]
 8010454:	f000 f90a 	bl	801066c <SCSI_CheckAddressRange>
 8010458:	4603      	mov	r3, r0
 801045a:	2b00      	cmp	r3, #0
 801045c:	da02      	bge.n	8010464 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 801045e:	f04f 33ff 	mov.w	r3, #4294967295
 8010462:	e032      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8010464:	69bb      	ldr	r3, [r7, #24]
 8010466:	68db      	ldr	r3, [r3, #12]
 8010468:	69ba      	ldr	r2, [r7, #24]
 801046a:	8812      	ldrh	r2, [r2, #0]
 801046c:	fb02 f303 	mul.w	r3, r2, r3
 8010470:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010472:	69fb      	ldr	r3, [r7, #28]
 8010474:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010478:	697a      	ldr	r2, [r7, #20]
 801047a:	429a      	cmp	r2, r3
 801047c:	d00a      	beq.n	8010494 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010484:	2320      	movs	r3, #32
 8010486:	2205      	movs	r2, #5
 8010488:	68f8      	ldr	r0, [r7, #12]
 801048a:	f7ff fc38 	bl	800fcfe <SCSI_SenseCode>
      return -1;
 801048e:	f04f 33ff 	mov.w	r3, #4294967295
 8010492:	e01a      	b.n	80104ca <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801049a:	bf28      	it	cs
 801049c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80104a0:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80104a2:	69fb      	ldr	r3, [r7, #28]
 80104a4:	2201      	movs	r2, #1
 80104a6:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80104a8:	4b0a      	ldr	r3, [pc, #40]	@ (80104d4 <SCSI_Write12+0x1cc>)
 80104aa:	7819      	ldrb	r1, [r3, #0]
 80104ac:	69fb      	ldr	r3, [r7, #28]
 80104ae:	f103 0210 	add.w	r2, r3, #16
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	68f8      	ldr	r0, [r7, #12]
 80104b6:	f008 f9d5 	bl	8018864 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80104ba:	2300      	movs	r3, #0
 80104bc:	e005      	b.n	80104ca <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 80104be:	7afb      	ldrb	r3, [r7, #11]
 80104c0:	4619      	mov	r1, r3
 80104c2:	68f8      	ldr	r0, [r7, #12]
 80104c4:	f000 f986 	bl	80107d4 <SCSI_ProcessWrite>
 80104c8:	4603      	mov	r3, r0
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	3720      	adds	r7, #32
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}
 80104d2:	bf00      	nop
 80104d4:	200000a7 	.word	0x200000a7

080104d8 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b086      	sub	sp, #24
 80104dc:	af00      	add	r7, sp, #0
 80104de:	60f8      	str	r0, [r7, #12]
 80104e0:	460b      	mov	r3, r1
 80104e2:	607a      	str	r2, [r7, #4]
 80104e4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	32b0      	adds	r2, #176	@ 0xb0
 80104f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104f4:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80104f6:	7afb      	ldrb	r3, [r7, #11]
 80104f8:	3326      	adds	r3, #38	@ 0x26
 80104fa:	011b      	lsls	r3, r3, #4
 80104fc:	697a      	ldr	r2, [r7, #20]
 80104fe:	4413      	add	r3, r2
 8010500:	3304      	adds	r3, #4
 8010502:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	2b00      	cmp	r3, #0
 8010508:	d102      	bne.n	8010510 <SCSI_Verify10+0x38>
  {
    return -1;
 801050a:	f04f 33ff 	mov.w	r3, #4294967295
 801050e:	e021      	b.n	8010554 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	3301      	adds	r3, #1
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	f003 0302 	and.w	r3, r3, #2
 801051a:	2b00      	cmp	r3, #0
 801051c:	d008      	beq.n	8010530 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 801051e:	7af9      	ldrb	r1, [r7, #11]
 8010520:	2324      	movs	r3, #36	@ 0x24
 8010522:	2205      	movs	r2, #5
 8010524:	68f8      	ldr	r0, [r7, #12]
 8010526:	f7ff fbea 	bl	800fcfe <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 801052a:	f04f 33ff 	mov.w	r3, #4294967295
 801052e:	e011      	b.n	8010554 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8010530:	693b      	ldr	r3, [r7, #16]
 8010532:	689a      	ldr	r2, [r3, #8]
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	68db      	ldr	r3, [r3, #12]
 8010538:	7af9      	ldrb	r1, [r7, #11]
 801053a:	68f8      	ldr	r0, [r7, #12]
 801053c:	f000 f896 	bl	801066c <SCSI_CheckAddressRange>
 8010540:	4603      	mov	r3, r0
 8010542:	2b00      	cmp	r3, #0
 8010544:	da02      	bge.n	801054c <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 8010546:	f04f 33ff 	mov.w	r3, #4294967295
 801054a:	e003      	b.n	8010554 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	2200      	movs	r2, #0
 8010550:	60da      	str	r2, [r3, #12]

  return 0;
 8010552:	2300      	movs	r3, #0
}
 8010554:	4618      	mov	r0, r3
 8010556:	3718      	adds	r7, #24
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}

0801055c <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b088      	sub	sp, #32
 8010560:	af00      	add	r7, sp, #0
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	460b      	mov	r3, r1
 8010566:	607a      	str	r2, [r7, #4]
 8010568:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	32b0      	adds	r2, #176	@ 0xb0
 8010574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010578:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 801057a:	69bb      	ldr	r3, [r7, #24]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d102      	bne.n	8010586 <SCSI_ReportLuns+0x2a>
  {
    return -1;
 8010580:	f04f 33ff 	mov.w	r3, #4294967295
 8010584:	e038      	b.n	80105f8 <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 8010586:	2218      	movs	r2, #24
 8010588:	2100      	movs	r1, #0
 801058a:	481d      	ldr	r0, [pc, #116]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 801058c:	f009 fabd 	bl	8019b0a <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8010590:	69bb      	ldr	r3, [r7, #24]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	3301      	adds	r3, #1
 8010596:	00db      	lsls	r3, r3, #3
 8010598:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 801059a:	697b      	ldr	r3, [r7, #20]
 801059c:	0e1b      	lsrs	r3, r3, #24
 801059e:	b2da      	uxtb	r2, r3
 80105a0:	4b17      	ldr	r3, [pc, #92]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105a2:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	0c1b      	lsrs	r3, r3, #16
 80105a8:	b2da      	uxtb	r2, r3
 80105aa:	4b15      	ldr	r3, [pc, #84]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105ac:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80105ae:	697b      	ldr	r3, [r7, #20]
 80105b0:	0a1b      	lsrs	r3, r3, #8
 80105b2:	b2da      	uxtb	r2, r3
 80105b4:	4b12      	ldr	r3, [pc, #72]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105b6:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	b2da      	uxtb	r2, r3
 80105bc:	4b10      	ldr	r3, [pc, #64]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105be:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80105c0:	2300      	movs	r3, #0
 80105c2:	77fb      	strb	r3, [r7, #31]
 80105c4:	e008      	b.n	80105d8 <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 80105c6:	7ffb      	ldrb	r3, [r7, #31]
 80105c8:	00db      	lsls	r3, r3, #3
 80105ca:	3309      	adds	r3, #9
 80105cc:	490c      	ldr	r1, [pc, #48]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105ce:	7ffa      	ldrb	r2, [r7, #31]
 80105d0:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80105d2:	7ffb      	ldrb	r3, [r7, #31]
 80105d4:	3301      	adds	r3, #1
 80105d6:	77fb      	strb	r3, [r7, #31]
 80105d8:	7ffa      	ldrb	r2, [r7, #31]
 80105da:	69bb      	ldr	r3, [r7, #24]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	429a      	cmp	r2, r3
 80105e0:	d9f1      	bls.n	80105c6 <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	3308      	adds	r3, #8
 80105e6:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	b29b      	uxth	r3, r3
 80105ec:	461a      	mov	r2, r3
 80105ee:	4904      	ldr	r1, [pc, #16]	@ (8010600 <SCSI_ReportLuns+0xa4>)
 80105f0:	69b8      	ldr	r0, [r7, #24]
 80105f2:	f000 f97f 	bl	80108f4 <SCSI_UpdateBotData>

  return 0;
 80105f6:	2300      	movs	r3, #0
}
 80105f8:	4618      	mov	r0, r3
 80105fa:	3720      	adds	r7, #32
 80105fc:	46bd      	mov	sp, r7
 80105fe:	bd80      	pop	{r7, pc}
 8010600:	20010a9c 	.word	0x20010a9c

08010604 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b086      	sub	sp, #24
 8010608:	af00      	add	r7, sp, #0
 801060a:	60f8      	str	r0, [r7, #12]
 801060c:	460b      	mov	r3, r1
 801060e:	607a      	str	r2, [r7, #4]
 8010610:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	32b0      	adds	r2, #176	@ 0xb0
 801061c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010620:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	3303      	adds	r3, #3
 8010626:	781b      	ldrb	r3, [r3, #0]
 8010628:	b21b      	sxth	r3, r3
 801062a:	021b      	lsls	r3, r3, #8
 801062c:	b21a      	sxth	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	3304      	adds	r3, #4
 8010632:	781b      	ldrb	r3, [r3, #0]
 8010634:	b21b      	sxth	r3, r3
 8010636:	4313      	orrs	r3, r2
 8010638:	b21b      	sxth	r3, r3
 801063a:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 801063c:	8afb      	ldrh	r3, [r7, #22]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d101      	bne.n	8010646 <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 8010642:	2300      	movs	r3, #0
 8010644:	e00b      	b.n	801065e <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8010646:	8afb      	ldrh	r3, [r7, #22]
 8010648:	2b08      	cmp	r3, #8
 801064a:	d901      	bls.n	8010650 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 801064c:	2308      	movs	r3, #8
 801064e:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8010650:	8afb      	ldrh	r3, [r7, #22]
 8010652:	461a      	mov	r2, r3
 8010654:	4904      	ldr	r1, [pc, #16]	@ (8010668 <SCSI_ReceiveDiagnosticResults+0x64>)
 8010656:	6938      	ldr	r0, [r7, #16]
 8010658:	f000 f94c 	bl	80108f4 <SCSI_UpdateBotData>

  return 0;
 801065c:	2300      	movs	r3, #0
}
 801065e:	4618      	mov	r0, r3
 8010660:	3718      	adds	r7, #24
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}
 8010666:	bf00      	nop
 8010668:	20010a94 	.word	0x20010a94

0801066c <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b086      	sub	sp, #24
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	607a      	str	r2, [r7, #4]
 8010676:	603b      	str	r3, [r7, #0]
 8010678:	460b      	mov	r3, r1
 801067a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	32b0      	adds	r2, #176	@ 0xb0
 8010686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801068a:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801068c:	7afb      	ldrb	r3, [r7, #11]
 801068e:	3326      	adds	r3, #38	@ 0x26
 8010690:	011b      	lsls	r3, r3, #4
 8010692:	697a      	ldr	r2, [r7, #20]
 8010694:	4413      	add	r3, r2
 8010696:	3304      	adds	r3, #4
 8010698:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 801069a:	697b      	ldr	r3, [r7, #20]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d102      	bne.n	80106a6 <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 80106a0:	f04f 33ff 	mov.w	r3, #4294967295
 80106a4:	e010      	b.n	80106c8 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 80106a6:	687a      	ldr	r2, [r7, #4]
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	441a      	add	r2, r3
 80106ac:	693b      	ldr	r3, [r7, #16]
 80106ae:	685b      	ldr	r3, [r3, #4]
 80106b0:	429a      	cmp	r2, r3
 80106b2:	d908      	bls.n	80106c6 <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 80106b4:	7af9      	ldrb	r1, [r7, #11]
 80106b6:	2321      	movs	r3, #33	@ 0x21
 80106b8:	2205      	movs	r2, #5
 80106ba:	68f8      	ldr	r0, [r7, #12]
 80106bc:	f7ff fb1f 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 80106c0:	f04f 33ff 	mov.w	r3, #4294967295
 80106c4:	e000      	b.n	80106c8 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 80106c6:	2300      	movs	r3, #0
}
 80106c8:	4618      	mov	r0, r3
 80106ca:	3718      	adds	r7, #24
 80106cc:	46bd      	mov	sp, r7
 80106ce:	bd80      	pop	{r7, pc}

080106d0 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80106d0:	b590      	push	{r4, r7, lr}
 80106d2:	b087      	sub	sp, #28
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
 80106d8:	460b      	mov	r3, r1
 80106da:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	32b0      	adds	r2, #176	@ 0xb0
 80106e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106ea:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80106ec:	78fb      	ldrb	r3, [r7, #3]
 80106ee:	3326      	adds	r3, #38	@ 0x26
 80106f0:	011b      	lsls	r3, r3, #4
 80106f2:	697a      	ldr	r2, [r7, #20]
 80106f4:	4413      	add	r3, r2
 80106f6:	3304      	adds	r3, #4
 80106f8:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d102      	bne.n	8010706 <SCSI_ProcessRead+0x36>
  {
    return -1;
 8010700:	f04f 33ff 	mov.w	r3, #4294967295
 8010704:	e05f      	b.n	80107c6 <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	68db      	ldr	r3, [r3, #12]
 801070a:	693a      	ldr	r2, [r7, #16]
 801070c:	8812      	ldrh	r2, [r2, #0]
 801070e:	fb02 f303 	mul.w	r3, r2, r3
 8010712:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801071a:	bf28      	it	cs
 801071c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010720:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010728:	687a      	ldr	r2, [r7, #4]
 801072a:	33b0      	adds	r3, #176	@ 0xb0
 801072c:	009b      	lsls	r3, r3, #2
 801072e:	4413      	add	r3, r2
 8010730:	685b      	ldr	r3, [r3, #4]
 8010732:	691c      	ldr	r4, [r3, #16]
 8010734:	697b      	ldr	r3, [r7, #20]
 8010736:	f103 0110 	add.w	r1, r3, #16
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 801073e:	693b      	ldr	r3, [r7, #16]
 8010740:	881b      	ldrh	r3, [r3, #0]
 8010742:	4618      	mov	r0, r3
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 801074a:	b29b      	uxth	r3, r3
 801074c:	78f8      	ldrb	r0, [r7, #3]
 801074e:	47a0      	blx	r4
 8010750:	4603      	mov	r3, r0
 8010752:	2b00      	cmp	r3, #0
 8010754:	da08      	bge.n	8010768 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8010756:	78f9      	ldrb	r1, [r7, #3]
 8010758:	2311      	movs	r3, #17
 801075a:	2204      	movs	r2, #4
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f7ff face 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 8010762:	f04f 33ff 	mov.w	r3, #4294967295
 8010766:	e02e      	b.n	80107c6 <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8010768:	4b19      	ldr	r3, [pc, #100]	@ (80107d0 <SCSI_ProcessRead+0x100>)
 801076a:	7819      	ldrb	r1, [r3, #0]
 801076c:	697b      	ldr	r3, [r7, #20]
 801076e:	f103 0210 	add.w	r2, r3, #16
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	6878      	ldr	r0, [r7, #4]
 8010776:	f008 f854 	bl	8018822 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 801077a:	693b      	ldr	r3, [r7, #16]
 801077c:	689a      	ldr	r2, [r3, #8]
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	881b      	ldrh	r3, [r3, #0]
 8010782:	4619      	mov	r1, r3
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	fbb3 f3f1 	udiv	r3, r3, r1
 801078a:	441a      	add	r2, r3
 801078c:	693b      	ldr	r3, [r7, #16]
 801078e:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	68da      	ldr	r2, [r3, #12]
 8010794:	693b      	ldr	r3, [r7, #16]
 8010796:	881b      	ldrh	r3, [r3, #0]
 8010798:	4619      	mov	r1, r3
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	fbb3 f3f1 	udiv	r3, r3, r1
 80107a0:	1ad2      	subs	r2, r2, r3
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 80107a6:	697b      	ldr	r3, [r7, #20]
 80107a8:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	1ad2      	subs	r2, r2, r3
 80107b0:	697b      	ldr	r3, [r7, #20]
 80107b2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	68db      	ldr	r3, [r3, #12]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d102      	bne.n	80107c4 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80107be:	697b      	ldr	r3, [r7, #20]
 80107c0:	2203      	movs	r2, #3
 80107c2:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 80107c4:	2300      	movs	r3, #0
}
 80107c6:	4618      	mov	r0, r3
 80107c8:	371c      	adds	r7, #28
 80107ca:	46bd      	mov	sp, r7
 80107cc:	bd90      	pop	{r4, r7, pc}
 80107ce:	bf00      	nop
 80107d0:	200000a6 	.word	0x200000a6

080107d4 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80107d4:	b590      	push	{r4, r7, lr}
 80107d6:	b087      	sub	sp, #28
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
 80107dc:	460b      	mov	r3, r1
 80107de:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	32b0      	adds	r2, #176	@ 0xb0
 80107ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107ee:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80107f0:	78fb      	ldrb	r3, [r7, #3]
 80107f2:	3326      	adds	r3, #38	@ 0x26
 80107f4:	011b      	lsls	r3, r3, #4
 80107f6:	697a      	ldr	r2, [r7, #20]
 80107f8:	4413      	add	r3, r2
 80107fa:	3304      	adds	r3, #4
 80107fc:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d102      	bne.n	801080a <SCSI_ProcessWrite+0x36>
  {
    return -1;
 8010804:	f04f 33ff 	mov.w	r3, #4294967295
 8010808:	e06d      	b.n	80108e6 <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 801080a:	693b      	ldr	r3, [r7, #16]
 801080c:	68db      	ldr	r3, [r3, #12]
 801080e:	693a      	ldr	r2, [r7, #16]
 8010810:	8812      	ldrh	r2, [r2, #0]
 8010812:	fb02 f303 	mul.w	r3, r2, r3
 8010816:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801081e:	bf28      	it	cs
 8010820:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010824:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801082c:	687a      	ldr	r2, [r7, #4]
 801082e:	33b0      	adds	r3, #176	@ 0xb0
 8010830:	009b      	lsls	r3, r3, #2
 8010832:	4413      	add	r3, r2
 8010834:	685b      	ldr	r3, [r3, #4]
 8010836:	695c      	ldr	r4, [r3, #20]
 8010838:	697b      	ldr	r3, [r7, #20]
 801083a:	f103 0110 	add.w	r1, r3, #16
 801083e:	693b      	ldr	r3, [r7, #16]
 8010840:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	881b      	ldrh	r3, [r3, #0]
 8010846:	4618      	mov	r0, r3
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 801084e:	b29b      	uxth	r3, r3
 8010850:	78f8      	ldrb	r0, [r7, #3]
 8010852:	47a0      	blx	r4
 8010854:	4603      	mov	r3, r0
 8010856:	2b00      	cmp	r3, #0
 8010858:	da08      	bge.n	801086c <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 801085a:	78f9      	ldrb	r1, [r7, #3]
 801085c:	2303      	movs	r3, #3
 801085e:	2204      	movs	r2, #4
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f7ff fa4c 	bl	800fcfe <SCSI_SenseCode>
    return -1;
 8010866:	f04f 33ff 	mov.w	r3, #4294967295
 801086a:	e03c      	b.n	80108e6 <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 801086c:	693b      	ldr	r3, [r7, #16]
 801086e:	689a      	ldr	r2, [r3, #8]
 8010870:	693b      	ldr	r3, [r7, #16]
 8010872:	881b      	ldrh	r3, [r3, #0]
 8010874:	4619      	mov	r1, r3
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	fbb3 f3f1 	udiv	r3, r3, r1
 801087c:	441a      	add	r2, r3
 801087e:	693b      	ldr	r3, [r7, #16]
 8010880:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8010882:	693b      	ldr	r3, [r7, #16]
 8010884:	68da      	ldr	r2, [r3, #12]
 8010886:	693b      	ldr	r3, [r7, #16]
 8010888:	881b      	ldrh	r3, [r3, #0]
 801088a:	4619      	mov	r1, r3
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	fbb3 f3f1 	udiv	r3, r3, r1
 8010892:	1ad2      	subs	r2, r2, r3
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8010898:	697b      	ldr	r3, [r7, #20]
 801089a:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	1ad2      	subs	r2, r2, r3
 80108a2:	697b      	ldr	r3, [r7, #20]
 80108a4:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80108a8:	693b      	ldr	r3, [r7, #16]
 80108aa:	68db      	ldr	r3, [r3, #12]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d104      	bne.n	80108ba <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80108b0:	2100      	movs	r1, #0
 80108b2:	6878      	ldr	r0, [r7, #4]
 80108b4:	f7fe fc26 	bl	800f104 <MSC_BOT_SendCSW>
 80108b8:	e014      	b.n	80108e4 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80108ba:	693b      	ldr	r3, [r7, #16]
 80108bc:	68db      	ldr	r3, [r3, #12]
 80108be:	693a      	ldr	r2, [r7, #16]
 80108c0:	8812      	ldrh	r2, [r2, #0]
 80108c2:	fb02 f303 	mul.w	r3, r2, r3
 80108c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80108ca:	bf28      	it	cs
 80108cc:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80108d0:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80108d2:	4b07      	ldr	r3, [pc, #28]	@ (80108f0 <SCSI_ProcessWrite+0x11c>)
 80108d4:	7819      	ldrb	r1, [r3, #0]
 80108d6:	697b      	ldr	r3, [r7, #20]
 80108d8:	f103 0210 	add.w	r2, r3, #16
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	6878      	ldr	r0, [r7, #4]
 80108e0:	f007 ffc0 	bl	8018864 <USBD_LL_PrepareReceive>
  }

  return 0;
 80108e4:	2300      	movs	r3, #0
}
 80108e6:	4618      	mov	r0, r3
 80108e8:	371c      	adds	r7, #28
 80108ea:	46bd      	mov	sp, r7
 80108ec:	bd90      	pop	{r4, r7, pc}
 80108ee:	bf00      	nop
 80108f0:	200000a7 	.word	0x200000a7

080108f4 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 80108f4:	b480      	push	{r7}
 80108f6:	b087      	sub	sp, #28
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	60f8      	str	r0, [r7, #12]
 80108fc:	60b9      	str	r1, [r7, #8]
 80108fe:	4613      	mov	r3, r2
 8010900:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8010902:	88fb      	ldrh	r3, [r7, #6]
 8010904:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d102      	bne.n	8010912 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 801090c:	f04f 33ff 	mov.w	r3, #4294967295
 8010910:	e013      	b.n	801093a <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8010912:	8afa      	ldrh	r2, [r7, #22]
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8010918:	e00b      	b.n	8010932 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 801091a:	8afb      	ldrh	r3, [r7, #22]
 801091c:	3b01      	subs	r3, #1
 801091e:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8010920:	8afb      	ldrh	r3, [r7, #22]
 8010922:	68ba      	ldr	r2, [r7, #8]
 8010924:	441a      	add	r2, r3
 8010926:	8afb      	ldrh	r3, [r7, #22]
 8010928:	7811      	ldrb	r1, [r2, #0]
 801092a:	68fa      	ldr	r2, [r7, #12]
 801092c:	4413      	add	r3, r2
 801092e:	460a      	mov	r2, r1
 8010930:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8010932:	8afb      	ldrh	r3, [r7, #22]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d1f0      	bne.n	801091a <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8010938:	2300      	movs	r3, #0
}
 801093a:	4618      	mov	r0, r3
 801093c:	371c      	adds	r7, #28
 801093e:	46bd      	mov	sp, r7
 8010940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010944:	4770      	bx	lr

08010946 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010946:	b580      	push	{r7, lr}
 8010948:	b086      	sub	sp, #24
 801094a:	af00      	add	r7, sp, #0
 801094c:	60f8      	str	r0, [r7, #12]
 801094e:	60b9      	str	r1, [r7, #8]
 8010950:	4613      	mov	r3, r2
 8010952:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d101      	bne.n	801095e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801095a:	2303      	movs	r3, #3
 801095c:	e01f      	b.n	801099e <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	2200      	movs	r2, #0
 8010962:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	2200      	movs	r2, #0
 801096a:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	2200      	movs	r2, #0
 8010972:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010976:	68bb      	ldr	r3, [r7, #8]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d003      	beq.n	8010984 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	68ba      	ldr	r2, [r7, #8]
 8010980:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	2201      	movs	r2, #1
 8010988:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	79fa      	ldrb	r2, [r7, #7]
 8010990:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010992:	68f8      	ldr	r0, [r7, #12]
 8010994:	f007 fdca 	bl	801852c <USBD_LL_Init>
 8010998:	4603      	mov	r3, r0
 801099a:	75fb      	strb	r3, [r7, #23]

  return ret;
 801099c:	7dfb      	ldrb	r3, [r7, #23]
}
 801099e:	4618      	mov	r0, r3
 80109a0:	3718      	adds	r7, #24
 80109a2:	46bd      	mov	sp, r7
 80109a4:	bd80      	pop	{r7, pc}

080109a6 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80109a6:	b580      	push	{r7, lr}
 80109a8:	b084      	sub	sp, #16
 80109aa:	af00      	add	r7, sp, #0
 80109ac:	6078      	str	r0, [r7, #4]
 80109ae:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80109b0:	2300      	movs	r3, #0
 80109b2:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d101      	bne.n	80109be <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80109ba:	2303      	movs	r3, #3
 80109bc:	e025      	b.n	8010a0a <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	683a      	ldr	r2, [r7, #0]
 80109c2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	32ae      	adds	r2, #174	@ 0xae
 80109d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d00f      	beq.n	80109fa <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	32ae      	adds	r2, #174	@ 0xae
 80109e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109ea:	f107 020e 	add.w	r2, r7, #14
 80109ee:	4610      	mov	r0, r2
 80109f0:	4798      	blx	r3
 80109f2:	4602      	mov	r2, r0
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a00:	1c5a      	adds	r2, r3, #1
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010a08:	2300      	movs	r3, #0
}
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	3710      	adds	r7, #16
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	bd80      	pop	{r7, pc}

08010a12 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010a12:	b580      	push	{r7, lr}
 8010a14:	b082      	sub	sp, #8
 8010a16:	af00      	add	r7, sp, #0
 8010a18:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010a1a:	6878      	ldr	r0, [r7, #4]
 8010a1c:	f007 fdde 	bl	80185dc <USBD_LL_Start>
 8010a20:	4603      	mov	r3, r0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	3708      	adds	r7, #8
 8010a26:	46bd      	mov	sp, r7
 8010a28:	bd80      	pop	{r7, pc}

08010a2a <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 8010a2a:	b580      	push	{r7, lr}
 8010a2c:	b082      	sub	sp, #8
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f007 fded 	bl	8018612 <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d009      	beq.n	8010a56 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a48:	685b      	ldr	r3, [r3, #4]
 8010a4a:	687a      	ldr	r2, [r7, #4]
 8010a4c:	6852      	ldr	r2, [r2, #4]
 8010a4e:	b2d2      	uxtb	r2, r2
 8010a50:	4611      	mov	r1, r2
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 8010a56:	2300      	movs	r3, #0
}
 8010a58:	4618      	mov	r0, r3
 8010a5a:	3708      	adds	r7, #8
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b083      	sub	sp, #12
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010a68:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	370c      	adds	r7, #12
 8010a6e:	46bd      	mov	sp, r7
 8010a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a74:	4770      	bx	lr

08010a76 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010a76:	b580      	push	{r7, lr}
 8010a78:	b084      	sub	sp, #16
 8010a7a:	af00      	add	r7, sp, #0
 8010a7c:	6078      	str	r0, [r7, #4]
 8010a7e:	460b      	mov	r3, r1
 8010a80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a82:	2300      	movs	r3, #0
 8010a84:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d009      	beq.n	8010aa4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	78fa      	ldrb	r2, [r7, #3]
 8010a9a:	4611      	mov	r1, r2
 8010a9c:	6878      	ldr	r0, [r7, #4]
 8010a9e:	4798      	blx	r3
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	3710      	adds	r7, #16
 8010aaa:	46bd      	mov	sp, r7
 8010aac:	bd80      	pop	{r7, pc}

08010aae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010aae:	b580      	push	{r7, lr}
 8010ab0:	b084      	sub	sp, #16
 8010ab2:	af00      	add	r7, sp, #0
 8010ab4:	6078      	str	r0, [r7, #4]
 8010ab6:	460b      	mov	r3, r1
 8010ab8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010aba:	2300      	movs	r3, #0
 8010abc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ac4:	685b      	ldr	r3, [r3, #4]
 8010ac6:	78fa      	ldrb	r2, [r7, #3]
 8010ac8:	4611      	mov	r1, r2
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	4798      	blx	r3
 8010ace:	4603      	mov	r3, r0
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d001      	beq.n	8010ad8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8010ad4:	2303      	movs	r3, #3
 8010ad6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3710      	adds	r7, #16
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}

08010ae2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010ae2:	b580      	push	{r7, lr}
 8010ae4:	b084      	sub	sp, #16
 8010ae6:	af00      	add	r7, sp, #0
 8010ae8:	6078      	str	r0, [r7, #4]
 8010aea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010af2:	6839      	ldr	r1, [r7, #0]
 8010af4:	4618      	mov	r0, r3
 8010af6:	f001 f8ba 	bl	8011c6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	2201      	movs	r2, #1
 8010afe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010b08:	461a      	mov	r2, r3
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010b16:	f003 031f 	and.w	r3, r3, #31
 8010b1a:	2b02      	cmp	r3, #2
 8010b1c:	d01a      	beq.n	8010b54 <USBD_LL_SetupStage+0x72>
 8010b1e:	2b02      	cmp	r3, #2
 8010b20:	d822      	bhi.n	8010b68 <USBD_LL_SetupStage+0x86>
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d002      	beq.n	8010b2c <USBD_LL_SetupStage+0x4a>
 8010b26:	2b01      	cmp	r3, #1
 8010b28:	d00a      	beq.n	8010b40 <USBD_LL_SetupStage+0x5e>
 8010b2a:	e01d      	b.n	8010b68 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010b32:	4619      	mov	r1, r3
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f000 fae5 	bl	8011104 <USBD_StdDevReq>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	73fb      	strb	r3, [r7, #15]
      break;
 8010b3e:	e020      	b.n	8010b82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010b46:	4619      	mov	r1, r3
 8010b48:	6878      	ldr	r0, [r7, #4]
 8010b4a:	f000 fb4d 	bl	80111e8 <USBD_StdItfReq>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	73fb      	strb	r3, [r7, #15]
      break;
 8010b52:	e016      	b.n	8010b82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010b5a:	4619      	mov	r1, r3
 8010b5c:	6878      	ldr	r0, [r7, #4]
 8010b5e:	f000 fbaf 	bl	80112c0 <USBD_StdEPReq>
 8010b62:	4603      	mov	r3, r0
 8010b64:	73fb      	strb	r3, [r7, #15]
      break;
 8010b66:	e00c      	b.n	8010b82 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010b6e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010b72:	b2db      	uxtb	r3, r3
 8010b74:	4619      	mov	r1, r3
 8010b76:	6878      	ldr	r0, [r7, #4]
 8010b78:	f007 fdca 	bl	8018710 <USBD_LL_StallEP>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8010b80:	bf00      	nop
  }

  return ret;
 8010b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3710      	adds	r7, #16
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}

08010b8c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b086      	sub	sp, #24
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	60f8      	str	r0, [r7, #12]
 8010b94:	460b      	mov	r3, r1
 8010b96:	607a      	str	r2, [r7, #4]
 8010b98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8010b9e:	7afb      	ldrb	r3, [r7, #11]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d177      	bne.n	8010c94 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010baa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010bb2:	2b03      	cmp	r3, #3
 8010bb4:	f040 80a1 	bne.w	8010cfa <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8010bb8:	693b      	ldr	r3, [r7, #16]
 8010bba:	685b      	ldr	r3, [r3, #4]
 8010bbc:	693a      	ldr	r2, [r7, #16]
 8010bbe:	8992      	ldrh	r2, [r2, #12]
 8010bc0:	4293      	cmp	r3, r2
 8010bc2:	d91c      	bls.n	8010bfe <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8010bc4:	693b      	ldr	r3, [r7, #16]
 8010bc6:	685b      	ldr	r3, [r3, #4]
 8010bc8:	693a      	ldr	r2, [r7, #16]
 8010bca:	8992      	ldrh	r2, [r2, #12]
 8010bcc:	1a9a      	subs	r2, r3, r2
 8010bce:	693b      	ldr	r3, [r7, #16]
 8010bd0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8010bd2:	693b      	ldr	r3, [r7, #16]
 8010bd4:	691b      	ldr	r3, [r3, #16]
 8010bd6:	693a      	ldr	r2, [r7, #16]
 8010bd8:	8992      	ldrh	r2, [r2, #12]
 8010bda:	441a      	add	r2, r3
 8010bdc:	693b      	ldr	r3, [r7, #16]
 8010bde:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	6919      	ldr	r1, [r3, #16]
 8010be4:	693b      	ldr	r3, [r7, #16]
 8010be6:	899b      	ldrh	r3, [r3, #12]
 8010be8:	461a      	mov	r2, r3
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	685b      	ldr	r3, [r3, #4]
 8010bee:	4293      	cmp	r3, r2
 8010bf0:	bf38      	it	cc
 8010bf2:	4613      	movcc	r3, r2
 8010bf4:	461a      	mov	r2, r3
 8010bf6:	68f8      	ldr	r0, [r7, #12]
 8010bf8:	f001 f91f 	bl	8011e3a <USBD_CtlContinueRx>
 8010bfc:	e07d      	b.n	8010cfa <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010c04:	f003 031f 	and.w	r3, r3, #31
 8010c08:	2b02      	cmp	r3, #2
 8010c0a:	d014      	beq.n	8010c36 <USBD_LL_DataOutStage+0xaa>
 8010c0c:	2b02      	cmp	r3, #2
 8010c0e:	d81d      	bhi.n	8010c4c <USBD_LL_DataOutStage+0xc0>
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d002      	beq.n	8010c1a <USBD_LL_DataOutStage+0x8e>
 8010c14:	2b01      	cmp	r3, #1
 8010c16:	d003      	beq.n	8010c20 <USBD_LL_DataOutStage+0x94>
 8010c18:	e018      	b.n	8010c4c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	75bb      	strb	r3, [r7, #22]
            break;
 8010c1e:	e018      	b.n	8010c52 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010c26:	b2db      	uxtb	r3, r3
 8010c28:	4619      	mov	r1, r3
 8010c2a:	68f8      	ldr	r0, [r7, #12]
 8010c2c:	f000 f9dc 	bl	8010fe8 <USBD_CoreFindIF>
 8010c30:	4603      	mov	r3, r0
 8010c32:	75bb      	strb	r3, [r7, #22]
            break;
 8010c34:	e00d      	b.n	8010c52 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010c3c:	b2db      	uxtb	r3, r3
 8010c3e:	4619      	mov	r1, r3
 8010c40:	68f8      	ldr	r0, [r7, #12]
 8010c42:	f000 f9de 	bl	8011002 <USBD_CoreFindEP>
 8010c46:	4603      	mov	r3, r0
 8010c48:	75bb      	strb	r3, [r7, #22]
            break;
 8010c4a:	e002      	b.n	8010c52 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	75bb      	strb	r3, [r7, #22]
            break;
 8010c50:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010c52:	7dbb      	ldrb	r3, [r7, #22]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d119      	bne.n	8010c8c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c5e:	b2db      	uxtb	r3, r3
 8010c60:	2b03      	cmp	r3, #3
 8010c62:	d113      	bne.n	8010c8c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010c64:	7dba      	ldrb	r2, [r7, #22]
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	32ae      	adds	r2, #174	@ 0xae
 8010c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c6e:	691b      	ldr	r3, [r3, #16]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d00b      	beq.n	8010c8c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8010c74:	7dba      	ldrb	r2, [r7, #22]
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010c7c:	7dba      	ldrb	r2, [r7, #22]
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	32ae      	adds	r2, #174	@ 0xae
 8010c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c86:	691b      	ldr	r3, [r3, #16]
 8010c88:	68f8      	ldr	r0, [r7, #12]
 8010c8a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010c8c:	68f8      	ldr	r0, [r7, #12]
 8010c8e:	f001 f8e5 	bl	8011e5c <USBD_CtlSendStatus>
 8010c92:	e032      	b.n	8010cfa <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010c94:	7afb      	ldrb	r3, [r7, #11]
 8010c96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010c9a:	b2db      	uxtb	r3, r3
 8010c9c:	4619      	mov	r1, r3
 8010c9e:	68f8      	ldr	r0, [r7, #12]
 8010ca0:	f000 f9af 	bl	8011002 <USBD_CoreFindEP>
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010ca8:	7dbb      	ldrb	r3, [r7, #22]
 8010caa:	2bff      	cmp	r3, #255	@ 0xff
 8010cac:	d025      	beq.n	8010cfa <USBD_LL_DataOutStage+0x16e>
 8010cae:	7dbb      	ldrb	r3, [r7, #22]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d122      	bne.n	8010cfa <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cba:	b2db      	uxtb	r3, r3
 8010cbc:	2b03      	cmp	r3, #3
 8010cbe:	d117      	bne.n	8010cf0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010cc0:	7dba      	ldrb	r2, [r7, #22]
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	32ae      	adds	r2, #174	@ 0xae
 8010cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010cca:	699b      	ldr	r3, [r3, #24]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d00f      	beq.n	8010cf0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8010cd0:	7dba      	ldrb	r2, [r7, #22]
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010cd8:	7dba      	ldrb	r2, [r7, #22]
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	32ae      	adds	r2, #174	@ 0xae
 8010cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ce2:	699b      	ldr	r3, [r3, #24]
 8010ce4:	7afa      	ldrb	r2, [r7, #11]
 8010ce6:	4611      	mov	r1, r2
 8010ce8:	68f8      	ldr	r0, [r7, #12]
 8010cea:	4798      	blx	r3
 8010cec:	4603      	mov	r3, r0
 8010cee:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010cf0:	7dfb      	ldrb	r3, [r7, #23]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d001      	beq.n	8010cfa <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8010cf6:	7dfb      	ldrb	r3, [r7, #23]
 8010cf8:	e000      	b.n	8010cfc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8010cfa:	2300      	movs	r3, #0
}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3718      	adds	r7, #24
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b086      	sub	sp, #24
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	60f8      	str	r0, [r7, #12]
 8010d0c:	460b      	mov	r3, r1
 8010d0e:	607a      	str	r2, [r7, #4]
 8010d10:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8010d12:	7afb      	ldrb	r3, [r7, #11]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d178      	bne.n	8010e0a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	3314      	adds	r3, #20
 8010d1c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010d24:	2b02      	cmp	r3, #2
 8010d26:	d163      	bne.n	8010df0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	685b      	ldr	r3, [r3, #4]
 8010d2c:	693a      	ldr	r2, [r7, #16]
 8010d2e:	8992      	ldrh	r2, [r2, #12]
 8010d30:	4293      	cmp	r3, r2
 8010d32:	d91c      	bls.n	8010d6e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8010d34:	693b      	ldr	r3, [r7, #16]
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	693a      	ldr	r2, [r7, #16]
 8010d3a:	8992      	ldrh	r2, [r2, #12]
 8010d3c:	1a9a      	subs	r2, r3, r2
 8010d3e:	693b      	ldr	r3, [r7, #16]
 8010d40:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8010d42:	693b      	ldr	r3, [r7, #16]
 8010d44:	691b      	ldr	r3, [r3, #16]
 8010d46:	693a      	ldr	r2, [r7, #16]
 8010d48:	8992      	ldrh	r2, [r2, #12]
 8010d4a:	441a      	add	r2, r3
 8010d4c:	693b      	ldr	r3, [r7, #16]
 8010d4e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8010d50:	693b      	ldr	r3, [r7, #16]
 8010d52:	6919      	ldr	r1, [r3, #16]
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	685b      	ldr	r3, [r3, #4]
 8010d58:	461a      	mov	r2, r3
 8010d5a:	68f8      	ldr	r0, [r7, #12]
 8010d5c:	f001 f85c 	bl	8011e18 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010d60:	2300      	movs	r3, #0
 8010d62:	2200      	movs	r2, #0
 8010d64:	2100      	movs	r1, #0
 8010d66:	68f8      	ldr	r0, [r7, #12]
 8010d68:	f007 fd7c 	bl	8018864 <USBD_LL_PrepareReceive>
 8010d6c:	e040      	b.n	8010df0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010d6e:	693b      	ldr	r3, [r7, #16]
 8010d70:	899b      	ldrh	r3, [r3, #12]
 8010d72:	461a      	mov	r2, r3
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	685b      	ldr	r3, [r3, #4]
 8010d78:	429a      	cmp	r2, r3
 8010d7a:	d11c      	bne.n	8010db6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8010d7c:	693b      	ldr	r3, [r7, #16]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	693a      	ldr	r2, [r7, #16]
 8010d82:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010d84:	4293      	cmp	r3, r2
 8010d86:	d316      	bcc.n	8010db6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8010d88:	693b      	ldr	r3, [r7, #16]
 8010d8a:	681a      	ldr	r2, [r3, #0]
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010d92:	429a      	cmp	r2, r3
 8010d94:	d20f      	bcs.n	8010db6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010d96:	2200      	movs	r2, #0
 8010d98:	2100      	movs	r1, #0
 8010d9a:	68f8      	ldr	r0, [r7, #12]
 8010d9c:	f001 f83c 	bl	8011e18 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	2200      	movs	r2, #0
 8010da4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010da8:	2300      	movs	r3, #0
 8010daa:	2200      	movs	r2, #0
 8010dac:	2100      	movs	r1, #0
 8010dae:	68f8      	ldr	r0, [r7, #12]
 8010db0:	f007 fd58 	bl	8018864 <USBD_LL_PrepareReceive>
 8010db4:	e01c      	b.n	8010df0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010dbc:	b2db      	uxtb	r3, r3
 8010dbe:	2b03      	cmp	r3, #3
 8010dc0:	d10f      	bne.n	8010de2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010dc8:	68db      	ldr	r3, [r3, #12]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d009      	beq.n	8010de2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ddc:	68db      	ldr	r3, [r3, #12]
 8010dde:	68f8      	ldr	r0, [r7, #12]
 8010de0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010de2:	2180      	movs	r1, #128	@ 0x80
 8010de4:	68f8      	ldr	r0, [r7, #12]
 8010de6:	f007 fc93 	bl	8018710 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010dea:	68f8      	ldr	r0, [r7, #12]
 8010dec:	f001 f849 	bl	8011e82 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d03a      	beq.n	8010e70 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8010dfa:	68f8      	ldr	r0, [r7, #12]
 8010dfc:	f7ff fe30 	bl	8010a60 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	2200      	movs	r2, #0
 8010e04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010e08:	e032      	b.n	8010e70 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8010e0a:	7afb      	ldrb	r3, [r7, #11]
 8010e0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010e10:	b2db      	uxtb	r3, r3
 8010e12:	4619      	mov	r1, r3
 8010e14:	68f8      	ldr	r0, [r7, #12]
 8010e16:	f000 f8f4 	bl	8011002 <USBD_CoreFindEP>
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010e1e:	7dfb      	ldrb	r3, [r7, #23]
 8010e20:	2bff      	cmp	r3, #255	@ 0xff
 8010e22:	d025      	beq.n	8010e70 <USBD_LL_DataInStage+0x16c>
 8010e24:	7dfb      	ldrb	r3, [r7, #23]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d122      	bne.n	8010e70 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e30:	b2db      	uxtb	r3, r3
 8010e32:	2b03      	cmp	r3, #3
 8010e34:	d11c      	bne.n	8010e70 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010e36:	7dfa      	ldrb	r2, [r7, #23]
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	32ae      	adds	r2, #174	@ 0xae
 8010e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e40:	695b      	ldr	r3, [r3, #20]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d014      	beq.n	8010e70 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8010e46:	7dfa      	ldrb	r2, [r7, #23]
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010e4e:	7dfa      	ldrb	r2, [r7, #23]
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	32ae      	adds	r2, #174	@ 0xae
 8010e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e58:	695b      	ldr	r3, [r3, #20]
 8010e5a:	7afa      	ldrb	r2, [r7, #11]
 8010e5c:	4611      	mov	r1, r2
 8010e5e:	68f8      	ldr	r0, [r7, #12]
 8010e60:	4798      	blx	r3
 8010e62:	4603      	mov	r3, r0
 8010e64:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010e66:	7dbb      	ldrb	r3, [r7, #22]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d001      	beq.n	8010e70 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8010e6c:	7dbb      	ldrb	r3, [r7, #22]
 8010e6e:	e000      	b.n	8010e72 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8010e70:	2300      	movs	r3, #0
}
 8010e72:	4618      	mov	r0, r3
 8010e74:	3718      	adds	r7, #24
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}

08010e7a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010e7a:	b580      	push	{r7, lr}
 8010e7c:	b084      	sub	sp, #16
 8010e7e:	af00      	add	r7, sp, #0
 8010e80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010e82:	2300      	movs	r3, #0
 8010e84:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2201      	movs	r2, #1
 8010e8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	2200      	movs	r2, #0
 8010e92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	2200      	movs	r2, #0
 8010e9a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d014      	beq.n	8010ee0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ebc:	685b      	ldr	r3, [r3, #4]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d00e      	beq.n	8010ee0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ec8:	685b      	ldr	r3, [r3, #4]
 8010eca:	687a      	ldr	r2, [r7, #4]
 8010ecc:	6852      	ldr	r2, [r2, #4]
 8010ece:	b2d2      	uxtb	r2, r2
 8010ed0:	4611      	mov	r1, r2
 8010ed2:	6878      	ldr	r0, [r7, #4]
 8010ed4:	4798      	blx	r3
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d001      	beq.n	8010ee0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010edc:	2303      	movs	r3, #3
 8010ede:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010ee0:	2340      	movs	r3, #64	@ 0x40
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	2100      	movs	r1, #0
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f007 fbae 	bl	8018648 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2201      	movs	r2, #1
 8010ef0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2240      	movs	r2, #64	@ 0x40
 8010ef8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010efc:	2340      	movs	r3, #64	@ 0x40
 8010efe:	2200      	movs	r2, #0
 8010f00:	2180      	movs	r1, #128	@ 0x80
 8010f02:	6878      	ldr	r0, [r7, #4]
 8010f04:	f007 fba0 	bl	8018648 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	2201      	movs	r2, #1
 8010f0c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2240      	movs	r2, #64	@ 0x40
 8010f14:	841a      	strh	r2, [r3, #32]

  return ret;
 8010f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f18:	4618      	mov	r0, r3
 8010f1a:	3710      	adds	r7, #16
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	bd80      	pop	{r7, pc}

08010f20 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010f20:	b480      	push	{r7}
 8010f22:	b083      	sub	sp, #12
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
 8010f28:	460b      	mov	r3, r1
 8010f2a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	78fa      	ldrb	r2, [r7, #3]
 8010f30:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010f32:	2300      	movs	r3, #0
}
 8010f34:	4618      	mov	r0, r3
 8010f36:	370c      	adds	r7, #12
 8010f38:	46bd      	mov	sp, r7
 8010f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f3e:	4770      	bx	lr

08010f40 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010f40:	b480      	push	{r7}
 8010f42:	b083      	sub	sp, #12
 8010f44:	af00      	add	r7, sp, #0
 8010f46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f4e:	b2db      	uxtb	r3, r3
 8010f50:	2b04      	cmp	r3, #4
 8010f52:	d006      	beq.n	8010f62 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f5a:	b2da      	uxtb	r2, r3
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	2204      	movs	r2, #4
 8010f66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010f6a:	2300      	movs	r3, #0
}
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	370c      	adds	r7, #12
 8010f70:	46bd      	mov	sp, r7
 8010f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f76:	4770      	bx	lr

08010f78 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010f78:	b480      	push	{r7}
 8010f7a:	b083      	sub	sp, #12
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f86:	b2db      	uxtb	r3, r3
 8010f88:	2b04      	cmp	r3, #4
 8010f8a:	d106      	bne.n	8010f9a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010f92:	b2da      	uxtb	r2, r3
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010f9a:	2300      	movs	r3, #0
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	370c      	adds	r7, #12
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa6:	4770      	bx	lr

08010fa8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b082      	sub	sp, #8
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fb6:	b2db      	uxtb	r3, r3
 8010fb8:	2b03      	cmp	r3, #3
 8010fba:	d110      	bne.n	8010fde <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d00b      	beq.n	8010fde <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fcc:	69db      	ldr	r3, [r3, #28]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d005      	beq.n	8010fde <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fd8:	69db      	ldr	r3, [r3, #28]
 8010fda:	6878      	ldr	r0, [r7, #4]
 8010fdc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010fde:	2300      	movs	r3, #0
}
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	3708      	adds	r7, #8
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	bd80      	pop	{r7, pc}

08010fe8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010fe8:	b480      	push	{r7}
 8010fea:	b083      	sub	sp, #12
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
 8010ff0:	460b      	mov	r3, r1
 8010ff2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010ff4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	370c      	adds	r7, #12
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011000:	4770      	bx	lr

08011002 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011002:	b480      	push	{r7}
 8011004:	b083      	sub	sp, #12
 8011006:	af00      	add	r7, sp, #0
 8011008:	6078      	str	r0, [r7, #4]
 801100a:	460b      	mov	r3, r1
 801100c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801100e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011010:	4618      	mov	r0, r3
 8011012:	370c      	adds	r7, #12
 8011014:	46bd      	mov	sp, r7
 8011016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801101a:	4770      	bx	lr

0801101c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b086      	sub	sp, #24
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	460b      	mov	r3, r1
 8011026:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8011030:	2300      	movs	r3, #0
 8011032:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	885b      	ldrh	r3, [r3, #2]
 8011038:	b29b      	uxth	r3, r3
 801103a:	68fa      	ldr	r2, [r7, #12]
 801103c:	7812      	ldrb	r2, [r2, #0]
 801103e:	4293      	cmp	r3, r2
 8011040:	d91f      	bls.n	8011082 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	781b      	ldrb	r3, [r3, #0]
 8011046:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8011048:	e013      	b.n	8011072 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801104a:	f107 030a 	add.w	r3, r7, #10
 801104e:	4619      	mov	r1, r3
 8011050:	6978      	ldr	r0, [r7, #20]
 8011052:	f000 f81b 	bl	801108c <USBD_GetNextDesc>
 8011056:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8011058:	697b      	ldr	r3, [r7, #20]
 801105a:	785b      	ldrb	r3, [r3, #1]
 801105c:	2b05      	cmp	r3, #5
 801105e:	d108      	bne.n	8011072 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011060:	697b      	ldr	r3, [r7, #20]
 8011062:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8011064:	693b      	ldr	r3, [r7, #16]
 8011066:	789b      	ldrb	r3, [r3, #2]
 8011068:	78fa      	ldrb	r2, [r7, #3]
 801106a:	429a      	cmp	r2, r3
 801106c:	d008      	beq.n	8011080 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801106e:	2300      	movs	r3, #0
 8011070:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	885b      	ldrh	r3, [r3, #2]
 8011076:	b29a      	uxth	r2, r3
 8011078:	897b      	ldrh	r3, [r7, #10]
 801107a:	429a      	cmp	r2, r3
 801107c:	d8e5      	bhi.n	801104a <USBD_GetEpDesc+0x2e>
 801107e:	e000      	b.n	8011082 <USBD_GetEpDesc+0x66>
          break;
 8011080:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011082:	693b      	ldr	r3, [r7, #16]
}
 8011084:	4618      	mov	r0, r3
 8011086:	3718      	adds	r7, #24
 8011088:	46bd      	mov	sp, r7
 801108a:	bd80      	pop	{r7, pc}

0801108c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801108c:	b480      	push	{r7}
 801108e:	b085      	sub	sp, #20
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
 8011094:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801109a:	683b      	ldr	r3, [r7, #0]
 801109c:	881b      	ldrh	r3, [r3, #0]
 801109e:	68fa      	ldr	r2, [r7, #12]
 80110a0:	7812      	ldrb	r2, [r2, #0]
 80110a2:	4413      	add	r3, r2
 80110a4:	b29a      	uxth	r2, r3
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	781b      	ldrb	r3, [r3, #0]
 80110ae:	461a      	mov	r2, r3
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	4413      	add	r3, r2
 80110b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80110b6:	68fb      	ldr	r3, [r7, #12]
}
 80110b8:	4618      	mov	r0, r3
 80110ba:	3714      	adds	r7, #20
 80110bc:	46bd      	mov	sp, r7
 80110be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c2:	4770      	bx	lr

080110c4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80110c4:	b480      	push	{r7}
 80110c6:	b087      	sub	sp, #28
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80110d0:	697b      	ldr	r3, [r7, #20]
 80110d2:	781b      	ldrb	r3, [r3, #0]
 80110d4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80110d6:	697b      	ldr	r3, [r7, #20]
 80110d8:	3301      	adds	r3, #1
 80110da:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80110dc:	697b      	ldr	r3, [r7, #20]
 80110de:	781b      	ldrb	r3, [r3, #0]
 80110e0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80110e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80110e6:	021b      	lsls	r3, r3, #8
 80110e8:	b21a      	sxth	r2, r3
 80110ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80110ee:	4313      	orrs	r3, r2
 80110f0:	b21b      	sxth	r3, r3
 80110f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80110f4:	89fb      	ldrh	r3, [r7, #14]
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	371c      	adds	r7, #28
 80110fa:	46bd      	mov	sp, r7
 80110fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011100:	4770      	bx	lr
	...

08011104 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011104:	b580      	push	{r7, lr}
 8011106:	b084      	sub	sp, #16
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
 801110c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801110e:	2300      	movs	r3, #0
 8011110:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	781b      	ldrb	r3, [r3, #0]
 8011116:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801111a:	2b40      	cmp	r3, #64	@ 0x40
 801111c:	d005      	beq.n	801112a <USBD_StdDevReq+0x26>
 801111e:	2b40      	cmp	r3, #64	@ 0x40
 8011120:	d857      	bhi.n	80111d2 <USBD_StdDevReq+0xce>
 8011122:	2b00      	cmp	r3, #0
 8011124:	d00f      	beq.n	8011146 <USBD_StdDevReq+0x42>
 8011126:	2b20      	cmp	r3, #32
 8011128:	d153      	bne.n	80111d2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	32ae      	adds	r2, #174	@ 0xae
 8011134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011138:	689b      	ldr	r3, [r3, #8]
 801113a:	6839      	ldr	r1, [r7, #0]
 801113c:	6878      	ldr	r0, [r7, #4]
 801113e:	4798      	blx	r3
 8011140:	4603      	mov	r3, r0
 8011142:	73fb      	strb	r3, [r7, #15]
      break;
 8011144:	e04a      	b.n	80111dc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011146:	683b      	ldr	r3, [r7, #0]
 8011148:	785b      	ldrb	r3, [r3, #1]
 801114a:	2b09      	cmp	r3, #9
 801114c:	d83b      	bhi.n	80111c6 <USBD_StdDevReq+0xc2>
 801114e:	a201      	add	r2, pc, #4	@ (adr r2, 8011154 <USBD_StdDevReq+0x50>)
 8011150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011154:	080111a9 	.word	0x080111a9
 8011158:	080111bd 	.word	0x080111bd
 801115c:	080111c7 	.word	0x080111c7
 8011160:	080111b3 	.word	0x080111b3
 8011164:	080111c7 	.word	0x080111c7
 8011168:	08011187 	.word	0x08011187
 801116c:	0801117d 	.word	0x0801117d
 8011170:	080111c7 	.word	0x080111c7
 8011174:	0801119f 	.word	0x0801119f
 8011178:	08011191 	.word	0x08011191
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801117c:	6839      	ldr	r1, [r7, #0]
 801117e:	6878      	ldr	r0, [r7, #4]
 8011180:	f000 fa3e 	bl	8011600 <USBD_GetDescriptor>
          break;
 8011184:	e024      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011186:	6839      	ldr	r1, [r7, #0]
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f000 fbcd 	bl	8011928 <USBD_SetAddress>
          break;
 801118e:	e01f      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011190:	6839      	ldr	r1, [r7, #0]
 8011192:	6878      	ldr	r0, [r7, #4]
 8011194:	f000 fc0c 	bl	80119b0 <USBD_SetConfig>
 8011198:	4603      	mov	r3, r0
 801119a:	73fb      	strb	r3, [r7, #15]
          break;
 801119c:	e018      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801119e:	6839      	ldr	r1, [r7, #0]
 80111a0:	6878      	ldr	r0, [r7, #4]
 80111a2:	f000 fcaf 	bl	8011b04 <USBD_GetConfig>
          break;
 80111a6:	e013      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80111a8:	6839      	ldr	r1, [r7, #0]
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	f000 fce0 	bl	8011b70 <USBD_GetStatus>
          break;
 80111b0:	e00e      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80111b2:	6839      	ldr	r1, [r7, #0]
 80111b4:	6878      	ldr	r0, [r7, #4]
 80111b6:	f000 fd0f 	bl	8011bd8 <USBD_SetFeature>
          break;
 80111ba:	e009      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80111bc:	6839      	ldr	r1, [r7, #0]
 80111be:	6878      	ldr	r0, [r7, #4]
 80111c0:	f000 fd33 	bl	8011c2a <USBD_ClrFeature>
          break;
 80111c4:	e004      	b.n	80111d0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80111c6:	6839      	ldr	r1, [r7, #0]
 80111c8:	6878      	ldr	r0, [r7, #4]
 80111ca:	f000 fd8a 	bl	8011ce2 <USBD_CtlError>
          break;
 80111ce:	bf00      	nop
      }
      break;
 80111d0:	e004      	b.n	80111dc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80111d2:	6839      	ldr	r1, [r7, #0]
 80111d4:	6878      	ldr	r0, [r7, #4]
 80111d6:	f000 fd84 	bl	8011ce2 <USBD_CtlError>
      break;
 80111da:	bf00      	nop
  }

  return ret;
 80111dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80111de:	4618      	mov	r0, r3
 80111e0:	3710      	adds	r7, #16
 80111e2:	46bd      	mov	sp, r7
 80111e4:	bd80      	pop	{r7, pc}
 80111e6:	bf00      	nop

080111e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b084      	sub	sp, #16
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
 80111f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80111f2:	2300      	movs	r3, #0
 80111f4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	781b      	ldrb	r3, [r3, #0]
 80111fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80111fe:	2b40      	cmp	r3, #64	@ 0x40
 8011200:	d005      	beq.n	801120e <USBD_StdItfReq+0x26>
 8011202:	2b40      	cmp	r3, #64	@ 0x40
 8011204:	d852      	bhi.n	80112ac <USBD_StdItfReq+0xc4>
 8011206:	2b00      	cmp	r3, #0
 8011208:	d001      	beq.n	801120e <USBD_StdItfReq+0x26>
 801120a:	2b20      	cmp	r3, #32
 801120c:	d14e      	bne.n	80112ac <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011214:	b2db      	uxtb	r3, r3
 8011216:	3b01      	subs	r3, #1
 8011218:	2b02      	cmp	r3, #2
 801121a:	d840      	bhi.n	801129e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	889b      	ldrh	r3, [r3, #4]
 8011220:	b2db      	uxtb	r3, r3
 8011222:	2b01      	cmp	r3, #1
 8011224:	d836      	bhi.n	8011294 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	889b      	ldrh	r3, [r3, #4]
 801122a:	b2db      	uxtb	r3, r3
 801122c:	4619      	mov	r1, r3
 801122e:	6878      	ldr	r0, [r7, #4]
 8011230:	f7ff feda 	bl	8010fe8 <USBD_CoreFindIF>
 8011234:	4603      	mov	r3, r0
 8011236:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011238:	7bbb      	ldrb	r3, [r7, #14]
 801123a:	2bff      	cmp	r3, #255	@ 0xff
 801123c:	d01d      	beq.n	801127a <USBD_StdItfReq+0x92>
 801123e:	7bbb      	ldrb	r3, [r7, #14]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d11a      	bne.n	801127a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011244:	7bba      	ldrb	r2, [r7, #14]
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	32ae      	adds	r2, #174	@ 0xae
 801124a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801124e:	689b      	ldr	r3, [r3, #8]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d00f      	beq.n	8011274 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011254:	7bba      	ldrb	r2, [r7, #14]
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801125c:	7bba      	ldrb	r2, [r7, #14]
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	32ae      	adds	r2, #174	@ 0xae
 8011262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011266:	689b      	ldr	r3, [r3, #8]
 8011268:	6839      	ldr	r1, [r7, #0]
 801126a:	6878      	ldr	r0, [r7, #4]
 801126c:	4798      	blx	r3
 801126e:	4603      	mov	r3, r0
 8011270:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011272:	e004      	b.n	801127e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011274:	2303      	movs	r3, #3
 8011276:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011278:	e001      	b.n	801127e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801127a:	2303      	movs	r3, #3
 801127c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801127e:	683b      	ldr	r3, [r7, #0]
 8011280:	88db      	ldrh	r3, [r3, #6]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d110      	bne.n	80112a8 <USBD_StdItfReq+0xc0>
 8011286:	7bfb      	ldrb	r3, [r7, #15]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d10d      	bne.n	80112a8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f000 fde5 	bl	8011e5c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011292:	e009      	b.n	80112a8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011294:	6839      	ldr	r1, [r7, #0]
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f000 fd23 	bl	8011ce2 <USBD_CtlError>
          break;
 801129c:	e004      	b.n	80112a8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801129e:	6839      	ldr	r1, [r7, #0]
 80112a0:	6878      	ldr	r0, [r7, #4]
 80112a2:	f000 fd1e 	bl	8011ce2 <USBD_CtlError>
          break;
 80112a6:	e000      	b.n	80112aa <USBD_StdItfReq+0xc2>
          break;
 80112a8:	bf00      	nop
      }
      break;
 80112aa:	e004      	b.n	80112b6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80112ac:	6839      	ldr	r1, [r7, #0]
 80112ae:	6878      	ldr	r0, [r7, #4]
 80112b0:	f000 fd17 	bl	8011ce2 <USBD_CtlError>
      break;
 80112b4:	bf00      	nop
  }

  return ret;
 80112b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3710      	adds	r7, #16
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}

080112c0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b084      	sub	sp, #16
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
 80112c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80112ca:	2300      	movs	r3, #0
 80112cc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80112ce:	683b      	ldr	r3, [r7, #0]
 80112d0:	889b      	ldrh	r3, [r3, #4]
 80112d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	781b      	ldrb	r3, [r3, #0]
 80112d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80112dc:	2b40      	cmp	r3, #64	@ 0x40
 80112de:	d007      	beq.n	80112f0 <USBD_StdEPReq+0x30>
 80112e0:	2b40      	cmp	r3, #64	@ 0x40
 80112e2:	f200 8181 	bhi.w	80115e8 <USBD_StdEPReq+0x328>
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d02a      	beq.n	8011340 <USBD_StdEPReq+0x80>
 80112ea:	2b20      	cmp	r3, #32
 80112ec:	f040 817c 	bne.w	80115e8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80112f0:	7bbb      	ldrb	r3, [r7, #14]
 80112f2:	4619      	mov	r1, r3
 80112f4:	6878      	ldr	r0, [r7, #4]
 80112f6:	f7ff fe84 	bl	8011002 <USBD_CoreFindEP>
 80112fa:	4603      	mov	r3, r0
 80112fc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80112fe:	7b7b      	ldrb	r3, [r7, #13]
 8011300:	2bff      	cmp	r3, #255	@ 0xff
 8011302:	f000 8176 	beq.w	80115f2 <USBD_StdEPReq+0x332>
 8011306:	7b7b      	ldrb	r3, [r7, #13]
 8011308:	2b00      	cmp	r3, #0
 801130a:	f040 8172 	bne.w	80115f2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 801130e:	7b7a      	ldrb	r2, [r7, #13]
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8011316:	7b7a      	ldrb	r2, [r7, #13]
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	32ae      	adds	r2, #174	@ 0xae
 801131c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011320:	689b      	ldr	r3, [r3, #8]
 8011322:	2b00      	cmp	r3, #0
 8011324:	f000 8165 	beq.w	80115f2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8011328:	7b7a      	ldrb	r2, [r7, #13]
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	32ae      	adds	r2, #174	@ 0xae
 801132e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011332:	689b      	ldr	r3, [r3, #8]
 8011334:	6839      	ldr	r1, [r7, #0]
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	4798      	blx	r3
 801133a:	4603      	mov	r3, r0
 801133c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801133e:	e158      	b.n	80115f2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011340:	683b      	ldr	r3, [r7, #0]
 8011342:	785b      	ldrb	r3, [r3, #1]
 8011344:	2b03      	cmp	r3, #3
 8011346:	d008      	beq.n	801135a <USBD_StdEPReq+0x9a>
 8011348:	2b03      	cmp	r3, #3
 801134a:	f300 8147 	bgt.w	80115dc <USBD_StdEPReq+0x31c>
 801134e:	2b00      	cmp	r3, #0
 8011350:	f000 809b 	beq.w	801148a <USBD_StdEPReq+0x1ca>
 8011354:	2b01      	cmp	r3, #1
 8011356:	d03c      	beq.n	80113d2 <USBD_StdEPReq+0x112>
 8011358:	e140      	b.n	80115dc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011360:	b2db      	uxtb	r3, r3
 8011362:	2b02      	cmp	r3, #2
 8011364:	d002      	beq.n	801136c <USBD_StdEPReq+0xac>
 8011366:	2b03      	cmp	r3, #3
 8011368:	d016      	beq.n	8011398 <USBD_StdEPReq+0xd8>
 801136a:	e02c      	b.n	80113c6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801136c:	7bbb      	ldrb	r3, [r7, #14]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d00d      	beq.n	801138e <USBD_StdEPReq+0xce>
 8011372:	7bbb      	ldrb	r3, [r7, #14]
 8011374:	2b80      	cmp	r3, #128	@ 0x80
 8011376:	d00a      	beq.n	801138e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011378:	7bbb      	ldrb	r3, [r7, #14]
 801137a:	4619      	mov	r1, r3
 801137c:	6878      	ldr	r0, [r7, #4]
 801137e:	f007 f9c7 	bl	8018710 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011382:	2180      	movs	r1, #128	@ 0x80
 8011384:	6878      	ldr	r0, [r7, #4]
 8011386:	f007 f9c3 	bl	8018710 <USBD_LL_StallEP>
 801138a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801138c:	e020      	b.n	80113d0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801138e:	6839      	ldr	r1, [r7, #0]
 8011390:	6878      	ldr	r0, [r7, #4]
 8011392:	f000 fca6 	bl	8011ce2 <USBD_CtlError>
              break;
 8011396:	e01b      	b.n	80113d0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	885b      	ldrh	r3, [r3, #2]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d10e      	bne.n	80113be <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80113a0:	7bbb      	ldrb	r3, [r7, #14]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d00b      	beq.n	80113be <USBD_StdEPReq+0xfe>
 80113a6:	7bbb      	ldrb	r3, [r7, #14]
 80113a8:	2b80      	cmp	r3, #128	@ 0x80
 80113aa:	d008      	beq.n	80113be <USBD_StdEPReq+0xfe>
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	88db      	ldrh	r3, [r3, #6]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d104      	bne.n	80113be <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80113b4:	7bbb      	ldrb	r3, [r7, #14]
 80113b6:	4619      	mov	r1, r3
 80113b8:	6878      	ldr	r0, [r7, #4]
 80113ba:	f007 f9a9 	bl	8018710 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f000 fd4c 	bl	8011e5c <USBD_CtlSendStatus>

              break;
 80113c4:	e004      	b.n	80113d0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80113c6:	6839      	ldr	r1, [r7, #0]
 80113c8:	6878      	ldr	r0, [r7, #4]
 80113ca:	f000 fc8a 	bl	8011ce2 <USBD_CtlError>
              break;
 80113ce:	bf00      	nop
          }
          break;
 80113d0:	e109      	b.n	80115e6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80113d8:	b2db      	uxtb	r3, r3
 80113da:	2b02      	cmp	r3, #2
 80113dc:	d002      	beq.n	80113e4 <USBD_StdEPReq+0x124>
 80113de:	2b03      	cmp	r3, #3
 80113e0:	d016      	beq.n	8011410 <USBD_StdEPReq+0x150>
 80113e2:	e04b      	b.n	801147c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80113e4:	7bbb      	ldrb	r3, [r7, #14]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d00d      	beq.n	8011406 <USBD_StdEPReq+0x146>
 80113ea:	7bbb      	ldrb	r3, [r7, #14]
 80113ec:	2b80      	cmp	r3, #128	@ 0x80
 80113ee:	d00a      	beq.n	8011406 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80113f0:	7bbb      	ldrb	r3, [r7, #14]
 80113f2:	4619      	mov	r1, r3
 80113f4:	6878      	ldr	r0, [r7, #4]
 80113f6:	f007 f98b 	bl	8018710 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80113fa:	2180      	movs	r1, #128	@ 0x80
 80113fc:	6878      	ldr	r0, [r7, #4]
 80113fe:	f007 f987 	bl	8018710 <USBD_LL_StallEP>
 8011402:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011404:	e040      	b.n	8011488 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8011406:	6839      	ldr	r1, [r7, #0]
 8011408:	6878      	ldr	r0, [r7, #4]
 801140a:	f000 fc6a 	bl	8011ce2 <USBD_CtlError>
              break;
 801140e:	e03b      	b.n	8011488 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011410:	683b      	ldr	r3, [r7, #0]
 8011412:	885b      	ldrh	r3, [r3, #2]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d136      	bne.n	8011486 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011418:	7bbb      	ldrb	r3, [r7, #14]
 801141a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801141e:	2b00      	cmp	r3, #0
 8011420:	d004      	beq.n	801142c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011422:	7bbb      	ldrb	r3, [r7, #14]
 8011424:	4619      	mov	r1, r3
 8011426:	6878      	ldr	r0, [r7, #4]
 8011428:	f007 f991 	bl	801874e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801142c:	6878      	ldr	r0, [r7, #4]
 801142e:	f000 fd15 	bl	8011e5c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011432:	7bbb      	ldrb	r3, [r7, #14]
 8011434:	4619      	mov	r1, r3
 8011436:	6878      	ldr	r0, [r7, #4]
 8011438:	f7ff fde3 	bl	8011002 <USBD_CoreFindEP>
 801143c:	4603      	mov	r3, r0
 801143e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011440:	7b7b      	ldrb	r3, [r7, #13]
 8011442:	2bff      	cmp	r3, #255	@ 0xff
 8011444:	d01f      	beq.n	8011486 <USBD_StdEPReq+0x1c6>
 8011446:	7b7b      	ldrb	r3, [r7, #13]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d11c      	bne.n	8011486 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801144c:	7b7a      	ldrb	r2, [r7, #13]
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011454:	7b7a      	ldrb	r2, [r7, #13]
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	32ae      	adds	r2, #174	@ 0xae
 801145a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801145e:	689b      	ldr	r3, [r3, #8]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d010      	beq.n	8011486 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011464:	7b7a      	ldrb	r2, [r7, #13]
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	32ae      	adds	r2, #174	@ 0xae
 801146a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801146e:	689b      	ldr	r3, [r3, #8]
 8011470:	6839      	ldr	r1, [r7, #0]
 8011472:	6878      	ldr	r0, [r7, #4]
 8011474:	4798      	blx	r3
 8011476:	4603      	mov	r3, r0
 8011478:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801147a:	e004      	b.n	8011486 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801147c:	6839      	ldr	r1, [r7, #0]
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	f000 fc2f 	bl	8011ce2 <USBD_CtlError>
              break;
 8011484:	e000      	b.n	8011488 <USBD_StdEPReq+0x1c8>
              break;
 8011486:	bf00      	nop
          }
          break;
 8011488:	e0ad      	b.n	80115e6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011490:	b2db      	uxtb	r3, r3
 8011492:	2b02      	cmp	r3, #2
 8011494:	d002      	beq.n	801149c <USBD_StdEPReq+0x1dc>
 8011496:	2b03      	cmp	r3, #3
 8011498:	d033      	beq.n	8011502 <USBD_StdEPReq+0x242>
 801149a:	e099      	b.n	80115d0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801149c:	7bbb      	ldrb	r3, [r7, #14]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d007      	beq.n	80114b2 <USBD_StdEPReq+0x1f2>
 80114a2:	7bbb      	ldrb	r3, [r7, #14]
 80114a4:	2b80      	cmp	r3, #128	@ 0x80
 80114a6:	d004      	beq.n	80114b2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80114a8:	6839      	ldr	r1, [r7, #0]
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 fc19 	bl	8011ce2 <USBD_CtlError>
                break;
 80114b0:	e093      	b.n	80115da <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80114b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	da0b      	bge.n	80114d2 <USBD_StdEPReq+0x212>
 80114ba:	7bbb      	ldrb	r3, [r7, #14]
 80114bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80114c0:	4613      	mov	r3, r2
 80114c2:	009b      	lsls	r3, r3, #2
 80114c4:	4413      	add	r3, r2
 80114c6:	009b      	lsls	r3, r3, #2
 80114c8:	3310      	adds	r3, #16
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	4413      	add	r3, r2
 80114ce:	3304      	adds	r3, #4
 80114d0:	e00b      	b.n	80114ea <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80114d2:	7bbb      	ldrb	r3, [r7, #14]
 80114d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80114d8:	4613      	mov	r3, r2
 80114da:	009b      	lsls	r3, r3, #2
 80114dc:	4413      	add	r3, r2
 80114de:	009b      	lsls	r3, r3, #2
 80114e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80114e4:	687a      	ldr	r2, [r7, #4]
 80114e6:	4413      	add	r3, r2
 80114e8:	3304      	adds	r3, #4
 80114ea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	2200      	movs	r2, #0
 80114f0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80114f2:	68bb      	ldr	r3, [r7, #8]
 80114f4:	330e      	adds	r3, #14
 80114f6:	2202      	movs	r2, #2
 80114f8:	4619      	mov	r1, r3
 80114fa:	6878      	ldr	r0, [r7, #4]
 80114fc:	f000 fc6e 	bl	8011ddc <USBD_CtlSendData>
              break;
 8011500:	e06b      	b.n	80115da <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011502:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011506:	2b00      	cmp	r3, #0
 8011508:	da11      	bge.n	801152e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801150a:	7bbb      	ldrb	r3, [r7, #14]
 801150c:	f003 020f 	and.w	r2, r3, #15
 8011510:	6879      	ldr	r1, [r7, #4]
 8011512:	4613      	mov	r3, r2
 8011514:	009b      	lsls	r3, r3, #2
 8011516:	4413      	add	r3, r2
 8011518:	009b      	lsls	r3, r3, #2
 801151a:	440b      	add	r3, r1
 801151c:	3323      	adds	r3, #35	@ 0x23
 801151e:	781b      	ldrb	r3, [r3, #0]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d117      	bne.n	8011554 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8011524:	6839      	ldr	r1, [r7, #0]
 8011526:	6878      	ldr	r0, [r7, #4]
 8011528:	f000 fbdb 	bl	8011ce2 <USBD_CtlError>
                  break;
 801152c:	e055      	b.n	80115da <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801152e:	7bbb      	ldrb	r3, [r7, #14]
 8011530:	f003 020f 	and.w	r2, r3, #15
 8011534:	6879      	ldr	r1, [r7, #4]
 8011536:	4613      	mov	r3, r2
 8011538:	009b      	lsls	r3, r3, #2
 801153a:	4413      	add	r3, r2
 801153c:	009b      	lsls	r3, r3, #2
 801153e:	440b      	add	r3, r1
 8011540:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8011544:	781b      	ldrb	r3, [r3, #0]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d104      	bne.n	8011554 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 801154a:	6839      	ldr	r1, [r7, #0]
 801154c:	6878      	ldr	r0, [r7, #4]
 801154e:	f000 fbc8 	bl	8011ce2 <USBD_CtlError>
                  break;
 8011552:	e042      	b.n	80115da <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011554:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011558:	2b00      	cmp	r3, #0
 801155a:	da0b      	bge.n	8011574 <USBD_StdEPReq+0x2b4>
 801155c:	7bbb      	ldrb	r3, [r7, #14]
 801155e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011562:	4613      	mov	r3, r2
 8011564:	009b      	lsls	r3, r3, #2
 8011566:	4413      	add	r3, r2
 8011568:	009b      	lsls	r3, r3, #2
 801156a:	3310      	adds	r3, #16
 801156c:	687a      	ldr	r2, [r7, #4]
 801156e:	4413      	add	r3, r2
 8011570:	3304      	adds	r3, #4
 8011572:	e00b      	b.n	801158c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011574:	7bbb      	ldrb	r3, [r7, #14]
 8011576:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801157a:	4613      	mov	r3, r2
 801157c:	009b      	lsls	r3, r3, #2
 801157e:	4413      	add	r3, r2
 8011580:	009b      	lsls	r3, r3, #2
 8011582:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	4413      	add	r3, r2
 801158a:	3304      	adds	r3, #4
 801158c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801158e:	7bbb      	ldrb	r3, [r7, #14]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d002      	beq.n	801159a <USBD_StdEPReq+0x2da>
 8011594:	7bbb      	ldrb	r3, [r7, #14]
 8011596:	2b80      	cmp	r3, #128	@ 0x80
 8011598:	d103      	bne.n	80115a2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 801159a:	68bb      	ldr	r3, [r7, #8]
 801159c:	2200      	movs	r2, #0
 801159e:	739a      	strb	r2, [r3, #14]
 80115a0:	e00e      	b.n	80115c0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80115a2:	7bbb      	ldrb	r3, [r7, #14]
 80115a4:	4619      	mov	r1, r3
 80115a6:	6878      	ldr	r0, [r7, #4]
 80115a8:	f007 f8f0 	bl	801878c <USBD_LL_IsStallEP>
 80115ac:	4603      	mov	r3, r0
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d003      	beq.n	80115ba <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	2201      	movs	r2, #1
 80115b6:	739a      	strb	r2, [r3, #14]
 80115b8:	e002      	b.n	80115c0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	2200      	movs	r2, #0
 80115be:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80115c0:	68bb      	ldr	r3, [r7, #8]
 80115c2:	330e      	adds	r3, #14
 80115c4:	2202      	movs	r2, #2
 80115c6:	4619      	mov	r1, r3
 80115c8:	6878      	ldr	r0, [r7, #4]
 80115ca:	f000 fc07 	bl	8011ddc <USBD_CtlSendData>
              break;
 80115ce:	e004      	b.n	80115da <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80115d0:	6839      	ldr	r1, [r7, #0]
 80115d2:	6878      	ldr	r0, [r7, #4]
 80115d4:	f000 fb85 	bl	8011ce2 <USBD_CtlError>
              break;
 80115d8:	bf00      	nop
          }
          break;
 80115da:	e004      	b.n	80115e6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80115dc:	6839      	ldr	r1, [r7, #0]
 80115de:	6878      	ldr	r0, [r7, #4]
 80115e0:	f000 fb7f 	bl	8011ce2 <USBD_CtlError>
          break;
 80115e4:	bf00      	nop
      }
      break;
 80115e6:	e005      	b.n	80115f4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80115e8:	6839      	ldr	r1, [r7, #0]
 80115ea:	6878      	ldr	r0, [r7, #4]
 80115ec:	f000 fb79 	bl	8011ce2 <USBD_CtlError>
      break;
 80115f0:	e000      	b.n	80115f4 <USBD_StdEPReq+0x334>
      break;
 80115f2:	bf00      	nop
  }

  return ret;
 80115f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80115f6:	4618      	mov	r0, r3
 80115f8:	3710      	adds	r7, #16
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}
	...

08011600 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b084      	sub	sp, #16
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
 8011608:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801160a:	2300      	movs	r3, #0
 801160c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801160e:	2300      	movs	r3, #0
 8011610:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011612:	2300      	movs	r3, #0
 8011614:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011616:	683b      	ldr	r3, [r7, #0]
 8011618:	885b      	ldrh	r3, [r3, #2]
 801161a:	0a1b      	lsrs	r3, r3, #8
 801161c:	b29b      	uxth	r3, r3
 801161e:	3b01      	subs	r3, #1
 8011620:	2b0e      	cmp	r3, #14
 8011622:	f200 8152 	bhi.w	80118ca <USBD_GetDescriptor+0x2ca>
 8011626:	a201      	add	r2, pc, #4	@ (adr r2, 801162c <USBD_GetDescriptor+0x2c>)
 8011628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801162c:	0801169d 	.word	0x0801169d
 8011630:	080116b5 	.word	0x080116b5
 8011634:	080116f5 	.word	0x080116f5
 8011638:	080118cb 	.word	0x080118cb
 801163c:	080118cb 	.word	0x080118cb
 8011640:	0801186b 	.word	0x0801186b
 8011644:	08011897 	.word	0x08011897
 8011648:	080118cb 	.word	0x080118cb
 801164c:	080118cb 	.word	0x080118cb
 8011650:	080118cb 	.word	0x080118cb
 8011654:	080118cb 	.word	0x080118cb
 8011658:	080118cb 	.word	0x080118cb
 801165c:	080118cb 	.word	0x080118cb
 8011660:	080118cb 	.word	0x080118cb
 8011664:	08011669 	.word	0x08011669
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801166e:	69db      	ldr	r3, [r3, #28]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d00b      	beq.n	801168c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801167a:	69db      	ldr	r3, [r3, #28]
 801167c:	687a      	ldr	r2, [r7, #4]
 801167e:	7c12      	ldrb	r2, [r2, #16]
 8011680:	f107 0108 	add.w	r1, r7, #8
 8011684:	4610      	mov	r0, r2
 8011686:	4798      	blx	r3
 8011688:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801168a:	e126      	b.n	80118da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801168c:	6839      	ldr	r1, [r7, #0]
 801168e:	6878      	ldr	r0, [r7, #4]
 8011690:	f000 fb27 	bl	8011ce2 <USBD_CtlError>
        err++;
 8011694:	7afb      	ldrb	r3, [r7, #11]
 8011696:	3301      	adds	r3, #1
 8011698:	72fb      	strb	r3, [r7, #11]
      break;
 801169a:	e11e      	b.n	80118da <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	7c12      	ldrb	r2, [r2, #16]
 80116a8:	f107 0108 	add.w	r1, r7, #8
 80116ac:	4610      	mov	r0, r2
 80116ae:	4798      	blx	r3
 80116b0:	60f8      	str	r0, [r7, #12]
      break;
 80116b2:	e112      	b.n	80118da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	7c1b      	ldrb	r3, [r3, #16]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d10d      	bne.n	80116d8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80116c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116c4:	f107 0208 	add.w	r2, r7, #8
 80116c8:	4610      	mov	r0, r2
 80116ca:	4798      	blx	r3
 80116cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	3301      	adds	r3, #1
 80116d2:	2202      	movs	r2, #2
 80116d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80116d6:	e100      	b.n	80118da <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80116de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116e0:	f107 0208 	add.w	r2, r7, #8
 80116e4:	4610      	mov	r0, r2
 80116e6:	4798      	blx	r3
 80116e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	3301      	adds	r3, #1
 80116ee:	2202      	movs	r2, #2
 80116f0:	701a      	strb	r2, [r3, #0]
      break;
 80116f2:	e0f2      	b.n	80118da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80116f4:	683b      	ldr	r3, [r7, #0]
 80116f6:	885b      	ldrh	r3, [r3, #2]
 80116f8:	b2db      	uxtb	r3, r3
 80116fa:	2b05      	cmp	r3, #5
 80116fc:	f200 80ac 	bhi.w	8011858 <USBD_GetDescriptor+0x258>
 8011700:	a201      	add	r2, pc, #4	@ (adr r2, 8011708 <USBD_GetDescriptor+0x108>)
 8011702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011706:	bf00      	nop
 8011708:	08011721 	.word	0x08011721
 801170c:	08011755 	.word	0x08011755
 8011710:	08011789 	.word	0x08011789
 8011714:	080117bd 	.word	0x080117bd
 8011718:	080117f1 	.word	0x080117f1
 801171c:	08011825 	.word	0x08011825
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011726:	685b      	ldr	r3, [r3, #4]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d00b      	beq.n	8011744 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011732:	685b      	ldr	r3, [r3, #4]
 8011734:	687a      	ldr	r2, [r7, #4]
 8011736:	7c12      	ldrb	r2, [r2, #16]
 8011738:	f107 0108 	add.w	r1, r7, #8
 801173c:	4610      	mov	r0, r2
 801173e:	4798      	blx	r3
 8011740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011742:	e091      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011744:	6839      	ldr	r1, [r7, #0]
 8011746:	6878      	ldr	r0, [r7, #4]
 8011748:	f000 facb 	bl	8011ce2 <USBD_CtlError>
            err++;
 801174c:	7afb      	ldrb	r3, [r7, #11]
 801174e:	3301      	adds	r3, #1
 8011750:	72fb      	strb	r3, [r7, #11]
          break;
 8011752:	e089      	b.n	8011868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801175a:	689b      	ldr	r3, [r3, #8]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d00b      	beq.n	8011778 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011766:	689b      	ldr	r3, [r3, #8]
 8011768:	687a      	ldr	r2, [r7, #4]
 801176a:	7c12      	ldrb	r2, [r2, #16]
 801176c:	f107 0108 	add.w	r1, r7, #8
 8011770:	4610      	mov	r0, r2
 8011772:	4798      	blx	r3
 8011774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011776:	e077      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011778:	6839      	ldr	r1, [r7, #0]
 801177a:	6878      	ldr	r0, [r7, #4]
 801177c:	f000 fab1 	bl	8011ce2 <USBD_CtlError>
            err++;
 8011780:	7afb      	ldrb	r3, [r7, #11]
 8011782:	3301      	adds	r3, #1
 8011784:	72fb      	strb	r3, [r7, #11]
          break;
 8011786:	e06f      	b.n	8011868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801178e:	68db      	ldr	r3, [r3, #12]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d00b      	beq.n	80117ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	687a      	ldr	r2, [r7, #4]
 801179e:	7c12      	ldrb	r2, [r2, #16]
 80117a0:	f107 0108 	add.w	r1, r7, #8
 80117a4:	4610      	mov	r0, r2
 80117a6:	4798      	blx	r3
 80117a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80117aa:	e05d      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80117ac:	6839      	ldr	r1, [r7, #0]
 80117ae:	6878      	ldr	r0, [r7, #4]
 80117b0:	f000 fa97 	bl	8011ce2 <USBD_CtlError>
            err++;
 80117b4:	7afb      	ldrb	r3, [r7, #11]
 80117b6:	3301      	adds	r3, #1
 80117b8:	72fb      	strb	r3, [r7, #11]
          break;
 80117ba:	e055      	b.n	8011868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80117c2:	691b      	ldr	r3, [r3, #16]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d00b      	beq.n	80117e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80117ce:	691b      	ldr	r3, [r3, #16]
 80117d0:	687a      	ldr	r2, [r7, #4]
 80117d2:	7c12      	ldrb	r2, [r2, #16]
 80117d4:	f107 0108 	add.w	r1, r7, #8
 80117d8:	4610      	mov	r0, r2
 80117da:	4798      	blx	r3
 80117dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80117de:	e043      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80117e0:	6839      	ldr	r1, [r7, #0]
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f000 fa7d 	bl	8011ce2 <USBD_CtlError>
            err++;
 80117e8:	7afb      	ldrb	r3, [r7, #11]
 80117ea:	3301      	adds	r3, #1
 80117ec:	72fb      	strb	r3, [r7, #11]
          break;
 80117ee:	e03b      	b.n	8011868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80117f6:	695b      	ldr	r3, [r3, #20]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d00b      	beq.n	8011814 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011802:	695b      	ldr	r3, [r3, #20]
 8011804:	687a      	ldr	r2, [r7, #4]
 8011806:	7c12      	ldrb	r2, [r2, #16]
 8011808:	f107 0108 	add.w	r1, r7, #8
 801180c:	4610      	mov	r0, r2
 801180e:	4798      	blx	r3
 8011810:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011812:	e029      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011814:	6839      	ldr	r1, [r7, #0]
 8011816:	6878      	ldr	r0, [r7, #4]
 8011818:	f000 fa63 	bl	8011ce2 <USBD_CtlError>
            err++;
 801181c:	7afb      	ldrb	r3, [r7, #11]
 801181e:	3301      	adds	r3, #1
 8011820:	72fb      	strb	r3, [r7, #11]
          break;
 8011822:	e021      	b.n	8011868 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801182a:	699b      	ldr	r3, [r3, #24]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d00b      	beq.n	8011848 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011836:	699b      	ldr	r3, [r3, #24]
 8011838:	687a      	ldr	r2, [r7, #4]
 801183a:	7c12      	ldrb	r2, [r2, #16]
 801183c:	f107 0108 	add.w	r1, r7, #8
 8011840:	4610      	mov	r0, r2
 8011842:	4798      	blx	r3
 8011844:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011846:	e00f      	b.n	8011868 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011848:	6839      	ldr	r1, [r7, #0]
 801184a:	6878      	ldr	r0, [r7, #4]
 801184c:	f000 fa49 	bl	8011ce2 <USBD_CtlError>
            err++;
 8011850:	7afb      	ldrb	r3, [r7, #11]
 8011852:	3301      	adds	r3, #1
 8011854:	72fb      	strb	r3, [r7, #11]
          break;
 8011856:	e007      	b.n	8011868 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011858:	6839      	ldr	r1, [r7, #0]
 801185a:	6878      	ldr	r0, [r7, #4]
 801185c:	f000 fa41 	bl	8011ce2 <USBD_CtlError>
          err++;
 8011860:	7afb      	ldrb	r3, [r7, #11]
 8011862:	3301      	adds	r3, #1
 8011864:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011866:	bf00      	nop
      }
      break;
 8011868:	e037      	b.n	80118da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	7c1b      	ldrb	r3, [r3, #16]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d109      	bne.n	8011886 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801187a:	f107 0208 	add.w	r2, r7, #8
 801187e:	4610      	mov	r0, r2
 8011880:	4798      	blx	r3
 8011882:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011884:	e029      	b.n	80118da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011886:	6839      	ldr	r1, [r7, #0]
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f000 fa2a 	bl	8011ce2 <USBD_CtlError>
        err++;
 801188e:	7afb      	ldrb	r3, [r7, #11]
 8011890:	3301      	adds	r3, #1
 8011892:	72fb      	strb	r3, [r7, #11]
      break;
 8011894:	e021      	b.n	80118da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	7c1b      	ldrb	r3, [r3, #16]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d10d      	bne.n	80118ba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80118a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118a6:	f107 0208 	add.w	r2, r7, #8
 80118aa:	4610      	mov	r0, r2
 80118ac:	4798      	blx	r3
 80118ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	3301      	adds	r3, #1
 80118b4:	2207      	movs	r2, #7
 80118b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80118b8:	e00f      	b.n	80118da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80118ba:	6839      	ldr	r1, [r7, #0]
 80118bc:	6878      	ldr	r0, [r7, #4]
 80118be:	f000 fa10 	bl	8011ce2 <USBD_CtlError>
        err++;
 80118c2:	7afb      	ldrb	r3, [r7, #11]
 80118c4:	3301      	adds	r3, #1
 80118c6:	72fb      	strb	r3, [r7, #11]
      break;
 80118c8:	e007      	b.n	80118da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80118ca:	6839      	ldr	r1, [r7, #0]
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	f000 fa08 	bl	8011ce2 <USBD_CtlError>
      err++;
 80118d2:	7afb      	ldrb	r3, [r7, #11]
 80118d4:	3301      	adds	r3, #1
 80118d6:	72fb      	strb	r3, [r7, #11]
      break;
 80118d8:	bf00      	nop
  }

  if (err != 0U)
 80118da:	7afb      	ldrb	r3, [r7, #11]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d11e      	bne.n	801191e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80118e0:	683b      	ldr	r3, [r7, #0]
 80118e2:	88db      	ldrh	r3, [r3, #6]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d016      	beq.n	8011916 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80118e8:	893b      	ldrh	r3, [r7, #8]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d00e      	beq.n	801190c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80118ee:	683b      	ldr	r3, [r7, #0]
 80118f0:	88da      	ldrh	r2, [r3, #6]
 80118f2:	893b      	ldrh	r3, [r7, #8]
 80118f4:	4293      	cmp	r3, r2
 80118f6:	bf28      	it	cs
 80118f8:	4613      	movcs	r3, r2
 80118fa:	b29b      	uxth	r3, r3
 80118fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80118fe:	893b      	ldrh	r3, [r7, #8]
 8011900:	461a      	mov	r2, r3
 8011902:	68f9      	ldr	r1, [r7, #12]
 8011904:	6878      	ldr	r0, [r7, #4]
 8011906:	f000 fa69 	bl	8011ddc <USBD_CtlSendData>
 801190a:	e009      	b.n	8011920 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801190c:	6839      	ldr	r1, [r7, #0]
 801190e:	6878      	ldr	r0, [r7, #4]
 8011910:	f000 f9e7 	bl	8011ce2 <USBD_CtlError>
 8011914:	e004      	b.n	8011920 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011916:	6878      	ldr	r0, [r7, #4]
 8011918:	f000 faa0 	bl	8011e5c <USBD_CtlSendStatus>
 801191c:	e000      	b.n	8011920 <USBD_GetDescriptor+0x320>
    return;
 801191e:	bf00      	nop
  }
}
 8011920:	3710      	adds	r7, #16
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop

08011928 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b084      	sub	sp, #16
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011932:	683b      	ldr	r3, [r7, #0]
 8011934:	889b      	ldrh	r3, [r3, #4]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d131      	bne.n	801199e <USBD_SetAddress+0x76>
 801193a:	683b      	ldr	r3, [r7, #0]
 801193c:	88db      	ldrh	r3, [r3, #6]
 801193e:	2b00      	cmp	r3, #0
 8011940:	d12d      	bne.n	801199e <USBD_SetAddress+0x76>
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	885b      	ldrh	r3, [r3, #2]
 8011946:	2b7f      	cmp	r3, #127	@ 0x7f
 8011948:	d829      	bhi.n	801199e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	885b      	ldrh	r3, [r3, #2]
 801194e:	b2db      	uxtb	r3, r3
 8011950:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011954:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801195c:	b2db      	uxtb	r3, r3
 801195e:	2b03      	cmp	r3, #3
 8011960:	d104      	bne.n	801196c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8011962:	6839      	ldr	r1, [r7, #0]
 8011964:	6878      	ldr	r0, [r7, #4]
 8011966:	f000 f9bc 	bl	8011ce2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801196a:	e01d      	b.n	80119a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	7bfa      	ldrb	r2, [r7, #15]
 8011970:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011974:	7bfb      	ldrb	r3, [r7, #15]
 8011976:	4619      	mov	r1, r3
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f006 ff33 	bl	80187e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f000 fa6c 	bl	8011e5c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011984:	7bfb      	ldrb	r3, [r7, #15]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d004      	beq.n	8011994 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2202      	movs	r2, #2
 801198e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011992:	e009      	b.n	80119a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2201      	movs	r2, #1
 8011998:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801199c:	e004      	b.n	80119a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801199e:	6839      	ldr	r1, [r7, #0]
 80119a0:	6878      	ldr	r0, [r7, #4]
 80119a2:	f000 f99e 	bl	8011ce2 <USBD_CtlError>
  }
}
 80119a6:	bf00      	nop
 80119a8:	bf00      	nop
 80119aa:	3710      	adds	r7, #16
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd80      	pop	{r7, pc}

080119b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b084      	sub	sp, #16
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
 80119b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80119ba:	2300      	movs	r3, #0
 80119bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	885b      	ldrh	r3, [r3, #2]
 80119c2:	b2da      	uxtb	r2, r3
 80119c4:	4b4e      	ldr	r3, [pc, #312]	@ (8011b00 <USBD_SetConfig+0x150>)
 80119c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80119c8:	4b4d      	ldr	r3, [pc, #308]	@ (8011b00 <USBD_SetConfig+0x150>)
 80119ca:	781b      	ldrb	r3, [r3, #0]
 80119cc:	2b01      	cmp	r3, #1
 80119ce:	d905      	bls.n	80119dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80119d0:	6839      	ldr	r1, [r7, #0]
 80119d2:	6878      	ldr	r0, [r7, #4]
 80119d4:	f000 f985 	bl	8011ce2 <USBD_CtlError>
    return USBD_FAIL;
 80119d8:	2303      	movs	r3, #3
 80119da:	e08c      	b.n	8011af6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80119e2:	b2db      	uxtb	r3, r3
 80119e4:	2b02      	cmp	r3, #2
 80119e6:	d002      	beq.n	80119ee <USBD_SetConfig+0x3e>
 80119e8:	2b03      	cmp	r3, #3
 80119ea:	d029      	beq.n	8011a40 <USBD_SetConfig+0x90>
 80119ec:	e075      	b.n	8011ada <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80119ee:	4b44      	ldr	r3, [pc, #272]	@ (8011b00 <USBD_SetConfig+0x150>)
 80119f0:	781b      	ldrb	r3, [r3, #0]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d020      	beq.n	8011a38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80119f6:	4b42      	ldr	r3, [pc, #264]	@ (8011b00 <USBD_SetConfig+0x150>)
 80119f8:	781b      	ldrb	r3, [r3, #0]
 80119fa:	461a      	mov	r2, r3
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011a00:	4b3f      	ldr	r3, [pc, #252]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a02:	781b      	ldrb	r3, [r3, #0]
 8011a04:	4619      	mov	r1, r3
 8011a06:	6878      	ldr	r0, [r7, #4]
 8011a08:	f7ff f835 	bl	8010a76 <USBD_SetClassConfig>
 8011a0c:	4603      	mov	r3, r0
 8011a0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011a10:	7bfb      	ldrb	r3, [r7, #15]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d008      	beq.n	8011a28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011a16:	6839      	ldr	r1, [r7, #0]
 8011a18:	6878      	ldr	r0, [r7, #4]
 8011a1a:	f000 f962 	bl	8011ce2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2202      	movs	r2, #2
 8011a22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011a26:	e065      	b.n	8011af4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011a28:	6878      	ldr	r0, [r7, #4]
 8011a2a:	f000 fa17 	bl	8011e5c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2203      	movs	r2, #3
 8011a32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011a36:	e05d      	b.n	8011af4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011a38:	6878      	ldr	r0, [r7, #4]
 8011a3a:	f000 fa0f 	bl	8011e5c <USBD_CtlSendStatus>
      break;
 8011a3e:	e059      	b.n	8011af4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011a40:	4b2f      	ldr	r3, [pc, #188]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a42:	781b      	ldrb	r3, [r3, #0]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d112      	bne.n	8011a6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2202      	movs	r2, #2
 8011a4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011a50:	4b2b      	ldr	r3, [pc, #172]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a52:	781b      	ldrb	r3, [r3, #0]
 8011a54:	461a      	mov	r2, r3
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011a5a:	4b29      	ldr	r3, [pc, #164]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a5c:	781b      	ldrb	r3, [r3, #0]
 8011a5e:	4619      	mov	r1, r3
 8011a60:	6878      	ldr	r0, [r7, #4]
 8011a62:	f7ff f824 	bl	8010aae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011a66:	6878      	ldr	r0, [r7, #4]
 8011a68:	f000 f9f8 	bl	8011e5c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011a6c:	e042      	b.n	8011af4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011a6e:	4b24      	ldr	r3, [pc, #144]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a70:	781b      	ldrb	r3, [r3, #0]
 8011a72:	461a      	mov	r2, r3
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	685b      	ldr	r3, [r3, #4]
 8011a78:	429a      	cmp	r2, r3
 8011a7a:	d02a      	beq.n	8011ad2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	685b      	ldr	r3, [r3, #4]
 8011a80:	b2db      	uxtb	r3, r3
 8011a82:	4619      	mov	r1, r3
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f7ff f812 	bl	8010aae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a8c:	781b      	ldrb	r3, [r3, #0]
 8011a8e:	461a      	mov	r2, r3
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011a94:	4b1a      	ldr	r3, [pc, #104]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011a96:	781b      	ldrb	r3, [r3, #0]
 8011a98:	4619      	mov	r1, r3
 8011a9a:	6878      	ldr	r0, [r7, #4]
 8011a9c:	f7fe ffeb 	bl	8010a76 <USBD_SetClassConfig>
 8011aa0:	4603      	mov	r3, r0
 8011aa2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011aa4:	7bfb      	ldrb	r3, [r7, #15]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d00f      	beq.n	8011aca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011aaa:	6839      	ldr	r1, [r7, #0]
 8011aac:	6878      	ldr	r0, [r7, #4]
 8011aae:	f000 f918 	bl	8011ce2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	685b      	ldr	r3, [r3, #4]
 8011ab6:	b2db      	uxtb	r3, r3
 8011ab8:	4619      	mov	r1, r3
 8011aba:	6878      	ldr	r0, [r7, #4]
 8011abc:	f7fe fff7 	bl	8010aae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	2202      	movs	r2, #2
 8011ac4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011ac8:	e014      	b.n	8011af4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011aca:	6878      	ldr	r0, [r7, #4]
 8011acc:	f000 f9c6 	bl	8011e5c <USBD_CtlSendStatus>
      break;
 8011ad0:	e010      	b.n	8011af4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011ad2:	6878      	ldr	r0, [r7, #4]
 8011ad4:	f000 f9c2 	bl	8011e5c <USBD_CtlSendStatus>
      break;
 8011ad8:	e00c      	b.n	8011af4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8011ada:	6839      	ldr	r1, [r7, #0]
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f000 f900 	bl	8011ce2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011ae2:	4b07      	ldr	r3, [pc, #28]	@ (8011b00 <USBD_SetConfig+0x150>)
 8011ae4:	781b      	ldrb	r3, [r3, #0]
 8011ae6:	4619      	mov	r1, r3
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f7fe ffe0 	bl	8010aae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8011aee:	2303      	movs	r3, #3
 8011af0:	73fb      	strb	r3, [r7, #15]
      break;
 8011af2:	bf00      	nop
  }

  return ret;
 8011af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3710      	adds	r7, #16
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop
 8011b00:	20010ab4 	.word	0x20010ab4

08011b04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b082      	sub	sp, #8
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
 8011b0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011b0e:	683b      	ldr	r3, [r7, #0]
 8011b10:	88db      	ldrh	r3, [r3, #6]
 8011b12:	2b01      	cmp	r3, #1
 8011b14:	d004      	beq.n	8011b20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011b16:	6839      	ldr	r1, [r7, #0]
 8011b18:	6878      	ldr	r0, [r7, #4]
 8011b1a:	f000 f8e2 	bl	8011ce2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8011b1e:	e023      	b.n	8011b68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b26:	b2db      	uxtb	r3, r3
 8011b28:	2b02      	cmp	r3, #2
 8011b2a:	dc02      	bgt.n	8011b32 <USBD_GetConfig+0x2e>
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	dc03      	bgt.n	8011b38 <USBD_GetConfig+0x34>
 8011b30:	e015      	b.n	8011b5e <USBD_GetConfig+0x5a>
 8011b32:	2b03      	cmp	r3, #3
 8011b34:	d00b      	beq.n	8011b4e <USBD_GetConfig+0x4a>
 8011b36:	e012      	b.n	8011b5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	3308      	adds	r3, #8
 8011b42:	2201      	movs	r2, #1
 8011b44:	4619      	mov	r1, r3
 8011b46:	6878      	ldr	r0, [r7, #4]
 8011b48:	f000 f948 	bl	8011ddc <USBD_CtlSendData>
        break;
 8011b4c:	e00c      	b.n	8011b68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	3304      	adds	r3, #4
 8011b52:	2201      	movs	r2, #1
 8011b54:	4619      	mov	r1, r3
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f000 f940 	bl	8011ddc <USBD_CtlSendData>
        break;
 8011b5c:	e004      	b.n	8011b68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011b5e:	6839      	ldr	r1, [r7, #0]
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f000 f8be 	bl	8011ce2 <USBD_CtlError>
        break;
 8011b66:	bf00      	nop
}
 8011b68:	bf00      	nop
 8011b6a:	3708      	adds	r7, #8
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}

08011b70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b70:	b580      	push	{r7, lr}
 8011b72:	b082      	sub	sp, #8
 8011b74:	af00      	add	r7, sp, #0
 8011b76:	6078      	str	r0, [r7, #4]
 8011b78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b80:	b2db      	uxtb	r3, r3
 8011b82:	3b01      	subs	r3, #1
 8011b84:	2b02      	cmp	r3, #2
 8011b86:	d81e      	bhi.n	8011bc6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	88db      	ldrh	r3, [r3, #6]
 8011b8c:	2b02      	cmp	r3, #2
 8011b8e:	d004      	beq.n	8011b9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011b90:	6839      	ldr	r1, [r7, #0]
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f000 f8a5 	bl	8011ce2 <USBD_CtlError>
        break;
 8011b98:	e01a      	b.n	8011bd0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	2201      	movs	r2, #1
 8011b9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d005      	beq.n	8011bb6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	68db      	ldr	r3, [r3, #12]
 8011bae:	f043 0202 	orr.w	r2, r3, #2
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	330c      	adds	r3, #12
 8011bba:	2202      	movs	r2, #2
 8011bbc:	4619      	mov	r1, r3
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f000 f90c 	bl	8011ddc <USBD_CtlSendData>
      break;
 8011bc4:	e004      	b.n	8011bd0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011bc6:	6839      	ldr	r1, [r7, #0]
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f000 f88a 	bl	8011ce2 <USBD_CtlError>
      break;
 8011bce:	bf00      	nop
  }
}
 8011bd0:	bf00      	nop
 8011bd2:	3708      	adds	r7, #8
 8011bd4:	46bd      	mov	sp, r7
 8011bd6:	bd80      	pop	{r7, pc}

08011bd8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b082      	sub	sp, #8
 8011bdc:	af00      	add	r7, sp, #0
 8011bde:	6078      	str	r0, [r7, #4]
 8011be0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011be2:	683b      	ldr	r3, [r7, #0]
 8011be4:	885b      	ldrh	r3, [r3, #2]
 8011be6:	2b01      	cmp	r3, #1
 8011be8:	d107      	bne.n	8011bfa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	2201      	movs	r2, #1
 8011bee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011bf2:	6878      	ldr	r0, [r7, #4]
 8011bf4:	f000 f932 	bl	8011e5c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011bf8:	e013      	b.n	8011c22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	885b      	ldrh	r3, [r3, #2]
 8011bfe:	2b02      	cmp	r3, #2
 8011c00:	d10b      	bne.n	8011c1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	889b      	ldrh	r3, [r3, #4]
 8011c06:	0a1b      	lsrs	r3, r3, #8
 8011c08:	b29b      	uxth	r3, r3
 8011c0a:	b2da      	uxtb	r2, r3
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011c12:	6878      	ldr	r0, [r7, #4]
 8011c14:	f000 f922 	bl	8011e5c <USBD_CtlSendStatus>
}
 8011c18:	e003      	b.n	8011c22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011c1a:	6839      	ldr	r1, [r7, #0]
 8011c1c:	6878      	ldr	r0, [r7, #4]
 8011c1e:	f000 f860 	bl	8011ce2 <USBD_CtlError>
}
 8011c22:	bf00      	nop
 8011c24:	3708      	adds	r7, #8
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}

08011c2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c2a:	b580      	push	{r7, lr}
 8011c2c:	b082      	sub	sp, #8
 8011c2e:	af00      	add	r7, sp, #0
 8011c30:	6078      	str	r0, [r7, #4]
 8011c32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c3a:	b2db      	uxtb	r3, r3
 8011c3c:	3b01      	subs	r3, #1
 8011c3e:	2b02      	cmp	r3, #2
 8011c40:	d80b      	bhi.n	8011c5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	885b      	ldrh	r3, [r3, #2]
 8011c46:	2b01      	cmp	r3, #1
 8011c48:	d10c      	bne.n	8011c64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	2200      	movs	r2, #0
 8011c4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	f000 f902 	bl	8011e5c <USBD_CtlSendStatus>
      }
      break;
 8011c58:	e004      	b.n	8011c64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011c5a:	6839      	ldr	r1, [r7, #0]
 8011c5c:	6878      	ldr	r0, [r7, #4]
 8011c5e:	f000 f840 	bl	8011ce2 <USBD_CtlError>
      break;
 8011c62:	e000      	b.n	8011c66 <USBD_ClrFeature+0x3c>
      break;
 8011c64:	bf00      	nop
  }
}
 8011c66:	bf00      	nop
 8011c68:	3708      	adds	r7, #8
 8011c6a:	46bd      	mov	sp, r7
 8011c6c:	bd80      	pop	{r7, pc}

08011c6e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011c6e:	b580      	push	{r7, lr}
 8011c70:	b084      	sub	sp, #16
 8011c72:	af00      	add	r7, sp, #0
 8011c74:	6078      	str	r0, [r7, #4]
 8011c76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011c78:	683b      	ldr	r3, [r7, #0]
 8011c7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	781a      	ldrb	r2, [r3, #0]
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	3301      	adds	r3, #1
 8011c88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	781a      	ldrb	r2, [r3, #0]
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	3301      	adds	r3, #1
 8011c96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011c98:	68f8      	ldr	r0, [r7, #12]
 8011c9a:	f7ff fa13 	bl	80110c4 <SWAPBYTE>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	461a      	mov	r2, r3
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	3301      	adds	r3, #1
 8011caa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	3301      	adds	r3, #1
 8011cb0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011cb2:	68f8      	ldr	r0, [r7, #12]
 8011cb4:	f7ff fa06 	bl	80110c4 <SWAPBYTE>
 8011cb8:	4603      	mov	r3, r0
 8011cba:	461a      	mov	r2, r3
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	3301      	adds	r3, #1
 8011cc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	3301      	adds	r3, #1
 8011cca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011ccc:	68f8      	ldr	r0, [r7, #12]
 8011cce:	f7ff f9f9 	bl	80110c4 <SWAPBYTE>
 8011cd2:	4603      	mov	r3, r0
 8011cd4:	461a      	mov	r2, r3
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	80da      	strh	r2, [r3, #6]
}
 8011cda:	bf00      	nop
 8011cdc:	3710      	adds	r7, #16
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bd80      	pop	{r7, pc}

08011ce2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ce2:	b580      	push	{r7, lr}
 8011ce4:	b082      	sub	sp, #8
 8011ce6:	af00      	add	r7, sp, #0
 8011ce8:	6078      	str	r0, [r7, #4]
 8011cea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011cec:	2180      	movs	r1, #128	@ 0x80
 8011cee:	6878      	ldr	r0, [r7, #4]
 8011cf0:	f006 fd0e 	bl	8018710 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011cf4:	2100      	movs	r1, #0
 8011cf6:	6878      	ldr	r0, [r7, #4]
 8011cf8:	f006 fd0a 	bl	8018710 <USBD_LL_StallEP>
}
 8011cfc:	bf00      	nop
 8011cfe:	3708      	adds	r7, #8
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bd80      	pop	{r7, pc}

08011d04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b086      	sub	sp, #24
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	60f8      	str	r0, [r7, #12]
 8011d0c:	60b9      	str	r1, [r7, #8]
 8011d0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011d10:	2300      	movs	r3, #0
 8011d12:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d042      	beq.n	8011da0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011d1e:	6938      	ldr	r0, [r7, #16]
 8011d20:	f000 f842 	bl	8011da8 <USBD_GetLen>
 8011d24:	4603      	mov	r3, r0
 8011d26:	3301      	adds	r3, #1
 8011d28:	005b      	lsls	r3, r3, #1
 8011d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011d2e:	d808      	bhi.n	8011d42 <USBD_GetString+0x3e>
 8011d30:	6938      	ldr	r0, [r7, #16]
 8011d32:	f000 f839 	bl	8011da8 <USBD_GetLen>
 8011d36:	4603      	mov	r3, r0
 8011d38:	3301      	adds	r3, #1
 8011d3a:	b29b      	uxth	r3, r3
 8011d3c:	005b      	lsls	r3, r3, #1
 8011d3e:	b29a      	uxth	r2, r3
 8011d40:	e001      	b.n	8011d46 <USBD_GetString+0x42>
 8011d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011d4a:	7dfb      	ldrb	r3, [r7, #23]
 8011d4c:	68ba      	ldr	r2, [r7, #8]
 8011d4e:	4413      	add	r3, r2
 8011d50:	687a      	ldr	r2, [r7, #4]
 8011d52:	7812      	ldrb	r2, [r2, #0]
 8011d54:	701a      	strb	r2, [r3, #0]
  idx++;
 8011d56:	7dfb      	ldrb	r3, [r7, #23]
 8011d58:	3301      	adds	r3, #1
 8011d5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011d5c:	7dfb      	ldrb	r3, [r7, #23]
 8011d5e:	68ba      	ldr	r2, [r7, #8]
 8011d60:	4413      	add	r3, r2
 8011d62:	2203      	movs	r2, #3
 8011d64:	701a      	strb	r2, [r3, #0]
  idx++;
 8011d66:	7dfb      	ldrb	r3, [r7, #23]
 8011d68:	3301      	adds	r3, #1
 8011d6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011d6c:	e013      	b.n	8011d96 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011d6e:	7dfb      	ldrb	r3, [r7, #23]
 8011d70:	68ba      	ldr	r2, [r7, #8]
 8011d72:	4413      	add	r3, r2
 8011d74:	693a      	ldr	r2, [r7, #16]
 8011d76:	7812      	ldrb	r2, [r2, #0]
 8011d78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011d7a:	693b      	ldr	r3, [r7, #16]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	613b      	str	r3, [r7, #16]
    idx++;
 8011d80:	7dfb      	ldrb	r3, [r7, #23]
 8011d82:	3301      	adds	r3, #1
 8011d84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011d86:	7dfb      	ldrb	r3, [r7, #23]
 8011d88:	68ba      	ldr	r2, [r7, #8]
 8011d8a:	4413      	add	r3, r2
 8011d8c:	2200      	movs	r2, #0
 8011d8e:	701a      	strb	r2, [r3, #0]
    idx++;
 8011d90:	7dfb      	ldrb	r3, [r7, #23]
 8011d92:	3301      	adds	r3, #1
 8011d94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011d96:	693b      	ldr	r3, [r7, #16]
 8011d98:	781b      	ldrb	r3, [r3, #0]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d1e7      	bne.n	8011d6e <USBD_GetString+0x6a>
 8011d9e:	e000      	b.n	8011da2 <USBD_GetString+0x9e>
    return;
 8011da0:	bf00      	nop
  }
}
 8011da2:	3718      	adds	r7, #24
 8011da4:	46bd      	mov	sp, r7
 8011da6:	bd80      	pop	{r7, pc}

08011da8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011da8:	b480      	push	{r7}
 8011daa:	b085      	sub	sp, #20
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011db0:	2300      	movs	r3, #0
 8011db2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011db8:	e005      	b.n	8011dc6 <USBD_GetLen+0x1e>
  {
    len++;
 8011dba:	7bfb      	ldrb	r3, [r7, #15]
 8011dbc:	3301      	adds	r3, #1
 8011dbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011dc0:	68bb      	ldr	r3, [r7, #8]
 8011dc2:	3301      	adds	r3, #1
 8011dc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011dc6:	68bb      	ldr	r3, [r7, #8]
 8011dc8:	781b      	ldrb	r3, [r3, #0]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d1f5      	bne.n	8011dba <USBD_GetLen+0x12>
  }

  return len;
 8011dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	3714      	adds	r7, #20
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dda:	4770      	bx	lr

08011ddc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b084      	sub	sp, #16
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	60f8      	str	r0, [r7, #12]
 8011de4:	60b9      	str	r1, [r7, #8]
 8011de6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	2202      	movs	r2, #2
 8011dec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	687a      	ldr	r2, [r7, #4]
 8011df4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	68ba      	ldr	r2, [r7, #8]
 8011dfa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	687a      	ldr	r2, [r7, #4]
 8011e00:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	68ba      	ldr	r2, [r7, #8]
 8011e06:	2100      	movs	r1, #0
 8011e08:	68f8      	ldr	r0, [r7, #12]
 8011e0a:	f006 fd0a 	bl	8018822 <USBD_LL_Transmit>

  return USBD_OK;
 8011e0e:	2300      	movs	r3, #0
}
 8011e10:	4618      	mov	r0, r3
 8011e12:	3710      	adds	r7, #16
 8011e14:	46bd      	mov	sp, r7
 8011e16:	bd80      	pop	{r7, pc}

08011e18 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b084      	sub	sp, #16
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	60f8      	str	r0, [r7, #12]
 8011e20:	60b9      	str	r1, [r7, #8]
 8011e22:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	68ba      	ldr	r2, [r7, #8]
 8011e28:	2100      	movs	r1, #0
 8011e2a:	68f8      	ldr	r0, [r7, #12]
 8011e2c:	f006 fcf9 	bl	8018822 <USBD_LL_Transmit>

  return USBD_OK;
 8011e30:	2300      	movs	r3, #0
}
 8011e32:	4618      	mov	r0, r3
 8011e34:	3710      	adds	r7, #16
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}

08011e3a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011e3a:	b580      	push	{r7, lr}
 8011e3c:	b084      	sub	sp, #16
 8011e3e:	af00      	add	r7, sp, #0
 8011e40:	60f8      	str	r0, [r7, #12]
 8011e42:	60b9      	str	r1, [r7, #8]
 8011e44:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	68ba      	ldr	r2, [r7, #8]
 8011e4a:	2100      	movs	r1, #0
 8011e4c:	68f8      	ldr	r0, [r7, #12]
 8011e4e:	f006 fd09 	bl	8018864 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011e52:	2300      	movs	r3, #0
}
 8011e54:	4618      	mov	r0, r3
 8011e56:	3710      	adds	r7, #16
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bd80      	pop	{r7, pc}

08011e5c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b082      	sub	sp, #8
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2204      	movs	r2, #4
 8011e68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	2200      	movs	r2, #0
 8011e70:	2100      	movs	r1, #0
 8011e72:	6878      	ldr	r0, [r7, #4]
 8011e74:	f006 fcd5 	bl	8018822 <USBD_LL_Transmit>

  return USBD_OK;
 8011e78:	2300      	movs	r3, #0
}
 8011e7a:	4618      	mov	r0, r3
 8011e7c:	3708      	adds	r7, #8
 8011e7e:	46bd      	mov	sp, r7
 8011e80:	bd80      	pop	{r7, pc}

08011e82 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011e82:	b580      	push	{r7, lr}
 8011e84:	b082      	sub	sp, #8
 8011e86:	af00      	add	r7, sp, #0
 8011e88:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	2205      	movs	r2, #5
 8011e8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011e92:	2300      	movs	r3, #0
 8011e94:	2200      	movs	r2, #0
 8011e96:	2100      	movs	r1, #0
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f006 fce3 	bl	8018864 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011e9e:	2300      	movs	r3, #0
}
 8011ea0:	4618      	mov	r0, r3
 8011ea2:	3708      	adds	r7, #8
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	bd80      	pop	{r7, pc}

08011ea8 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b088      	sub	sp, #32
 8011eac:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8011eae:	2300      	movs	r3, #0
 8011eb0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8011eb2:	f107 0308 	add.w	r3, r7, #8
 8011eb6:	2218      	movs	r2, #24
 8011eb8:	2100      	movs	r1, #0
 8011eba:	4618      	mov	r0, r3
 8011ebc:	f001 f92d 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8011ec0:	233f      	movs	r3, #63	@ 0x3f
 8011ec2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8011ec4:	2381      	movs	r3, #129	@ 0x81
 8011ec6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8011ec8:	1dfb      	adds	r3, r7, #7
 8011eca:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8011ecc:	2301      	movs	r3, #1
 8011ece:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8011ed0:	f107 0308 	add.w	r3, r7, #8
 8011ed4:	2100      	movs	r1, #0
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	f001 fba8 	bl	801362c <hci_send_req>
 8011edc:	4603      	mov	r3, r0
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	da01      	bge.n	8011ee6 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8011ee2:	23ff      	movs	r3, #255	@ 0xff
 8011ee4:	e000      	b.n	8011ee8 <aci_gap_set_non_discoverable+0x40>
  return status;
 8011ee6:	79fb      	ldrb	r3, [r7, #7]
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3720      	adds	r7, #32
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}

08011ef0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8011ef0:	b5b0      	push	{r4, r5, r7, lr}
 8011ef2:	b0ce      	sub	sp, #312	@ 0x138
 8011ef4:	af00      	add	r7, sp, #0
 8011ef6:	4605      	mov	r5, r0
 8011ef8:	460c      	mov	r4, r1
 8011efa:	4610      	mov	r0, r2
 8011efc:	4619      	mov	r1, r3
 8011efe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f02:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8011f06:	462a      	mov	r2, r5
 8011f08:	701a      	strb	r2, [r3, #0]
 8011f0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f0e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011f12:	4622      	mov	r2, r4
 8011f14:	801a      	strh	r2, [r3, #0]
 8011f16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f1a:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8011f1e:	4602      	mov	r2, r0
 8011f20:	801a      	strh	r2, [r3, #0]
 8011f22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f26:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8011f2a:	460a      	mov	r2, r1
 8011f2c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8011f2e:	f107 0310 	add.w	r3, r7, #16
 8011f32:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8011f36:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8011f3a:	3308      	adds	r3, #8
 8011f3c:	f107 0210 	add.w	r2, r7, #16
 8011f40:	4413      	add	r3, r2
 8011f42:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8011f46:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8011f4a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8011f4e:	4413      	add	r3, r2
 8011f50:	3309      	adds	r3, #9
 8011f52:	f107 0210 	add.w	r2, r7, #16
 8011f56:	4413      	add	r3, r2
 8011f58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8011f5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f60:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8011f64:	2200      	movs	r2, #0
 8011f66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8011f6e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f72:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011f76:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8011f7a:	7812      	ldrb	r2, [r2, #0]
 8011f7c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8011f7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f82:	3301      	adds	r3, #1
 8011f84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8011f88:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f8c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011f90:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8011f94:	8812      	ldrh	r2, [r2, #0]
 8011f96:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8011f9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f9e:	3302      	adds	r3, #2
 8011fa0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8011fa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011fa8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011fac:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8011fb0:	8812      	ldrh	r2, [r2, #0]
 8011fb2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8011fb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011fba:	3302      	adds	r3, #2
 8011fbc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8011fc0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011fc4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011fc8:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8011fcc:	7812      	ldrb	r2, [r2, #0]
 8011fce:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8011fd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011fd4:	3301      	adds	r3, #1
 8011fd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8011fda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011fde:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8011fe2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8011fe4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011fe8:	3301      	adds	r3, #1
 8011fea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8011fee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011ff2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8011ff6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8011ff8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011ffc:	3301      	adds	r3, #1
 8011ffe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8012002:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012006:	3308      	adds	r3, #8
 8012008:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 801200c:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8012010:	4618      	mov	r0, r3
 8012012:	f001 f872 	bl	80130fa <Osal_MemCpy>
    index_input += Local_Name_Length;
 8012016:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 801201a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801201e:	4413      	add	r3, r2
 8012020:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8012024:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012028:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 801202c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 801202e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012032:	3301      	adds	r3, #1
 8012034:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8012038:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801203c:	3301      	adds	r3, #1
 801203e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8012042:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8012046:	4618      	mov	r0, r3
 8012048:	f001 f857 	bl	80130fa <Osal_MemCpy>
    index_input += Service_Uuid_length;
 801204c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8012050:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012054:	4413      	add	r3, r2
 8012056:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 801205a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801205e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8012062:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8012064:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012068:	3302      	adds	r3, #2
 801206a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 801206e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012072:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8012076:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8012078:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801207c:	3302      	adds	r3, #2
 801207e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012082:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012086:	2218      	movs	r2, #24
 8012088:	2100      	movs	r1, #0
 801208a:	4618      	mov	r0, r3
 801208c:	f001 f845 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012090:	233f      	movs	r3, #63	@ 0x3f
 8012092:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8012096:	2383      	movs	r3, #131	@ 0x83
 8012098:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801209c:	f107 0310 	add.w	r3, r7, #16
 80120a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80120a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80120a8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80120ac:	f107 030f 	add.w	r3, r7, #15
 80120b0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80120b4:	2301      	movs	r3, #1
 80120b6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80120ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80120be:	2100      	movs	r1, #0
 80120c0:	4618      	mov	r0, r3
 80120c2:	f001 fab3 	bl	801362c <hci_send_req>
 80120c6:	4603      	mov	r3, r0
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	da01      	bge.n	80120d0 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80120cc:	23ff      	movs	r3, #255	@ 0xff
 80120ce:	e004      	b.n	80120da <aci_gap_set_discoverable+0x1ea>
  return status;
 80120d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80120d4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80120d8:	781b      	ldrb	r3, [r3, #0]
}
 80120da:	4618      	mov	r0, r3
 80120dc:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bdb0      	pop	{r4, r5, r7, pc}

080120e4 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	b0cc      	sub	sp, #304	@ 0x130
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	4602      	mov	r2, r0
 80120ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80120f0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80120f4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 80120f6:	f107 0310 	add.w	r3, r7, #16
 80120fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80120fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012102:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012106:	2200      	movs	r2, #0
 8012108:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801210a:	2300      	movs	r3, #0
 801210c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8012110:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012114:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012118:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801211c:	7812      	ldrb	r2, [r2, #0]
 801211e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012120:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012124:	3301      	adds	r3, #1
 8012126:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801212a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801212e:	2218      	movs	r2, #24
 8012130:	2100      	movs	r1, #0
 8012132:	4618      	mov	r0, r3
 8012134:	f000 fff1 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012138:	233f      	movs	r3, #63	@ 0x3f
 801213a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 801213e:	2385      	movs	r3, #133	@ 0x85
 8012140:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012144:	f107 0310 	add.w	r3, r7, #16
 8012148:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801214c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012150:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012154:	f107 030f 	add.w	r3, r7, #15
 8012158:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801215c:	2301      	movs	r3, #1
 801215e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012162:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012166:	2100      	movs	r1, #0
 8012168:	4618      	mov	r0, r3
 801216a:	f001 fa5f 	bl	801362c <hci_send_req>
 801216e:	4603      	mov	r3, r0
 8012170:	2b00      	cmp	r3, #0
 8012172:	da01      	bge.n	8012178 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8012174:	23ff      	movs	r3, #255	@ 0xff
 8012176:	e004      	b.n	8012182 <aci_gap_set_io_capability+0x9e>
  return status;
 8012178:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801217c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012180:	781b      	ldrb	r3, [r3, #0]
}
 8012182:	4618      	mov	r0, r3
 8012184:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012188:	46bd      	mov	sp, r7
 801218a:	bd80      	pop	{r7, pc}

0801218c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 801218c:	b5b0      	push	{r4, r5, r7, lr}
 801218e:	b0cc      	sub	sp, #304	@ 0x130
 8012190:	af00      	add	r7, sp, #0
 8012192:	4605      	mov	r5, r0
 8012194:	460c      	mov	r4, r1
 8012196:	4610      	mov	r0, r2
 8012198:	4619      	mov	r1, r3
 801219a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801219e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80121a2:	462a      	mov	r2, r5
 80121a4:	701a      	strb	r2, [r3, #0]
 80121a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80121aa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80121ae:	4622      	mov	r2, r4
 80121b0:	701a      	strb	r2, [r3, #0]
 80121b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80121b6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80121ba:	4602      	mov	r2, r0
 80121bc:	701a      	strb	r2, [r3, #0]
 80121be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80121c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80121c6:	460a      	mov	r2, r1
 80121c8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80121ca:	f107 0310 	add.w	r3, r7, #16
 80121ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80121d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80121d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80121da:	2200      	movs	r2, #0
 80121dc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80121de:	2300      	movs	r3, #0
 80121e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80121e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80121e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80121ec:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80121f0:	7812      	ldrb	r2, [r2, #0]
 80121f2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80121f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80121f8:	3301      	adds	r3, #1
 80121fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 80121fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012202:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012206:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801220a:	7812      	ldrb	r2, [r2, #0]
 801220c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801220e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012212:	3301      	adds	r3, #1
 8012214:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8012218:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801221c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012220:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8012224:	7812      	ldrb	r2, [r2, #0]
 8012226:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8012228:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801222c:	3301      	adds	r3, #1
 801222e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8012232:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012236:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801223a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 801223e:	7812      	ldrb	r2, [r2, #0]
 8012240:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8012242:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012246:	3301      	adds	r3, #1
 8012248:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 801224c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012250:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8012254:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8012256:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801225a:	3301      	adds	r3, #1
 801225c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8012260:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012264:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8012268:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 801226a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801226e:	3301      	adds	r3, #1
 8012270:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8012274:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012278:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 801227c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 801227e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012282:	3301      	adds	r3, #1
 8012284:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8012288:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801228c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8012290:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8012294:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012298:	3304      	adds	r3, #4
 801229a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 801229e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80122a2:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80122a6:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80122a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80122ac:	3301      	adds	r3, #1
 80122ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80122b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80122b6:	2218      	movs	r2, #24
 80122b8:	2100      	movs	r1, #0
 80122ba:	4618      	mov	r0, r3
 80122bc:	f000 ff2d 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 80122c0:	233f      	movs	r3, #63	@ 0x3f
 80122c2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80122c6:	2386      	movs	r3, #134	@ 0x86
 80122c8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80122cc:	f107 0310 	add.w	r3, r7, #16
 80122d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80122d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80122d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80122dc:	f107 030f 	add.w	r3, r7, #15
 80122e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80122e4:	2301      	movs	r3, #1
 80122e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80122ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80122ee:	2100      	movs	r1, #0
 80122f0:	4618      	mov	r0, r3
 80122f2:	f001 f99b 	bl	801362c <hci_send_req>
 80122f6:	4603      	mov	r3, r0
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	da01      	bge.n	8012300 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 80122fc:	23ff      	movs	r3, #255	@ 0xff
 80122fe:	e004      	b.n	801230a <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8012300:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012304:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012308:	781b      	ldrb	r3, [r3, #0]
}
 801230a:	4618      	mov	r0, r3
 801230c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012310:	46bd      	mov	sp, r7
 8012312:	bdb0      	pop	{r4, r5, r7, pc}

08012314 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8012314:	b580      	push	{r7, lr}
 8012316:	b0cc      	sub	sp, #304	@ 0x130
 8012318:	af00      	add	r7, sp, #0
 801231a:	4602      	mov	r2, r0
 801231c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012320:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012324:	6019      	str	r1, [r3, #0]
 8012326:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801232a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801232e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8012330:	f107 0310 	add.w	r3, r7, #16
 8012334:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012338:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801233c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012340:	2200      	movs	r2, #0
 8012342:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012344:	2300      	movs	r3, #0
 8012346:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 801234a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801234e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012352:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012356:	8812      	ldrh	r2, [r2, #0]
 8012358:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801235a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801235e:	3302      	adds	r3, #2
 8012360:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8012364:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012368:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801236c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8012370:	6812      	ldr	r2, [r2, #0]
 8012372:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8012376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801237a:	3304      	adds	r3, #4
 801237c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012380:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012384:	2218      	movs	r2, #24
 8012386:	2100      	movs	r1, #0
 8012388:	4618      	mov	r0, r3
 801238a:	f000 fec6 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 801238e:	233f      	movs	r3, #63	@ 0x3f
 8012390:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8012394:	2388      	movs	r3, #136	@ 0x88
 8012396:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801239a:	f107 0310 	add.w	r3, r7, #16
 801239e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80123a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80123a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80123aa:	f107 030f 	add.w	r3, r7, #15
 80123ae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80123b2:	2301      	movs	r3, #1
 80123b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80123b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80123bc:	2100      	movs	r1, #0
 80123be:	4618      	mov	r0, r3
 80123c0:	f001 f934 	bl	801362c <hci_send_req>
 80123c4:	4603      	mov	r3, r0
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	da01      	bge.n	80123ce <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80123ca:	23ff      	movs	r3, #255	@ 0xff
 80123cc:	e004      	b.n	80123d8 <aci_gap_pass_key_resp+0xc4>
  return status;
 80123ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123d2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80123d6:	781b      	ldrb	r3, [r3, #0]
}
 80123d8:	4618      	mov	r0, r3
 80123da:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}

080123e2 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80123e2:	b590      	push	{r4, r7, lr}
 80123e4:	b0cd      	sub	sp, #308	@ 0x134
 80123e6:	af00      	add	r7, sp, #0
 80123e8:	4604      	mov	r4, r0
 80123ea:	4608      	mov	r0, r1
 80123ec:	4611      	mov	r1, r2
 80123ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80123f2:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80123f6:	6013      	str	r3, [r2, #0]
 80123f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123fc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012400:	4622      	mov	r2, r4
 8012402:	701a      	strb	r2, [r3, #0]
 8012404:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012408:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801240c:	4602      	mov	r2, r0
 801240e:	701a      	strb	r2, [r3, #0]
 8012410:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012414:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8012418:	460a      	mov	r2, r1
 801241a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 801241c:	f107 0310 	add.w	r3, r7, #16
 8012420:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8012424:	f107 0308 	add.w	r3, r7, #8
 8012428:	2207      	movs	r2, #7
 801242a:	2100      	movs	r1, #0
 801242c:	4618      	mov	r0, r3
 801242e:	f000 fe74 	bl	801311a <Osal_MemSet>
  int index_input = 0;
 8012432:	2300      	movs	r3, #0
 8012434:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8012438:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801243c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012440:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012444:	7812      	ldrb	r2, [r2, #0]
 8012446:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012448:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801244c:	3301      	adds	r3, #1
 801244e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8012452:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012456:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801245a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801245e:	7812      	ldrb	r2, [r2, #0]
 8012460:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012462:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012466:	3301      	adds	r3, #1
 8012468:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 801246c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012470:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012474:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8012478:	7812      	ldrb	r2, [r2, #0]
 801247a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801247c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012480:	3301      	adds	r3, #1
 8012482:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012486:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801248a:	2218      	movs	r2, #24
 801248c:	2100      	movs	r1, #0
 801248e:	4618      	mov	r0, r3
 8012490:	f000 fe43 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012494:	233f      	movs	r3, #63	@ 0x3f
 8012496:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 801249a:	238a      	movs	r3, #138	@ 0x8a
 801249c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80124a0:	f107 0310 	add.w	r3, r7, #16
 80124a4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80124a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80124ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80124b0:	f107 0308 	add.w	r3, r7, #8
 80124b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80124b8:	2307      	movs	r3, #7
 80124ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80124be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80124c2:	2100      	movs	r1, #0
 80124c4:	4618      	mov	r0, r3
 80124c6:	f001 f8b1 	bl	801362c <hci_send_req>
 80124ca:	4603      	mov	r3, r0
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	da01      	bge.n	80124d4 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80124d0:	23ff      	movs	r3, #255	@ 0xff
 80124d2:	e02e      	b.n	8012532 <aci_gap_init+0x150>
  if ( resp.Status )
 80124d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80124d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80124dc:	781b      	ldrb	r3, [r3, #0]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d005      	beq.n	80124ee <aci_gap_init+0x10c>
    return resp.Status;
 80124e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80124e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80124ea:	781b      	ldrb	r3, [r3, #0]
 80124ec:	e021      	b.n	8012532 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80124ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80124f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80124f6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80124fa:	b29a      	uxth	r2, r3
 80124fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012500:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8012508:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801250c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8012510:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8012514:	b29a      	uxth	r2, r3
 8012516:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 801251a:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 801251c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012520:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8012524:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8012528:	b29a      	uxth	r2, r3
 801252a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 801252e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012530:	2300      	movs	r3, #0
}
 8012532:	4618      	mov	r0, r3
 8012534:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8012538:	46bd      	mov	sp, r7
 801253a:	bd90      	pop	{r4, r7, pc}

0801253c <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b0cc      	sub	sp, #304	@ 0x130
 8012540:	af00      	add	r7, sp, #0
 8012542:	4602      	mov	r2, r0
 8012544:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012548:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801254c:	6019      	str	r1, [r3, #0]
 801254e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012552:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012556:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8012558:	f107 0310 	add.w	r3, r7, #16
 801255c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012560:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012564:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012568:	2200      	movs	r2, #0
 801256a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801256c:	2300      	movs	r3, #0
 801256e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8012572:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012576:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801257a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801257e:	7812      	ldrb	r2, [r2, #0]
 8012580:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012582:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012586:	3301      	adds	r3, #1
 8012588:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 801258c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012590:	1c58      	adds	r0, r3, #1
 8012592:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012596:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801259a:	781a      	ldrb	r2, [r3, #0]
 801259c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80125a0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80125a4:	6819      	ldr	r1, [r3, #0]
 80125a6:	f000 fda8 	bl	80130fa <Osal_MemCpy>
  index_input += AdvDataLen;
 80125aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80125ae:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80125b2:	781b      	ldrb	r3, [r3, #0]
 80125b4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80125b8:	4413      	add	r3, r2
 80125ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80125be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80125c2:	2218      	movs	r2, #24
 80125c4:	2100      	movs	r1, #0
 80125c6:	4618      	mov	r0, r3
 80125c8:	f000 fda7 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 80125cc:	233f      	movs	r3, #63	@ 0x3f
 80125ce:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 80125d2:	238e      	movs	r3, #142	@ 0x8e
 80125d4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80125d8:	f107 0310 	add.w	r3, r7, #16
 80125dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80125e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80125e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80125e8:	f107 030f 	add.w	r3, r7, #15
 80125ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80125f0:	2301      	movs	r3, #1
 80125f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80125f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80125fa:	2100      	movs	r1, #0
 80125fc:	4618      	mov	r0, r3
 80125fe:	f001 f815 	bl	801362c <hci_send_req>
 8012602:	4603      	mov	r3, r0
 8012604:	2b00      	cmp	r3, #0
 8012606:	da01      	bge.n	801260c <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8012608:	23ff      	movs	r3, #255	@ 0xff
 801260a:	e004      	b.n	8012616 <aci_gap_update_adv_data+0xda>
  return status;
 801260c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012610:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012614:	781b      	ldrb	r3, [r3, #0]
}
 8012616:	4618      	mov	r0, r3
 8012618:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801261c:	46bd      	mov	sp, r7
 801261e:	bd80      	pop	{r7, pc}

08012620 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b088      	sub	sp, #32
 8012624:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8012626:	2300      	movs	r3, #0
 8012628:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801262a:	f107 0308 	add.w	r3, r7, #8
 801262e:	2218      	movs	r2, #24
 8012630:	2100      	movs	r1, #0
 8012632:	4618      	mov	r0, r3
 8012634:	f000 fd71 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012638:	233f      	movs	r3, #63	@ 0x3f
 801263a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 801263c:	2392      	movs	r3, #146	@ 0x92
 801263e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012640:	1dfb      	adds	r3, r7, #7
 8012642:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8012644:	2301      	movs	r3, #1
 8012646:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012648:	f107 0308 	add.w	r3, r7, #8
 801264c:	2100      	movs	r1, #0
 801264e:	4618      	mov	r0, r3
 8012650:	f000 ffec 	bl	801362c <hci_send_req>
 8012654:	4603      	mov	r3, r0
 8012656:	2b00      	cmp	r3, #0
 8012658:	da01      	bge.n	801265e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 801265a:	23ff      	movs	r3, #255	@ 0xff
 801265c:	e000      	b.n	8012660 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 801265e:	79fb      	ldrb	r3, [r7, #7]
}
 8012660:	4618      	mov	r0, r3
 8012662:	3720      	adds	r7, #32
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}

08012668 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b0cc      	sub	sp, #304	@ 0x130
 801266c:	af00      	add	r7, sp, #0
 801266e:	4602      	mov	r2, r0
 8012670:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012674:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012678:	801a      	strh	r2, [r3, #0]
 801267a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801267e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8012682:	460a      	mov	r2, r1
 8012684:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8012686:	f107 0310 	add.w	r3, r7, #16
 801268a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801268e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012692:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012696:	2200      	movs	r2, #0
 8012698:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801269a:	2300      	movs	r3, #0
 801269c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80126a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80126a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80126a8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80126ac:	8812      	ldrh	r2, [r2, #0]
 80126ae:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80126b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80126b4:	3302      	adds	r3, #2
 80126b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80126ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80126be:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80126c2:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80126c6:	7812      	ldrb	r2, [r2, #0]
 80126c8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80126ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80126ce:	3301      	adds	r3, #1
 80126d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80126d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80126d8:	2218      	movs	r2, #24
 80126da:	2100      	movs	r1, #0
 80126dc:	4618      	mov	r0, r3
 80126de:	f000 fd1c 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 80126e2:	233f      	movs	r3, #63	@ 0x3f
 80126e4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 80126e8:	23a5      	movs	r3, #165	@ 0xa5
 80126ea:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80126ee:	f107 0310 	add.w	r3, r7, #16
 80126f2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80126f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80126fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80126fe:	f107 030f 	add.w	r3, r7, #15
 8012702:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012706:	2301      	movs	r3, #1
 8012708:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801270c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012710:	2100      	movs	r1, #0
 8012712:	4618      	mov	r0, r3
 8012714:	f000 ff8a 	bl	801362c <hci_send_req>
 8012718:	4603      	mov	r3, r0
 801271a:	2b00      	cmp	r3, #0
 801271c:	da01      	bge.n	8012722 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 801271e:	23ff      	movs	r3, #255	@ 0xff
 8012720:	e004      	b.n	801272c <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8012722:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012726:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801272a:	781b      	ldrb	r3, [r3, #0]
}
 801272c:	4618      	mov	r0, r3
 801272e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}

08012736 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8012736:	b580      	push	{r7, lr}
 8012738:	b088      	sub	sp, #32
 801273a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801273c:	2300      	movs	r3, #0
 801273e:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012740:	f107 0308 	add.w	r3, r7, #8
 8012744:	2218      	movs	r2, #24
 8012746:	2100      	movs	r1, #0
 8012748:	4618      	mov	r0, r3
 801274a:	f000 fce6 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 801274e:	233f      	movs	r3, #63	@ 0x3f
 8012750:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8012752:	f240 1301 	movw	r3, #257	@ 0x101
 8012756:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012758:	1dfb      	adds	r3, r7, #7
 801275a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801275c:	2301      	movs	r3, #1
 801275e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012760:	f107 0308 	add.w	r3, r7, #8
 8012764:	2100      	movs	r1, #0
 8012766:	4618      	mov	r0, r3
 8012768:	f000 ff60 	bl	801362c <hci_send_req>
 801276c:	4603      	mov	r3, r0
 801276e:	2b00      	cmp	r3, #0
 8012770:	da01      	bge.n	8012776 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8012772:	23ff      	movs	r3, #255	@ 0xff
 8012774:	e000      	b.n	8012778 <aci_gatt_init+0x42>
  return status;
 8012776:	79fb      	ldrb	r3, [r7, #7]
}
 8012778:	4618      	mov	r0, r3
 801277a:	3720      	adds	r7, #32
 801277c:	46bd      	mov	sp, r7
 801277e:	bd80      	pop	{r7, pc}

08012780 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8012780:	b590      	push	{r4, r7, lr}
 8012782:	b0cf      	sub	sp, #316	@ 0x13c
 8012784:	af00      	add	r7, sp, #0
 8012786:	4604      	mov	r4, r0
 8012788:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 801278c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8012790:	6001      	str	r1, [r0, #0]
 8012792:	4610      	mov	r0, r2
 8012794:	4619      	mov	r1, r3
 8012796:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801279a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801279e:	4622      	mov	r2, r4
 80127a0:	701a      	strb	r2, [r3, #0]
 80127a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127a6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80127aa:	4602      	mov	r2, r0
 80127ac:	701a      	strb	r2, [r3, #0]
 80127ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127b2:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80127b6:	460a      	mov	r2, r1
 80127b8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80127ba:	f107 0310 	add.w	r3, r7, #16
 80127be:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80127c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127c6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80127ca:	781b      	ldrb	r3, [r3, #0]
 80127cc:	2b01      	cmp	r3, #1
 80127ce:	d00a      	beq.n	80127e6 <aci_gatt_add_service+0x66>
 80127d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127d4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80127d8:	781b      	ldrb	r3, [r3, #0]
 80127da:	2b02      	cmp	r3, #2
 80127dc:	d101      	bne.n	80127e2 <aci_gatt_add_service+0x62>
 80127de:	2311      	movs	r3, #17
 80127e0:	e002      	b.n	80127e8 <aci_gatt_add_service+0x68>
 80127e2:	2301      	movs	r3, #1
 80127e4:	e000      	b.n	80127e8 <aci_gatt_add_service+0x68>
 80127e6:	2303      	movs	r3, #3
 80127e8:	f107 0210 	add.w	r2, r7, #16
 80127ec:	4413      	add	r3, r2
 80127ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80127f2:	f107 030c 	add.w	r3, r7, #12
 80127f6:	2203      	movs	r2, #3
 80127f8:	2100      	movs	r1, #0
 80127fa:	4618      	mov	r0, r3
 80127fc:	f000 fc8d 	bl	801311a <Osal_MemSet>
  int index_input = 0;
 8012800:	2300      	movs	r3, #0
 8012802:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8012806:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801280a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 801280e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8012812:	7812      	ldrb	r2, [r2, #0]
 8012814:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012816:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801281a:	3301      	adds	r3, #1
 801281c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8012820:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012824:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8012828:	781b      	ldrb	r3, [r3, #0]
 801282a:	2b01      	cmp	r3, #1
 801282c:	d002      	beq.n	8012834 <aci_gatt_add_service+0xb4>
 801282e:	2b02      	cmp	r3, #2
 8012830:	d004      	beq.n	801283c <aci_gatt_add_service+0xbc>
 8012832:	e007      	b.n	8012844 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8012834:	2302      	movs	r3, #2
 8012836:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 801283a:	e005      	b.n	8012848 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 801283c:	2310      	movs	r3, #16
 801283e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8012842:	e001      	b.n	8012848 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8012844:	2397      	movs	r3, #151	@ 0x97
 8012846:	e06c      	b.n	8012922 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8012848:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801284c:	1c58      	adds	r0, r3, #1
 801284e:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8012852:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012856:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 801285a:	6819      	ldr	r1, [r3, #0]
 801285c:	f000 fc4d 	bl	80130fa <Osal_MemCpy>
    index_input += size;
 8012860:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8012864:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012868:	4413      	add	r3, r2
 801286a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 801286e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012872:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8012876:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 801287a:	7812      	ldrb	r2, [r2, #0]
 801287c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 801287e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012882:	3301      	adds	r3, #1
 8012884:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8012888:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801288c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8012890:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8012894:	7812      	ldrb	r2, [r2, #0]
 8012896:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8012898:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801289c:	3301      	adds	r3, #1
 801289e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80128a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80128a6:	2218      	movs	r2, #24
 80128a8:	2100      	movs	r1, #0
 80128aa:	4618      	mov	r0, r3
 80128ac:	f000 fc35 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 80128b0:	233f      	movs	r3, #63	@ 0x3f
 80128b2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80128b6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80128ba:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80128be:	f107 0310 	add.w	r3, r7, #16
 80128c2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80128c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80128ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80128ce:	f107 030c 	add.w	r3, r7, #12
 80128d2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80128d6:	2303      	movs	r3, #3
 80128d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80128dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80128e0:	2100      	movs	r1, #0
 80128e2:	4618      	mov	r0, r3
 80128e4:	f000 fea2 	bl	801362c <hci_send_req>
 80128e8:	4603      	mov	r3, r0
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	da01      	bge.n	80128f2 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80128ee:	23ff      	movs	r3, #255	@ 0xff
 80128f0:	e017      	b.n	8012922 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80128f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80128f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80128fa:	781b      	ldrb	r3, [r3, #0]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d005      	beq.n	801290c <aci_gatt_add_service+0x18c>
    return resp.Status;
 8012900:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012904:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012908:	781b      	ldrb	r3, [r3, #0]
 801290a:	e00a      	b.n	8012922 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 801290c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012910:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012914:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8012918:	b29a      	uxth	r2, r3
 801291a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 801291e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012920:	2300      	movs	r3, #0
}
 8012922:	4618      	mov	r0, r3
 8012924:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8012928:	46bd      	mov	sp, r7
 801292a:	bd90      	pop	{r4, r7, pc}

0801292c <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 801292c:	b590      	push	{r4, r7, lr}
 801292e:	b0d1      	sub	sp, #324	@ 0x144
 8012930:	af00      	add	r7, sp, #0
 8012932:	4604      	mov	r4, r0
 8012934:	4608      	mov	r0, r1
 8012936:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 801293a:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 801293e:	600a      	str	r2, [r1, #0]
 8012940:	4619      	mov	r1, r3
 8012942:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012946:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801294a:	4622      	mov	r2, r4
 801294c:	801a      	strh	r2, [r3, #0]
 801294e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012952:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8012956:	4602      	mov	r2, r0
 8012958:	701a      	strb	r2, [r3, #0]
 801295a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801295e:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8012962:	460a      	mov	r2, r1
 8012964:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8012966:	f107 0318 	add.w	r3, r7, #24
 801296a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 801296e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012972:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8012976:	781b      	ldrb	r3, [r3, #0]
 8012978:	2b01      	cmp	r3, #1
 801297a:	d00a      	beq.n	8012992 <aci_gatt_add_char+0x66>
 801297c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012980:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8012984:	781b      	ldrb	r3, [r3, #0]
 8012986:	2b02      	cmp	r3, #2
 8012988:	d101      	bne.n	801298e <aci_gatt_add_char+0x62>
 801298a:	2313      	movs	r3, #19
 801298c:	e002      	b.n	8012994 <aci_gatt_add_char+0x68>
 801298e:	2303      	movs	r3, #3
 8012990:	e000      	b.n	8012994 <aci_gatt_add_char+0x68>
 8012992:	2305      	movs	r3, #5
 8012994:	f107 0218 	add.w	r2, r7, #24
 8012998:	4413      	add	r3, r2
 801299a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 801299e:	f107 0314 	add.w	r3, r7, #20
 80129a2:	2203      	movs	r2, #3
 80129a4:	2100      	movs	r1, #0
 80129a6:	4618      	mov	r0, r3
 80129a8:	f000 fbb7 	bl	801311a <Osal_MemSet>
  int index_input = 0;
 80129ac:	2300      	movs	r3, #0
 80129ae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 80129b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80129b6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80129ba:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80129be:	8812      	ldrh	r2, [r2, #0]
 80129c0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80129c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80129c6:	3302      	adds	r3, #2
 80129c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80129cc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80129d0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80129d4:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80129d8:	7812      	ldrb	r2, [r2, #0]
 80129da:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80129dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80129e0:	3301      	adds	r3, #1
 80129e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80129e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80129ea:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80129ee:	781b      	ldrb	r3, [r3, #0]
 80129f0:	2b01      	cmp	r3, #1
 80129f2:	d002      	beq.n	80129fa <aci_gatt_add_char+0xce>
 80129f4:	2b02      	cmp	r3, #2
 80129f6:	d004      	beq.n	8012a02 <aci_gatt_add_char+0xd6>
 80129f8:	e007      	b.n	8012a0a <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80129fa:	2302      	movs	r3, #2
 80129fc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8012a00:	e005      	b.n	8012a0e <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8012a02:	2310      	movs	r3, #16
 8012a04:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8012a08:	e001      	b.n	8012a0e <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8012a0a:	2397      	movs	r3, #151	@ 0x97
 8012a0c:	e091      	b.n	8012b32 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8012a0e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8012a12:	1cd8      	adds	r0, r3, #3
 8012a14:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8012a18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012a1c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8012a20:	6819      	ldr	r1, [r3, #0]
 8012a22:	f000 fb6a 	bl	80130fa <Osal_MemCpy>
    index_input += size;
 8012a26:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8012a2a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8012a2e:	4413      	add	r3, r2
 8012a30:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8012a34:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012a38:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8012a3c:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8012a40:	8812      	ldrh	r2, [r2, #0]
 8012a42:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8012a44:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012a48:	3302      	adds	r3, #2
 8012a4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8012a4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012a52:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8012a56:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8012a58:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012a5c:	3301      	adds	r3, #1
 8012a5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8012a62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012a66:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8012a6a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8012a6c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012a70:	3301      	adds	r3, #1
 8012a72:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8012a76:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012a7a:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8012a7e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8012a80:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012a84:	3301      	adds	r3, #1
 8012a86:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8012a8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012a8e:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8012a92:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8012a94:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012a98:	3301      	adds	r3, #1
 8012a9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8012a9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012aa2:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8012aa6:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8012aa8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012aac:	3301      	adds	r3, #1
 8012aae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012ab2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8012ab6:	2218      	movs	r2, #24
 8012ab8:	2100      	movs	r1, #0
 8012aba:	4618      	mov	r0, r3
 8012abc:	f000 fb2d 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012ac0:	233f      	movs	r3, #63	@ 0x3f
 8012ac2:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8012ac6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8012aca:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8012ace:	f107 0318 	add.w	r3, r7, #24
 8012ad2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8012ad6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012ada:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8012ade:	f107 0314 	add.w	r3, r7, #20
 8012ae2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8012ae6:	2303      	movs	r3, #3
 8012ae8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012aec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8012af0:	2100      	movs	r1, #0
 8012af2:	4618      	mov	r0, r3
 8012af4:	f000 fd9a 	bl	801362c <hci_send_req>
 8012af8:	4603      	mov	r3, r0
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	da01      	bge.n	8012b02 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8012afe:	23ff      	movs	r3, #255	@ 0xff
 8012b00:	e017      	b.n	8012b32 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8012b02:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012b06:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012b0a:	781b      	ldrb	r3, [r3, #0]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d005      	beq.n	8012b1c <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8012b10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012b14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012b18:	781b      	ldrb	r3, [r3, #0]
 8012b1a:	e00a      	b.n	8012b32 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8012b1c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012b20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012b24:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8012b28:	b29a      	uxth	r2, r3
 8012b2a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8012b2e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012b30:	2300      	movs	r3, #0
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8012b38:	46bd      	mov	sp, r7
 8012b3a:	bd90      	pop	{r4, r7, pc}

08012b3c <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8012b3c:	b5b0      	push	{r4, r5, r7, lr}
 8012b3e:	b0cc      	sub	sp, #304	@ 0x130
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	4605      	mov	r5, r0
 8012b44:	460c      	mov	r4, r1
 8012b46:	4610      	mov	r0, r2
 8012b48:	4619      	mov	r1, r3
 8012b4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b4e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012b52:	462a      	mov	r2, r5
 8012b54:	801a      	strh	r2, [r3, #0]
 8012b56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012b5e:	4622      	mov	r2, r4
 8012b60:	801a      	strh	r2, [r3, #0]
 8012b62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b66:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	701a      	strb	r2, [r3, #0]
 8012b6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b72:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012b76:	460a      	mov	r2, r1
 8012b78:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8012b7a:	f107 0310 	add.w	r3, r7, #16
 8012b7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012b82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012b8e:	2300      	movs	r3, #0
 8012b90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8012b94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012b98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012b9c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012ba0:	8812      	ldrh	r2, [r2, #0]
 8012ba2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ba8:	3302      	adds	r3, #2
 8012baa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8012bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012bb2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012bb6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8012bba:	8812      	ldrh	r2, [r2, #0]
 8012bbc:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8012bbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bc2:	3302      	adds	r3, #2
 8012bc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8012bc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012bcc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012bd0:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8012bd4:	7812      	ldrb	r2, [r2, #0]
 8012bd6:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8012bd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bdc:	3301      	adds	r3, #1
 8012bde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8012be2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012be6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012bea:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8012bee:	7812      	ldrb	r2, [r2, #0]
 8012bf0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8012bf2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bf6:	3301      	adds	r3, #1
 8012bf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8012bfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012c00:	1d98      	adds	r0, r3, #6
 8012c02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c06:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012c0a:	781b      	ldrb	r3, [r3, #0]
 8012c0c:	461a      	mov	r2, r3
 8012c0e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8012c12:	f000 fa72 	bl	80130fa <Osal_MemCpy>
  index_input += Char_Value_Length;
 8012c16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c1a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012c1e:	781b      	ldrb	r3, [r3, #0]
 8012c20:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012c24:	4413      	add	r3, r2
 8012c26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012c2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012c2e:	2218      	movs	r2, #24
 8012c30:	2100      	movs	r1, #0
 8012c32:	4618      	mov	r0, r3
 8012c34:	f000 fa71 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012c38:	233f      	movs	r3, #63	@ 0x3f
 8012c3a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8012c3e:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8012c42:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012c46:	f107 0310 	add.w	r3, r7, #16
 8012c4a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012c4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012c52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012c56:	f107 030f 	add.w	r3, r7, #15
 8012c5a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012c5e:	2301      	movs	r3, #1
 8012c60:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012c64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012c68:	2100      	movs	r1, #0
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	f000 fcde 	bl	801362c <hci_send_req>
 8012c70:	4603      	mov	r3, r0
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	da01      	bge.n	8012c7a <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8012c76:	23ff      	movs	r3, #255	@ 0xff
 8012c78:	e004      	b.n	8012c84 <aci_gatt_update_char_value+0x148>
  return status;
 8012c7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c7e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012c82:	781b      	ldrb	r3, [r3, #0]
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012c8a:	46bd      	mov	sp, r7
 8012c8c:	bdb0      	pop	{r4, r5, r7, pc}

08012c8e <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8012c8e:	b580      	push	{r7, lr}
 8012c90:	b0cc      	sub	sp, #304	@ 0x130
 8012c92:	af00      	add	r7, sp, #0
 8012c94:	4602      	mov	r2, r0
 8012c96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c9a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012c9e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8012ca0:	f107 0310 	add.w	r3, r7, #16
 8012ca4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012ca8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012cac:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012cb0:	2200      	movs	r2, #0
 8012cb2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8012cba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012cbe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012cc2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012cc6:	8812      	ldrh	r2, [r2, #0]
 8012cc8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012cca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012cce:	3302      	adds	r3, #2
 8012cd0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012cd4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012cd8:	2218      	movs	r2, #24
 8012cda:	2100      	movs	r1, #0
 8012cdc:	4618      	mov	r0, r3
 8012cde:	f000 fa1c 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012ce2:	233f      	movs	r3, #63	@ 0x3f
 8012ce4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8012ce8:	f240 1325 	movw	r3, #293	@ 0x125
 8012cec:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012cf0:	f107 0310 	add.w	r3, r7, #16
 8012cf4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012cf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012cfc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012d00:	f107 030f 	add.w	r3, r7, #15
 8012d04:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012d08:	2301      	movs	r3, #1
 8012d0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012d0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012d12:	2100      	movs	r1, #0
 8012d14:	4618      	mov	r0, r3
 8012d16:	f000 fc89 	bl	801362c <hci_send_req>
 8012d1a:	4603      	mov	r3, r0
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	da01      	bge.n	8012d24 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8012d20:	23ff      	movs	r3, #255	@ 0xff
 8012d22:	e004      	b.n	8012d2e <aci_gatt_confirm_indication+0xa0>
  return status;
 8012d24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d28:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012d2c:	781b      	ldrb	r3, [r3, #0]
}
 8012d2e:	4618      	mov	r0, r3
 8012d30:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012d34:	46bd      	mov	sp, r7
 8012d36:	bd80      	pop	{r7, pc}

08012d38 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b0cc      	sub	sp, #304	@ 0x130
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012d46:	601a      	str	r2, [r3, #0]
 8012d48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d4c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012d50:	4602      	mov	r2, r0
 8012d52:	701a      	strb	r2, [r3, #0]
 8012d54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d58:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012d5c:	460a      	mov	r2, r1
 8012d5e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8012d60:	f107 0310 	add.w	r3, r7, #16
 8012d64:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012d68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d6c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012d70:	2200      	movs	r2, #0
 8012d72:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012d74:	2300      	movs	r3, #0
 8012d76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8012d7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012d7e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012d82:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012d86:	7812      	ldrb	r2, [r2, #0]
 8012d88:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012d8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012d8e:	3301      	adds	r3, #1
 8012d90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8012d94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012d98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012d9c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012da0:	7812      	ldrb	r2, [r2, #0]
 8012da2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012da4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012da8:	3301      	adds	r3, #1
 8012daa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8012dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012db2:	1c98      	adds	r0, r3, #2
 8012db4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012db8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012dbc:	781a      	ldrb	r2, [r3, #0]
 8012dbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012dc2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012dc6:	6819      	ldr	r1, [r3, #0]
 8012dc8:	f000 f997 	bl	80130fa <Osal_MemCpy>
  index_input += Length;
 8012dcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012dd0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012dd4:	781b      	ldrb	r3, [r3, #0]
 8012dd6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012dda:	4413      	add	r3, r2
 8012ddc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012de0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012de4:	2218      	movs	r2, #24
 8012de6:	2100      	movs	r1, #0
 8012de8:	4618      	mov	r0, r3
 8012dea:	f000 f996 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012dee:	233f      	movs	r3, #63	@ 0x3f
 8012df0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8012df4:	230c      	movs	r3, #12
 8012df6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012dfa:	f107 0310 	add.w	r3, r7, #16
 8012dfe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012e02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012e06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012e0a:	f107 030f 	add.w	r3, r7, #15
 8012e0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012e12:	2301      	movs	r3, #1
 8012e14:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012e18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012e1c:	2100      	movs	r1, #0
 8012e1e:	4618      	mov	r0, r3
 8012e20:	f000 fc04 	bl	801362c <hci_send_req>
 8012e24:	4603      	mov	r3, r0
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	da01      	bge.n	8012e2e <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8012e2a:	23ff      	movs	r3, #255	@ 0xff
 8012e2c:	e004      	b.n	8012e38 <aci_hal_write_config_data+0x100>
  return status;
 8012e2e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e32:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012e36:	781b      	ldrb	r3, [r3, #0]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b0cc      	sub	sp, #304	@ 0x130
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	4602      	mov	r2, r0
 8012e4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e4e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012e52:	701a      	strb	r2, [r3, #0]
 8012e54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e58:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012e5c:	460a      	mov	r2, r1
 8012e5e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8012e60:	f107 0310 	add.w	r3, r7, #16
 8012e64:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012e68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e6c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012e70:	2200      	movs	r2, #0
 8012e72:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012e74:	2300      	movs	r3, #0
 8012e76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8012e7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012e7e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012e82:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012e86:	7812      	ldrb	r2, [r2, #0]
 8012e88:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012e8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012e8e:	3301      	adds	r3, #1
 8012e90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8012e94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012e98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012e9c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012ea0:	7812      	ldrb	r2, [r2, #0]
 8012ea2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012ea4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ea8:	3301      	adds	r3, #1
 8012eaa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012eae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012eb2:	2218      	movs	r2, #24
 8012eb4:	2100      	movs	r1, #0
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f000 f92f 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012ebc:	233f      	movs	r3, #63	@ 0x3f
 8012ebe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8012ec2:	230f      	movs	r3, #15
 8012ec4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012ec8:	f107 0310 	add.w	r3, r7, #16
 8012ecc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012ed0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ed4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012ed8:	f107 030f 	add.w	r3, r7, #15
 8012edc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012ee0:	2301      	movs	r3, #1
 8012ee2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012ee6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012eea:	2100      	movs	r1, #0
 8012eec:	4618      	mov	r0, r3
 8012eee:	f000 fb9d 	bl	801362c <hci_send_req>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	da01      	bge.n	8012efc <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8012ef8:	23ff      	movs	r3, #255	@ 0xff
 8012efa:	e004      	b.n	8012f06 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8012efc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f00:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012f04:	781b      	ldrb	r3, [r3, #0]
}
 8012f06:	4618      	mov	r0, r3
 8012f08:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}

08012f10 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b0cc      	sub	sp, #304	@ 0x130
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	4602      	mov	r2, r0
 8012f18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f1c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012f20:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8012f22:	f107 0310 	add.w	r3, r7, #16
 8012f26:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012f2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f2e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012f32:	2200      	movs	r2, #0
 8012f34:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012f36:	2300      	movs	r3, #0
 8012f38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8012f3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012f40:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012f44:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012f48:	8812      	ldrh	r2, [r2, #0]
 8012f4a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012f4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012f50:	3302      	adds	r3, #2
 8012f52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012f56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012f5a:	2218      	movs	r2, #24
 8012f5c:	2100      	movs	r1, #0
 8012f5e:	4618      	mov	r0, r3
 8012f60:	f000 f8db 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x3f;
 8012f64:	233f      	movs	r3, #63	@ 0x3f
 8012f66:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8012f6a:	2318      	movs	r3, #24
 8012f6c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012f70:	f107 0310 	add.w	r3, r7, #16
 8012f74:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012f78:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012f7c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012f80:	f107 030f 	add.w	r3, r7, #15
 8012f84:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012f88:	2301      	movs	r3, #1
 8012f8a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012f8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012f92:	2100      	movs	r1, #0
 8012f94:	4618      	mov	r0, r3
 8012f96:	f000 fb49 	bl	801362c <hci_send_req>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	da01      	bge.n	8012fa4 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8012fa0:	23ff      	movs	r3, #255	@ 0xff
 8012fa2:	e004      	b.n	8012fae <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8012fa4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012fa8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012fac:	781b      	ldrb	r3, [r3, #0]
}
 8012fae:	4618      	mov	r0, r3
 8012fb0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	bd80      	pop	{r7, pc}

08012fb8 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b088      	sub	sp, #32
 8012fbc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012fc2:	f107 0308 	add.w	r3, r7, #8
 8012fc6:	2218      	movs	r2, #24
 8012fc8:	2100      	movs	r1, #0
 8012fca:	4618      	mov	r0, r3
 8012fcc:	f000 f8a5 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x03;
 8012fd0:	2303      	movs	r3, #3
 8012fd2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8012fd4:	2303      	movs	r3, #3
 8012fd6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012fd8:	1dfb      	adds	r3, r7, #7
 8012fda:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8012fdc:	2301      	movs	r3, #1
 8012fde:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012fe0:	f107 0308 	add.w	r3, r7, #8
 8012fe4:	2100      	movs	r1, #0
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	f000 fb20 	bl	801362c <hci_send_req>
 8012fec:	4603      	mov	r3, r0
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	da01      	bge.n	8012ff6 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8012ff2:	23ff      	movs	r3, #255	@ 0xff
 8012ff4:	e000      	b.n	8012ff8 <hci_reset+0x40>
  return status;
 8012ff6:	79fb      	ldrb	r3, [r7, #7]
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	3720      	adds	r7, #32
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}

08013000 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8013000:	b590      	push	{r4, r7, lr}
 8013002:	b0cd      	sub	sp, #308	@ 0x134
 8013004:	af00      	add	r7, sp, #0
 8013006:	4604      	mov	r4, r0
 8013008:	4608      	mov	r0, r1
 801300a:	4611      	mov	r1, r2
 801300c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013010:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8013014:	4622      	mov	r2, r4
 8013016:	701a      	strb	r2, [r3, #0]
 8013018:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801301c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8013020:	4602      	mov	r2, r0
 8013022:	701a      	strb	r2, [r3, #0]
 8013024:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013028:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 801302c:	460a      	mov	r2, r1
 801302e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8013030:	f107 0310 	add.w	r3, r7, #16
 8013034:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8013038:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801303c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8013040:	2200      	movs	r2, #0
 8013042:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8013044:	2300      	movs	r3, #0
 8013046:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 801304a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801304e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013052:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8013056:	7812      	ldrb	r2, [r2, #0]
 8013058:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801305a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801305e:	3301      	adds	r3, #1
 8013060:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8013064:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8013068:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801306c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8013070:	7812      	ldrb	r2, [r2, #0]
 8013072:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8013074:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013078:	3301      	adds	r3, #1
 801307a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 801307e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8013082:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013086:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801308a:	7812      	ldrb	r2, [r2, #0]
 801308c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801308e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013092:	3301      	adds	r3, #1
 8013094:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8013098:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801309c:	2218      	movs	r2, #24
 801309e:	2100      	movs	r1, #0
 80130a0:	4618      	mov	r0, r3
 80130a2:	f000 f83a 	bl	801311a <Osal_MemSet>
  rq.ogf = 0x08;
 80130a6:	2308      	movs	r3, #8
 80130a8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 80130ac:	2331      	movs	r3, #49	@ 0x31
 80130ae:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80130b2:	f107 0310 	add.w	r3, r7, #16
 80130b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80130ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80130be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80130c2:	f107 030f 	add.w	r3, r7, #15
 80130c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80130ca:	2301      	movs	r3, #1
 80130cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80130d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80130d4:	2100      	movs	r1, #0
 80130d6:	4618      	mov	r0, r3
 80130d8:	f000 faa8 	bl	801362c <hci_send_req>
 80130dc:	4603      	mov	r3, r0
 80130de:	2b00      	cmp	r3, #0
 80130e0:	da01      	bge.n	80130e6 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80130e2:	23ff      	movs	r3, #255	@ 0xff
 80130e4:	e004      	b.n	80130f0 <hci_le_set_default_phy+0xf0>
  return status;
 80130e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80130ea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80130ee:	781b      	ldrb	r3, [r3, #0]
}
 80130f0:	4618      	mov	r0, r3
 80130f2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80130f6:	46bd      	mov	sp, r7
 80130f8:	bd90      	pop	{r4, r7, pc}

080130fa <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80130fa:	b580      	push	{r7, lr}
 80130fc:	b084      	sub	sp, #16
 80130fe:	af00      	add	r7, sp, #0
 8013100:	60f8      	str	r0, [r7, #12]
 8013102:	60b9      	str	r1, [r7, #8]
 8013104:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8013106:	687a      	ldr	r2, [r7, #4]
 8013108:	68b9      	ldr	r1, [r7, #8]
 801310a:	68f8      	ldr	r0, [r7, #12]
 801310c:	f006 fd7d 	bl	8019c0a <memcpy>
 8013110:	4603      	mov	r3, r0
}
 8013112:	4618      	mov	r0, r3
 8013114:	3710      	adds	r7, #16
 8013116:	46bd      	mov	sp, r7
 8013118:	bd80      	pop	{r7, pc}

0801311a <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 801311a:	b580      	push	{r7, lr}
 801311c:	b084      	sub	sp, #16
 801311e:	af00      	add	r7, sp, #0
 8013120:	60f8      	str	r0, [r7, #12]
 8013122:	60b9      	str	r1, [r7, #8]
 8013124:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8013126:	687a      	ldr	r2, [r7, #4]
 8013128:	68b9      	ldr	r1, [r7, #8]
 801312a:	68f8      	ldr	r0, [r7, #12]
 801312c:	f006 fced 	bl	8019b0a <memset>
 8013130:	4603      	mov	r3, r0
}
 8013132:	4618      	mov	r0, r3
 8013134:	3710      	adds	r7, #16
 8013136:	46bd      	mov	sp, r7
 8013138:	bd80      	pop	{r7, pc}

0801313a <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 801313a:	b480      	push	{r7}
 801313c:	af00      	add	r7, sp, #0
  return;
 801313e:	bf00      	nop
}
 8013140:	46bd      	mov	sp, r7
 8013142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013146:	4770      	bx	lr

08013148 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8013148:	b480      	push	{r7}
 801314a:	af00      	add	r7, sp, #0
  return;
 801314c:	bf00      	nop
}
 801314e:	46bd      	mov	sp, r7
 8013150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013154:	4770      	bx	lr

08013156 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8013156:	b480      	push	{r7}
 8013158:	af00      	add	r7, sp, #0
  return;
 801315a:	bf00      	nop
}
 801315c:	46bd      	mov	sp, r7
 801315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013162:	4770      	bx	lr

08013164 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8013164:	b480      	push	{r7}
 8013166:	af00      	add	r7, sp, #0
  return;
 8013168:	bf00      	nop
}
 801316a:	46bd      	mov	sp, r7
 801316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013170:	4770      	bx	lr

08013172 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8013172:	b480      	push	{r7}
 8013174:	af00      	add	r7, sp, #0
  return;
 8013176:	bf00      	nop
}
 8013178:	46bd      	mov	sp, r7
 801317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317e:	4770      	bx	lr

08013180 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8013180:	b480      	push	{r7}
 8013182:	af00      	add	r7, sp, #0
  return;
 8013184:	bf00      	nop
}
 8013186:	46bd      	mov	sp, r7
 8013188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318c:	4770      	bx	lr

0801318e <HRS_Init>:
__WEAK void HRS_Init( void )
{
 801318e:	b480      	push	{r7}
 8013190:	af00      	add	r7, sp, #0
  return;
 8013192:	bf00      	nop
}
 8013194:	46bd      	mov	sp, r7
 8013196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319a:	4770      	bx	lr

0801319c <HTS_Init>:
__WEAK void HTS_Init( void )
{
 801319c:	b480      	push	{r7}
 801319e:	af00      	add	r7, sp, #0
  return;
 80131a0:	bf00      	nop
}
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr

080131aa <IAS_Init>:
__WEAK void IAS_Init( void )
{
 80131aa:	b480      	push	{r7}
 80131ac:	af00      	add	r7, sp, #0
  return;
 80131ae:	bf00      	nop
}
 80131b0:	46bd      	mov	sp, r7
 80131b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b6:	4770      	bx	lr

080131b8 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80131b8:	b480      	push	{r7}
 80131ba:	af00      	add	r7, sp, #0
  return;
 80131bc:	bf00      	nop
}
 80131be:	46bd      	mov	sp, r7
 80131c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c4:	4770      	bx	lr

080131c6 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80131c6:	b480      	push	{r7}
 80131c8:	af00      	add	r7, sp, #0
  return;
 80131ca:	bf00      	nop
}
 80131cc:	46bd      	mov	sp, r7
 80131ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d2:	4770      	bx	lr

080131d4 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 80131d4:	b480      	push	{r7}
 80131d6:	af00      	add	r7, sp, #0
  return;
 80131d8:	bf00      	nop
}
 80131da:	46bd      	mov	sp, r7
 80131dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e0:	4770      	bx	lr

080131e2 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80131e2:	b480      	push	{r7}
 80131e4:	af00      	add	r7, sp, #0
  return;
 80131e6:	bf00      	nop
}
 80131e8:	46bd      	mov	sp, r7
 80131ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ee:	4770      	bx	lr

080131f0 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80131f0:	b480      	push	{r7}
 80131f2:	af00      	add	r7, sp, #0
  return;
 80131f4:	bf00      	nop
}
 80131f6:	46bd      	mov	sp, r7
 80131f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131fc:	4770      	bx	lr

080131fe <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80131fe:	b480      	push	{r7}
 8013200:	af00      	add	r7, sp, #0
  return;
 8013202:	bf00      	nop
}
 8013204:	46bd      	mov	sp, r7
 8013206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801320a:	4770      	bx	lr

0801320c <MESH_Init>:
__WEAK void MESH_Init( void )
{
 801320c:	b480      	push	{r7}
 801320e:	af00      	add	r7, sp, #0
  return;
 8013210:	bf00      	nop
}
 8013212:	46bd      	mov	sp, r7
 8013214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013218:	4770      	bx	lr

0801321a <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 801321a:	b480      	push	{r7}
 801321c:	af00      	add	r7, sp, #0
  return;
 801321e:	bf00      	nop
}
 8013220:	46bd      	mov	sp, r7
 8013222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013226:	4770      	bx	lr

08013228 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8013228:	b580      	push	{r7, lr}
 801322a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 801322c:	4b04      	ldr	r3, [pc, #16]	@ (8013240 <SVCCTL_Init+0x18>)
 801322e:	2200      	movs	r2, #0
 8013230:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8013232:	4b04      	ldr	r3, [pc, #16]	@ (8013244 <SVCCTL_Init+0x1c>)
 8013234:	2200      	movs	r2, #0
 8013236:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8013238:	f000 f806 	bl	8013248 <SVCCTL_SvcInit>

  return;
 801323c:	bf00      	nop
}
 801323e:	bd80      	pop	{r7, pc}
 8013240:	20000310 	.word	0x20000310
 8013244:	20000330 	.word	0x20000330

08013248 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8013248:	b580      	push	{r7, lr}
 801324a:	af00      	add	r7, sp, #0
  BAS_Init();
 801324c:	f7ff ff75 	bl	801313a <BAS_Init>

  BLS_Init();
 8013250:	f7ff ff7a 	bl	8013148 <BLS_Init>

  CRS_STM_Init();
 8013254:	f7ff ff7f 	bl	8013156 <CRS_STM_Init>

  DIS_Init();
 8013258:	f7ff ff84 	bl	8013164 <DIS_Init>

  EDS_STM_Init();
 801325c:	f7ff ff89 	bl	8013172 <EDS_STM_Init>

  HIDS_Init();
 8013260:	f7ff ff8e 	bl	8013180 <HIDS_Init>

  HRS_Init();
 8013264:	f7ff ff93 	bl	801318e <HRS_Init>

  HTS_Init();
 8013268:	f7ff ff98 	bl	801319c <HTS_Init>

  IAS_Init();
 801326c:	f7ff ff9d 	bl	80131aa <IAS_Init>

  LLS_Init();
 8013270:	f7ff ffa2 	bl	80131b8 <LLS_Init>

  TPS_Init();
 8013274:	f7ff ffa7 	bl	80131c6 <TPS_Init>

  MOTENV_STM_Init();
 8013278:	f7ff ffac 	bl	80131d4 <MOTENV_STM_Init>

  P2PS_STM_Init();
 801327c:	f7ff ffb1 	bl	80131e2 <P2PS_STM_Init>

  ZDD_STM_Init();
 8013280:	f7ff ffb6 	bl	80131f0 <ZDD_STM_Init>

  OTAS_STM_Init();
 8013284:	f7ff ffbb 	bl	80131fe <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8013288:	f7ff ffc7 	bl	801321a <BVOPUS_STM_Init>

  MESH_Init();
 801328c:	f7ff ffbe 	bl	801320c <MESH_Init>

  SVCCTL_InitCustomSvc();
 8013290:	f004 fafc 	bl	801788c <SVCCTL_InitCustomSvc>
  
  return;
 8013294:	bf00      	nop
}
 8013296:	bd80      	pop	{r7, pc}

08013298 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8013298:	b480      	push	{r7}
 801329a:	b083      	sub	sp, #12
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80132a0:	4b09      	ldr	r3, [pc, #36]	@ (80132c8 <SVCCTL_RegisterSvcHandler+0x30>)
 80132a2:	7f1b      	ldrb	r3, [r3, #28]
 80132a4:	4619      	mov	r1, r3
 80132a6:	4a08      	ldr	r2, [pc, #32]	@ (80132c8 <SVCCTL_RegisterSvcHandler+0x30>)
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 80132ae:	4b06      	ldr	r3, [pc, #24]	@ (80132c8 <SVCCTL_RegisterSvcHandler+0x30>)
 80132b0:	7f1b      	ldrb	r3, [r3, #28]
 80132b2:	3301      	adds	r3, #1
 80132b4:	b2da      	uxtb	r2, r3
 80132b6:	4b04      	ldr	r3, [pc, #16]	@ (80132c8 <SVCCTL_RegisterSvcHandler+0x30>)
 80132b8:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80132ba:	bf00      	nop
}
 80132bc:	370c      	adds	r7, #12
 80132be:	46bd      	mov	sp, r7
 80132c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c4:	4770      	bx	lr
 80132c6:	bf00      	nop
 80132c8:	20000310 	.word	0x20000310

080132cc <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b086      	sub	sp, #24
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	3301      	adds	r3, #1
 80132d8:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80132da:	2300      	movs	r3, #0
 80132dc:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80132de:	693b      	ldr	r3, [r7, #16]
 80132e0:	781b      	ldrb	r3, [r3, #0]
 80132e2:	2bff      	cmp	r3, #255	@ 0xff
 80132e4:	d125      	bne.n	8013332 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 80132e6:	693b      	ldr	r3, [r7, #16]
 80132e8:	3302      	adds	r3, #2
 80132ea:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	881b      	ldrh	r3, [r3, #0]
 80132f0:	b29b      	uxth	r3, r3
 80132f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80132f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80132fa:	d118      	bne.n	801332e <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80132fc:	2300      	movs	r3, #0
 80132fe:	757b      	strb	r3, [r7, #21]
 8013300:	e00d      	b.n	801331e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8013302:	7d7b      	ldrb	r3, [r7, #21]
 8013304:	4a1a      	ldr	r2, [pc, #104]	@ (8013370 <SVCCTL_UserEvtRx+0xa4>)
 8013306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801330a:	6878      	ldr	r0, [r7, #4]
 801330c:	4798      	blx	r3
 801330e:	4603      	mov	r3, r0
 8013310:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8013312:	7dfb      	ldrb	r3, [r7, #23]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d108      	bne.n	801332a <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8013318:	7d7b      	ldrb	r3, [r7, #21]
 801331a:	3301      	adds	r3, #1
 801331c:	757b      	strb	r3, [r7, #21]
 801331e:	4b14      	ldr	r3, [pc, #80]	@ (8013370 <SVCCTL_UserEvtRx+0xa4>)
 8013320:	7f1b      	ldrb	r3, [r3, #28]
 8013322:	7d7a      	ldrb	r2, [r7, #21]
 8013324:	429a      	cmp	r2, r3
 8013326:	d3ec      	bcc.n	8013302 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8013328:	e002      	b.n	8013330 <SVCCTL_UserEvtRx+0x64>
              break;
 801332a:	bf00      	nop
          break;
 801332c:	e000      	b.n	8013330 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 801332e:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8013330:	e000      	b.n	8013334 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8013332:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8013334:	7dfb      	ldrb	r3, [r7, #23]
 8013336:	2b02      	cmp	r3, #2
 8013338:	d00f      	beq.n	801335a <SVCCTL_UserEvtRx+0x8e>
 801333a:	2b02      	cmp	r3, #2
 801333c:	dc10      	bgt.n	8013360 <SVCCTL_UserEvtRx+0x94>
 801333e:	2b00      	cmp	r3, #0
 8013340:	d002      	beq.n	8013348 <SVCCTL_UserEvtRx+0x7c>
 8013342:	2b01      	cmp	r3, #1
 8013344:	d006      	beq.n	8013354 <SVCCTL_UserEvtRx+0x88>
 8013346:	e00b      	b.n	8013360 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f003 ff7f 	bl	801724c <SVCCTL_App_Notification>
 801334e:	4603      	mov	r3, r0
 8013350:	75bb      	strb	r3, [r7, #22]
      break;
 8013352:	e008      	b.n	8013366 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8013354:	2301      	movs	r3, #1
 8013356:	75bb      	strb	r3, [r7, #22]
      break;
 8013358:	e005      	b.n	8013366 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 801335a:	2300      	movs	r3, #0
 801335c:	75bb      	strb	r3, [r7, #22]
      break;
 801335e:	e002      	b.n	8013366 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8013360:	2301      	movs	r3, #1
 8013362:	75bb      	strb	r3, [r7, #22]
      break;
 8013364:	bf00      	nop
  }

  return (return_status);
 8013366:	7dbb      	ldrb	r3, [r7, #22]
}
 8013368:	4618      	mov	r0, r3
 801336a:	3718      	adds	r7, #24
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}
 8013370:	20000310 	.word	0x20000310

08013374 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8013374:	b580      	push	{r7, lr}
 8013376:	b088      	sub	sp, #32
 8013378:	af00      	add	r7, sp, #0
 801337a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 801337c:	f107 030c 	add.w	r3, r7, #12
 8013380:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8013388:	69fb      	ldr	r3, [r7, #28]
 801338a:	212f      	movs	r1, #47	@ 0x2f
 801338c:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8013390:	f000 fae8 	bl	8013964 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8013394:	69fb      	ldr	r3, [r7, #28]
 8013396:	330b      	adds	r3, #11
 8013398:	78db      	ldrb	r3, [r3, #3]
}
 801339a:	4618      	mov	r0, r3
 801339c:	3720      	adds	r7, #32
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}

080133a2 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80133a2:	b580      	push	{r7, lr}
 80133a4:	b088      	sub	sp, #32
 80133a6:	af00      	add	r7, sp, #0
 80133a8:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80133aa:	f107 030c 	add.w	r3, r7, #12
 80133ae:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80133b6:	69fb      	ldr	r3, [r7, #28]
 80133b8:	210f      	movs	r1, #15
 80133ba:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80133be:	f000 fad1 	bl	8013964 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80133c2:	69fb      	ldr	r3, [r7, #28]
 80133c4:	330b      	adds	r3, #11
 80133c6:	78db      	ldrb	r3, [r3, #3]
}
 80133c8:	4618      	mov	r0, r3
 80133ca:	3720      	adds	r7, #32
 80133cc:	46bd      	mov	sp, r7
 80133ce:	bd80      	pop	{r7, pc}

080133d0 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b088      	sub	sp, #32
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80133d8:	f107 030c 	add.w	r3, r7, #12
 80133dc:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80133de:	69fb      	ldr	r3, [r7, #28]
 80133e0:	687a      	ldr	r2, [r7, #4]
 80133e2:	2110      	movs	r1, #16
 80133e4:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80133e8:	f000 fabc 	bl	8013964 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80133ec:	69fb      	ldr	r3, [r7, #28]
 80133ee:	330b      	adds	r3, #11
 80133f0:	78db      	ldrb	r3, [r3, #3]
}
 80133f2:	4618      	mov	r0, r3
 80133f4:	3720      	adds	r7, #32
 80133f6:	46bd      	mov	sp, r7
 80133f8:	bd80      	pop	{r7, pc}
	...

080133fc <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80133fc:	b480      	push	{r7}
 80133fe:	b08b      	sub	sp, #44	@ 0x2c
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8013404:	2300      	movs	r3, #0
 8013406:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8013408:	2300      	movs	r3, #0
 801340a:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 801340c:	2300      	movs	r3, #0
 801340e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8013410:	2300      	movs	r3, #0
 8013412:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8013414:	2300      	movs	r3, #0
 8013416:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8013418:	2300      	movs	r3, #0
 801341a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 801341c:	2300      	movs	r3, #0
 801341e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8013420:	2300      	movs	r3, #0
 8013422:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8013424:	4b4a      	ldr	r3, [pc, #296]	@ (8013550 <SHCI_GetWirelessFwInfo+0x154>)
 8013426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013428:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801342c:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 801342e:	693b      	ldr	r3, [r7, #16]
 8013430:	009b      	lsls	r3, r3, #2
 8013432:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8013436:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 801343e:	68bb      	ldr	r3, [r7, #8]
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	4a44      	ldr	r2, [pc, #272]	@ (8013554 <SHCI_GetWirelessFwInfo+0x158>)
 8013444:	4293      	cmp	r3, r2
 8013446:	d10f      	bne.n	8013468 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8013448:	68bb      	ldr	r3, [r7, #8]
 801344a:	695b      	ldr	r3, [r3, #20]
 801344c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 801344e:	68bb      	ldr	r3, [r7, #8]
 8013450:	699b      	ldr	r3, [r3, #24]
 8013452:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8013454:	68bb      	ldr	r3, [r7, #8]
 8013456:	69db      	ldr	r3, [r3, #28]
 8013458:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 801345a:	68bb      	ldr	r3, [r7, #8]
 801345c:	68db      	ldr	r3, [r3, #12]
 801345e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8013460:	68bb      	ldr	r3, [r7, #8]
 8013462:	691b      	ldr	r3, [r3, #16]
 8013464:	617b      	str	r3, [r7, #20]
 8013466:	e01a      	b.n	801349e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8013468:	693b      	ldr	r3, [r7, #16]
 801346a:	009b      	lsls	r3, r3, #2
 801346c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8013470:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8013474:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	691b      	ldr	r3, [r3, #16]
 801347c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	695b      	ldr	r3, [r3, #20]
 8013484:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	699b      	ldr	r3, [r3, #24]
 801348c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	685b      	ldr	r3, [r3, #4]
 8013494:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	681b      	ldr	r3, [r3, #0]
 801349a:	689b      	ldr	r3, [r3, #8]
 801349c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 801349e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134a0:	0e1b      	lsrs	r3, r3, #24
 80134a2:	b2da      	uxtb	r2, r3
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80134a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134aa:	0c1b      	lsrs	r3, r3, #16
 80134ac:	b2da      	uxtb	r2, r3
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80134b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134b4:	0a1b      	lsrs	r3, r3, #8
 80134b6:	b2da      	uxtb	r2, r3
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80134bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134be:	091b      	lsrs	r3, r3, #4
 80134c0:	b2db      	uxtb	r3, r3
 80134c2:	f003 030f 	and.w	r3, r3, #15
 80134c6:	b2da      	uxtb	r2, r3
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80134cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134ce:	b2db      	uxtb	r3, r3
 80134d0:	f003 030f 	and.w	r3, r3, #15
 80134d4:	b2da      	uxtb	r2, r3
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80134da:	6a3b      	ldr	r3, [r7, #32]
 80134dc:	0e1b      	lsrs	r3, r3, #24
 80134de:	b2da      	uxtb	r2, r3
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80134e4:	6a3b      	ldr	r3, [r7, #32]
 80134e6:	0c1b      	lsrs	r3, r3, #16
 80134e8:	b2da      	uxtb	r2, r3
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80134ee:	6a3b      	ldr	r3, [r7, #32]
 80134f0:	0a1b      	lsrs	r3, r3, #8
 80134f2:	b2da      	uxtb	r2, r3
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80134f8:	6a3b      	ldr	r3, [r7, #32]
 80134fa:	b2da      	uxtb	r2, r3
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8013500:	69fb      	ldr	r3, [r7, #28]
 8013502:	b2da      	uxtb	r2, r3
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8013508:	69bb      	ldr	r3, [r7, #24]
 801350a:	0e1b      	lsrs	r3, r3, #24
 801350c:	b2da      	uxtb	r2, r3
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8013512:	69bb      	ldr	r3, [r7, #24]
 8013514:	0c1b      	lsrs	r3, r3, #16
 8013516:	b2da      	uxtb	r2, r3
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 801351c:	69bb      	ldr	r3, [r7, #24]
 801351e:	0a1b      	lsrs	r3, r3, #8
 8013520:	b2da      	uxtb	r2, r3
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8013526:	697b      	ldr	r3, [r7, #20]
 8013528:	0e1b      	lsrs	r3, r3, #24
 801352a:	b2da      	uxtb	r2, r3
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8013530:	697b      	ldr	r3, [r7, #20]
 8013532:	0c1b      	lsrs	r3, r3, #16
 8013534:	b2da      	uxtb	r2, r3
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801353a:	697b      	ldr	r3, [r7, #20]
 801353c:	b2da      	uxtb	r2, r3
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8013542:	2300      	movs	r3, #0
}
 8013544:	4618      	mov	r0, r3
 8013546:	372c      	adds	r7, #44	@ 0x2c
 8013548:	46bd      	mov	sp, r7
 801354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801354e:	4770      	bx	lr
 8013550:	58004000 	.word	0x58004000
 8013554:	a94656b9 	.word	0xa94656b9

08013558 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b082      	sub	sp, #8
 801355c:	af00      	add	r7, sp, #0
 801355e:	6078      	str	r0, [r7, #4]
 8013560:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8013562:	683b      	ldr	r3, [r7, #0]
 8013564:	685b      	ldr	r3, [r3, #4]
 8013566:	4a08      	ldr	r2, [pc, #32]	@ (8013588 <hci_init+0x30>)
 8013568:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 801356a:	4a08      	ldr	r2, [pc, #32]	@ (801358c <hci_init+0x34>)
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8013570:	4806      	ldr	r0, [pc, #24]	@ (801358c <hci_init+0x34>)
 8013572:	f000 f979 	bl	8013868 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8013576:	683b      	ldr	r3, [r7, #0]
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	4618      	mov	r0, r3
 801357c:	f000 f8da 	bl	8013734 <TlInit>

  return;
 8013580:	bf00      	nop
}
 8013582:	3708      	adds	r7, #8
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}
 8013588:	20010ae0 	.word	0x20010ae0
 801358c:	20010ab8 	.word	0x20010ab8

08013590 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8013590:	b580      	push	{r7, lr}
 8013592:	b084      	sub	sp, #16
 8013594:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8013596:	4822      	ldr	r0, [pc, #136]	@ (8013620 <hci_user_evt_proc+0x90>)
 8013598:	f000 fd3e 	bl	8014018 <LST_is_empty>
 801359c:	4603      	mov	r3, r0
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d12b      	bne.n	80135fa <hci_user_evt_proc+0x6a>
 80135a2:	4b20      	ldr	r3, [pc, #128]	@ (8013624 <hci_user_evt_proc+0x94>)
 80135a4:	781b      	ldrb	r3, [r3, #0]
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d027      	beq.n	80135fa <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80135aa:	f107 030c 	add.w	r3, r7, #12
 80135ae:	4619      	mov	r1, r3
 80135b0:	481b      	ldr	r0, [pc, #108]	@ (8013620 <hci_user_evt_proc+0x90>)
 80135b2:	f000 fdc0 	bl	8014136 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80135b6:	4b1c      	ldr	r3, [pc, #112]	@ (8013628 <hci_user_evt_proc+0x98>)
 80135b8:	69db      	ldr	r3, [r3, #28]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d00c      	beq.n	80135d8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80135c2:	2301      	movs	r3, #1
 80135c4:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80135c6:	4b18      	ldr	r3, [pc, #96]	@ (8013628 <hci_user_evt_proc+0x98>)
 80135c8:	69db      	ldr	r3, [r3, #28]
 80135ca:	1d3a      	adds	r2, r7, #4
 80135cc:	4610      	mov	r0, r2
 80135ce:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80135d0:	793a      	ldrb	r2, [r7, #4]
 80135d2:	4b14      	ldr	r3, [pc, #80]	@ (8013624 <hci_user_evt_proc+0x94>)
 80135d4:	701a      	strb	r2, [r3, #0]
 80135d6:	e002      	b.n	80135de <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80135d8:	4b12      	ldr	r3, [pc, #72]	@ (8013624 <hci_user_evt_proc+0x94>)
 80135da:	2201      	movs	r2, #1
 80135dc:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80135de:	4b11      	ldr	r3, [pc, #68]	@ (8013624 <hci_user_evt_proc+0x94>)
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d004      	beq.n	80135f0 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	4618      	mov	r0, r3
 80135ea:	f000 fc11 	bl	8013e10 <TL_MM_EvtDone>
 80135ee:	e004      	b.n	80135fa <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	4619      	mov	r1, r3
 80135f4:	480a      	ldr	r0, [pc, #40]	@ (8013620 <hci_user_evt_proc+0x90>)
 80135f6:	f000 fd31 	bl	801405c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80135fa:	4809      	ldr	r0, [pc, #36]	@ (8013620 <hci_user_evt_proc+0x90>)
 80135fc:	f000 fd0c 	bl	8014018 <LST_is_empty>
 8013600:	4603      	mov	r3, r0
 8013602:	2b00      	cmp	r3, #0
 8013604:	d107      	bne.n	8013616 <hci_user_evt_proc+0x86>
 8013606:	4b07      	ldr	r3, [pc, #28]	@ (8013624 <hci_user_evt_proc+0x94>)
 8013608:	781b      	ldrb	r3, [r3, #0]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d003      	beq.n	8013616 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 801360e:	4804      	ldr	r0, [pc, #16]	@ (8013620 <hci_user_evt_proc+0x90>)
 8013610:	f004 f850 	bl	80176b4 <hci_notify_asynch_evt>
  }


  return;
 8013614:	bf00      	nop
 8013616:	bf00      	nop
}
 8013618:	3710      	adds	r7, #16
 801361a:	46bd      	mov	sp, r7
 801361c:	bd80      	pop	{r7, pc}
 801361e:	bf00      	nop
 8013620:	20000338 	.word	0x20000338
 8013624:	20000344 	.word	0x20000344
 8013628:	20010ab8 	.word	0x20010ab8

0801362c <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 801362c:	b580      	push	{r7, lr}
 801362e:	b088      	sub	sp, #32
 8013630:	af00      	add	r7, sp, #0
 8013632:	6078      	str	r0, [r7, #4]
 8013634:	460b      	mov	r3, r1
 8013636:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8013638:	2000      	movs	r0, #0
 801363a:	f000 f8d1 	bl	80137e0 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 801363e:	2300      	movs	r3, #0
 8013640:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	885b      	ldrh	r3, [r3, #2]
 8013646:	b21b      	sxth	r3, r3
 8013648:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801364c:	b21a      	sxth	r2, r3
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	881b      	ldrh	r3, [r3, #0]
 8013652:	b21b      	sxth	r3, r3
 8013654:	029b      	lsls	r3, r3, #10
 8013656:	b21b      	sxth	r3, r3
 8013658:	4313      	orrs	r3, r2
 801365a:	b21b      	sxth	r3, r3
 801365c:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 801365e:	4b33      	ldr	r3, [pc, #204]	@ (801372c <hci_send_req+0x100>)
 8013660:	2201      	movs	r2, #1
 8013662:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	68db      	ldr	r3, [r3, #12]
 8013668:	b2d9      	uxtb	r1, r3
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	689a      	ldr	r2, [r3, #8]
 801366e:	8bbb      	ldrh	r3, [r7, #28]
 8013670:	4618      	mov	r0, r3
 8013672:	f000 f88f 	bl	8013794 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8013676:	e04e      	b.n	8013716 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8013678:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801367c:	f004 f831 	bl	80176e2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8013680:	e043      	b.n	801370a <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8013682:	f107 030c 	add.w	r3, r7, #12
 8013686:	4619      	mov	r1, r3
 8013688:	4829      	ldr	r0, [pc, #164]	@ (8013730 <hci_send_req+0x104>)
 801368a:	f000 fd54 	bl	8014136 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	7a5b      	ldrb	r3, [r3, #9]
 8013692:	2b0f      	cmp	r3, #15
 8013694:	d114      	bne.n	80136c0 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8013696:	68fb      	ldr	r3, [r7, #12]
 8013698:	330b      	adds	r3, #11
 801369a:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	885b      	ldrh	r3, [r3, #2]
 80136a0:	b29b      	uxth	r3, r3
 80136a2:	8bba      	ldrh	r2, [r7, #28]
 80136a4:	429a      	cmp	r2, r3
 80136a6:	d104      	bne.n	80136b2 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	691b      	ldr	r3, [r3, #16]
 80136ac:	693a      	ldr	r2, [r7, #16]
 80136ae:	7812      	ldrb	r2, [r2, #0]
 80136b0:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 80136b2:	693b      	ldr	r3, [r7, #16]
 80136b4:	785b      	ldrb	r3, [r3, #1]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d027      	beq.n	801370a <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80136ba:	2301      	movs	r3, #1
 80136bc:	77fb      	strb	r3, [r7, #31]
 80136be:	e024      	b.n	801370a <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 80136c0:	68fb      	ldr	r3, [r7, #12]
 80136c2:	330b      	adds	r3, #11
 80136c4:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 80136c6:	69bb      	ldr	r3, [r7, #24]
 80136c8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80136cc:	b29b      	uxth	r3, r3
 80136ce:	8bba      	ldrh	r2, [r7, #28]
 80136d0:	429a      	cmp	r2, r3
 80136d2:	d114      	bne.n	80136fe <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	7a9b      	ldrb	r3, [r3, #10]
 80136d8:	3b03      	subs	r3, #3
 80136da:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	695a      	ldr	r2, [r3, #20]
 80136e0:	7dfb      	ldrb	r3, [r7, #23]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	bfa8      	it	ge
 80136e6:	461a      	movge	r2, r3
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	6918      	ldr	r0, [r3, #16]
 80136f0:	69bb      	ldr	r3, [r7, #24]
 80136f2:	1cd9      	adds	r1, r3, #3
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	695b      	ldr	r3, [r3, #20]
 80136f8:	461a      	mov	r2, r3
 80136fa:	f006 fa86 	bl	8019c0a <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80136fe:	69bb      	ldr	r3, [r7, #24]
 8013700:	781b      	ldrb	r3, [r3, #0]
 8013702:	2b00      	cmp	r3, #0
 8013704:	d001      	beq.n	801370a <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8013706:	2301      	movs	r3, #1
 8013708:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 801370a:	4809      	ldr	r0, [pc, #36]	@ (8013730 <hci_send_req+0x104>)
 801370c:	f000 fc84 	bl	8014018 <LST_is_empty>
 8013710:	4603      	mov	r3, r0
 8013712:	2b00      	cmp	r3, #0
 8013714:	d0b5      	beq.n	8013682 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8013716:	7ffb      	ldrb	r3, [r7, #31]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d0ad      	beq.n	8013678 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 801371c:	2001      	movs	r0, #1
 801371e:	f000 f85f 	bl	80137e0 <NotifyCmdStatus>

  return 0;
 8013722:	2300      	movs	r3, #0
}
 8013724:	4618      	mov	r0, r3
 8013726:	3720      	adds	r7, #32
 8013728:	46bd      	mov	sp, r7
 801372a:	bd80      	pop	{r7, pc}
 801372c:	20010ae4 	.word	0x20010ae4
 8013730:	20010ad8 	.word	0x20010ad8

08013734 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b086      	sub	sp, #24
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 801373c:	480f      	ldr	r0, [pc, #60]	@ (801377c <TlInit+0x48>)
 801373e:	f000 fc5b 	bl	8013ff8 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8013742:	4a0f      	ldr	r2, [pc, #60]	@ (8013780 <TlInit+0x4c>)
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8013748:	480e      	ldr	r0, [pc, #56]	@ (8013784 <TlInit+0x50>)
 801374a:	f000 fc55 	bl	8013ff8 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 801374e:	4b0e      	ldr	r3, [pc, #56]	@ (8013788 <TlInit+0x54>)
 8013750:	2201      	movs	r2, #1
 8013752:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8013754:	4b0d      	ldr	r3, [pc, #52]	@ (801378c <TlInit+0x58>)
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d00a      	beq.n	8013772 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8013760:	4b0b      	ldr	r3, [pc, #44]	@ (8013790 <TlInit+0x5c>)
 8013762:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8013764:	4b09      	ldr	r3, [pc, #36]	@ (801378c <TlInit+0x58>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	f107 0208 	add.w	r2, r7, #8
 801376c:	4610      	mov	r0, r2
 801376e:	4798      	blx	r3
  }

  return;
 8013770:	bf00      	nop
 8013772:	bf00      	nop
}
 8013774:	3718      	adds	r7, #24
 8013776:	46bd      	mov	sp, r7
 8013778:	bd80      	pop	{r7, pc}
 801377a:	bf00      	nop
 801377c:	20010ad8 	.word	0x20010ad8
 8013780:	20000340 	.word	0x20000340
 8013784:	20000338 	.word	0x20000338
 8013788:	20000344 	.word	0x20000344
 801378c:	20010ab8 	.word	0x20010ab8
 8013790:	08013821 	.word	0x08013821

08013794 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b082      	sub	sp, #8
 8013798:	af00      	add	r7, sp, #0
 801379a:	4603      	mov	r3, r0
 801379c:	603a      	str	r2, [r7, #0]
 801379e:	80fb      	strh	r3, [r7, #6]
 80137a0:	460b      	mov	r3, r1
 80137a2:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80137a4:	4b0c      	ldr	r3, [pc, #48]	@ (80137d8 <SendCmd+0x44>)
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	88fa      	ldrh	r2, [r7, #6]
 80137aa:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 80137ae:	4b0a      	ldr	r3, [pc, #40]	@ (80137d8 <SendCmd+0x44>)
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	797a      	ldrb	r2, [r7, #5]
 80137b4:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80137b6:	4b08      	ldr	r3, [pc, #32]	@ (80137d8 <SendCmd+0x44>)
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	330c      	adds	r3, #12
 80137bc:	797a      	ldrb	r2, [r7, #5]
 80137be:	6839      	ldr	r1, [r7, #0]
 80137c0:	4618      	mov	r0, r3
 80137c2:	f006 fa22 	bl	8019c0a <memcpy>

  hciContext.io.Send(0,0);
 80137c6:	4b05      	ldr	r3, [pc, #20]	@ (80137dc <SendCmd+0x48>)
 80137c8:	691b      	ldr	r3, [r3, #16]
 80137ca:	2100      	movs	r1, #0
 80137cc:	2000      	movs	r0, #0
 80137ce:	4798      	blx	r3

  return;
 80137d0:	bf00      	nop
}
 80137d2:	3708      	adds	r7, #8
 80137d4:	46bd      	mov	sp, r7
 80137d6:	bd80      	pop	{r7, pc}
 80137d8:	20000340 	.word	0x20000340
 80137dc:	20010ab8 	.word	0x20010ab8

080137e0 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b082      	sub	sp, #8
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	4603      	mov	r3, r0
 80137e8:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80137ea:	79fb      	ldrb	r3, [r7, #7]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d108      	bne.n	8013802 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80137f0:	4b0a      	ldr	r3, [pc, #40]	@ (801381c <NotifyCmdStatus+0x3c>)
 80137f2:	681b      	ldr	r3, [r3, #0]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d00d      	beq.n	8013814 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80137f8:	4b08      	ldr	r3, [pc, #32]	@ (801381c <NotifyCmdStatus+0x3c>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	2000      	movs	r0, #0
 80137fe:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8013800:	e008      	b.n	8013814 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8013802:	4b06      	ldr	r3, [pc, #24]	@ (801381c <NotifyCmdStatus+0x3c>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d004      	beq.n	8013814 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 801380a:	4b04      	ldr	r3, [pc, #16]	@ (801381c <NotifyCmdStatus+0x3c>)
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	2001      	movs	r0, #1
 8013810:	4798      	blx	r3
  return;
 8013812:	bf00      	nop
 8013814:	bf00      	nop
}
 8013816:	3708      	adds	r7, #8
 8013818:	46bd      	mov	sp, r7
 801381a:	bd80      	pop	{r7, pc}
 801381c:	20010ae0 	.word	0x20010ae0

08013820 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8013820:	b580      	push	{r7, lr}
 8013822:	b082      	sub	sp, #8
 8013824:	af00      	add	r7, sp, #0
 8013826:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	7a5b      	ldrb	r3, [r3, #9]
 801382c:	2b0f      	cmp	r3, #15
 801382e:	d003      	beq.n	8013838 <TlEvtReceived+0x18>
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	7a5b      	ldrb	r3, [r3, #9]
 8013834:	2b0e      	cmp	r3, #14
 8013836:	d107      	bne.n	8013848 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8013838:	6879      	ldr	r1, [r7, #4]
 801383a:	4809      	ldr	r0, [pc, #36]	@ (8013860 <TlEvtReceived+0x40>)
 801383c:	f000 fc34 	bl	80140a8 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8013840:	2000      	movs	r0, #0
 8013842:	f003 ff43 	bl	80176cc <hci_cmd_resp_release>
 8013846:	e006      	b.n	8013856 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8013848:	6879      	ldr	r1, [r7, #4]
 801384a:	4806      	ldr	r0, [pc, #24]	@ (8013864 <TlEvtReceived+0x44>)
 801384c:	f000 fc2c 	bl	80140a8 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8013850:	4804      	ldr	r0, [pc, #16]	@ (8013864 <TlEvtReceived+0x44>)
 8013852:	f003 ff2f 	bl	80176b4 <hci_notify_asynch_evt>
  }

  return;
 8013856:	bf00      	nop
}
 8013858:	3708      	adds	r7, #8
 801385a:	46bd      	mov	sp, r7
 801385c:	bd80      	pop	{r7, pc}
 801385e:	bf00      	nop
 8013860:	20010ad8 	.word	0x20010ad8
 8013864:	20000338 	.word	0x20000338

08013868 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8013868:	b480      	push	{r7}
 801386a:	b083      	sub	sp, #12
 801386c:	af00      	add	r7, sp, #0
 801386e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	4a05      	ldr	r2, [pc, #20]	@ (8013888 <hci_register_io_bus+0x20>)
 8013874:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	4a04      	ldr	r2, [pc, #16]	@ (801388c <hci_register_io_bus+0x24>)
 801387a:	611a      	str	r2, [r3, #16]

  return;
 801387c:	bf00      	nop
}
 801387e:	370c      	adds	r7, #12
 8013880:	46bd      	mov	sp, r7
 8013882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013886:	4770      	bx	lr
 8013888:	08013b81 	.word	0x08013b81
 801388c:	08013be9 	.word	0x08013be9

08013890 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8013890:	b580      	push	{r7, lr}
 8013892:	b082      	sub	sp, #8
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]
 8013898:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 801389a:	683b      	ldr	r3, [r7, #0]
 801389c:	685b      	ldr	r3, [r3, #4]
 801389e:	4a08      	ldr	r2, [pc, #32]	@ (80138c0 <shci_init+0x30>)
 80138a0:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80138a2:	4a08      	ldr	r2, [pc, #32]	@ (80138c4 <shci_init+0x34>)
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80138a8:	4806      	ldr	r0, [pc, #24]	@ (80138c4 <shci_init+0x34>)
 80138aa:	f000 f915 	bl	8013ad8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80138ae:	683b      	ldr	r3, [r7, #0]
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	4618      	mov	r0, r3
 80138b4:	f000 f898 	bl	80139e8 <TlInit>

  return;
 80138b8:	bf00      	nop
}
 80138ba:	3708      	adds	r7, #8
 80138bc:	46bd      	mov	sp, r7
 80138be:	bd80      	pop	{r7, pc}
 80138c0:	20010b08 	.word	0x20010b08
 80138c4:	20010ae8 	.word	0x20010ae8

080138c8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b084      	sub	sp, #16
 80138cc:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80138ce:	4822      	ldr	r0, [pc, #136]	@ (8013958 <shci_user_evt_proc+0x90>)
 80138d0:	f000 fba2 	bl	8014018 <LST_is_empty>
 80138d4:	4603      	mov	r3, r0
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d12b      	bne.n	8013932 <shci_user_evt_proc+0x6a>
 80138da:	4b20      	ldr	r3, [pc, #128]	@ (801395c <shci_user_evt_proc+0x94>)
 80138dc:	781b      	ldrb	r3, [r3, #0]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d027      	beq.n	8013932 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80138e2:	f107 030c 	add.w	r3, r7, #12
 80138e6:	4619      	mov	r1, r3
 80138e8:	481b      	ldr	r0, [pc, #108]	@ (8013958 <shci_user_evt_proc+0x90>)
 80138ea:	f000 fc24 	bl	8014136 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80138ee:	4b1c      	ldr	r3, [pc, #112]	@ (8013960 <shci_user_evt_proc+0x98>)
 80138f0:	69db      	ldr	r3, [r3, #28]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d00c      	beq.n	8013910 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80138fa:	2301      	movs	r3, #1
 80138fc:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80138fe:	4b18      	ldr	r3, [pc, #96]	@ (8013960 <shci_user_evt_proc+0x98>)
 8013900:	69db      	ldr	r3, [r3, #28]
 8013902:	1d3a      	adds	r2, r7, #4
 8013904:	4610      	mov	r0, r2
 8013906:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8013908:	793a      	ldrb	r2, [r7, #4]
 801390a:	4b14      	ldr	r3, [pc, #80]	@ (801395c <shci_user_evt_proc+0x94>)
 801390c:	701a      	strb	r2, [r3, #0]
 801390e:	e002      	b.n	8013916 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8013910:	4b12      	ldr	r3, [pc, #72]	@ (801395c <shci_user_evt_proc+0x94>)
 8013912:	2201      	movs	r2, #1
 8013914:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8013916:	4b11      	ldr	r3, [pc, #68]	@ (801395c <shci_user_evt_proc+0x94>)
 8013918:	781b      	ldrb	r3, [r3, #0]
 801391a:	2b00      	cmp	r3, #0
 801391c:	d004      	beq.n	8013928 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	4618      	mov	r0, r3
 8013922:	f000 fa75 	bl	8013e10 <TL_MM_EvtDone>
 8013926:	e004      	b.n	8013932 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8013928:	68fb      	ldr	r3, [r7, #12]
 801392a:	4619      	mov	r1, r3
 801392c:	480a      	ldr	r0, [pc, #40]	@ (8013958 <shci_user_evt_proc+0x90>)
 801392e:	f000 fb95 	bl	801405c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8013932:	4809      	ldr	r0, [pc, #36]	@ (8013958 <shci_user_evt_proc+0x90>)
 8013934:	f000 fb70 	bl	8014018 <LST_is_empty>
 8013938:	4603      	mov	r3, r0
 801393a:	2b00      	cmp	r3, #0
 801393c:	d107      	bne.n	801394e <shci_user_evt_proc+0x86>
 801393e:	4b07      	ldr	r3, [pc, #28]	@ (801395c <shci_user_evt_proc+0x94>)
 8013940:	781b      	ldrb	r3, [r3, #0]
 8013942:	2b00      	cmp	r3, #0
 8013944:	d003      	beq.n	801394e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8013946:	4804      	ldr	r0, [pc, #16]	@ (8013958 <shci_user_evt_proc+0x90>)
 8013948:	f7ed fbf3 	bl	8001132 <shci_notify_asynch_evt>
  }


  return;
 801394c:	bf00      	nop
 801394e:	bf00      	nop
}
 8013950:	3710      	adds	r7, #16
 8013952:	46bd      	mov	sp, r7
 8013954:	bd80      	pop	{r7, pc}
 8013956:	bf00      	nop
 8013958:	20000348 	.word	0x20000348
 801395c:	20000358 	.word	0x20000358
 8013960:	20010ae8 	.word	0x20010ae8

08013964 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8013964:	b580      	push	{r7, lr}
 8013966:	b084      	sub	sp, #16
 8013968:	af00      	add	r7, sp, #0
 801396a:	60ba      	str	r2, [r7, #8]
 801396c:	607b      	str	r3, [r7, #4]
 801396e:	4603      	mov	r3, r0
 8013970:	81fb      	strh	r3, [r7, #14]
 8013972:	460b      	mov	r3, r1
 8013974:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8013976:	2000      	movs	r0, #0
 8013978:	f000 f868 	bl	8013a4c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 801397c:	4b17      	ldr	r3, [pc, #92]	@ (80139dc <shci_send+0x78>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	89fa      	ldrh	r2, [r7, #14]
 8013982:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8013986:	4b15      	ldr	r3, [pc, #84]	@ (80139dc <shci_send+0x78>)
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	7b7a      	ldrb	r2, [r7, #13]
 801398c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801398e:	4b13      	ldr	r3, [pc, #76]	@ (80139dc <shci_send+0x78>)
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	330c      	adds	r3, #12
 8013994:	7b7a      	ldrb	r2, [r7, #13]
 8013996:	68b9      	ldr	r1, [r7, #8]
 8013998:	4618      	mov	r0, r3
 801399a:	f006 f936 	bl	8019c0a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 801399e:	4b10      	ldr	r3, [pc, #64]	@ (80139e0 <shci_send+0x7c>)
 80139a0:	2201      	movs	r2, #1
 80139a2:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 80139a4:	4b0f      	ldr	r3, [pc, #60]	@ (80139e4 <shci_send+0x80>)
 80139a6:	691b      	ldr	r3, [r3, #16]
 80139a8:	2100      	movs	r1, #0
 80139aa:	2000      	movs	r0, #0
 80139ac:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80139ae:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80139b2:	f7ed fbd5 	bl	8001160 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	f103 0008 	add.w	r0, r3, #8
 80139bc:	4b07      	ldr	r3, [pc, #28]	@ (80139dc <shci_send+0x78>)
 80139be:	6819      	ldr	r1, [r3, #0]
 80139c0:	4b06      	ldr	r3, [pc, #24]	@ (80139dc <shci_send+0x78>)
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	789b      	ldrb	r3, [r3, #2]
 80139c6:	3303      	adds	r3, #3
 80139c8:	461a      	mov	r2, r3
 80139ca:	f006 f91e 	bl	8019c0a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80139ce:	2001      	movs	r0, #1
 80139d0:	f000 f83c 	bl	8013a4c <Cmd_SetStatus>

  return;
 80139d4:	bf00      	nop
}
 80139d6:	3710      	adds	r7, #16
 80139d8:	46bd      	mov	sp, r7
 80139da:	bd80      	pop	{r7, pc}
 80139dc:	20000354 	.word	0x20000354
 80139e0:	20010b0c 	.word	0x20010b0c
 80139e4:	20010ae8 	.word	0x20010ae8

080139e8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b086      	sub	sp, #24
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80139f0:	4a10      	ldr	r2, [pc, #64]	@ (8013a34 <TlInit+0x4c>)
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80139f6:	4810      	ldr	r0, [pc, #64]	@ (8013a38 <TlInit+0x50>)
 80139f8:	f000 fafe 	bl	8013ff8 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80139fc:	2001      	movs	r0, #1
 80139fe:	f000 f825 	bl	8013a4c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8013a02:	4b0e      	ldr	r3, [pc, #56]	@ (8013a3c <TlInit+0x54>)
 8013a04:	2201      	movs	r2, #1
 8013a06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8013a08:	4b0d      	ldr	r3, [pc, #52]	@ (8013a40 <TlInit+0x58>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d00c      	beq.n	8013a2a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8013a14:	4b0b      	ldr	r3, [pc, #44]	@ (8013a44 <TlInit+0x5c>)
 8013a16:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8013a18:	4b0b      	ldr	r3, [pc, #44]	@ (8013a48 <TlInit+0x60>)
 8013a1a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8013a1c:	4b08      	ldr	r3, [pc, #32]	@ (8013a40 <TlInit+0x58>)
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	f107 020c 	add.w	r2, r7, #12
 8013a24:	4610      	mov	r0, r2
 8013a26:	4798      	blx	r3
  }

  return;
 8013a28:	bf00      	nop
 8013a2a:	bf00      	nop
}
 8013a2c:	3718      	adds	r7, #24
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}
 8013a32:	bf00      	nop
 8013a34:	20000354 	.word	0x20000354
 8013a38:	20000348 	.word	0x20000348
 8013a3c:	20000358 	.word	0x20000358
 8013a40:	20010ae8 	.word	0x20010ae8
 8013a44:	08013a9d 	.word	0x08013a9d
 8013a48:	08013ab5 	.word	0x08013ab5

08013a4c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b082      	sub	sp, #8
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	4603      	mov	r3, r0
 8013a54:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8013a56:	79fb      	ldrb	r3, [r7, #7]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d10b      	bne.n	8013a74 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8013a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8013a94 <Cmd_SetStatus+0x48>)
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d003      	beq.n	8013a6c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8013a64:	4b0b      	ldr	r3, [pc, #44]	@ (8013a94 <Cmd_SetStatus+0x48>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	2000      	movs	r0, #0
 8013a6a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8013a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8013a98 <Cmd_SetStatus+0x4c>)
 8013a6e:	2200      	movs	r2, #0
 8013a70:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8013a72:	e00b      	b.n	8013a8c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8013a74:	4b08      	ldr	r3, [pc, #32]	@ (8013a98 <Cmd_SetStatus+0x4c>)
 8013a76:	2201      	movs	r2, #1
 8013a78:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8013a7a:	4b06      	ldr	r3, [pc, #24]	@ (8013a94 <Cmd_SetStatus+0x48>)
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d004      	beq.n	8013a8c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8013a82:	4b04      	ldr	r3, [pc, #16]	@ (8013a94 <Cmd_SetStatus+0x48>)
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	2001      	movs	r0, #1
 8013a88:	4798      	blx	r3
  return;
 8013a8a:	bf00      	nop
 8013a8c:	bf00      	nop
}
 8013a8e:	3708      	adds	r7, #8
 8013a90:	46bd      	mov	sp, r7
 8013a92:	bd80      	pop	{r7, pc}
 8013a94:	20010b08 	.word	0x20010b08
 8013a98:	20000350 	.word	0x20000350

08013a9c <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8013a9c:	b580      	push	{r7, lr}
 8013a9e:	b082      	sub	sp, #8
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8013aa4:	2000      	movs	r0, #0
 8013aa6:	f7ed fb50 	bl	800114a <shci_cmd_resp_release>

  return;
 8013aaa:	bf00      	nop
}
 8013aac:	3708      	adds	r7, #8
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	bd80      	pop	{r7, pc}
	...

08013ab4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b082      	sub	sp, #8
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8013abc:	6879      	ldr	r1, [r7, #4]
 8013abe:	4805      	ldr	r0, [pc, #20]	@ (8013ad4 <TlUserEvtReceived+0x20>)
 8013ac0:	f000 faf2 	bl	80140a8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8013ac4:	4803      	ldr	r0, [pc, #12]	@ (8013ad4 <TlUserEvtReceived+0x20>)
 8013ac6:	f7ed fb34 	bl	8001132 <shci_notify_asynch_evt>

  return;
 8013aca:	bf00      	nop
}
 8013acc:	3708      	adds	r7, #8
 8013ace:	46bd      	mov	sp, r7
 8013ad0:	bd80      	pop	{r7, pc}
 8013ad2:	bf00      	nop
 8013ad4:	20000348 	.word	0x20000348

08013ad8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8013ad8:	b480      	push	{r7}
 8013ada:	b083      	sub	sp, #12
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	4a05      	ldr	r2, [pc, #20]	@ (8013af8 <shci_register_io_bus+0x20>)
 8013ae4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	4a04      	ldr	r2, [pc, #16]	@ (8013afc <shci_register_io_bus+0x24>)
 8013aea:	611a      	str	r2, [r3, #16]

  return;
 8013aec:	bf00      	nop
}
 8013aee:	370c      	adds	r7, #12
 8013af0:	46bd      	mov	sp, r7
 8013af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af6:	4770      	bx	lr
 8013af8:	08013c9d 	.word	0x08013c9d
 8013afc:	08013cf1 	.word	0x08013cf1

08013b00 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8013b04:	f004 f8ae 	bl	8017c64 <HW_IPCC_Enable>

  return;
 8013b08:	bf00      	nop
}
 8013b0a:	bd80      	pop	{r7, pc}

08013b0c <TL_Init>:


void TL_Init( void )
{
 8013b0c:	b580      	push	{r7, lr}
 8013b0e:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8013b10:	4b10      	ldr	r3, [pc, #64]	@ (8013b54 <TL_Init+0x48>)
 8013b12:	4a11      	ldr	r2, [pc, #68]	@ (8013b58 <TL_Init+0x4c>)
 8013b14:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8013b16:	4b0f      	ldr	r3, [pc, #60]	@ (8013b54 <TL_Init+0x48>)
 8013b18:	4a10      	ldr	r2, [pc, #64]	@ (8013b5c <TL_Init+0x50>)
 8013b1a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8013b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8013b54 <TL_Init+0x48>)
 8013b1e:	4a10      	ldr	r2, [pc, #64]	@ (8013b60 <TL_Init+0x54>)
 8013b20:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8013b22:	4b0c      	ldr	r3, [pc, #48]	@ (8013b54 <TL_Init+0x48>)
 8013b24:	4a0f      	ldr	r2, [pc, #60]	@ (8013b64 <TL_Init+0x58>)
 8013b26:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8013b28:	4b0a      	ldr	r3, [pc, #40]	@ (8013b54 <TL_Init+0x48>)
 8013b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8013b68 <TL_Init+0x5c>)
 8013b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8013b2e:	4b09      	ldr	r3, [pc, #36]	@ (8013b54 <TL_Init+0x48>)
 8013b30:	4a0e      	ldr	r2, [pc, #56]	@ (8013b6c <TL_Init+0x60>)
 8013b32:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8013b34:	4b07      	ldr	r3, [pc, #28]	@ (8013b54 <TL_Init+0x48>)
 8013b36:	4a0e      	ldr	r2, [pc, #56]	@ (8013b70 <TL_Init+0x64>)
 8013b38:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8013b3a:	4b06      	ldr	r3, [pc, #24]	@ (8013b54 <TL_Init+0x48>)
 8013b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8013b74 <TL_Init+0x68>)
 8013b3e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8013b40:	4b04      	ldr	r3, [pc, #16]	@ (8013b54 <TL_Init+0x48>)
 8013b42:	4a0d      	ldr	r2, [pc, #52]	@ (8013b78 <TL_Init+0x6c>)
 8013b44:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8013b46:	4b03      	ldr	r3, [pc, #12]	@ (8013b54 <TL_Init+0x48>)
 8013b48:	4a0c      	ldr	r2, [pc, #48]	@ (8013b7c <TL_Init+0x70>)
 8013b4a:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8013b4c:	f004 f89e 	bl	8017c8c <HW_IPCC_Init>

  return;
 8013b50:	bf00      	nop
}
 8013b52:	bd80      	pop	{r7, pc}
 8013b54:	20030000 	.word	0x20030000
 8013b58:	20030028 	.word	0x20030028
 8013b5c:	20030048 	.word	0x20030048
 8013b60:	20030058 	.word	0x20030058
 8013b64:	20030068 	.word	0x20030068
 8013b68:	20030070 	.word	0x20030070
 8013b6c:	20030078 	.word	0x20030078
 8013b70:	20030080 	.word	0x20030080
 8013b74:	2003009c 	.word	0x2003009c
 8013b78:	200300a0 	.word	0x200300a0
 8013b7c:	200300ac 	.word	0x200300ac

08013b80 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b084      	sub	sp, #16
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8013b8c:	4811      	ldr	r0, [pc, #68]	@ (8013bd4 <TL_BLE_Init+0x54>)
 8013b8e:	f000 fa33 	bl	8013ff8 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8013b92:	4b11      	ldr	r3, [pc, #68]	@ (8013bd8 <TL_BLE_Init+0x58>)
 8013b94:	685b      	ldr	r3, [r3, #4]
 8013b96:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	689a      	ldr	r2, [r3, #8]
 8013b9c:	68bb      	ldr	r3, [r7, #8]
 8013b9e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	68da      	ldr	r2, [r3, #12]
 8013ba4:	68bb      	ldr	r3, [r7, #8]
 8013ba6:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8013ba8:	68bb      	ldr	r3, [r7, #8]
 8013baa:	4a0c      	ldr	r2, [pc, #48]	@ (8013bdc <TL_BLE_Init+0x5c>)
 8013bac:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8013bae:	68bb      	ldr	r3, [r7, #8]
 8013bb0:	4a08      	ldr	r2, [pc, #32]	@ (8013bd4 <TL_BLE_Init+0x54>)
 8013bb2:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8013bb4:	f004 f880 	bl	8017cb8 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	681b      	ldr	r3, [r3, #0]
 8013bbc:	4a08      	ldr	r2, [pc, #32]	@ (8013be0 <TL_BLE_Init+0x60>)
 8013bbe:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	685b      	ldr	r3, [r3, #4]
 8013bc4:	4a07      	ldr	r2, [pc, #28]	@ (8013be4 <TL_BLE_Init+0x64>)
 8013bc6:	6013      	str	r3, [r2, #0]

  return 0;
 8013bc8:	2300      	movs	r3, #0
}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	3710      	adds	r7, #16
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	200300c8 	.word	0x200300c8
 8013bd8:	20030000 	.word	0x20030000
 8013bdc:	20030a58 	.word	0x20030a58
 8013be0:	20010b18 	.word	0x20010b18
 8013be4:	20010b1c 	.word	0x20010b1c

08013be8 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b082      	sub	sp, #8
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	6078      	str	r0, [r7, #4]
 8013bf0:	460b      	mov	r3, r1
 8013bf2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8013bf4:	4b09      	ldr	r3, [pc, #36]	@ (8013c1c <TL_BLE_SendCmd+0x34>)
 8013bf6:	685b      	ldr	r3, [r3, #4]
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	2201      	movs	r2, #1
 8013bfc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8013bfe:	4b07      	ldr	r3, [pc, #28]	@ (8013c1c <TL_BLE_SendCmd+0x34>)
 8013c00:	685b      	ldr	r3, [r3, #4]
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	4619      	mov	r1, r3
 8013c06:	2001      	movs	r0, #1
 8013c08:	f000 f970 	bl	8013eec <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8013c0c:	f004 f86e 	bl	8017cec <HW_IPCC_BLE_SendCmd>

  return 0;
 8013c10:	2300      	movs	r3, #0
}
 8013c12:	4618      	mov	r0, r3
 8013c14:	3708      	adds	r7, #8
 8013c16:	46bd      	mov	sp, r7
 8013c18:	bd80      	pop	{r7, pc}
 8013c1a:	bf00      	nop
 8013c1c:	20030000 	.word	0x20030000

08013c20 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8013c20:	b580      	push	{r7, lr}
 8013c22:	b082      	sub	sp, #8
 8013c24:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8013c26:	e01c      	b.n	8013c62 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8013c28:	1d3b      	adds	r3, r7, #4
 8013c2a:	4619      	mov	r1, r3
 8013c2c:	4812      	ldr	r0, [pc, #72]	@ (8013c78 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8013c2e:	f000 fa82 	bl	8014136 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	7a5b      	ldrb	r3, [r3, #9]
 8013c36:	2b0f      	cmp	r3, #15
 8013c38:	d003      	beq.n	8013c42 <HW_IPCC_BLE_RxEvtNot+0x22>
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	7a5b      	ldrb	r3, [r3, #9]
 8013c3e:	2b0e      	cmp	r3, #14
 8013c40:	d105      	bne.n	8013c4e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	4619      	mov	r1, r3
 8013c46:	2002      	movs	r0, #2
 8013c48:	f000 f950 	bl	8013eec <OutputDbgTrace>
 8013c4c:	e004      	b.n	8013c58 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	4619      	mov	r1, r3
 8013c52:	2005      	movs	r0, #5
 8013c54:	f000 f94a 	bl	8013eec <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8013c58:	4b08      	ldr	r3, [pc, #32]	@ (8013c7c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	687a      	ldr	r2, [r7, #4]
 8013c5e:	4610      	mov	r0, r2
 8013c60:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8013c62:	4805      	ldr	r0, [pc, #20]	@ (8013c78 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8013c64:	f000 f9d8 	bl	8014018 <LST_is_empty>
 8013c68:	4603      	mov	r3, r0
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d0dc      	beq.n	8013c28 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8013c6e:	bf00      	nop
}
 8013c70:	3708      	adds	r7, #8
 8013c72:	46bd      	mov	sp, r7
 8013c74:	bd80      	pop	{r7, pc}
 8013c76:	bf00      	nop
 8013c78:	200300c8 	.word	0x200300c8
 8013c7c:	20010b18 	.word	0x20010b18

08013c80 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8013c80:	b580      	push	{r7, lr}
 8013c82:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 8013c84:	2100      	movs	r1, #0
 8013c86:	2004      	movs	r0, #4
 8013c88:	f000 f930 	bl	8013eec <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 8013c8c:	4b02      	ldr	r3, [pc, #8]	@ (8013c98 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	4798      	blx	r3
       
  return;
 8013c92:	bf00      	nop
}
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	20010b1c 	.word	0x20010b1c

08013c9c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b084      	sub	sp, #16
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8013ca8:	480d      	ldr	r0, [pc, #52]	@ (8013ce0 <TL_SYS_Init+0x44>)
 8013caa:	f000 f9a5 	bl	8013ff8 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8013cae:	4b0d      	ldr	r3, [pc, #52]	@ (8013ce4 <TL_SYS_Init+0x48>)
 8013cb0:	68db      	ldr	r3, [r3, #12]
 8013cb2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	689a      	ldr	r2, [r3, #8]
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	4a08      	ldr	r2, [pc, #32]	@ (8013ce0 <TL_SYS_Init+0x44>)
 8013cc0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8013cc2:	f004 f845 	bl	8017d50 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	4a07      	ldr	r2, [pc, #28]	@ (8013ce8 <TL_SYS_Init+0x4c>)
 8013ccc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	685b      	ldr	r3, [r3, #4]
 8013cd2:	4a06      	ldr	r2, [pc, #24]	@ (8013cec <TL_SYS_Init+0x50>)
 8013cd4:	6013      	str	r3, [r2, #0]

  return 0;
 8013cd6:	2300      	movs	r3, #0
}
 8013cd8:	4618      	mov	r0, r3
 8013cda:	3710      	adds	r7, #16
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}
 8013ce0:	200300d0 	.word	0x200300d0
 8013ce4:	20030000 	.word	0x20030000
 8013ce8:	20010b20 	.word	0x20010b20
 8013cec:	20010b24 	.word	0x20010b24

08013cf0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b082      	sub	sp, #8
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	6078      	str	r0, [r7, #4]
 8013cf8:	460b      	mov	r3, r1
 8013cfa:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8013cfc:	4b09      	ldr	r3, [pc, #36]	@ (8013d24 <TL_SYS_SendCmd+0x34>)
 8013cfe:	68db      	ldr	r3, [r3, #12]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	2210      	movs	r2, #16
 8013d04:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8013d06:	4b07      	ldr	r3, [pc, #28]	@ (8013d24 <TL_SYS_SendCmd+0x34>)
 8013d08:	68db      	ldr	r3, [r3, #12]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	4619      	mov	r1, r3
 8013d0e:	2006      	movs	r0, #6
 8013d10:	f000 f8ec 	bl	8013eec <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8013d14:	f004 f836 	bl	8017d84 <HW_IPCC_SYS_SendCmd>

  return 0;
 8013d18:	2300      	movs	r3, #0
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	3708      	adds	r7, #8
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bd80      	pop	{r7, pc}
 8013d22:	bf00      	nop
 8013d24:	20030000 	.word	0x20030000

08013d28 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8013d2c:	4b07      	ldr	r3, [pc, #28]	@ (8013d4c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8013d2e:	68db      	ldr	r3, [r3, #12]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	4619      	mov	r1, r3
 8013d34:	2007      	movs	r0, #7
 8013d36:	f000 f8d9 	bl	8013eec <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8013d3a:	4b05      	ldr	r3, [pc, #20]	@ (8013d50 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	4a03      	ldr	r2, [pc, #12]	@ (8013d4c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8013d40:	68d2      	ldr	r2, [r2, #12]
 8013d42:	6812      	ldr	r2, [r2, #0]
 8013d44:	4610      	mov	r0, r2
 8013d46:	4798      	blx	r3

  return;
 8013d48:	bf00      	nop
}
 8013d4a:	bd80      	pop	{r7, pc}
 8013d4c:	20030000 	.word	0x20030000
 8013d50:	20010b20 	.word	0x20010b20

08013d54 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8013d54:	b580      	push	{r7, lr}
 8013d56:	b082      	sub	sp, #8
 8013d58:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8013d5a:	e00e      	b.n	8013d7a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8013d5c:	1d3b      	adds	r3, r7, #4
 8013d5e:	4619      	mov	r1, r3
 8013d60:	480b      	ldr	r0, [pc, #44]	@ (8013d90 <HW_IPCC_SYS_EvtNot+0x3c>)
 8013d62:	f000 f9e8 	bl	8014136 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	4619      	mov	r1, r3
 8013d6a:	2008      	movs	r0, #8
 8013d6c:	f000 f8be 	bl	8013eec <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8013d70:	4b08      	ldr	r3, [pc, #32]	@ (8013d94 <HW_IPCC_SYS_EvtNot+0x40>)
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	687a      	ldr	r2, [r7, #4]
 8013d76:	4610      	mov	r0, r2
 8013d78:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8013d7a:	4805      	ldr	r0, [pc, #20]	@ (8013d90 <HW_IPCC_SYS_EvtNot+0x3c>)
 8013d7c:	f000 f94c 	bl	8014018 <LST_is_empty>
 8013d80:	4603      	mov	r3, r0
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d0ea      	beq.n	8013d5c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8013d86:	bf00      	nop
}
 8013d88:	3708      	adds	r7, #8
 8013d8a:	46bd      	mov	sp, r7
 8013d8c:	bd80      	pop	{r7, pc}
 8013d8e:	bf00      	nop
 8013d90:	200300d0 	.word	0x200300d0
 8013d94:	20010b24 	.word	0x20010b24

08013d98 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8013d98:	b580      	push	{r7, lr}
 8013d9a:	b082      	sub	sp, #8
 8013d9c:	af00      	add	r7, sp, #0
 8013d9e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8013da0:	4817      	ldr	r0, [pc, #92]	@ (8013e00 <TL_MM_Init+0x68>)
 8013da2:	f000 f929 	bl	8013ff8 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8013da6:	4817      	ldr	r0, [pc, #92]	@ (8013e04 <TL_MM_Init+0x6c>)
 8013da8:	f000 f926 	bl	8013ff8 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8013dac:	4b16      	ldr	r3, [pc, #88]	@ (8013e08 <TL_MM_Init+0x70>)
 8013dae:	691b      	ldr	r3, [r3, #16]
 8013db0:	4a16      	ldr	r2, [pc, #88]	@ (8013e0c <TL_MM_Init+0x74>)
 8013db2:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8013db4:	4b15      	ldr	r3, [pc, #84]	@ (8013e0c <TL_MM_Init+0x74>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	687a      	ldr	r2, [r7, #4]
 8013dba:	6892      	ldr	r2, [r2, #8]
 8013dbc:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8013dbe:	4b13      	ldr	r3, [pc, #76]	@ (8013e0c <TL_MM_Init+0x74>)
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	687a      	ldr	r2, [r7, #4]
 8013dc4:	68d2      	ldr	r2, [r2, #12]
 8013dc6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8013dc8:	4b10      	ldr	r3, [pc, #64]	@ (8013e0c <TL_MM_Init+0x74>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8013e00 <TL_MM_Init+0x68>)
 8013dce:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8013dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8013e0c <TL_MM_Init+0x74>)
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	687a      	ldr	r2, [r7, #4]
 8013dd6:	6812      	ldr	r2, [r2, #0]
 8013dd8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8013dda:	4b0c      	ldr	r3, [pc, #48]	@ (8013e0c <TL_MM_Init+0x74>)
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	687a      	ldr	r2, [r7, #4]
 8013de0:	6852      	ldr	r2, [r2, #4]
 8013de2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8013de4:	4b09      	ldr	r3, [pc, #36]	@ (8013e0c <TL_MM_Init+0x74>)
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	687a      	ldr	r2, [r7, #4]
 8013dea:	6912      	ldr	r2, [r2, #16]
 8013dec:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8013dee:	4b07      	ldr	r3, [pc, #28]	@ (8013e0c <TL_MM_Init+0x74>)
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	6952      	ldr	r2, [r2, #20]
 8013df6:	619a      	str	r2, [r3, #24]

  return;
 8013df8:	bf00      	nop
}
 8013dfa:	3708      	adds	r7, #8
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	bd80      	pop	{r7, pc}
 8013e00:	200300b8 	.word	0x200300b8
 8013e04:	20010b10 	.word	0x20010b10
 8013e08:	20030000 	.word	0x20030000
 8013e0c:	20010b28 	.word	0x20010b28

08013e10 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	b082      	sub	sp, #8
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8013e18:	6879      	ldr	r1, [r7, #4]
 8013e1a:	4807      	ldr	r0, [pc, #28]	@ (8013e38 <TL_MM_EvtDone+0x28>)
 8013e1c:	f000 f944 	bl	80140a8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8013e20:	6879      	ldr	r1, [r7, #4]
 8013e22:	2000      	movs	r0, #0
 8013e24:	f000 f862 	bl	8013eec <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8013e28:	4804      	ldr	r0, [pc, #16]	@ (8013e3c <TL_MM_EvtDone+0x2c>)
 8013e2a:	f003 fff1 	bl	8017e10 <HW_IPCC_MM_SendFreeBuf>

  return;
 8013e2e:	bf00      	nop
}
 8013e30:	3708      	adds	r7, #8
 8013e32:	46bd      	mov	sp, r7
 8013e34:	bd80      	pop	{r7, pc}
 8013e36:	bf00      	nop
 8013e38:	20010b10 	.word	0x20010b10
 8013e3c:	08013e41 	.word	0x08013e41

08013e40 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b082      	sub	sp, #8
 8013e44:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8013e46:	e00c      	b.n	8013e62 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8013e48:	1d3b      	adds	r3, r7, #4
 8013e4a:	4619      	mov	r1, r3
 8013e4c:	480a      	ldr	r0, [pc, #40]	@ (8013e78 <SendFreeBuf+0x38>)
 8013e4e:	f000 f972 	bl	8014136 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8013e52:	4b0a      	ldr	r3, [pc, #40]	@ (8013e7c <SendFreeBuf+0x3c>)
 8013e54:	691b      	ldr	r3, [r3, #16]
 8013e56:	691b      	ldr	r3, [r3, #16]
 8013e58:	687a      	ldr	r2, [r7, #4]
 8013e5a:	4611      	mov	r1, r2
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	f000 f923 	bl	80140a8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8013e62:	4805      	ldr	r0, [pc, #20]	@ (8013e78 <SendFreeBuf+0x38>)
 8013e64:	f000 f8d8 	bl	8014018 <LST_is_empty>
 8013e68:	4603      	mov	r3, r0
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d0ec      	beq.n	8013e48 <SendFreeBuf+0x8>
  }

  return;
 8013e6e:	bf00      	nop
}
 8013e70:	3708      	adds	r7, #8
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	20010b10 	.word	0x20010b10
 8013e7c:	20030000 	.word	0x20030000

08013e80 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8013e84:	4805      	ldr	r0, [pc, #20]	@ (8013e9c <TL_TRACES_Init+0x1c>)
 8013e86:	f000 f8b7 	bl	8013ff8 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8013e8a:	4b05      	ldr	r3, [pc, #20]	@ (8013ea0 <TL_TRACES_Init+0x20>)
 8013e8c:	695b      	ldr	r3, [r3, #20]
 8013e8e:	4a03      	ldr	r2, [pc, #12]	@ (8013e9c <TL_TRACES_Init+0x1c>)
 8013e90:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8013e92:	f004 f80f 	bl	8017eb4 <HW_IPCC_TRACES_Init>

  return;
 8013e96:	bf00      	nop
}
 8013e98:	bd80      	pop	{r7, pc}
 8013e9a:	bf00      	nop
 8013e9c:	200300c0 	.word	0x200300c0
 8013ea0:	20030000 	.word	0x20030000

08013ea4 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8013ea4:	b580      	push	{r7, lr}
 8013ea6:	b082      	sub	sp, #8
 8013ea8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8013eaa:	e008      	b.n	8013ebe <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8013eac:	1d3b      	adds	r3, r7, #4
 8013eae:	4619      	mov	r1, r3
 8013eb0:	4808      	ldr	r0, [pc, #32]	@ (8013ed4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8013eb2:	f000 f940 	bl	8014136 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	4618      	mov	r0, r3
 8013eba:	f000 f80d 	bl	8013ed8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8013ebe:	4805      	ldr	r0, [pc, #20]	@ (8013ed4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8013ec0:	f000 f8aa 	bl	8014018 <LST_is_empty>
 8013ec4:	4603      	mov	r3, r0
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d0f0      	beq.n	8013eac <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8013eca:	bf00      	nop
}
 8013ecc:	3708      	adds	r7, #8
 8013ece:	46bd      	mov	sp, r7
 8013ed0:	bd80      	pop	{r7, pc}
 8013ed2:	bf00      	nop
 8013ed4:	200300c0 	.word	0x200300c0

08013ed8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8013ed8:	b480      	push	{r7}
 8013eda:	b083      	sub	sp, #12
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8013ee0:	bf00      	nop
 8013ee2:	370c      	adds	r7, #12
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eea:	4770      	bx	lr

08013eec <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b087      	sub	sp, #28
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	4603      	mov	r3, r0
 8013ef4:	6039      	str	r1, [r7, #0]
 8013ef6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 8013ef8:	79fb      	ldrb	r3, [r7, #7]
 8013efa:	2b08      	cmp	r3, #8
 8013efc:	d84c      	bhi.n	8013f98 <OutputDbgTrace+0xac>
 8013efe:	a201      	add	r2, pc, #4	@ (adr r2, 8013f04 <OutputDbgTrace+0x18>)
 8013f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f04:	08013f29 	.word	0x08013f29
 8013f08:	08013f4d 	.word	0x08013f4d
 8013f0c:	08013f59 	.word	0x08013f59
 8013f10:	08013f53 	.word	0x08013f53
 8013f14:	08013f99 	.word	0x08013f99
 8013f18:	08013f6d 	.word	0x08013f6d
 8013f1c:	08013f79 	.word	0x08013f79
 8013f20:	08013f7f 	.word	0x08013f7f
 8013f24:	08013f8d 	.word	0x08013f8d
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013f28:	683b      	ldr	r3, [r7, #0]
 8013f2a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8013f2c:	697b      	ldr	r3, [r7, #20]
 8013f2e:	7a5b      	ldrb	r3, [r3, #9]
 8013f30:	2bff      	cmp	r3, #255	@ 0xff
 8013f32:	d005      	beq.n	8013f40 <OutputDbgTrace+0x54>
 8013f34:	2bff      	cmp	r3, #255	@ 0xff
 8013f36:	dc05      	bgt.n	8013f44 <OutputDbgTrace+0x58>
 8013f38:	2b0e      	cmp	r3, #14
 8013f3a:	d005      	beq.n	8013f48 <OutputDbgTrace+0x5c>
 8013f3c:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 8013f3e:	e001      	b.n	8013f44 <OutputDbgTrace+0x58>
      break;
 8013f40:	bf00      	nop
 8013f42:	e02a      	b.n	8013f9a <OutputDbgTrace+0xae>
      break;
 8013f44:	bf00      	nop
 8013f46:	e028      	b.n	8013f9a <OutputDbgTrace+0xae>
      break;
 8013f48:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 8013f4a:	e026      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8013f4c:	683b      	ldr	r3, [r7, #0]
 8013f4e:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8013f50:	e023      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8013f56:	e020      	b.n	8013f9a <OutputDbgTrace+0xae>
    TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received")
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013f58:	683b      	ldr	r3, [r7, #0]
 8013f5a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8013f5c:	697b      	ldr	r3, [r7, #20]
 8013f5e:	7a5b      	ldrb	r3, [r3, #9]
 8013f60:	2b0e      	cmp	r3, #14
 8013f62:	d001      	beq.n	8013f68 <OutputDbgTrace+0x7c>
 8013f64:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8013f66:	e000      	b.n	8013f6a <OutputDbgTrace+0x7e>
      break;
 8013f68:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013f6a:	e016      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8013f70:	697b      	ldr	r3, [r7, #20]
 8013f72:	7a5b      	ldrb	r3, [r3, #9]
 8013f74:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013f76:	e010      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8013f78:	683b      	ldr	r3, [r7, #0]
 8013f7a:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8013f7c:	e00d      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 8013f82:	693b      	ldr	r3, [r7, #16]
 8013f84:	785b      	ldrb	r3, [r3, #1]
 8013f86:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8013f88:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013f8a:	e006      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013f8c:	683b      	ldr	r3, [r7, #0]
 8013f8e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8013f90:	697b      	ldr	r3, [r7, #20]
 8013f92:	7a5b      	ldrb	r3, [r3, #9]
 8013f94:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013f96:	e000      	b.n	8013f9a <OutputDbgTrace+0xae>
    
  default:
    break;
 8013f98:	bf00      	nop
  }
  
  return;
 8013f9a:	bf00      	nop
}
 8013f9c:	371c      	adds	r7, #28
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa4:	4770      	bx	lr
 8013fa6:	bf00      	nop

08013fa8 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8013fa8:	b480      	push	{r7}
 8013faa:	b085      	sub	sp, #20
 8013fac:	af00      	add	r7, sp, #0
 8013fae:	4603      	mov	r3, r0
 8013fb0:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8013fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8013ff0 <OTP_Read+0x48>)
 8013fb4:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8013fb6:	e002      	b.n	8013fbe <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	3b08      	subs	r3, #8
 8013fbc:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	3307      	adds	r3, #7
 8013fc2:	781b      	ldrb	r3, [r3, #0]
 8013fc4:	79fa      	ldrb	r2, [r7, #7]
 8013fc6:	429a      	cmp	r2, r3
 8013fc8:	d003      	beq.n	8013fd2 <OTP_Read+0x2a>
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	4a09      	ldr	r2, [pc, #36]	@ (8013ff4 <OTP_Read+0x4c>)
 8013fce:	4293      	cmp	r3, r2
 8013fd0:	d1f2      	bne.n	8013fb8 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	3307      	adds	r3, #7
 8013fd6:	781b      	ldrb	r3, [r3, #0]
 8013fd8:	79fa      	ldrb	r2, [r7, #7]
 8013fda:	429a      	cmp	r2, r3
 8013fdc:	d001      	beq.n	8013fe2 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8013fde:	2300      	movs	r3, #0
 8013fe0:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8013fe2:	68fb      	ldr	r3, [r7, #12]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3714      	adds	r7, #20
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fee:	4770      	bx	lr
 8013ff0:	1fff73f8 	.word	0x1fff73f8
 8013ff4:	1fff7000 	.word	0x1fff7000

08013ff8 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8013ff8:	b480      	push	{r7}
 8013ffa:	b083      	sub	sp, #12
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	687a      	ldr	r2, [r7, #4]
 8014004:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	687a      	ldr	r2, [r7, #4]
 801400a:	605a      	str	r2, [r3, #4]
}
 801400c:	bf00      	nop
 801400e:	370c      	adds	r7, #12
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr

08014018 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8014018:	b480      	push	{r7}
 801401a:	b087      	sub	sp, #28
 801401c:	af00      	add	r7, sp, #0
 801401e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014020:	f3ef 8310 	mrs	r3, PRIMASK
 8014024:	60fb      	str	r3, [r7, #12]
  return(result);
 8014026:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8014028:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801402a:	b672      	cpsid	i
}
 801402c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	687a      	ldr	r2, [r7, #4]
 8014034:	429a      	cmp	r2, r3
 8014036:	d102      	bne.n	801403e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8014038:	2301      	movs	r3, #1
 801403a:	75fb      	strb	r3, [r7, #23]
 801403c:	e001      	b.n	8014042 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801403e:	2300      	movs	r3, #0
 8014040:	75fb      	strb	r3, [r7, #23]
 8014042:	693b      	ldr	r3, [r7, #16]
 8014044:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014046:	68bb      	ldr	r3, [r7, #8]
 8014048:	f383 8810 	msr	PRIMASK, r3
}
 801404c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801404e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014050:	4618      	mov	r0, r3
 8014052:	371c      	adds	r7, #28
 8014054:	46bd      	mov	sp, r7
 8014056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405a:	4770      	bx	lr

0801405c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 801405c:	b480      	push	{r7}
 801405e:	b087      	sub	sp, #28
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014066:	f3ef 8310 	mrs	r3, PRIMASK
 801406a:	60fb      	str	r3, [r7, #12]
  return(result);
 801406c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801406e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8014070:	b672      	cpsid	i
}
 8014072:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	681a      	ldr	r2, [r3, #0]
 8014078:	683b      	ldr	r3, [r7, #0]
 801407a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801407c:	683b      	ldr	r3, [r7, #0]
 801407e:	687a      	ldr	r2, [r7, #4]
 8014080:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	683a      	ldr	r2, [r7, #0]
 8014086:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8014088:	683b      	ldr	r3, [r7, #0]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	683a      	ldr	r2, [r7, #0]
 801408e:	605a      	str	r2, [r3, #4]
 8014090:	697b      	ldr	r3, [r7, #20]
 8014092:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014094:	693b      	ldr	r3, [r7, #16]
 8014096:	f383 8810 	msr	PRIMASK, r3
}
 801409a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801409c:	bf00      	nop
 801409e:	371c      	adds	r7, #28
 80140a0:	46bd      	mov	sp, r7
 80140a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a6:	4770      	bx	lr

080140a8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80140a8:	b480      	push	{r7}
 80140aa:	b087      	sub	sp, #28
 80140ac:	af00      	add	r7, sp, #0
 80140ae:	6078      	str	r0, [r7, #4]
 80140b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80140b2:	f3ef 8310 	mrs	r3, PRIMASK
 80140b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80140b8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80140ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80140bc:	b672      	cpsid	i
}
 80140be:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	687a      	ldr	r2, [r7, #4]
 80140c4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	685a      	ldr	r2, [r3, #4]
 80140ca:	683b      	ldr	r3, [r7, #0]
 80140cc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	683a      	ldr	r2, [r7, #0]
 80140d2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80140d4:	683b      	ldr	r3, [r7, #0]
 80140d6:	685b      	ldr	r3, [r3, #4]
 80140d8:	683a      	ldr	r2, [r7, #0]
 80140da:	601a      	str	r2, [r3, #0]
 80140dc:	697b      	ldr	r3, [r7, #20]
 80140de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80140e0:	693b      	ldr	r3, [r7, #16]
 80140e2:	f383 8810 	msr	PRIMASK, r3
}
 80140e6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80140e8:	bf00      	nop
 80140ea:	371c      	adds	r7, #28
 80140ec:	46bd      	mov	sp, r7
 80140ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f2:	4770      	bx	lr

080140f4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80140f4:	b480      	push	{r7}
 80140f6:	b087      	sub	sp, #28
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80140fc:	f3ef 8310 	mrs	r3, PRIMASK
 8014100:	60fb      	str	r3, [r7, #12]
  return(result);
 8014102:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8014104:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8014106:	b672      	cpsid	i
}
 8014108:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	685b      	ldr	r3, [r3, #4]
 801410e:	687a      	ldr	r2, [r7, #4]
 8014110:	6812      	ldr	r2, [r2, #0]
 8014112:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	687a      	ldr	r2, [r7, #4]
 801411a:	6852      	ldr	r2, [r2, #4]
 801411c:	605a      	str	r2, [r3, #4]
 801411e:	697b      	ldr	r3, [r7, #20]
 8014120:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014122:	693b      	ldr	r3, [r7, #16]
 8014124:	f383 8810 	msr	PRIMASK, r3
}
 8014128:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801412a:	bf00      	nop
 801412c:	371c      	adds	r7, #28
 801412e:	46bd      	mov	sp, r7
 8014130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014134:	4770      	bx	lr

08014136 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8014136:	b580      	push	{r7, lr}
 8014138:	b086      	sub	sp, #24
 801413a:	af00      	add	r7, sp, #0
 801413c:	6078      	str	r0, [r7, #4]
 801413e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014140:	f3ef 8310 	mrs	r3, PRIMASK
 8014144:	60fb      	str	r3, [r7, #12]
  return(result);
 8014146:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8014148:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801414a:	b672      	cpsid	i
}
 801414c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	681a      	ldr	r2, [r3, #0]
 8014152:	683b      	ldr	r3, [r7, #0]
 8014154:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	4618      	mov	r0, r3
 801415c:	f7ff ffca 	bl	80140f4 <LST_remove_node>
 8014160:	697b      	ldr	r3, [r7, #20]
 8014162:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014164:	693b      	ldr	r3, [r7, #16]
 8014166:	f383 8810 	msr	PRIMASK, r3
}
 801416a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801416c:	bf00      	nop
 801416e:	3718      	adds	r7, #24
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}

08014174 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b084      	sub	sp, #16
 8014178:	af00      	add	r7, sp, #0
 801417a:	4603      	mov	r3, r0
 801417c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801417e:	79fb      	ldrb	r3, [r7, #7]
 8014180:	4a08      	ldr	r2, [pc, #32]	@ (80141a4 <disk_status+0x30>)
 8014182:	009b      	lsls	r3, r3, #2
 8014184:	4413      	add	r3, r2
 8014186:	685b      	ldr	r3, [r3, #4]
 8014188:	685b      	ldr	r3, [r3, #4]
 801418a:	79fa      	ldrb	r2, [r7, #7]
 801418c:	4905      	ldr	r1, [pc, #20]	@ (80141a4 <disk_status+0x30>)
 801418e:	440a      	add	r2, r1
 8014190:	7a12      	ldrb	r2, [r2, #8]
 8014192:	4610      	mov	r0, r2
 8014194:	4798      	blx	r3
 8014196:	4603      	mov	r3, r0
 8014198:	73fb      	strb	r3, [r7, #15]
  return stat;
 801419a:	7bfb      	ldrb	r3, [r7, #15]
}
 801419c:	4618      	mov	r0, r3
 801419e:	3710      	adds	r7, #16
 80141a0:	46bd      	mov	sp, r7
 80141a2:	bd80      	pop	{r7, pc}
 80141a4:	20010b54 	.word	0x20010b54

080141a8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80141a8:	b580      	push	{r7, lr}
 80141aa:	b084      	sub	sp, #16
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	4603      	mov	r3, r0
 80141b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80141b2:	2300      	movs	r3, #0
 80141b4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80141b6:	79fb      	ldrb	r3, [r7, #7]
 80141b8:	4a0e      	ldr	r2, [pc, #56]	@ (80141f4 <disk_initialize+0x4c>)
 80141ba:	5cd3      	ldrb	r3, [r2, r3]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d114      	bne.n	80141ea <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80141c0:	79fb      	ldrb	r3, [r7, #7]
 80141c2:	4a0c      	ldr	r2, [pc, #48]	@ (80141f4 <disk_initialize+0x4c>)
 80141c4:	009b      	lsls	r3, r3, #2
 80141c6:	4413      	add	r3, r2
 80141c8:	685b      	ldr	r3, [r3, #4]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	79fa      	ldrb	r2, [r7, #7]
 80141ce:	4909      	ldr	r1, [pc, #36]	@ (80141f4 <disk_initialize+0x4c>)
 80141d0:	440a      	add	r2, r1
 80141d2:	7a12      	ldrb	r2, [r2, #8]
 80141d4:	4610      	mov	r0, r2
 80141d6:	4798      	blx	r3
 80141d8:	4603      	mov	r3, r0
 80141da:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80141dc:	7bfb      	ldrb	r3, [r7, #15]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d103      	bne.n	80141ea <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80141e2:	79fb      	ldrb	r3, [r7, #7]
 80141e4:	4a03      	ldr	r2, [pc, #12]	@ (80141f4 <disk_initialize+0x4c>)
 80141e6:	2101      	movs	r1, #1
 80141e8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80141ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	3710      	adds	r7, #16
 80141f0:	46bd      	mov	sp, r7
 80141f2:	bd80      	pop	{r7, pc}
 80141f4:	20010b54 	.word	0x20010b54

080141f8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80141f8:	b590      	push	{r4, r7, lr}
 80141fa:	b087      	sub	sp, #28
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	60b9      	str	r1, [r7, #8]
 8014200:	607a      	str	r2, [r7, #4]
 8014202:	603b      	str	r3, [r7, #0]
 8014204:	4603      	mov	r3, r0
 8014206:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014208:	7bfb      	ldrb	r3, [r7, #15]
 801420a:	4a0a      	ldr	r2, [pc, #40]	@ (8014234 <disk_read+0x3c>)
 801420c:	009b      	lsls	r3, r3, #2
 801420e:	4413      	add	r3, r2
 8014210:	685b      	ldr	r3, [r3, #4]
 8014212:	689c      	ldr	r4, [r3, #8]
 8014214:	7bfb      	ldrb	r3, [r7, #15]
 8014216:	4a07      	ldr	r2, [pc, #28]	@ (8014234 <disk_read+0x3c>)
 8014218:	4413      	add	r3, r2
 801421a:	7a18      	ldrb	r0, [r3, #8]
 801421c:	683b      	ldr	r3, [r7, #0]
 801421e:	687a      	ldr	r2, [r7, #4]
 8014220:	68b9      	ldr	r1, [r7, #8]
 8014222:	47a0      	blx	r4
 8014224:	4603      	mov	r3, r0
 8014226:	75fb      	strb	r3, [r7, #23]
  return res;
 8014228:	7dfb      	ldrb	r3, [r7, #23]
}
 801422a:	4618      	mov	r0, r3
 801422c:	371c      	adds	r7, #28
 801422e:	46bd      	mov	sp, r7
 8014230:	bd90      	pop	{r4, r7, pc}
 8014232:	bf00      	nop
 8014234:	20010b54 	.word	0x20010b54

08014238 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014238:	b590      	push	{r4, r7, lr}
 801423a:	b087      	sub	sp, #28
 801423c:	af00      	add	r7, sp, #0
 801423e:	60b9      	str	r1, [r7, #8]
 8014240:	607a      	str	r2, [r7, #4]
 8014242:	603b      	str	r3, [r7, #0]
 8014244:	4603      	mov	r3, r0
 8014246:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014248:	7bfb      	ldrb	r3, [r7, #15]
 801424a:	4a0a      	ldr	r2, [pc, #40]	@ (8014274 <disk_write+0x3c>)
 801424c:	009b      	lsls	r3, r3, #2
 801424e:	4413      	add	r3, r2
 8014250:	685b      	ldr	r3, [r3, #4]
 8014252:	68dc      	ldr	r4, [r3, #12]
 8014254:	7bfb      	ldrb	r3, [r7, #15]
 8014256:	4a07      	ldr	r2, [pc, #28]	@ (8014274 <disk_write+0x3c>)
 8014258:	4413      	add	r3, r2
 801425a:	7a18      	ldrb	r0, [r3, #8]
 801425c:	683b      	ldr	r3, [r7, #0]
 801425e:	687a      	ldr	r2, [r7, #4]
 8014260:	68b9      	ldr	r1, [r7, #8]
 8014262:	47a0      	blx	r4
 8014264:	4603      	mov	r3, r0
 8014266:	75fb      	strb	r3, [r7, #23]
  return res;
 8014268:	7dfb      	ldrb	r3, [r7, #23]
}
 801426a:	4618      	mov	r0, r3
 801426c:	371c      	adds	r7, #28
 801426e:	46bd      	mov	sp, r7
 8014270:	bd90      	pop	{r4, r7, pc}
 8014272:	bf00      	nop
 8014274:	20010b54 	.word	0x20010b54

08014278 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014278:	b580      	push	{r7, lr}
 801427a:	b084      	sub	sp, #16
 801427c:	af00      	add	r7, sp, #0
 801427e:	4603      	mov	r3, r0
 8014280:	603a      	str	r2, [r7, #0]
 8014282:	71fb      	strb	r3, [r7, #7]
 8014284:	460b      	mov	r3, r1
 8014286:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014288:	79fb      	ldrb	r3, [r7, #7]
 801428a:	4a09      	ldr	r2, [pc, #36]	@ (80142b0 <disk_ioctl+0x38>)
 801428c:	009b      	lsls	r3, r3, #2
 801428e:	4413      	add	r3, r2
 8014290:	685b      	ldr	r3, [r3, #4]
 8014292:	691b      	ldr	r3, [r3, #16]
 8014294:	79fa      	ldrb	r2, [r7, #7]
 8014296:	4906      	ldr	r1, [pc, #24]	@ (80142b0 <disk_ioctl+0x38>)
 8014298:	440a      	add	r2, r1
 801429a:	7a10      	ldrb	r0, [r2, #8]
 801429c:	79b9      	ldrb	r1, [r7, #6]
 801429e:	683a      	ldr	r2, [r7, #0]
 80142a0:	4798      	blx	r3
 80142a2:	4603      	mov	r3, r0
 80142a4:	73fb      	strb	r3, [r7, #15]
  return res;
 80142a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	3710      	adds	r7, #16
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd80      	pop	{r7, pc}
 80142b0:	20010b54 	.word	0x20010b54

080142b4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80142b4:	b480      	push	{r7}
 80142b6:	b085      	sub	sp, #20
 80142b8:	af00      	add	r7, sp, #0
 80142ba:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	3301      	adds	r3, #1
 80142c0:	781b      	ldrb	r3, [r3, #0]
 80142c2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80142c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80142c8:	021b      	lsls	r3, r3, #8
 80142ca:	b21a      	sxth	r2, r3
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	781b      	ldrb	r3, [r3, #0]
 80142d0:	b21b      	sxth	r3, r3
 80142d2:	4313      	orrs	r3, r2
 80142d4:	b21b      	sxth	r3, r3
 80142d6:	81fb      	strh	r3, [r7, #14]
	return rv;
 80142d8:	89fb      	ldrh	r3, [r7, #14]
}
 80142da:	4618      	mov	r0, r3
 80142dc:	3714      	adds	r7, #20
 80142de:	46bd      	mov	sp, r7
 80142e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e4:	4770      	bx	lr

080142e6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80142e6:	b480      	push	{r7}
 80142e8:	b085      	sub	sp, #20
 80142ea:	af00      	add	r7, sp, #0
 80142ec:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	3303      	adds	r3, #3
 80142f2:	781b      	ldrb	r3, [r3, #0]
 80142f4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	021b      	lsls	r3, r3, #8
 80142fa:	687a      	ldr	r2, [r7, #4]
 80142fc:	3202      	adds	r2, #2
 80142fe:	7812      	ldrb	r2, [r2, #0]
 8014300:	4313      	orrs	r3, r2
 8014302:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	021b      	lsls	r3, r3, #8
 8014308:	687a      	ldr	r2, [r7, #4]
 801430a:	3201      	adds	r2, #1
 801430c:	7812      	ldrb	r2, [r2, #0]
 801430e:	4313      	orrs	r3, r2
 8014310:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	021b      	lsls	r3, r3, #8
 8014316:	687a      	ldr	r2, [r7, #4]
 8014318:	7812      	ldrb	r2, [r2, #0]
 801431a:	4313      	orrs	r3, r2
 801431c:	60fb      	str	r3, [r7, #12]
	return rv;
 801431e:	68fb      	ldr	r3, [r7, #12]
}
 8014320:	4618      	mov	r0, r3
 8014322:	3714      	adds	r7, #20
 8014324:	46bd      	mov	sp, r7
 8014326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801432a:	4770      	bx	lr

0801432c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801432c:	b480      	push	{r7}
 801432e:	b083      	sub	sp, #12
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
 8014334:	460b      	mov	r3, r1
 8014336:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	1c5a      	adds	r2, r3, #1
 801433c:	607a      	str	r2, [r7, #4]
 801433e:	887a      	ldrh	r2, [r7, #2]
 8014340:	b2d2      	uxtb	r2, r2
 8014342:	701a      	strb	r2, [r3, #0]
 8014344:	887b      	ldrh	r3, [r7, #2]
 8014346:	0a1b      	lsrs	r3, r3, #8
 8014348:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	1c5a      	adds	r2, r3, #1
 801434e:	607a      	str	r2, [r7, #4]
 8014350:	887a      	ldrh	r2, [r7, #2]
 8014352:	b2d2      	uxtb	r2, r2
 8014354:	701a      	strb	r2, [r3, #0]
}
 8014356:	bf00      	nop
 8014358:	370c      	adds	r7, #12
 801435a:	46bd      	mov	sp, r7
 801435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014360:	4770      	bx	lr

08014362 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014362:	b480      	push	{r7}
 8014364:	b083      	sub	sp, #12
 8014366:	af00      	add	r7, sp, #0
 8014368:	6078      	str	r0, [r7, #4]
 801436a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	1c5a      	adds	r2, r3, #1
 8014370:	607a      	str	r2, [r7, #4]
 8014372:	683a      	ldr	r2, [r7, #0]
 8014374:	b2d2      	uxtb	r2, r2
 8014376:	701a      	strb	r2, [r3, #0]
 8014378:	683b      	ldr	r3, [r7, #0]
 801437a:	0a1b      	lsrs	r3, r3, #8
 801437c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	1c5a      	adds	r2, r3, #1
 8014382:	607a      	str	r2, [r7, #4]
 8014384:	683a      	ldr	r2, [r7, #0]
 8014386:	b2d2      	uxtb	r2, r2
 8014388:	701a      	strb	r2, [r3, #0]
 801438a:	683b      	ldr	r3, [r7, #0]
 801438c:	0a1b      	lsrs	r3, r3, #8
 801438e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	1c5a      	adds	r2, r3, #1
 8014394:	607a      	str	r2, [r7, #4]
 8014396:	683a      	ldr	r2, [r7, #0]
 8014398:	b2d2      	uxtb	r2, r2
 801439a:	701a      	strb	r2, [r3, #0]
 801439c:	683b      	ldr	r3, [r7, #0]
 801439e:	0a1b      	lsrs	r3, r3, #8
 80143a0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	1c5a      	adds	r2, r3, #1
 80143a6:	607a      	str	r2, [r7, #4]
 80143a8:	683a      	ldr	r2, [r7, #0]
 80143aa:	b2d2      	uxtb	r2, r2
 80143ac:	701a      	strb	r2, [r3, #0]
}
 80143ae:	bf00      	nop
 80143b0:	370c      	adds	r7, #12
 80143b2:	46bd      	mov	sp, r7
 80143b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143b8:	4770      	bx	lr

080143ba <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80143ba:	b480      	push	{r7}
 80143bc:	b087      	sub	sp, #28
 80143be:	af00      	add	r7, sp, #0
 80143c0:	60f8      	str	r0, [r7, #12]
 80143c2:	60b9      	str	r1, [r7, #8]
 80143c4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80143ca:	68bb      	ldr	r3, [r7, #8]
 80143cc:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d00d      	beq.n	80143f0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80143d4:	693a      	ldr	r2, [r7, #16]
 80143d6:	1c53      	adds	r3, r2, #1
 80143d8:	613b      	str	r3, [r7, #16]
 80143da:	697b      	ldr	r3, [r7, #20]
 80143dc:	1c59      	adds	r1, r3, #1
 80143de:	6179      	str	r1, [r7, #20]
 80143e0:	7812      	ldrb	r2, [r2, #0]
 80143e2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	3b01      	subs	r3, #1
 80143e8:	607b      	str	r3, [r7, #4]
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d1f1      	bne.n	80143d4 <mem_cpy+0x1a>
	}
}
 80143f0:	bf00      	nop
 80143f2:	371c      	adds	r7, #28
 80143f4:	46bd      	mov	sp, r7
 80143f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143fa:	4770      	bx	lr

080143fc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80143fc:	b480      	push	{r7}
 80143fe:	b087      	sub	sp, #28
 8014400:	af00      	add	r7, sp, #0
 8014402:	60f8      	str	r0, [r7, #12]
 8014404:	60b9      	str	r1, [r7, #8]
 8014406:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801440c:	697b      	ldr	r3, [r7, #20]
 801440e:	1c5a      	adds	r2, r3, #1
 8014410:	617a      	str	r2, [r7, #20]
 8014412:	68ba      	ldr	r2, [r7, #8]
 8014414:	b2d2      	uxtb	r2, r2
 8014416:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	3b01      	subs	r3, #1
 801441c:	607b      	str	r3, [r7, #4]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d1f3      	bne.n	801440c <mem_set+0x10>
}
 8014424:	bf00      	nop
 8014426:	bf00      	nop
 8014428:	371c      	adds	r7, #28
 801442a:	46bd      	mov	sp, r7
 801442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014430:	4770      	bx	lr

08014432 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014432:	b480      	push	{r7}
 8014434:	b089      	sub	sp, #36	@ 0x24
 8014436:	af00      	add	r7, sp, #0
 8014438:	60f8      	str	r0, [r7, #12]
 801443a:	60b9      	str	r1, [r7, #8]
 801443c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	61fb      	str	r3, [r7, #28]
 8014442:	68bb      	ldr	r3, [r7, #8]
 8014444:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014446:	2300      	movs	r3, #0
 8014448:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801444a:	69fb      	ldr	r3, [r7, #28]
 801444c:	1c5a      	adds	r2, r3, #1
 801444e:	61fa      	str	r2, [r7, #28]
 8014450:	781b      	ldrb	r3, [r3, #0]
 8014452:	4619      	mov	r1, r3
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	1c5a      	adds	r2, r3, #1
 8014458:	61ba      	str	r2, [r7, #24]
 801445a:	781b      	ldrb	r3, [r3, #0]
 801445c:	1acb      	subs	r3, r1, r3
 801445e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	3b01      	subs	r3, #1
 8014464:	607b      	str	r3, [r7, #4]
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d002      	beq.n	8014472 <mem_cmp+0x40>
 801446c:	697b      	ldr	r3, [r7, #20]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d0eb      	beq.n	801444a <mem_cmp+0x18>

	return r;
 8014472:	697b      	ldr	r3, [r7, #20]
}
 8014474:	4618      	mov	r0, r3
 8014476:	3724      	adds	r7, #36	@ 0x24
 8014478:	46bd      	mov	sp, r7
 801447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801447e:	4770      	bx	lr

08014480 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014480:	b480      	push	{r7}
 8014482:	b083      	sub	sp, #12
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
 8014488:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801448a:	e002      	b.n	8014492 <chk_chr+0x12>
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	3301      	adds	r3, #1
 8014490:	607b      	str	r3, [r7, #4]
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	781b      	ldrb	r3, [r3, #0]
 8014496:	2b00      	cmp	r3, #0
 8014498:	d005      	beq.n	80144a6 <chk_chr+0x26>
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	781b      	ldrb	r3, [r3, #0]
 801449e:	461a      	mov	r2, r3
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	4293      	cmp	r3, r2
 80144a4:	d1f2      	bne.n	801448c <chk_chr+0xc>
	return *str;
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	781b      	ldrb	r3, [r3, #0]
}
 80144aa:	4618      	mov	r0, r3
 80144ac:	370c      	adds	r7, #12
 80144ae:	46bd      	mov	sp, r7
 80144b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b4:	4770      	bx	lr
	...

080144b8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80144b8:	b480      	push	{r7}
 80144ba:	b085      	sub	sp, #20
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
 80144c0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80144c2:	2300      	movs	r3, #0
 80144c4:	60bb      	str	r3, [r7, #8]
 80144c6:	68bb      	ldr	r3, [r7, #8]
 80144c8:	60fb      	str	r3, [r7, #12]
 80144ca:	e029      	b.n	8014520 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80144cc:	4a27      	ldr	r2, [pc, #156]	@ (801456c <chk_lock+0xb4>)
 80144ce:	68fb      	ldr	r3, [r7, #12]
 80144d0:	011b      	lsls	r3, r3, #4
 80144d2:	4413      	add	r3, r2
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d01d      	beq.n	8014516 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80144da:	4a24      	ldr	r2, [pc, #144]	@ (801456c <chk_lock+0xb4>)
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	011b      	lsls	r3, r3, #4
 80144e0:	4413      	add	r3, r2
 80144e2:	681a      	ldr	r2, [r3, #0]
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	429a      	cmp	r2, r3
 80144ea:	d116      	bne.n	801451a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80144ec:	4a1f      	ldr	r2, [pc, #124]	@ (801456c <chk_lock+0xb4>)
 80144ee:	68fb      	ldr	r3, [r7, #12]
 80144f0:	011b      	lsls	r3, r3, #4
 80144f2:	4413      	add	r3, r2
 80144f4:	3304      	adds	r3, #4
 80144f6:	681a      	ldr	r2, [r3, #0]
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80144fc:	429a      	cmp	r2, r3
 80144fe:	d10c      	bne.n	801451a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014500:	4a1a      	ldr	r2, [pc, #104]	@ (801456c <chk_lock+0xb4>)
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	011b      	lsls	r3, r3, #4
 8014506:	4413      	add	r3, r2
 8014508:	3308      	adds	r3, #8
 801450a:	681a      	ldr	r2, [r3, #0]
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014510:	429a      	cmp	r2, r3
 8014512:	d102      	bne.n	801451a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014514:	e007      	b.n	8014526 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014516:	2301      	movs	r3, #1
 8014518:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	3301      	adds	r3, #1
 801451e:	60fb      	str	r3, [r7, #12]
 8014520:	68fb      	ldr	r3, [r7, #12]
 8014522:	2b01      	cmp	r3, #1
 8014524:	d9d2      	bls.n	80144cc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	2b02      	cmp	r3, #2
 801452a:	d109      	bne.n	8014540 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801452c:	68bb      	ldr	r3, [r7, #8]
 801452e:	2b00      	cmp	r3, #0
 8014530:	d102      	bne.n	8014538 <chk_lock+0x80>
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	2b02      	cmp	r3, #2
 8014536:	d101      	bne.n	801453c <chk_lock+0x84>
 8014538:	2300      	movs	r3, #0
 801453a:	e010      	b.n	801455e <chk_lock+0xa6>
 801453c:	2312      	movs	r3, #18
 801453e:	e00e      	b.n	801455e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014540:	683b      	ldr	r3, [r7, #0]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d108      	bne.n	8014558 <chk_lock+0xa0>
 8014546:	4a09      	ldr	r2, [pc, #36]	@ (801456c <chk_lock+0xb4>)
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	011b      	lsls	r3, r3, #4
 801454c:	4413      	add	r3, r2
 801454e:	330c      	adds	r3, #12
 8014550:	881b      	ldrh	r3, [r3, #0]
 8014552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014556:	d101      	bne.n	801455c <chk_lock+0xa4>
 8014558:	2310      	movs	r3, #16
 801455a:	e000      	b.n	801455e <chk_lock+0xa6>
 801455c:	2300      	movs	r3, #0
}
 801455e:	4618      	mov	r0, r3
 8014560:	3714      	adds	r7, #20
 8014562:	46bd      	mov	sp, r7
 8014564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014568:	4770      	bx	lr
 801456a:	bf00      	nop
 801456c:	20010b34 	.word	0x20010b34

08014570 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014570:	b480      	push	{r7}
 8014572:	b083      	sub	sp, #12
 8014574:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014576:	2300      	movs	r3, #0
 8014578:	607b      	str	r3, [r7, #4]
 801457a:	e002      	b.n	8014582 <enq_lock+0x12>
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	3301      	adds	r3, #1
 8014580:	607b      	str	r3, [r7, #4]
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	2b01      	cmp	r3, #1
 8014586:	d806      	bhi.n	8014596 <enq_lock+0x26>
 8014588:	4a09      	ldr	r2, [pc, #36]	@ (80145b0 <enq_lock+0x40>)
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	011b      	lsls	r3, r3, #4
 801458e:	4413      	add	r3, r2
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d1f2      	bne.n	801457c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	2b02      	cmp	r3, #2
 801459a:	bf14      	ite	ne
 801459c:	2301      	movne	r3, #1
 801459e:	2300      	moveq	r3, #0
 80145a0:	b2db      	uxtb	r3, r3
}
 80145a2:	4618      	mov	r0, r3
 80145a4:	370c      	adds	r7, #12
 80145a6:	46bd      	mov	sp, r7
 80145a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ac:	4770      	bx	lr
 80145ae:	bf00      	nop
 80145b0:	20010b34 	.word	0x20010b34

080145b4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80145b4:	b480      	push	{r7}
 80145b6:	b085      	sub	sp, #20
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	6078      	str	r0, [r7, #4]
 80145bc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80145be:	2300      	movs	r3, #0
 80145c0:	60fb      	str	r3, [r7, #12]
 80145c2:	e01f      	b.n	8014604 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80145c4:	4a41      	ldr	r2, [pc, #260]	@ (80146cc <inc_lock+0x118>)
 80145c6:	68fb      	ldr	r3, [r7, #12]
 80145c8:	011b      	lsls	r3, r3, #4
 80145ca:	4413      	add	r3, r2
 80145cc:	681a      	ldr	r2, [r3, #0]
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	429a      	cmp	r2, r3
 80145d4:	d113      	bne.n	80145fe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80145d6:	4a3d      	ldr	r2, [pc, #244]	@ (80146cc <inc_lock+0x118>)
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	011b      	lsls	r3, r3, #4
 80145dc:	4413      	add	r3, r2
 80145de:	3304      	adds	r3, #4
 80145e0:	681a      	ldr	r2, [r3, #0]
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80145e6:	429a      	cmp	r2, r3
 80145e8:	d109      	bne.n	80145fe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80145ea:	4a38      	ldr	r2, [pc, #224]	@ (80146cc <inc_lock+0x118>)
 80145ec:	68fb      	ldr	r3, [r7, #12]
 80145ee:	011b      	lsls	r3, r3, #4
 80145f0:	4413      	add	r3, r2
 80145f2:	3308      	adds	r3, #8
 80145f4:	681a      	ldr	r2, [r3, #0]
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80145fa:	429a      	cmp	r2, r3
 80145fc:	d006      	beq.n	801460c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	3301      	adds	r3, #1
 8014602:	60fb      	str	r3, [r7, #12]
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	2b01      	cmp	r3, #1
 8014608:	d9dc      	bls.n	80145c4 <inc_lock+0x10>
 801460a:	e000      	b.n	801460e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801460c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	2b02      	cmp	r3, #2
 8014612:	d132      	bne.n	801467a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014614:	2300      	movs	r3, #0
 8014616:	60fb      	str	r3, [r7, #12]
 8014618:	e002      	b.n	8014620 <inc_lock+0x6c>
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	3301      	adds	r3, #1
 801461e:	60fb      	str	r3, [r7, #12]
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	2b01      	cmp	r3, #1
 8014624:	d806      	bhi.n	8014634 <inc_lock+0x80>
 8014626:	4a29      	ldr	r2, [pc, #164]	@ (80146cc <inc_lock+0x118>)
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	011b      	lsls	r3, r3, #4
 801462c:	4413      	add	r3, r2
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d1f2      	bne.n	801461a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	2b02      	cmp	r3, #2
 8014638:	d101      	bne.n	801463e <inc_lock+0x8a>
 801463a:	2300      	movs	r3, #0
 801463c:	e040      	b.n	80146c0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	681a      	ldr	r2, [r3, #0]
 8014642:	4922      	ldr	r1, [pc, #136]	@ (80146cc <inc_lock+0x118>)
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	011b      	lsls	r3, r3, #4
 8014648:	440b      	add	r3, r1
 801464a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	689a      	ldr	r2, [r3, #8]
 8014650:	491e      	ldr	r1, [pc, #120]	@ (80146cc <inc_lock+0x118>)
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	011b      	lsls	r3, r3, #4
 8014656:	440b      	add	r3, r1
 8014658:	3304      	adds	r3, #4
 801465a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	695a      	ldr	r2, [r3, #20]
 8014660:	491a      	ldr	r1, [pc, #104]	@ (80146cc <inc_lock+0x118>)
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	011b      	lsls	r3, r3, #4
 8014666:	440b      	add	r3, r1
 8014668:	3308      	adds	r3, #8
 801466a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801466c:	4a17      	ldr	r2, [pc, #92]	@ (80146cc <inc_lock+0x118>)
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	011b      	lsls	r3, r3, #4
 8014672:	4413      	add	r3, r2
 8014674:	330c      	adds	r3, #12
 8014676:	2200      	movs	r2, #0
 8014678:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801467a:	683b      	ldr	r3, [r7, #0]
 801467c:	2b00      	cmp	r3, #0
 801467e:	d009      	beq.n	8014694 <inc_lock+0xe0>
 8014680:	4a12      	ldr	r2, [pc, #72]	@ (80146cc <inc_lock+0x118>)
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	011b      	lsls	r3, r3, #4
 8014686:	4413      	add	r3, r2
 8014688:	330c      	adds	r3, #12
 801468a:	881b      	ldrh	r3, [r3, #0]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d001      	beq.n	8014694 <inc_lock+0xe0>
 8014690:	2300      	movs	r3, #0
 8014692:	e015      	b.n	80146c0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014694:	683b      	ldr	r3, [r7, #0]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d108      	bne.n	80146ac <inc_lock+0xf8>
 801469a:	4a0c      	ldr	r2, [pc, #48]	@ (80146cc <inc_lock+0x118>)
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	011b      	lsls	r3, r3, #4
 80146a0:	4413      	add	r3, r2
 80146a2:	330c      	adds	r3, #12
 80146a4:	881b      	ldrh	r3, [r3, #0]
 80146a6:	3301      	adds	r3, #1
 80146a8:	b29a      	uxth	r2, r3
 80146aa:	e001      	b.n	80146b0 <inc_lock+0xfc>
 80146ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80146b0:	4906      	ldr	r1, [pc, #24]	@ (80146cc <inc_lock+0x118>)
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	011b      	lsls	r3, r3, #4
 80146b6:	440b      	add	r3, r1
 80146b8:	330c      	adds	r3, #12
 80146ba:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80146bc:	68fb      	ldr	r3, [r7, #12]
 80146be:	3301      	adds	r3, #1
}
 80146c0:	4618      	mov	r0, r3
 80146c2:	3714      	adds	r7, #20
 80146c4:	46bd      	mov	sp, r7
 80146c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ca:	4770      	bx	lr
 80146cc:	20010b34 	.word	0x20010b34

080146d0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80146d0:	b480      	push	{r7}
 80146d2:	b085      	sub	sp, #20
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	3b01      	subs	r3, #1
 80146dc:	607b      	str	r3, [r7, #4]
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	2b01      	cmp	r3, #1
 80146e2:	d825      	bhi.n	8014730 <dec_lock+0x60>
		n = Files[i].ctr;
 80146e4:	4a17      	ldr	r2, [pc, #92]	@ (8014744 <dec_lock+0x74>)
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	011b      	lsls	r3, r3, #4
 80146ea:	4413      	add	r3, r2
 80146ec:	330c      	adds	r3, #12
 80146ee:	881b      	ldrh	r3, [r3, #0]
 80146f0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80146f2:	89fb      	ldrh	r3, [r7, #14]
 80146f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80146f8:	d101      	bne.n	80146fe <dec_lock+0x2e>
 80146fa:	2300      	movs	r3, #0
 80146fc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80146fe:	89fb      	ldrh	r3, [r7, #14]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d002      	beq.n	801470a <dec_lock+0x3a>
 8014704:	89fb      	ldrh	r3, [r7, #14]
 8014706:	3b01      	subs	r3, #1
 8014708:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801470a:	4a0e      	ldr	r2, [pc, #56]	@ (8014744 <dec_lock+0x74>)
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	011b      	lsls	r3, r3, #4
 8014710:	4413      	add	r3, r2
 8014712:	330c      	adds	r3, #12
 8014714:	89fa      	ldrh	r2, [r7, #14]
 8014716:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014718:	89fb      	ldrh	r3, [r7, #14]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d105      	bne.n	801472a <dec_lock+0x5a>
 801471e:	4a09      	ldr	r2, [pc, #36]	@ (8014744 <dec_lock+0x74>)
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	011b      	lsls	r3, r3, #4
 8014724:	4413      	add	r3, r2
 8014726:	2200      	movs	r2, #0
 8014728:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801472a:	2300      	movs	r3, #0
 801472c:	737b      	strb	r3, [r7, #13]
 801472e:	e001      	b.n	8014734 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014730:	2302      	movs	r3, #2
 8014732:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014734:	7b7b      	ldrb	r3, [r7, #13]
}
 8014736:	4618      	mov	r0, r3
 8014738:	3714      	adds	r7, #20
 801473a:	46bd      	mov	sp, r7
 801473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014740:	4770      	bx	lr
 8014742:	bf00      	nop
 8014744:	20010b34 	.word	0x20010b34

08014748 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014748:	b480      	push	{r7}
 801474a:	b085      	sub	sp, #20
 801474c:	af00      	add	r7, sp, #0
 801474e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014750:	2300      	movs	r3, #0
 8014752:	60fb      	str	r3, [r7, #12]
 8014754:	e010      	b.n	8014778 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014756:	4a0d      	ldr	r2, [pc, #52]	@ (801478c <clear_lock+0x44>)
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	011b      	lsls	r3, r3, #4
 801475c:	4413      	add	r3, r2
 801475e:	681b      	ldr	r3, [r3, #0]
 8014760:	687a      	ldr	r2, [r7, #4]
 8014762:	429a      	cmp	r2, r3
 8014764:	d105      	bne.n	8014772 <clear_lock+0x2a>
 8014766:	4a09      	ldr	r2, [pc, #36]	@ (801478c <clear_lock+0x44>)
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	011b      	lsls	r3, r3, #4
 801476c:	4413      	add	r3, r2
 801476e:	2200      	movs	r2, #0
 8014770:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	3301      	adds	r3, #1
 8014776:	60fb      	str	r3, [r7, #12]
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	2b01      	cmp	r3, #1
 801477c:	d9eb      	bls.n	8014756 <clear_lock+0xe>
	}
}
 801477e:	bf00      	nop
 8014780:	bf00      	nop
 8014782:	3714      	adds	r7, #20
 8014784:	46bd      	mov	sp, r7
 8014786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801478a:	4770      	bx	lr
 801478c:	20010b34 	.word	0x20010b34

08014790 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014790:	b580      	push	{r7, lr}
 8014792:	b086      	sub	sp, #24
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014798:	2300      	movs	r3, #0
 801479a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	78db      	ldrb	r3, [r3, #3]
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d034      	beq.n	801480e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147a8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	7858      	ldrb	r0, [r3, #1]
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80147b4:	2301      	movs	r3, #1
 80147b6:	697a      	ldr	r2, [r7, #20]
 80147b8:	f7ff fd3e 	bl	8014238 <disk_write>
 80147bc:	4603      	mov	r3, r0
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d002      	beq.n	80147c8 <sync_window+0x38>
			res = FR_DISK_ERR;
 80147c2:	2301      	movs	r3, #1
 80147c4:	73fb      	strb	r3, [r7, #15]
 80147c6:	e022      	b.n	801480e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	2200      	movs	r2, #0
 80147cc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	6a1b      	ldr	r3, [r3, #32]
 80147d2:	697a      	ldr	r2, [r7, #20]
 80147d4:	1ad2      	subs	r2, r2, r3
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	699b      	ldr	r3, [r3, #24]
 80147da:	429a      	cmp	r2, r3
 80147dc:	d217      	bcs.n	801480e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	789b      	ldrb	r3, [r3, #2]
 80147e2:	613b      	str	r3, [r7, #16]
 80147e4:	e010      	b.n	8014808 <sync_window+0x78>
					wsect += fs->fsize;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	699b      	ldr	r3, [r3, #24]
 80147ea:	697a      	ldr	r2, [r7, #20]
 80147ec:	4413      	add	r3, r2
 80147ee:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	7858      	ldrb	r0, [r3, #1]
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80147fa:	2301      	movs	r3, #1
 80147fc:	697a      	ldr	r2, [r7, #20]
 80147fe:	f7ff fd1b 	bl	8014238 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014802:	693b      	ldr	r3, [r7, #16]
 8014804:	3b01      	subs	r3, #1
 8014806:	613b      	str	r3, [r7, #16]
 8014808:	693b      	ldr	r3, [r7, #16]
 801480a:	2b01      	cmp	r3, #1
 801480c:	d8eb      	bhi.n	80147e6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801480e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014810:	4618      	mov	r0, r3
 8014812:	3718      	adds	r7, #24
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}

08014818 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b084      	sub	sp, #16
 801481c:	af00      	add	r7, sp, #0
 801481e:	6078      	str	r0, [r7, #4]
 8014820:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014822:	2300      	movs	r3, #0
 8014824:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801482a:	683a      	ldr	r2, [r7, #0]
 801482c:	429a      	cmp	r2, r3
 801482e:	d01b      	beq.n	8014868 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014830:	6878      	ldr	r0, [r7, #4]
 8014832:	f7ff ffad 	bl	8014790 <sync_window>
 8014836:	4603      	mov	r3, r0
 8014838:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801483a:	7bfb      	ldrb	r3, [r7, #15]
 801483c:	2b00      	cmp	r3, #0
 801483e:	d113      	bne.n	8014868 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	7858      	ldrb	r0, [r3, #1]
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801484a:	2301      	movs	r3, #1
 801484c:	683a      	ldr	r2, [r7, #0]
 801484e:	f7ff fcd3 	bl	80141f8 <disk_read>
 8014852:	4603      	mov	r3, r0
 8014854:	2b00      	cmp	r3, #0
 8014856:	d004      	beq.n	8014862 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014858:	f04f 33ff 	mov.w	r3, #4294967295
 801485c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801485e:	2301      	movs	r3, #1
 8014860:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	683a      	ldr	r2, [r7, #0]
 8014866:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8014868:	7bfb      	ldrb	r3, [r7, #15]
}
 801486a:	4618      	mov	r0, r3
 801486c:	3710      	adds	r7, #16
 801486e:	46bd      	mov	sp, r7
 8014870:	bd80      	pop	{r7, pc}
	...

08014874 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b084      	sub	sp, #16
 8014878:	af00      	add	r7, sp, #0
 801487a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801487c:	6878      	ldr	r0, [r7, #4]
 801487e:	f7ff ff87 	bl	8014790 <sync_window>
 8014882:	4603      	mov	r3, r0
 8014884:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8014886:	7bfb      	ldrb	r3, [r7, #15]
 8014888:	2b00      	cmp	r3, #0
 801488a:	d158      	bne.n	801493e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	781b      	ldrb	r3, [r3, #0]
 8014890:	2b03      	cmp	r3, #3
 8014892:	d148      	bne.n	8014926 <sync_fs+0xb2>
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	791b      	ldrb	r3, [r3, #4]
 8014898:	2b01      	cmp	r3, #1
 801489a:	d144      	bne.n	8014926 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	3330      	adds	r3, #48	@ 0x30
 80148a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80148a4:	2100      	movs	r1, #0
 80148a6:	4618      	mov	r0, r3
 80148a8:	f7ff fda8 	bl	80143fc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	3330      	adds	r3, #48	@ 0x30
 80148b0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80148b4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80148b8:	4618      	mov	r0, r3
 80148ba:	f7ff fd37 	bl	801432c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	3330      	adds	r3, #48	@ 0x30
 80148c2:	4921      	ldr	r1, [pc, #132]	@ (8014948 <sync_fs+0xd4>)
 80148c4:	4618      	mov	r0, r3
 80148c6:	f7ff fd4c 	bl	8014362 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	3330      	adds	r3, #48	@ 0x30
 80148ce:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80148d2:	491e      	ldr	r1, [pc, #120]	@ (801494c <sync_fs+0xd8>)
 80148d4:	4618      	mov	r0, r3
 80148d6:	f7ff fd44 	bl	8014362 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	3330      	adds	r3, #48	@ 0x30
 80148de:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	691b      	ldr	r3, [r3, #16]
 80148e6:	4619      	mov	r1, r3
 80148e8:	4610      	mov	r0, r2
 80148ea:	f7ff fd3a 	bl	8014362 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	3330      	adds	r3, #48	@ 0x30
 80148f2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	68db      	ldr	r3, [r3, #12]
 80148fa:	4619      	mov	r1, r3
 80148fc:	4610      	mov	r0, r2
 80148fe:	f7ff fd30 	bl	8014362 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	69db      	ldr	r3, [r3, #28]
 8014906:	1c5a      	adds	r2, r3, #1
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	7858      	ldrb	r0, [r3, #1]
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801491a:	2301      	movs	r3, #1
 801491c:	f7ff fc8c 	bl	8014238 <disk_write>
			fs->fsi_flag = 0;
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	2200      	movs	r2, #0
 8014924:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	785b      	ldrb	r3, [r3, #1]
 801492a:	2200      	movs	r2, #0
 801492c:	2100      	movs	r1, #0
 801492e:	4618      	mov	r0, r3
 8014930:	f7ff fca2 	bl	8014278 <disk_ioctl>
 8014934:	4603      	mov	r3, r0
 8014936:	2b00      	cmp	r3, #0
 8014938:	d001      	beq.n	801493e <sync_fs+0xca>
 801493a:	2301      	movs	r3, #1
 801493c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801493e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014940:	4618      	mov	r0, r3
 8014942:	3710      	adds	r7, #16
 8014944:	46bd      	mov	sp, r7
 8014946:	bd80      	pop	{r7, pc}
 8014948:	41615252 	.word	0x41615252
 801494c:	61417272 	.word	0x61417272

08014950 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014950:	b480      	push	{r7}
 8014952:	b083      	sub	sp, #12
 8014954:	af00      	add	r7, sp, #0
 8014956:	6078      	str	r0, [r7, #4]
 8014958:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801495a:	683b      	ldr	r3, [r7, #0]
 801495c:	3b02      	subs	r3, #2
 801495e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	695b      	ldr	r3, [r3, #20]
 8014964:	3b02      	subs	r3, #2
 8014966:	683a      	ldr	r2, [r7, #0]
 8014968:	429a      	cmp	r2, r3
 801496a:	d301      	bcc.n	8014970 <clust2sect+0x20>
 801496c:	2300      	movs	r3, #0
 801496e:	e008      	b.n	8014982 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	895b      	ldrh	r3, [r3, #10]
 8014974:	461a      	mov	r2, r3
 8014976:	683b      	ldr	r3, [r7, #0]
 8014978:	fb03 f202 	mul.w	r2, r3, r2
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014980:	4413      	add	r3, r2
}
 8014982:	4618      	mov	r0, r3
 8014984:	370c      	adds	r7, #12
 8014986:	46bd      	mov	sp, r7
 8014988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801498c:	4770      	bx	lr

0801498e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801498e:	b580      	push	{r7, lr}
 8014990:	b086      	sub	sp, #24
 8014992:	af00      	add	r7, sp, #0
 8014994:	6078      	str	r0, [r7, #4]
 8014996:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	681b      	ldr	r3, [r3, #0]
 801499c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801499e:	683b      	ldr	r3, [r7, #0]
 80149a0:	2b01      	cmp	r3, #1
 80149a2:	d904      	bls.n	80149ae <get_fat+0x20>
 80149a4:	693b      	ldr	r3, [r7, #16]
 80149a6:	695b      	ldr	r3, [r3, #20]
 80149a8:	683a      	ldr	r2, [r7, #0]
 80149aa:	429a      	cmp	r2, r3
 80149ac:	d302      	bcc.n	80149b4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80149ae:	2301      	movs	r3, #1
 80149b0:	617b      	str	r3, [r7, #20]
 80149b2:	e08e      	b.n	8014ad2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80149b4:	f04f 33ff 	mov.w	r3, #4294967295
 80149b8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80149ba:	693b      	ldr	r3, [r7, #16]
 80149bc:	781b      	ldrb	r3, [r3, #0]
 80149be:	2b03      	cmp	r3, #3
 80149c0:	d061      	beq.n	8014a86 <get_fat+0xf8>
 80149c2:	2b03      	cmp	r3, #3
 80149c4:	dc7b      	bgt.n	8014abe <get_fat+0x130>
 80149c6:	2b01      	cmp	r3, #1
 80149c8:	d002      	beq.n	80149d0 <get_fat+0x42>
 80149ca:	2b02      	cmp	r3, #2
 80149cc:	d041      	beq.n	8014a52 <get_fat+0xc4>
 80149ce:	e076      	b.n	8014abe <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80149d0:	683b      	ldr	r3, [r7, #0]
 80149d2:	60fb      	str	r3, [r7, #12]
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	085b      	lsrs	r3, r3, #1
 80149d8:	68fa      	ldr	r2, [r7, #12]
 80149da:	4413      	add	r3, r2
 80149dc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80149de:	693b      	ldr	r3, [r7, #16]
 80149e0:	6a1a      	ldr	r2, [r3, #32]
 80149e2:	68fb      	ldr	r3, [r7, #12]
 80149e4:	0a5b      	lsrs	r3, r3, #9
 80149e6:	4413      	add	r3, r2
 80149e8:	4619      	mov	r1, r3
 80149ea:	6938      	ldr	r0, [r7, #16]
 80149ec:	f7ff ff14 	bl	8014818 <move_window>
 80149f0:	4603      	mov	r3, r0
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d166      	bne.n	8014ac4 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80149f6:	68fb      	ldr	r3, [r7, #12]
 80149f8:	1c5a      	adds	r2, r3, #1
 80149fa:	60fa      	str	r2, [r7, #12]
 80149fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a00:	693a      	ldr	r2, [r7, #16]
 8014a02:	4413      	add	r3, r2
 8014a04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014a08:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014a0a:	693b      	ldr	r3, [r7, #16]
 8014a0c:	6a1a      	ldr	r2, [r3, #32]
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	0a5b      	lsrs	r3, r3, #9
 8014a12:	4413      	add	r3, r2
 8014a14:	4619      	mov	r1, r3
 8014a16:	6938      	ldr	r0, [r7, #16]
 8014a18:	f7ff fefe 	bl	8014818 <move_window>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d152      	bne.n	8014ac8 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a28:	693a      	ldr	r2, [r7, #16]
 8014a2a:	4413      	add	r3, r2
 8014a2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014a30:	021b      	lsls	r3, r3, #8
 8014a32:	68ba      	ldr	r2, [r7, #8]
 8014a34:	4313      	orrs	r3, r2
 8014a36:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014a38:	683b      	ldr	r3, [r7, #0]
 8014a3a:	f003 0301 	and.w	r3, r3, #1
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d002      	beq.n	8014a48 <get_fat+0xba>
 8014a42:	68bb      	ldr	r3, [r7, #8]
 8014a44:	091b      	lsrs	r3, r3, #4
 8014a46:	e002      	b.n	8014a4e <get_fat+0xc0>
 8014a48:	68bb      	ldr	r3, [r7, #8]
 8014a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014a4e:	617b      	str	r3, [r7, #20]
			break;
 8014a50:	e03f      	b.n	8014ad2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014a52:	693b      	ldr	r3, [r7, #16]
 8014a54:	6a1a      	ldr	r2, [r3, #32]
 8014a56:	683b      	ldr	r3, [r7, #0]
 8014a58:	0a1b      	lsrs	r3, r3, #8
 8014a5a:	4413      	add	r3, r2
 8014a5c:	4619      	mov	r1, r3
 8014a5e:	6938      	ldr	r0, [r7, #16]
 8014a60:	f7ff feda 	bl	8014818 <move_window>
 8014a64:	4603      	mov	r3, r0
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d130      	bne.n	8014acc <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8014a6a:	693b      	ldr	r3, [r7, #16]
 8014a6c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014a70:	683b      	ldr	r3, [r7, #0]
 8014a72:	005b      	lsls	r3, r3, #1
 8014a74:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014a78:	4413      	add	r3, r2
 8014a7a:	4618      	mov	r0, r3
 8014a7c:	f7ff fc1a 	bl	80142b4 <ld_word>
 8014a80:	4603      	mov	r3, r0
 8014a82:	617b      	str	r3, [r7, #20]
			break;
 8014a84:	e025      	b.n	8014ad2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014a86:	693b      	ldr	r3, [r7, #16]
 8014a88:	6a1a      	ldr	r2, [r3, #32]
 8014a8a:	683b      	ldr	r3, [r7, #0]
 8014a8c:	09db      	lsrs	r3, r3, #7
 8014a8e:	4413      	add	r3, r2
 8014a90:	4619      	mov	r1, r3
 8014a92:	6938      	ldr	r0, [r7, #16]
 8014a94:	f7ff fec0 	bl	8014818 <move_window>
 8014a98:	4603      	mov	r3, r0
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d118      	bne.n	8014ad0 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014a9e:	693b      	ldr	r3, [r7, #16]
 8014aa0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014aa4:	683b      	ldr	r3, [r7, #0]
 8014aa6:	009b      	lsls	r3, r3, #2
 8014aa8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014aac:	4413      	add	r3, r2
 8014aae:	4618      	mov	r0, r3
 8014ab0:	f7ff fc19 	bl	80142e6 <ld_dword>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014aba:	617b      	str	r3, [r7, #20]
			break;
 8014abc:	e009      	b.n	8014ad2 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014abe:	2301      	movs	r3, #1
 8014ac0:	617b      	str	r3, [r7, #20]
 8014ac2:	e006      	b.n	8014ad2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014ac4:	bf00      	nop
 8014ac6:	e004      	b.n	8014ad2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014ac8:	bf00      	nop
 8014aca:	e002      	b.n	8014ad2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014acc:	bf00      	nop
 8014ace:	e000      	b.n	8014ad2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014ad0:	bf00      	nop
		}
	}

	return val;
 8014ad2:	697b      	ldr	r3, [r7, #20]
}
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	3718      	adds	r7, #24
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	bd80      	pop	{r7, pc}

08014adc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014adc:	b590      	push	{r4, r7, lr}
 8014ade:	b089      	sub	sp, #36	@ 0x24
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	60f8      	str	r0, [r7, #12]
 8014ae4:	60b9      	str	r1, [r7, #8]
 8014ae6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014ae8:	2302      	movs	r3, #2
 8014aea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	2b01      	cmp	r3, #1
 8014af0:	f240 80d9 	bls.w	8014ca6 <put_fat+0x1ca>
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	695b      	ldr	r3, [r3, #20]
 8014af8:	68ba      	ldr	r2, [r7, #8]
 8014afa:	429a      	cmp	r2, r3
 8014afc:	f080 80d3 	bcs.w	8014ca6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	781b      	ldrb	r3, [r3, #0]
 8014b04:	2b03      	cmp	r3, #3
 8014b06:	f000 8096 	beq.w	8014c36 <put_fat+0x15a>
 8014b0a:	2b03      	cmp	r3, #3
 8014b0c:	f300 80cb 	bgt.w	8014ca6 <put_fat+0x1ca>
 8014b10:	2b01      	cmp	r3, #1
 8014b12:	d002      	beq.n	8014b1a <put_fat+0x3e>
 8014b14:	2b02      	cmp	r3, #2
 8014b16:	d06e      	beq.n	8014bf6 <put_fat+0x11a>
 8014b18:	e0c5      	b.n	8014ca6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014b1a:	68bb      	ldr	r3, [r7, #8]
 8014b1c:	61bb      	str	r3, [r7, #24]
 8014b1e:	69bb      	ldr	r3, [r7, #24]
 8014b20:	085b      	lsrs	r3, r3, #1
 8014b22:	69ba      	ldr	r2, [r7, #24]
 8014b24:	4413      	add	r3, r2
 8014b26:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014b28:	68fb      	ldr	r3, [r7, #12]
 8014b2a:	6a1a      	ldr	r2, [r3, #32]
 8014b2c:	69bb      	ldr	r3, [r7, #24]
 8014b2e:	0a5b      	lsrs	r3, r3, #9
 8014b30:	4413      	add	r3, r2
 8014b32:	4619      	mov	r1, r3
 8014b34:	68f8      	ldr	r0, [r7, #12]
 8014b36:	f7ff fe6f 	bl	8014818 <move_window>
 8014b3a:	4603      	mov	r3, r0
 8014b3c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014b3e:	7ffb      	ldrb	r3, [r7, #31]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	f040 80a9 	bne.w	8014c98 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014b4c:	69bb      	ldr	r3, [r7, #24]
 8014b4e:	1c59      	adds	r1, r3, #1
 8014b50:	61b9      	str	r1, [r7, #24]
 8014b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014b56:	4413      	add	r3, r2
 8014b58:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014b5a:	68bb      	ldr	r3, [r7, #8]
 8014b5c:	f003 0301 	and.w	r3, r3, #1
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d00d      	beq.n	8014b80 <put_fat+0xa4>
 8014b64:	697b      	ldr	r3, [r7, #20]
 8014b66:	781b      	ldrb	r3, [r3, #0]
 8014b68:	b25b      	sxtb	r3, r3
 8014b6a:	f003 030f 	and.w	r3, r3, #15
 8014b6e:	b25a      	sxtb	r2, r3
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	b25b      	sxtb	r3, r3
 8014b74:	011b      	lsls	r3, r3, #4
 8014b76:	b25b      	sxtb	r3, r3
 8014b78:	4313      	orrs	r3, r2
 8014b7a:	b25b      	sxtb	r3, r3
 8014b7c:	b2db      	uxtb	r3, r3
 8014b7e:	e001      	b.n	8014b84 <put_fat+0xa8>
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	b2db      	uxtb	r3, r3
 8014b84:	697a      	ldr	r2, [r7, #20]
 8014b86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	2201      	movs	r2, #1
 8014b8c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014b8e:	68fb      	ldr	r3, [r7, #12]
 8014b90:	6a1a      	ldr	r2, [r3, #32]
 8014b92:	69bb      	ldr	r3, [r7, #24]
 8014b94:	0a5b      	lsrs	r3, r3, #9
 8014b96:	4413      	add	r3, r2
 8014b98:	4619      	mov	r1, r3
 8014b9a:	68f8      	ldr	r0, [r7, #12]
 8014b9c:	f7ff fe3c 	bl	8014818 <move_window>
 8014ba0:	4603      	mov	r3, r0
 8014ba2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014ba4:	7ffb      	ldrb	r3, [r7, #31]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d178      	bne.n	8014c9c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014bb0:	69bb      	ldr	r3, [r7, #24]
 8014bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014bb6:	4413      	add	r3, r2
 8014bb8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	f003 0301 	and.w	r3, r3, #1
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d003      	beq.n	8014bcc <put_fat+0xf0>
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	091b      	lsrs	r3, r3, #4
 8014bc8:	b2db      	uxtb	r3, r3
 8014bca:	e00e      	b.n	8014bea <put_fat+0x10e>
 8014bcc:	697b      	ldr	r3, [r7, #20]
 8014bce:	781b      	ldrb	r3, [r3, #0]
 8014bd0:	b25b      	sxtb	r3, r3
 8014bd2:	f023 030f 	bic.w	r3, r3, #15
 8014bd6:	b25a      	sxtb	r2, r3
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	0a1b      	lsrs	r3, r3, #8
 8014bdc:	b25b      	sxtb	r3, r3
 8014bde:	f003 030f 	and.w	r3, r3, #15
 8014be2:	b25b      	sxtb	r3, r3
 8014be4:	4313      	orrs	r3, r2
 8014be6:	b25b      	sxtb	r3, r3
 8014be8:	b2db      	uxtb	r3, r3
 8014bea:	697a      	ldr	r2, [r7, #20]
 8014bec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	2201      	movs	r2, #1
 8014bf2:	70da      	strb	r2, [r3, #3]
			break;
 8014bf4:	e057      	b.n	8014ca6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	6a1a      	ldr	r2, [r3, #32]
 8014bfa:	68bb      	ldr	r3, [r7, #8]
 8014bfc:	0a1b      	lsrs	r3, r3, #8
 8014bfe:	4413      	add	r3, r2
 8014c00:	4619      	mov	r1, r3
 8014c02:	68f8      	ldr	r0, [r7, #12]
 8014c04:	f7ff fe08 	bl	8014818 <move_window>
 8014c08:	4603      	mov	r3, r0
 8014c0a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014c0c:	7ffb      	ldrb	r3, [r7, #31]
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d146      	bne.n	8014ca0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014c18:	68bb      	ldr	r3, [r7, #8]
 8014c1a:	005b      	lsls	r3, r3, #1
 8014c1c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014c20:	4413      	add	r3, r2
 8014c22:	687a      	ldr	r2, [r7, #4]
 8014c24:	b292      	uxth	r2, r2
 8014c26:	4611      	mov	r1, r2
 8014c28:	4618      	mov	r0, r3
 8014c2a:	f7ff fb7f 	bl	801432c <st_word>
			fs->wflag = 1;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	2201      	movs	r2, #1
 8014c32:	70da      	strb	r2, [r3, #3]
			break;
 8014c34:	e037      	b.n	8014ca6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	6a1a      	ldr	r2, [r3, #32]
 8014c3a:	68bb      	ldr	r3, [r7, #8]
 8014c3c:	09db      	lsrs	r3, r3, #7
 8014c3e:	4413      	add	r3, r2
 8014c40:	4619      	mov	r1, r3
 8014c42:	68f8      	ldr	r0, [r7, #12]
 8014c44:	f7ff fde8 	bl	8014818 <move_window>
 8014c48:	4603      	mov	r3, r0
 8014c4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014c4c:	7ffb      	ldrb	r3, [r7, #31]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d128      	bne.n	8014ca4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014c5e:	68bb      	ldr	r3, [r7, #8]
 8014c60:	009b      	lsls	r3, r3, #2
 8014c62:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014c66:	4413      	add	r3, r2
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f7ff fb3c 	bl	80142e6 <ld_dword>
 8014c6e:	4603      	mov	r3, r0
 8014c70:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014c74:	4323      	orrs	r3, r4
 8014c76:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	009b      	lsls	r3, r3, #2
 8014c82:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014c86:	4413      	add	r3, r2
 8014c88:	6879      	ldr	r1, [r7, #4]
 8014c8a:	4618      	mov	r0, r3
 8014c8c:	f7ff fb69 	bl	8014362 <st_dword>
			fs->wflag = 1;
 8014c90:	68fb      	ldr	r3, [r7, #12]
 8014c92:	2201      	movs	r2, #1
 8014c94:	70da      	strb	r2, [r3, #3]
			break;
 8014c96:	e006      	b.n	8014ca6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014c98:	bf00      	nop
 8014c9a:	e004      	b.n	8014ca6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014c9c:	bf00      	nop
 8014c9e:	e002      	b.n	8014ca6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014ca0:	bf00      	nop
 8014ca2:	e000      	b.n	8014ca6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014ca4:	bf00      	nop
		}
	}
	return res;
 8014ca6:	7ffb      	ldrb	r3, [r7, #31]
}
 8014ca8:	4618      	mov	r0, r3
 8014caa:	3724      	adds	r7, #36	@ 0x24
 8014cac:	46bd      	mov	sp, r7
 8014cae:	bd90      	pop	{r4, r7, pc}

08014cb0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b088      	sub	sp, #32
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	60f8      	str	r0, [r7, #12]
 8014cb8:	60b9      	str	r1, [r7, #8]
 8014cba:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014cbc:	2300      	movs	r3, #0
 8014cbe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014cc6:	68bb      	ldr	r3, [r7, #8]
 8014cc8:	2b01      	cmp	r3, #1
 8014cca:	d904      	bls.n	8014cd6 <remove_chain+0x26>
 8014ccc:	69bb      	ldr	r3, [r7, #24]
 8014cce:	695b      	ldr	r3, [r3, #20]
 8014cd0:	68ba      	ldr	r2, [r7, #8]
 8014cd2:	429a      	cmp	r2, r3
 8014cd4:	d301      	bcc.n	8014cda <remove_chain+0x2a>
 8014cd6:	2302      	movs	r3, #2
 8014cd8:	e04b      	b.n	8014d72 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d00c      	beq.n	8014cfa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8014ce4:	6879      	ldr	r1, [r7, #4]
 8014ce6:	69b8      	ldr	r0, [r7, #24]
 8014ce8:	f7ff fef8 	bl	8014adc <put_fat>
 8014cec:	4603      	mov	r3, r0
 8014cee:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014cf0:	7ffb      	ldrb	r3, [r7, #31]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d001      	beq.n	8014cfa <remove_chain+0x4a>
 8014cf6:	7ffb      	ldrb	r3, [r7, #31]
 8014cf8:	e03b      	b.n	8014d72 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014cfa:	68b9      	ldr	r1, [r7, #8]
 8014cfc:	68f8      	ldr	r0, [r7, #12]
 8014cfe:	f7ff fe46 	bl	801498e <get_fat>
 8014d02:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014d04:	697b      	ldr	r3, [r7, #20]
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d031      	beq.n	8014d6e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014d0a:	697b      	ldr	r3, [r7, #20]
 8014d0c:	2b01      	cmp	r3, #1
 8014d0e:	d101      	bne.n	8014d14 <remove_chain+0x64>
 8014d10:	2302      	movs	r3, #2
 8014d12:	e02e      	b.n	8014d72 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014d14:	697b      	ldr	r3, [r7, #20]
 8014d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d1a:	d101      	bne.n	8014d20 <remove_chain+0x70>
 8014d1c:	2301      	movs	r3, #1
 8014d1e:	e028      	b.n	8014d72 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014d20:	2200      	movs	r2, #0
 8014d22:	68b9      	ldr	r1, [r7, #8]
 8014d24:	69b8      	ldr	r0, [r7, #24]
 8014d26:	f7ff fed9 	bl	8014adc <put_fat>
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014d2e:	7ffb      	ldrb	r3, [r7, #31]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d001      	beq.n	8014d38 <remove_chain+0x88>
 8014d34:	7ffb      	ldrb	r3, [r7, #31]
 8014d36:	e01c      	b.n	8014d72 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014d38:	69bb      	ldr	r3, [r7, #24]
 8014d3a:	691a      	ldr	r2, [r3, #16]
 8014d3c:	69bb      	ldr	r3, [r7, #24]
 8014d3e:	695b      	ldr	r3, [r3, #20]
 8014d40:	3b02      	subs	r3, #2
 8014d42:	429a      	cmp	r2, r3
 8014d44:	d20b      	bcs.n	8014d5e <remove_chain+0xae>
			fs->free_clst++;
 8014d46:	69bb      	ldr	r3, [r7, #24]
 8014d48:	691b      	ldr	r3, [r3, #16]
 8014d4a:	1c5a      	adds	r2, r3, #1
 8014d4c:	69bb      	ldr	r3, [r7, #24]
 8014d4e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8014d50:	69bb      	ldr	r3, [r7, #24]
 8014d52:	791b      	ldrb	r3, [r3, #4]
 8014d54:	f043 0301 	orr.w	r3, r3, #1
 8014d58:	b2da      	uxtb	r2, r3
 8014d5a:	69bb      	ldr	r3, [r7, #24]
 8014d5c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014d5e:	697b      	ldr	r3, [r7, #20]
 8014d60:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014d62:	69bb      	ldr	r3, [r7, #24]
 8014d64:	695b      	ldr	r3, [r3, #20]
 8014d66:	68ba      	ldr	r2, [r7, #8]
 8014d68:	429a      	cmp	r2, r3
 8014d6a:	d3c6      	bcc.n	8014cfa <remove_chain+0x4a>
 8014d6c:	e000      	b.n	8014d70 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014d6e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014d70:	2300      	movs	r3, #0
}
 8014d72:	4618      	mov	r0, r3
 8014d74:	3720      	adds	r7, #32
 8014d76:	46bd      	mov	sp, r7
 8014d78:	bd80      	pop	{r7, pc}

08014d7a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014d7a:	b580      	push	{r7, lr}
 8014d7c:	b088      	sub	sp, #32
 8014d7e:	af00      	add	r7, sp, #0
 8014d80:	6078      	str	r0, [r7, #4]
 8014d82:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014d8a:	683b      	ldr	r3, [r7, #0]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d10d      	bne.n	8014dac <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014d90:	693b      	ldr	r3, [r7, #16]
 8014d92:	68db      	ldr	r3, [r3, #12]
 8014d94:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014d96:	69bb      	ldr	r3, [r7, #24]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d004      	beq.n	8014da6 <create_chain+0x2c>
 8014d9c:	693b      	ldr	r3, [r7, #16]
 8014d9e:	695b      	ldr	r3, [r3, #20]
 8014da0:	69ba      	ldr	r2, [r7, #24]
 8014da2:	429a      	cmp	r2, r3
 8014da4:	d31b      	bcc.n	8014dde <create_chain+0x64>
 8014da6:	2301      	movs	r3, #1
 8014da8:	61bb      	str	r3, [r7, #24]
 8014daa:	e018      	b.n	8014dde <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014dac:	6839      	ldr	r1, [r7, #0]
 8014dae:	6878      	ldr	r0, [r7, #4]
 8014db0:	f7ff fded 	bl	801498e <get_fat>
 8014db4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	2b01      	cmp	r3, #1
 8014dba:	d801      	bhi.n	8014dc0 <create_chain+0x46>
 8014dbc:	2301      	movs	r3, #1
 8014dbe:	e070      	b.n	8014ea2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014dc6:	d101      	bne.n	8014dcc <create_chain+0x52>
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	e06a      	b.n	8014ea2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014dcc:	693b      	ldr	r3, [r7, #16]
 8014dce:	695b      	ldr	r3, [r3, #20]
 8014dd0:	68fa      	ldr	r2, [r7, #12]
 8014dd2:	429a      	cmp	r2, r3
 8014dd4:	d201      	bcs.n	8014dda <create_chain+0x60>
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	e063      	b.n	8014ea2 <create_chain+0x128>
		scl = clst;
 8014dda:	683b      	ldr	r3, [r7, #0]
 8014ddc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014dde:	69bb      	ldr	r3, [r7, #24]
 8014de0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014de2:	69fb      	ldr	r3, [r7, #28]
 8014de4:	3301      	adds	r3, #1
 8014de6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014de8:	693b      	ldr	r3, [r7, #16]
 8014dea:	695b      	ldr	r3, [r3, #20]
 8014dec:	69fa      	ldr	r2, [r7, #28]
 8014dee:	429a      	cmp	r2, r3
 8014df0:	d307      	bcc.n	8014e02 <create_chain+0x88>
				ncl = 2;
 8014df2:	2302      	movs	r3, #2
 8014df4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014df6:	69fa      	ldr	r2, [r7, #28]
 8014df8:	69bb      	ldr	r3, [r7, #24]
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	d901      	bls.n	8014e02 <create_chain+0x88>
 8014dfe:	2300      	movs	r3, #0
 8014e00:	e04f      	b.n	8014ea2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014e02:	69f9      	ldr	r1, [r7, #28]
 8014e04:	6878      	ldr	r0, [r7, #4]
 8014e06:	f7ff fdc2 	bl	801498e <get_fat>
 8014e0a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014e0c:	68fb      	ldr	r3, [r7, #12]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d00e      	beq.n	8014e30 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	2b01      	cmp	r3, #1
 8014e16:	d003      	beq.n	8014e20 <create_chain+0xa6>
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e1e:	d101      	bne.n	8014e24 <create_chain+0xaa>
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	e03e      	b.n	8014ea2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014e24:	69fa      	ldr	r2, [r7, #28]
 8014e26:	69bb      	ldr	r3, [r7, #24]
 8014e28:	429a      	cmp	r2, r3
 8014e2a:	d1da      	bne.n	8014de2 <create_chain+0x68>
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	e038      	b.n	8014ea2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014e30:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014e32:	f04f 32ff 	mov.w	r2, #4294967295
 8014e36:	69f9      	ldr	r1, [r7, #28]
 8014e38:	6938      	ldr	r0, [r7, #16]
 8014e3a:	f7ff fe4f 	bl	8014adc <put_fat>
 8014e3e:	4603      	mov	r3, r0
 8014e40:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014e42:	7dfb      	ldrb	r3, [r7, #23]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d109      	bne.n	8014e5c <create_chain+0xe2>
 8014e48:	683b      	ldr	r3, [r7, #0]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d006      	beq.n	8014e5c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014e4e:	69fa      	ldr	r2, [r7, #28]
 8014e50:	6839      	ldr	r1, [r7, #0]
 8014e52:	6938      	ldr	r0, [r7, #16]
 8014e54:	f7ff fe42 	bl	8014adc <put_fat>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014e5c:	7dfb      	ldrb	r3, [r7, #23]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d116      	bne.n	8014e90 <create_chain+0x116>
		fs->last_clst = ncl;
 8014e62:	693b      	ldr	r3, [r7, #16]
 8014e64:	69fa      	ldr	r2, [r7, #28]
 8014e66:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014e68:	693b      	ldr	r3, [r7, #16]
 8014e6a:	691a      	ldr	r2, [r3, #16]
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	695b      	ldr	r3, [r3, #20]
 8014e70:	3b02      	subs	r3, #2
 8014e72:	429a      	cmp	r2, r3
 8014e74:	d804      	bhi.n	8014e80 <create_chain+0x106>
 8014e76:	693b      	ldr	r3, [r7, #16]
 8014e78:	691b      	ldr	r3, [r3, #16]
 8014e7a:	1e5a      	subs	r2, r3, #1
 8014e7c:	693b      	ldr	r3, [r7, #16]
 8014e7e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8014e80:	693b      	ldr	r3, [r7, #16]
 8014e82:	791b      	ldrb	r3, [r3, #4]
 8014e84:	f043 0301 	orr.w	r3, r3, #1
 8014e88:	b2da      	uxtb	r2, r3
 8014e8a:	693b      	ldr	r3, [r7, #16]
 8014e8c:	711a      	strb	r2, [r3, #4]
 8014e8e:	e007      	b.n	8014ea0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014e90:	7dfb      	ldrb	r3, [r7, #23]
 8014e92:	2b01      	cmp	r3, #1
 8014e94:	d102      	bne.n	8014e9c <create_chain+0x122>
 8014e96:	f04f 33ff 	mov.w	r3, #4294967295
 8014e9a:	e000      	b.n	8014e9e <create_chain+0x124>
 8014e9c:	2301      	movs	r3, #1
 8014e9e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014ea0:	69fb      	ldr	r3, [r7, #28]
}
 8014ea2:	4618      	mov	r0, r3
 8014ea4:	3720      	adds	r7, #32
 8014ea6:	46bd      	mov	sp, r7
 8014ea8:	bd80      	pop	{r7, pc}

08014eaa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014eaa:	b480      	push	{r7}
 8014eac:	b087      	sub	sp, #28
 8014eae:	af00      	add	r7, sp, #0
 8014eb0:	6078      	str	r0, [r7, #4]
 8014eb2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ebe:	3304      	adds	r3, #4
 8014ec0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014ec2:	683b      	ldr	r3, [r7, #0]
 8014ec4:	0a5b      	lsrs	r3, r3, #9
 8014ec6:	68fa      	ldr	r2, [r7, #12]
 8014ec8:	8952      	ldrh	r2, [r2, #10]
 8014eca:	fbb3 f3f2 	udiv	r3, r3, r2
 8014ece:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014ed0:	693b      	ldr	r3, [r7, #16]
 8014ed2:	1d1a      	adds	r2, r3, #4
 8014ed4:	613a      	str	r2, [r7, #16]
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014eda:	68bb      	ldr	r3, [r7, #8]
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d101      	bne.n	8014ee4 <clmt_clust+0x3a>
 8014ee0:	2300      	movs	r3, #0
 8014ee2:	e010      	b.n	8014f06 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014ee4:	697a      	ldr	r2, [r7, #20]
 8014ee6:	68bb      	ldr	r3, [r7, #8]
 8014ee8:	429a      	cmp	r2, r3
 8014eea:	d307      	bcc.n	8014efc <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014eec:	697a      	ldr	r2, [r7, #20]
 8014eee:	68bb      	ldr	r3, [r7, #8]
 8014ef0:	1ad3      	subs	r3, r2, r3
 8014ef2:	617b      	str	r3, [r7, #20]
 8014ef4:	693b      	ldr	r3, [r7, #16]
 8014ef6:	3304      	adds	r3, #4
 8014ef8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014efa:	e7e9      	b.n	8014ed0 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014efc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014efe:	693b      	ldr	r3, [r7, #16]
 8014f00:	681a      	ldr	r2, [r3, #0]
 8014f02:	697b      	ldr	r3, [r7, #20]
 8014f04:	4413      	add	r3, r2
}
 8014f06:	4618      	mov	r0, r3
 8014f08:	371c      	adds	r7, #28
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f10:	4770      	bx	lr

08014f12 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014f12:	b580      	push	{r7, lr}
 8014f14:	b086      	sub	sp, #24
 8014f16:	af00      	add	r7, sp, #0
 8014f18:	6078      	str	r0, [r7, #4]
 8014f1a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014f28:	d204      	bcs.n	8014f34 <dir_sdi+0x22>
 8014f2a:	683b      	ldr	r3, [r7, #0]
 8014f2c:	f003 031f 	and.w	r3, r3, #31
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d001      	beq.n	8014f38 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014f34:	2302      	movs	r3, #2
 8014f36:	e063      	b.n	8015000 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	683a      	ldr	r2, [r7, #0]
 8014f3c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	689b      	ldr	r3, [r3, #8]
 8014f42:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014f44:	697b      	ldr	r3, [r7, #20]
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d106      	bne.n	8014f58 <dir_sdi+0x46>
 8014f4a:	693b      	ldr	r3, [r7, #16]
 8014f4c:	781b      	ldrb	r3, [r3, #0]
 8014f4e:	2b02      	cmp	r3, #2
 8014f50:	d902      	bls.n	8014f58 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014f52:	693b      	ldr	r3, [r7, #16]
 8014f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f56:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014f58:	697b      	ldr	r3, [r7, #20]
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d10c      	bne.n	8014f78 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	095b      	lsrs	r3, r3, #5
 8014f62:	693a      	ldr	r2, [r7, #16]
 8014f64:	8912      	ldrh	r2, [r2, #8]
 8014f66:	4293      	cmp	r3, r2
 8014f68:	d301      	bcc.n	8014f6e <dir_sdi+0x5c>
 8014f6a:	2302      	movs	r3, #2
 8014f6c:	e048      	b.n	8015000 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014f6e:	693b      	ldr	r3, [r7, #16]
 8014f70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	61da      	str	r2, [r3, #28]
 8014f76:	e029      	b.n	8014fcc <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014f78:	693b      	ldr	r3, [r7, #16]
 8014f7a:	895b      	ldrh	r3, [r3, #10]
 8014f7c:	025b      	lsls	r3, r3, #9
 8014f7e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014f80:	e019      	b.n	8014fb6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	6979      	ldr	r1, [r7, #20]
 8014f86:	4618      	mov	r0, r3
 8014f88:	f7ff fd01 	bl	801498e <get_fat>
 8014f8c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014f8e:	697b      	ldr	r3, [r7, #20]
 8014f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f94:	d101      	bne.n	8014f9a <dir_sdi+0x88>
 8014f96:	2301      	movs	r3, #1
 8014f98:	e032      	b.n	8015000 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014f9a:	697b      	ldr	r3, [r7, #20]
 8014f9c:	2b01      	cmp	r3, #1
 8014f9e:	d904      	bls.n	8014faa <dir_sdi+0x98>
 8014fa0:	693b      	ldr	r3, [r7, #16]
 8014fa2:	695b      	ldr	r3, [r3, #20]
 8014fa4:	697a      	ldr	r2, [r7, #20]
 8014fa6:	429a      	cmp	r2, r3
 8014fa8:	d301      	bcc.n	8014fae <dir_sdi+0x9c>
 8014faa:	2302      	movs	r3, #2
 8014fac:	e028      	b.n	8015000 <dir_sdi+0xee>
			ofs -= csz;
 8014fae:	683a      	ldr	r2, [r7, #0]
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	1ad3      	subs	r3, r2, r3
 8014fb4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014fb6:	683a      	ldr	r2, [r7, #0]
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	429a      	cmp	r2, r3
 8014fbc:	d2e1      	bcs.n	8014f82 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014fbe:	6979      	ldr	r1, [r7, #20]
 8014fc0:	6938      	ldr	r0, [r7, #16]
 8014fc2:	f7ff fcc5 	bl	8014950 <clust2sect>
 8014fc6:	4602      	mov	r2, r0
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	697a      	ldr	r2, [r7, #20]
 8014fd0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	69db      	ldr	r3, [r3, #28]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d101      	bne.n	8014fde <dir_sdi+0xcc>
 8014fda:	2302      	movs	r3, #2
 8014fdc:	e010      	b.n	8015000 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	69da      	ldr	r2, [r3, #28]
 8014fe2:	683b      	ldr	r3, [r7, #0]
 8014fe4:	0a5b      	lsrs	r3, r3, #9
 8014fe6:	441a      	add	r2, r3
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014fec:	693b      	ldr	r3, [r7, #16]
 8014fee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014ff2:	683b      	ldr	r3, [r7, #0]
 8014ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ff8:	441a      	add	r2, r3
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014ffe:	2300      	movs	r3, #0
}
 8015000:	4618      	mov	r0, r3
 8015002:	3718      	adds	r7, #24
 8015004:	46bd      	mov	sp, r7
 8015006:	bd80      	pop	{r7, pc}

08015008 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8015008:	b580      	push	{r7, lr}
 801500a:	b086      	sub	sp, #24
 801500c:	af00      	add	r7, sp, #0
 801500e:	6078      	str	r0, [r7, #4]
 8015010:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	695b      	ldr	r3, [r3, #20]
 801501c:	3320      	adds	r3, #32
 801501e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	69db      	ldr	r3, [r3, #28]
 8015024:	2b00      	cmp	r3, #0
 8015026:	d003      	beq.n	8015030 <dir_next+0x28>
 8015028:	68bb      	ldr	r3, [r7, #8]
 801502a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801502e:	d301      	bcc.n	8015034 <dir_next+0x2c>
 8015030:	2304      	movs	r3, #4
 8015032:	e0aa      	b.n	801518a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8015034:	68bb      	ldr	r3, [r7, #8]
 8015036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801503a:	2b00      	cmp	r3, #0
 801503c:	f040 8098 	bne.w	8015170 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	69db      	ldr	r3, [r3, #28]
 8015044:	1c5a      	adds	r2, r3, #1
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	699b      	ldr	r3, [r3, #24]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d10b      	bne.n	801506a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8015052:	68bb      	ldr	r3, [r7, #8]
 8015054:	095b      	lsrs	r3, r3, #5
 8015056:	68fa      	ldr	r2, [r7, #12]
 8015058:	8912      	ldrh	r2, [r2, #8]
 801505a:	4293      	cmp	r3, r2
 801505c:	f0c0 8088 	bcc.w	8015170 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	2200      	movs	r2, #0
 8015064:	61da      	str	r2, [r3, #28]
 8015066:	2304      	movs	r3, #4
 8015068:	e08f      	b.n	801518a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801506a:	68bb      	ldr	r3, [r7, #8]
 801506c:	0a5b      	lsrs	r3, r3, #9
 801506e:	68fa      	ldr	r2, [r7, #12]
 8015070:	8952      	ldrh	r2, [r2, #10]
 8015072:	3a01      	subs	r2, #1
 8015074:	4013      	ands	r3, r2
 8015076:	2b00      	cmp	r3, #0
 8015078:	d17a      	bne.n	8015170 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801507a:	687a      	ldr	r2, [r7, #4]
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	699b      	ldr	r3, [r3, #24]
 8015080:	4619      	mov	r1, r3
 8015082:	4610      	mov	r0, r2
 8015084:	f7ff fc83 	bl	801498e <get_fat>
 8015088:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801508a:	697b      	ldr	r3, [r7, #20]
 801508c:	2b01      	cmp	r3, #1
 801508e:	d801      	bhi.n	8015094 <dir_next+0x8c>
 8015090:	2302      	movs	r3, #2
 8015092:	e07a      	b.n	801518a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015094:	697b      	ldr	r3, [r7, #20]
 8015096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801509a:	d101      	bne.n	80150a0 <dir_next+0x98>
 801509c:	2301      	movs	r3, #1
 801509e:	e074      	b.n	801518a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80150a0:	68fb      	ldr	r3, [r7, #12]
 80150a2:	695b      	ldr	r3, [r3, #20]
 80150a4:	697a      	ldr	r2, [r7, #20]
 80150a6:	429a      	cmp	r2, r3
 80150a8:	d358      	bcc.n	801515c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80150aa:	683b      	ldr	r3, [r7, #0]
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d104      	bne.n	80150ba <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	2200      	movs	r2, #0
 80150b4:	61da      	str	r2, [r3, #28]
 80150b6:	2304      	movs	r3, #4
 80150b8:	e067      	b.n	801518a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80150ba:	687a      	ldr	r2, [r7, #4]
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	699b      	ldr	r3, [r3, #24]
 80150c0:	4619      	mov	r1, r3
 80150c2:	4610      	mov	r0, r2
 80150c4:	f7ff fe59 	bl	8014d7a <create_chain>
 80150c8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80150ca:	697b      	ldr	r3, [r7, #20]
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d101      	bne.n	80150d4 <dir_next+0xcc>
 80150d0:	2307      	movs	r3, #7
 80150d2:	e05a      	b.n	801518a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80150d4:	697b      	ldr	r3, [r7, #20]
 80150d6:	2b01      	cmp	r3, #1
 80150d8:	d101      	bne.n	80150de <dir_next+0xd6>
 80150da:	2302      	movs	r3, #2
 80150dc:	e055      	b.n	801518a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80150de:	697b      	ldr	r3, [r7, #20]
 80150e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150e4:	d101      	bne.n	80150ea <dir_next+0xe2>
 80150e6:	2301      	movs	r3, #1
 80150e8:	e04f      	b.n	801518a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80150ea:	68f8      	ldr	r0, [r7, #12]
 80150ec:	f7ff fb50 	bl	8014790 <sync_window>
 80150f0:	4603      	mov	r3, r0
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d001      	beq.n	80150fa <dir_next+0xf2>
 80150f6:	2301      	movs	r3, #1
 80150f8:	e047      	b.n	801518a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80150fa:	68fb      	ldr	r3, [r7, #12]
 80150fc:	3330      	adds	r3, #48	@ 0x30
 80150fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015102:	2100      	movs	r1, #0
 8015104:	4618      	mov	r0, r3
 8015106:	f7ff f979 	bl	80143fc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801510a:	2300      	movs	r3, #0
 801510c:	613b      	str	r3, [r7, #16]
 801510e:	6979      	ldr	r1, [r7, #20]
 8015110:	68f8      	ldr	r0, [r7, #12]
 8015112:	f7ff fc1d 	bl	8014950 <clust2sect>
 8015116:	4602      	mov	r2, r0
 8015118:	68fb      	ldr	r3, [r7, #12]
 801511a:	62da      	str	r2, [r3, #44]	@ 0x2c
 801511c:	e012      	b.n	8015144 <dir_next+0x13c>
						fs->wflag = 1;
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	2201      	movs	r2, #1
 8015122:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015124:	68f8      	ldr	r0, [r7, #12]
 8015126:	f7ff fb33 	bl	8014790 <sync_window>
 801512a:	4603      	mov	r3, r0
 801512c:	2b00      	cmp	r3, #0
 801512e:	d001      	beq.n	8015134 <dir_next+0x12c>
 8015130:	2301      	movs	r3, #1
 8015132:	e02a      	b.n	801518a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015134:	693b      	ldr	r3, [r7, #16]
 8015136:	3301      	adds	r3, #1
 8015138:	613b      	str	r3, [r7, #16]
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801513e:	1c5a      	adds	r2, r3, #1
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	62da      	str	r2, [r3, #44]	@ 0x2c
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	895b      	ldrh	r3, [r3, #10]
 8015148:	461a      	mov	r2, r3
 801514a:	693b      	ldr	r3, [r7, #16]
 801514c:	4293      	cmp	r3, r2
 801514e:	d3e6      	bcc.n	801511e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015154:	693b      	ldr	r3, [r7, #16]
 8015156:	1ad2      	subs	r2, r2, r3
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	697a      	ldr	r2, [r7, #20]
 8015160:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015162:	6979      	ldr	r1, [r7, #20]
 8015164:	68f8      	ldr	r0, [r7, #12]
 8015166:	f7ff fbf3 	bl	8014950 <clust2sect>
 801516a:	4602      	mov	r2, r0
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	68ba      	ldr	r2, [r7, #8]
 8015174:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015182:	441a      	add	r2, r3
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015188:	2300      	movs	r3, #0
}
 801518a:	4618      	mov	r0, r3
 801518c:	3718      	adds	r7, #24
 801518e:	46bd      	mov	sp, r7
 8015190:	bd80      	pop	{r7, pc}

08015192 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015192:	b580      	push	{r7, lr}
 8015194:	b086      	sub	sp, #24
 8015196:	af00      	add	r7, sp, #0
 8015198:	6078      	str	r0, [r7, #4]
 801519a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80151a2:	2100      	movs	r1, #0
 80151a4:	6878      	ldr	r0, [r7, #4]
 80151a6:	f7ff feb4 	bl	8014f12 <dir_sdi>
 80151aa:	4603      	mov	r3, r0
 80151ac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80151ae:	7dfb      	ldrb	r3, [r7, #23]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d12b      	bne.n	801520c <dir_alloc+0x7a>
		n = 0;
 80151b4:	2300      	movs	r3, #0
 80151b6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	69db      	ldr	r3, [r3, #28]
 80151bc:	4619      	mov	r1, r3
 80151be:	68f8      	ldr	r0, [r7, #12]
 80151c0:	f7ff fb2a 	bl	8014818 <move_window>
 80151c4:	4603      	mov	r3, r0
 80151c6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80151c8:	7dfb      	ldrb	r3, [r7, #23]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d11d      	bne.n	801520a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	6a1b      	ldr	r3, [r3, #32]
 80151d2:	781b      	ldrb	r3, [r3, #0]
 80151d4:	2be5      	cmp	r3, #229	@ 0xe5
 80151d6:	d004      	beq.n	80151e2 <dir_alloc+0x50>
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	6a1b      	ldr	r3, [r3, #32]
 80151dc:	781b      	ldrb	r3, [r3, #0]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d107      	bne.n	80151f2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80151e2:	693b      	ldr	r3, [r7, #16]
 80151e4:	3301      	adds	r3, #1
 80151e6:	613b      	str	r3, [r7, #16]
 80151e8:	693a      	ldr	r2, [r7, #16]
 80151ea:	683b      	ldr	r3, [r7, #0]
 80151ec:	429a      	cmp	r2, r3
 80151ee:	d102      	bne.n	80151f6 <dir_alloc+0x64>
 80151f0:	e00c      	b.n	801520c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80151f2:	2300      	movs	r3, #0
 80151f4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80151f6:	2101      	movs	r1, #1
 80151f8:	6878      	ldr	r0, [r7, #4]
 80151fa:	f7ff ff05 	bl	8015008 <dir_next>
 80151fe:	4603      	mov	r3, r0
 8015200:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015202:	7dfb      	ldrb	r3, [r7, #23]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d0d7      	beq.n	80151b8 <dir_alloc+0x26>
 8015208:	e000      	b.n	801520c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801520a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801520c:	7dfb      	ldrb	r3, [r7, #23]
 801520e:	2b04      	cmp	r3, #4
 8015210:	d101      	bne.n	8015216 <dir_alloc+0x84>
 8015212:	2307      	movs	r3, #7
 8015214:	75fb      	strb	r3, [r7, #23]
	return res;
 8015216:	7dfb      	ldrb	r3, [r7, #23]
}
 8015218:	4618      	mov	r0, r3
 801521a:	3718      	adds	r7, #24
 801521c:	46bd      	mov	sp, r7
 801521e:	bd80      	pop	{r7, pc}

08015220 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b084      	sub	sp, #16
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
 8015228:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801522a:	683b      	ldr	r3, [r7, #0]
 801522c:	331a      	adds	r3, #26
 801522e:	4618      	mov	r0, r3
 8015230:	f7ff f840 	bl	80142b4 <ld_word>
 8015234:	4603      	mov	r3, r0
 8015236:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	781b      	ldrb	r3, [r3, #0]
 801523c:	2b03      	cmp	r3, #3
 801523e:	d109      	bne.n	8015254 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015240:	683b      	ldr	r3, [r7, #0]
 8015242:	3314      	adds	r3, #20
 8015244:	4618      	mov	r0, r3
 8015246:	f7ff f835 	bl	80142b4 <ld_word>
 801524a:	4603      	mov	r3, r0
 801524c:	041b      	lsls	r3, r3, #16
 801524e:	68fa      	ldr	r2, [r7, #12]
 8015250:	4313      	orrs	r3, r2
 8015252:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015254:	68fb      	ldr	r3, [r7, #12]
}
 8015256:	4618      	mov	r0, r3
 8015258:	3710      	adds	r7, #16
 801525a:	46bd      	mov	sp, r7
 801525c:	bd80      	pop	{r7, pc}

0801525e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801525e:	b580      	push	{r7, lr}
 8015260:	b084      	sub	sp, #16
 8015262:	af00      	add	r7, sp, #0
 8015264:	60f8      	str	r0, [r7, #12]
 8015266:	60b9      	str	r1, [r7, #8]
 8015268:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801526a:	68bb      	ldr	r3, [r7, #8]
 801526c:	331a      	adds	r3, #26
 801526e:	687a      	ldr	r2, [r7, #4]
 8015270:	b292      	uxth	r2, r2
 8015272:	4611      	mov	r1, r2
 8015274:	4618      	mov	r0, r3
 8015276:	f7ff f859 	bl	801432c <st_word>
	if (fs->fs_type == FS_FAT32) {
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	781b      	ldrb	r3, [r3, #0]
 801527e:	2b03      	cmp	r3, #3
 8015280:	d109      	bne.n	8015296 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015282:	68bb      	ldr	r3, [r7, #8]
 8015284:	f103 0214 	add.w	r2, r3, #20
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	0c1b      	lsrs	r3, r3, #16
 801528c:	b29b      	uxth	r3, r3
 801528e:	4619      	mov	r1, r3
 8015290:	4610      	mov	r0, r2
 8015292:	f7ff f84b 	bl	801432c <st_word>
	}
}
 8015296:	bf00      	nop
 8015298:	3710      	adds	r7, #16
 801529a:	46bd      	mov	sp, r7
 801529c:	bd80      	pop	{r7, pc}

0801529e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801529e:	b580      	push	{r7, lr}
 80152a0:	b086      	sub	sp, #24
 80152a2:	af00      	add	r7, sp, #0
 80152a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80152ac:	2100      	movs	r1, #0
 80152ae:	6878      	ldr	r0, [r7, #4]
 80152b0:	f7ff fe2f 	bl	8014f12 <dir_sdi>
 80152b4:	4603      	mov	r3, r0
 80152b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80152b8:	7dfb      	ldrb	r3, [r7, #23]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d001      	beq.n	80152c2 <dir_find+0x24>
 80152be:	7dfb      	ldrb	r3, [r7, #23]
 80152c0:	e03e      	b.n	8015340 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	69db      	ldr	r3, [r3, #28]
 80152c6:	4619      	mov	r1, r3
 80152c8:	6938      	ldr	r0, [r7, #16]
 80152ca:	f7ff faa5 	bl	8014818 <move_window>
 80152ce:	4603      	mov	r3, r0
 80152d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80152d2:	7dfb      	ldrb	r3, [r7, #23]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d12f      	bne.n	8015338 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	6a1b      	ldr	r3, [r3, #32]
 80152dc:	781b      	ldrb	r3, [r3, #0]
 80152de:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80152e0:	7bfb      	ldrb	r3, [r7, #15]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d102      	bne.n	80152ec <dir_find+0x4e>
 80152e6:	2304      	movs	r3, #4
 80152e8:	75fb      	strb	r3, [r7, #23]
 80152ea:	e028      	b.n	801533e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	6a1b      	ldr	r3, [r3, #32]
 80152f0:	330b      	adds	r3, #11
 80152f2:	781b      	ldrb	r3, [r3, #0]
 80152f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80152f8:	b2da      	uxtb	r2, r3
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	6a1b      	ldr	r3, [r3, #32]
 8015302:	330b      	adds	r3, #11
 8015304:	781b      	ldrb	r3, [r3, #0]
 8015306:	f003 0308 	and.w	r3, r3, #8
 801530a:	2b00      	cmp	r3, #0
 801530c:	d10a      	bne.n	8015324 <dir_find+0x86>
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	6a18      	ldr	r0, [r3, #32]
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	3324      	adds	r3, #36	@ 0x24
 8015316:	220b      	movs	r2, #11
 8015318:	4619      	mov	r1, r3
 801531a:	f7ff f88a 	bl	8014432 <mem_cmp>
 801531e:	4603      	mov	r3, r0
 8015320:	2b00      	cmp	r3, #0
 8015322:	d00b      	beq.n	801533c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015324:	2100      	movs	r1, #0
 8015326:	6878      	ldr	r0, [r7, #4]
 8015328:	f7ff fe6e 	bl	8015008 <dir_next>
 801532c:	4603      	mov	r3, r0
 801532e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015330:	7dfb      	ldrb	r3, [r7, #23]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d0c5      	beq.n	80152c2 <dir_find+0x24>
 8015336:	e002      	b.n	801533e <dir_find+0xa0>
		if (res != FR_OK) break;
 8015338:	bf00      	nop
 801533a:	e000      	b.n	801533e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801533c:	bf00      	nop

	return res;
 801533e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015340:	4618      	mov	r0, r3
 8015342:	3718      	adds	r7, #24
 8015344:	46bd      	mov	sp, r7
 8015346:	bd80      	pop	{r7, pc}

08015348 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015348:	b580      	push	{r7, lr}
 801534a:	b084      	sub	sp, #16
 801534c:	af00      	add	r7, sp, #0
 801534e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	681b      	ldr	r3, [r3, #0]
 8015354:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8015356:	2101      	movs	r1, #1
 8015358:	6878      	ldr	r0, [r7, #4]
 801535a:	f7ff ff1a 	bl	8015192 <dir_alloc>
 801535e:	4603      	mov	r3, r0
 8015360:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015362:	7bfb      	ldrb	r3, [r7, #15]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d11c      	bne.n	80153a2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	69db      	ldr	r3, [r3, #28]
 801536c:	4619      	mov	r1, r3
 801536e:	68b8      	ldr	r0, [r7, #8]
 8015370:	f7ff fa52 	bl	8014818 <move_window>
 8015374:	4603      	mov	r3, r0
 8015376:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8015378:	7bfb      	ldrb	r3, [r7, #15]
 801537a:	2b00      	cmp	r3, #0
 801537c:	d111      	bne.n	80153a2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	6a1b      	ldr	r3, [r3, #32]
 8015382:	2220      	movs	r2, #32
 8015384:	2100      	movs	r1, #0
 8015386:	4618      	mov	r0, r3
 8015388:	f7ff f838 	bl	80143fc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	6a18      	ldr	r0, [r3, #32]
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	3324      	adds	r3, #36	@ 0x24
 8015394:	220b      	movs	r2, #11
 8015396:	4619      	mov	r1, r3
 8015398:	f7ff f80f 	bl	80143ba <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801539c:	68bb      	ldr	r3, [r7, #8]
 801539e:	2201      	movs	r2, #1
 80153a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80153a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80153a4:	4618      	mov	r0, r3
 80153a6:	3710      	adds	r7, #16
 80153a8:	46bd      	mov	sp, r7
 80153aa:	bd80      	pop	{r7, pc}

080153ac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80153ac:	b580      	push	{r7, lr}
 80153ae:	b088      	sub	sp, #32
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	6078      	str	r0, [r7, #4]
 80153b4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80153b6:	683b      	ldr	r3, [r7, #0]
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	60fb      	str	r3, [r7, #12]
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	3324      	adds	r3, #36	@ 0x24
 80153c0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80153c2:	220b      	movs	r2, #11
 80153c4:	2120      	movs	r1, #32
 80153c6:	68b8      	ldr	r0, [r7, #8]
 80153c8:	f7ff f818 	bl	80143fc <mem_set>
	si = i = 0; ni = 8;
 80153cc:	2300      	movs	r3, #0
 80153ce:	613b      	str	r3, [r7, #16]
 80153d0:	693b      	ldr	r3, [r7, #16]
 80153d2:	61fb      	str	r3, [r7, #28]
 80153d4:	2308      	movs	r3, #8
 80153d6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80153d8:	69fb      	ldr	r3, [r7, #28]
 80153da:	1c5a      	adds	r2, r3, #1
 80153dc:	61fa      	str	r2, [r7, #28]
 80153de:	68fa      	ldr	r2, [r7, #12]
 80153e0:	4413      	add	r3, r2
 80153e2:	781b      	ldrb	r3, [r3, #0]
 80153e4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80153e6:	7efb      	ldrb	r3, [r7, #27]
 80153e8:	2b20      	cmp	r3, #32
 80153ea:	d94e      	bls.n	801548a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80153ec:	7efb      	ldrb	r3, [r7, #27]
 80153ee:	2b2f      	cmp	r3, #47	@ 0x2f
 80153f0:	d006      	beq.n	8015400 <create_name+0x54>
 80153f2:	7efb      	ldrb	r3, [r7, #27]
 80153f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80153f6:	d110      	bne.n	801541a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80153f8:	e002      	b.n	8015400 <create_name+0x54>
 80153fa:	69fb      	ldr	r3, [r7, #28]
 80153fc:	3301      	adds	r3, #1
 80153fe:	61fb      	str	r3, [r7, #28]
 8015400:	68fa      	ldr	r2, [r7, #12]
 8015402:	69fb      	ldr	r3, [r7, #28]
 8015404:	4413      	add	r3, r2
 8015406:	781b      	ldrb	r3, [r3, #0]
 8015408:	2b2f      	cmp	r3, #47	@ 0x2f
 801540a:	d0f6      	beq.n	80153fa <create_name+0x4e>
 801540c:	68fa      	ldr	r2, [r7, #12]
 801540e:	69fb      	ldr	r3, [r7, #28]
 8015410:	4413      	add	r3, r2
 8015412:	781b      	ldrb	r3, [r3, #0]
 8015414:	2b5c      	cmp	r3, #92	@ 0x5c
 8015416:	d0f0      	beq.n	80153fa <create_name+0x4e>
			break;
 8015418:	e038      	b.n	801548c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801541a:	7efb      	ldrb	r3, [r7, #27]
 801541c:	2b2e      	cmp	r3, #46	@ 0x2e
 801541e:	d003      	beq.n	8015428 <create_name+0x7c>
 8015420:	693a      	ldr	r2, [r7, #16]
 8015422:	697b      	ldr	r3, [r7, #20]
 8015424:	429a      	cmp	r2, r3
 8015426:	d30c      	bcc.n	8015442 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8015428:	697b      	ldr	r3, [r7, #20]
 801542a:	2b0b      	cmp	r3, #11
 801542c:	d002      	beq.n	8015434 <create_name+0x88>
 801542e:	7efb      	ldrb	r3, [r7, #27]
 8015430:	2b2e      	cmp	r3, #46	@ 0x2e
 8015432:	d001      	beq.n	8015438 <create_name+0x8c>
 8015434:	2306      	movs	r3, #6
 8015436:	e044      	b.n	80154c2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8015438:	2308      	movs	r3, #8
 801543a:	613b      	str	r3, [r7, #16]
 801543c:	230b      	movs	r3, #11
 801543e:	617b      	str	r3, [r7, #20]
			continue;
 8015440:	e022      	b.n	8015488 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8015442:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8015446:	2b00      	cmp	r3, #0
 8015448:	da04      	bge.n	8015454 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801544a:	7efb      	ldrb	r3, [r7, #27]
 801544c:	3b80      	subs	r3, #128	@ 0x80
 801544e:	4a1f      	ldr	r2, [pc, #124]	@ (80154cc <create_name+0x120>)
 8015450:	5cd3      	ldrb	r3, [r2, r3]
 8015452:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8015454:	7efb      	ldrb	r3, [r7, #27]
 8015456:	4619      	mov	r1, r3
 8015458:	481d      	ldr	r0, [pc, #116]	@ (80154d0 <create_name+0x124>)
 801545a:	f7ff f811 	bl	8014480 <chk_chr>
 801545e:	4603      	mov	r3, r0
 8015460:	2b00      	cmp	r3, #0
 8015462:	d001      	beq.n	8015468 <create_name+0xbc>
 8015464:	2306      	movs	r3, #6
 8015466:	e02c      	b.n	80154c2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8015468:	7efb      	ldrb	r3, [r7, #27]
 801546a:	2b60      	cmp	r3, #96	@ 0x60
 801546c:	d905      	bls.n	801547a <create_name+0xce>
 801546e:	7efb      	ldrb	r3, [r7, #27]
 8015470:	2b7a      	cmp	r3, #122	@ 0x7a
 8015472:	d802      	bhi.n	801547a <create_name+0xce>
 8015474:	7efb      	ldrb	r3, [r7, #27]
 8015476:	3b20      	subs	r3, #32
 8015478:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 801547a:	693b      	ldr	r3, [r7, #16]
 801547c:	1c5a      	adds	r2, r3, #1
 801547e:	613a      	str	r2, [r7, #16]
 8015480:	68ba      	ldr	r2, [r7, #8]
 8015482:	4413      	add	r3, r2
 8015484:	7efa      	ldrb	r2, [r7, #27]
 8015486:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8015488:	e7a6      	b.n	80153d8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801548a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801548c:	68fa      	ldr	r2, [r7, #12]
 801548e:	69fb      	ldr	r3, [r7, #28]
 8015490:	441a      	add	r2, r3
 8015492:	683b      	ldr	r3, [r7, #0]
 8015494:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8015496:	693b      	ldr	r3, [r7, #16]
 8015498:	2b00      	cmp	r3, #0
 801549a:	d101      	bne.n	80154a0 <create_name+0xf4>
 801549c:	2306      	movs	r3, #6
 801549e:	e010      	b.n	80154c2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80154a0:	68bb      	ldr	r3, [r7, #8]
 80154a2:	781b      	ldrb	r3, [r3, #0]
 80154a4:	2be5      	cmp	r3, #229	@ 0xe5
 80154a6:	d102      	bne.n	80154ae <create_name+0x102>
 80154a8:	68bb      	ldr	r3, [r7, #8]
 80154aa:	2205      	movs	r2, #5
 80154ac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80154ae:	7efb      	ldrb	r3, [r7, #27]
 80154b0:	2b20      	cmp	r3, #32
 80154b2:	d801      	bhi.n	80154b8 <create_name+0x10c>
 80154b4:	2204      	movs	r2, #4
 80154b6:	e000      	b.n	80154ba <create_name+0x10e>
 80154b8:	2200      	movs	r2, #0
 80154ba:	68bb      	ldr	r3, [r7, #8]
 80154bc:	330b      	adds	r3, #11
 80154be:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80154c0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80154c2:	4618      	mov	r0, r3
 80154c4:	3720      	adds	r7, #32
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}
 80154ca:	bf00      	nop
 80154cc:	0801c03c 	.word	0x0801c03c
 80154d0:	0801bd40 	.word	0x0801bd40

080154d4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80154d4:	b580      	push	{r7, lr}
 80154d6:	b086      	sub	sp, #24
 80154d8:	af00      	add	r7, sp, #0
 80154da:	6078      	str	r0, [r7, #4]
 80154dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80154e2:	693b      	ldr	r3, [r7, #16]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80154e8:	e002      	b.n	80154f0 <follow_path+0x1c>
 80154ea:	683b      	ldr	r3, [r7, #0]
 80154ec:	3301      	adds	r3, #1
 80154ee:	603b      	str	r3, [r7, #0]
 80154f0:	683b      	ldr	r3, [r7, #0]
 80154f2:	781b      	ldrb	r3, [r3, #0]
 80154f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80154f6:	d0f8      	beq.n	80154ea <follow_path+0x16>
 80154f8:	683b      	ldr	r3, [r7, #0]
 80154fa:	781b      	ldrb	r3, [r3, #0]
 80154fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80154fe:	d0f4      	beq.n	80154ea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015500:	693b      	ldr	r3, [r7, #16]
 8015502:	2200      	movs	r2, #0
 8015504:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015506:	683b      	ldr	r3, [r7, #0]
 8015508:	781b      	ldrb	r3, [r3, #0]
 801550a:	2b1f      	cmp	r3, #31
 801550c:	d80a      	bhi.n	8015524 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	2280      	movs	r2, #128	@ 0x80
 8015512:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015516:	2100      	movs	r1, #0
 8015518:	6878      	ldr	r0, [r7, #4]
 801551a:	f7ff fcfa 	bl	8014f12 <dir_sdi>
 801551e:	4603      	mov	r3, r0
 8015520:	75fb      	strb	r3, [r7, #23]
 8015522:	e043      	b.n	80155ac <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015524:	463b      	mov	r3, r7
 8015526:	4619      	mov	r1, r3
 8015528:	6878      	ldr	r0, [r7, #4]
 801552a:	f7ff ff3f 	bl	80153ac <create_name>
 801552e:	4603      	mov	r3, r0
 8015530:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015532:	7dfb      	ldrb	r3, [r7, #23]
 8015534:	2b00      	cmp	r3, #0
 8015536:	d134      	bne.n	80155a2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015538:	6878      	ldr	r0, [r7, #4]
 801553a:	f7ff feb0 	bl	801529e <dir_find>
 801553e:	4603      	mov	r3, r0
 8015540:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015548:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801554a:	7dfb      	ldrb	r3, [r7, #23]
 801554c:	2b00      	cmp	r3, #0
 801554e:	d00a      	beq.n	8015566 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015550:	7dfb      	ldrb	r3, [r7, #23]
 8015552:	2b04      	cmp	r3, #4
 8015554:	d127      	bne.n	80155a6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015556:	7afb      	ldrb	r3, [r7, #11]
 8015558:	f003 0304 	and.w	r3, r3, #4
 801555c:	2b00      	cmp	r3, #0
 801555e:	d122      	bne.n	80155a6 <follow_path+0xd2>
 8015560:	2305      	movs	r3, #5
 8015562:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015564:	e01f      	b.n	80155a6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015566:	7afb      	ldrb	r3, [r7, #11]
 8015568:	f003 0304 	and.w	r3, r3, #4
 801556c:	2b00      	cmp	r3, #0
 801556e:	d11c      	bne.n	80155aa <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015570:	693b      	ldr	r3, [r7, #16]
 8015572:	799b      	ldrb	r3, [r3, #6]
 8015574:	f003 0310 	and.w	r3, r3, #16
 8015578:	2b00      	cmp	r3, #0
 801557a:	d102      	bne.n	8015582 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801557c:	2305      	movs	r3, #5
 801557e:	75fb      	strb	r3, [r7, #23]
 8015580:	e014      	b.n	80155ac <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	695b      	ldr	r3, [r3, #20]
 801558c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015590:	4413      	add	r3, r2
 8015592:	4619      	mov	r1, r3
 8015594:	68f8      	ldr	r0, [r7, #12]
 8015596:	f7ff fe43 	bl	8015220 <ld_clust>
 801559a:	4602      	mov	r2, r0
 801559c:	693b      	ldr	r3, [r7, #16]
 801559e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80155a0:	e7c0      	b.n	8015524 <follow_path+0x50>
			if (res != FR_OK) break;
 80155a2:	bf00      	nop
 80155a4:	e002      	b.n	80155ac <follow_path+0xd8>
				break;
 80155a6:	bf00      	nop
 80155a8:	e000      	b.n	80155ac <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80155aa:	bf00      	nop
			}
		}
	}

	return res;
 80155ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80155ae:	4618      	mov	r0, r3
 80155b0:	3718      	adds	r7, #24
 80155b2:	46bd      	mov	sp, r7
 80155b4:	bd80      	pop	{r7, pc}

080155b6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80155b6:	b480      	push	{r7}
 80155b8:	b087      	sub	sp, #28
 80155ba:	af00      	add	r7, sp, #0
 80155bc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80155be:	f04f 33ff 	mov.w	r3, #4294967295
 80155c2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	681b      	ldr	r3, [r3, #0]
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d031      	beq.n	8015630 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	681b      	ldr	r3, [r3, #0]
 80155d0:	617b      	str	r3, [r7, #20]
 80155d2:	e002      	b.n	80155da <get_ldnumber+0x24>
 80155d4:	697b      	ldr	r3, [r7, #20]
 80155d6:	3301      	adds	r3, #1
 80155d8:	617b      	str	r3, [r7, #20]
 80155da:	697b      	ldr	r3, [r7, #20]
 80155dc:	781b      	ldrb	r3, [r3, #0]
 80155de:	2b20      	cmp	r3, #32
 80155e0:	d903      	bls.n	80155ea <get_ldnumber+0x34>
 80155e2:	697b      	ldr	r3, [r7, #20]
 80155e4:	781b      	ldrb	r3, [r3, #0]
 80155e6:	2b3a      	cmp	r3, #58	@ 0x3a
 80155e8:	d1f4      	bne.n	80155d4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80155ea:	697b      	ldr	r3, [r7, #20]
 80155ec:	781b      	ldrb	r3, [r3, #0]
 80155ee:	2b3a      	cmp	r3, #58	@ 0x3a
 80155f0:	d11c      	bne.n	801562c <get_ldnumber+0x76>
			tp = *path;
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	681b      	ldr	r3, [r3, #0]
 80155f6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	1c5a      	adds	r2, r3, #1
 80155fc:	60fa      	str	r2, [r7, #12]
 80155fe:	781b      	ldrb	r3, [r3, #0]
 8015600:	3b30      	subs	r3, #48	@ 0x30
 8015602:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015604:	68bb      	ldr	r3, [r7, #8]
 8015606:	2b09      	cmp	r3, #9
 8015608:	d80e      	bhi.n	8015628 <get_ldnumber+0x72>
 801560a:	68fa      	ldr	r2, [r7, #12]
 801560c:	697b      	ldr	r3, [r7, #20]
 801560e:	429a      	cmp	r2, r3
 8015610:	d10a      	bne.n	8015628 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	2b00      	cmp	r3, #0
 8015616:	d107      	bne.n	8015628 <get_ldnumber+0x72>
					vol = (int)i;
 8015618:	68bb      	ldr	r3, [r7, #8]
 801561a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801561c:	697b      	ldr	r3, [r7, #20]
 801561e:	3301      	adds	r3, #1
 8015620:	617b      	str	r3, [r7, #20]
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	697a      	ldr	r2, [r7, #20]
 8015626:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015628:	693b      	ldr	r3, [r7, #16]
 801562a:	e002      	b.n	8015632 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801562c:	2300      	movs	r3, #0
 801562e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015630:	693b      	ldr	r3, [r7, #16]
}
 8015632:	4618      	mov	r0, r3
 8015634:	371c      	adds	r7, #28
 8015636:	46bd      	mov	sp, r7
 8015638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801563c:	4770      	bx	lr
	...

08015640 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b082      	sub	sp, #8
 8015644:	af00      	add	r7, sp, #0
 8015646:	6078      	str	r0, [r7, #4]
 8015648:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	2200      	movs	r2, #0
 801564e:	70da      	strb	r2, [r3, #3]
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f04f 32ff 	mov.w	r2, #4294967295
 8015656:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015658:	6839      	ldr	r1, [r7, #0]
 801565a:	6878      	ldr	r0, [r7, #4]
 801565c:	f7ff f8dc 	bl	8014818 <move_window>
 8015660:	4603      	mov	r3, r0
 8015662:	2b00      	cmp	r3, #0
 8015664:	d001      	beq.n	801566a <check_fs+0x2a>
 8015666:	2304      	movs	r3, #4
 8015668:	e038      	b.n	80156dc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	3330      	adds	r3, #48	@ 0x30
 801566e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015672:	4618      	mov	r0, r3
 8015674:	f7fe fe1e 	bl	80142b4 <ld_word>
 8015678:	4603      	mov	r3, r0
 801567a:	461a      	mov	r2, r3
 801567c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015680:	429a      	cmp	r2, r3
 8015682:	d001      	beq.n	8015688 <check_fs+0x48>
 8015684:	2303      	movs	r3, #3
 8015686:	e029      	b.n	80156dc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801568e:	2be9      	cmp	r3, #233	@ 0xe9
 8015690:	d009      	beq.n	80156a6 <check_fs+0x66>
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015698:	2beb      	cmp	r3, #235	@ 0xeb
 801569a:	d11e      	bne.n	80156da <check_fs+0x9a>
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80156a2:	2b90      	cmp	r3, #144	@ 0x90
 80156a4:	d119      	bne.n	80156da <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	3330      	adds	r3, #48	@ 0x30
 80156aa:	3336      	adds	r3, #54	@ 0x36
 80156ac:	4618      	mov	r0, r3
 80156ae:	f7fe fe1a 	bl	80142e6 <ld_dword>
 80156b2:	4603      	mov	r3, r0
 80156b4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80156b8:	4a0a      	ldr	r2, [pc, #40]	@ (80156e4 <check_fs+0xa4>)
 80156ba:	4293      	cmp	r3, r2
 80156bc:	d101      	bne.n	80156c2 <check_fs+0x82>
 80156be:	2300      	movs	r3, #0
 80156c0:	e00c      	b.n	80156dc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	3330      	adds	r3, #48	@ 0x30
 80156c6:	3352      	adds	r3, #82	@ 0x52
 80156c8:	4618      	mov	r0, r3
 80156ca:	f7fe fe0c 	bl	80142e6 <ld_dword>
 80156ce:	4603      	mov	r3, r0
 80156d0:	4a05      	ldr	r2, [pc, #20]	@ (80156e8 <check_fs+0xa8>)
 80156d2:	4293      	cmp	r3, r2
 80156d4:	d101      	bne.n	80156da <check_fs+0x9a>
 80156d6:	2300      	movs	r3, #0
 80156d8:	e000      	b.n	80156dc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80156da:	2302      	movs	r3, #2
}
 80156dc:	4618      	mov	r0, r3
 80156de:	3708      	adds	r7, #8
 80156e0:	46bd      	mov	sp, r7
 80156e2:	bd80      	pop	{r7, pc}
 80156e4:	00544146 	.word	0x00544146
 80156e8:	33544146 	.word	0x33544146

080156ec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80156ec:	b580      	push	{r7, lr}
 80156ee:	b096      	sub	sp, #88	@ 0x58
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	60f8      	str	r0, [r7, #12]
 80156f4:	60b9      	str	r1, [r7, #8]
 80156f6:	4613      	mov	r3, r2
 80156f8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80156fa:	68bb      	ldr	r3, [r7, #8]
 80156fc:	2200      	movs	r2, #0
 80156fe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015700:	68f8      	ldr	r0, [r7, #12]
 8015702:	f7ff ff58 	bl	80155b6 <get_ldnumber>
 8015706:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801570a:	2b00      	cmp	r3, #0
 801570c:	da01      	bge.n	8015712 <find_volume+0x26>
 801570e:	230b      	movs	r3, #11
 8015710:	e22d      	b.n	8015b6e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015712:	4aa1      	ldr	r2, [pc, #644]	@ (8015998 <find_volume+0x2ac>)
 8015714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801571a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801571c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801571e:	2b00      	cmp	r3, #0
 8015720:	d101      	bne.n	8015726 <find_volume+0x3a>
 8015722:	230c      	movs	r3, #12
 8015724:	e223      	b.n	8015b6e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801572a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801572c:	79fb      	ldrb	r3, [r7, #7]
 801572e:	f023 0301 	bic.w	r3, r3, #1
 8015732:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	2b00      	cmp	r3, #0
 801573a:	d01a      	beq.n	8015772 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801573c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801573e:	785b      	ldrb	r3, [r3, #1]
 8015740:	4618      	mov	r0, r3
 8015742:	f7fe fd17 	bl	8014174 <disk_status>
 8015746:	4603      	mov	r3, r0
 8015748:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801574c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015750:	f003 0301 	and.w	r3, r3, #1
 8015754:	2b00      	cmp	r3, #0
 8015756:	d10c      	bne.n	8015772 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015758:	79fb      	ldrb	r3, [r7, #7]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d007      	beq.n	801576e <find_volume+0x82>
 801575e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015762:	f003 0304 	and.w	r3, r3, #4
 8015766:	2b00      	cmp	r3, #0
 8015768:	d001      	beq.n	801576e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801576a:	230a      	movs	r3, #10
 801576c:	e1ff      	b.n	8015b6e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 801576e:	2300      	movs	r3, #0
 8015770:	e1fd      	b.n	8015b6e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015774:	2200      	movs	r2, #0
 8015776:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801577a:	b2da      	uxtb	r2, r3
 801577c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801577e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015782:	785b      	ldrb	r3, [r3, #1]
 8015784:	4618      	mov	r0, r3
 8015786:	f7fe fd0f 	bl	80141a8 <disk_initialize>
 801578a:	4603      	mov	r3, r0
 801578c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015790:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015794:	f003 0301 	and.w	r3, r3, #1
 8015798:	2b00      	cmp	r3, #0
 801579a:	d001      	beq.n	80157a0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801579c:	2303      	movs	r3, #3
 801579e:	e1e6      	b.n	8015b6e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80157a0:	79fb      	ldrb	r3, [r7, #7]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d007      	beq.n	80157b6 <find_volume+0xca>
 80157a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80157aa:	f003 0304 	and.w	r3, r3, #4
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d001      	beq.n	80157b6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80157b2:	230a      	movs	r3, #10
 80157b4:	e1db      	b.n	8015b6e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80157b6:	2300      	movs	r3, #0
 80157b8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80157ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80157bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80157be:	f7ff ff3f 	bl	8015640 <check_fs>
 80157c2:	4603      	mov	r3, r0
 80157c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80157c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80157cc:	2b02      	cmp	r3, #2
 80157ce:	d149      	bne.n	8015864 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80157d0:	2300      	movs	r3, #0
 80157d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80157d4:	e01e      	b.n	8015814 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80157d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80157dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157de:	011b      	lsls	r3, r3, #4
 80157e0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80157e4:	4413      	add	r3, r2
 80157e6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80157e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ea:	3304      	adds	r3, #4
 80157ec:	781b      	ldrb	r3, [r3, #0]
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d006      	beq.n	8015800 <find_volume+0x114>
 80157f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157f4:	3308      	adds	r3, #8
 80157f6:	4618      	mov	r0, r3
 80157f8:	f7fe fd75 	bl	80142e6 <ld_dword>
 80157fc:	4602      	mov	r2, r0
 80157fe:	e000      	b.n	8015802 <find_volume+0x116>
 8015800:	2200      	movs	r2, #0
 8015802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015804:	009b      	lsls	r3, r3, #2
 8015806:	3358      	adds	r3, #88	@ 0x58
 8015808:	443b      	add	r3, r7
 801580a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801580e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015810:	3301      	adds	r3, #1
 8015812:	643b      	str	r3, [r7, #64]	@ 0x40
 8015814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015816:	2b03      	cmp	r3, #3
 8015818:	d9dd      	bls.n	80157d6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801581a:	2300      	movs	r3, #0
 801581c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801581e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015820:	2b00      	cmp	r3, #0
 8015822:	d002      	beq.n	801582a <find_volume+0x13e>
 8015824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015826:	3b01      	subs	r3, #1
 8015828:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801582a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801582c:	009b      	lsls	r3, r3, #2
 801582e:	3358      	adds	r3, #88	@ 0x58
 8015830:	443b      	add	r3, r7
 8015832:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015836:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801583a:	2b00      	cmp	r3, #0
 801583c:	d005      	beq.n	801584a <find_volume+0x15e>
 801583e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015840:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015842:	f7ff fefd 	bl	8015640 <check_fs>
 8015846:	4603      	mov	r3, r0
 8015848:	e000      	b.n	801584c <find_volume+0x160>
 801584a:	2303      	movs	r3, #3
 801584c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015850:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015854:	2b01      	cmp	r3, #1
 8015856:	d905      	bls.n	8015864 <find_volume+0x178>
 8015858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801585a:	3301      	adds	r3, #1
 801585c:	643b      	str	r3, [r7, #64]	@ 0x40
 801585e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015860:	2b03      	cmp	r3, #3
 8015862:	d9e2      	bls.n	801582a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015864:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015868:	2b04      	cmp	r3, #4
 801586a:	d101      	bne.n	8015870 <find_volume+0x184>
 801586c:	2301      	movs	r3, #1
 801586e:	e17e      	b.n	8015b6e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015870:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015874:	2b01      	cmp	r3, #1
 8015876:	d901      	bls.n	801587c <find_volume+0x190>
 8015878:	230d      	movs	r3, #13
 801587a:	e178      	b.n	8015b6e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801587c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801587e:	3330      	adds	r3, #48	@ 0x30
 8015880:	330b      	adds	r3, #11
 8015882:	4618      	mov	r0, r3
 8015884:	f7fe fd16 	bl	80142b4 <ld_word>
 8015888:	4603      	mov	r3, r0
 801588a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801588e:	d001      	beq.n	8015894 <find_volume+0x1a8>
 8015890:	230d      	movs	r3, #13
 8015892:	e16c      	b.n	8015b6e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015896:	3330      	adds	r3, #48	@ 0x30
 8015898:	3316      	adds	r3, #22
 801589a:	4618      	mov	r0, r3
 801589c:	f7fe fd0a 	bl	80142b4 <ld_word>
 80158a0:	4603      	mov	r3, r0
 80158a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80158a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d106      	bne.n	80158b8 <find_volume+0x1cc>
 80158aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ac:	3330      	adds	r3, #48	@ 0x30
 80158ae:	3324      	adds	r3, #36	@ 0x24
 80158b0:	4618      	mov	r0, r3
 80158b2:	f7fe fd18 	bl	80142e6 <ld_dword>
 80158b6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80158b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80158bc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80158be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158c0:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80158c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158c6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80158c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ca:	789b      	ldrb	r3, [r3, #2]
 80158cc:	2b01      	cmp	r3, #1
 80158ce:	d005      	beq.n	80158dc <find_volume+0x1f0>
 80158d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158d2:	789b      	ldrb	r3, [r3, #2]
 80158d4:	2b02      	cmp	r3, #2
 80158d6:	d001      	beq.n	80158dc <find_volume+0x1f0>
 80158d8:	230d      	movs	r3, #13
 80158da:	e148      	b.n	8015b6e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80158dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158de:	789b      	ldrb	r3, [r3, #2]
 80158e0:	461a      	mov	r2, r3
 80158e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80158e4:	fb02 f303 	mul.w	r3, r2, r3
 80158e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80158ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80158f0:	461a      	mov	r2, r3
 80158f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158f4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80158f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158f8:	895b      	ldrh	r3, [r3, #10]
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d008      	beq.n	8015910 <find_volume+0x224>
 80158fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015900:	895b      	ldrh	r3, [r3, #10]
 8015902:	461a      	mov	r2, r3
 8015904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015906:	895b      	ldrh	r3, [r3, #10]
 8015908:	3b01      	subs	r3, #1
 801590a:	4013      	ands	r3, r2
 801590c:	2b00      	cmp	r3, #0
 801590e:	d001      	beq.n	8015914 <find_volume+0x228>
 8015910:	230d      	movs	r3, #13
 8015912:	e12c      	b.n	8015b6e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015916:	3330      	adds	r3, #48	@ 0x30
 8015918:	3311      	adds	r3, #17
 801591a:	4618      	mov	r0, r3
 801591c:	f7fe fcca 	bl	80142b4 <ld_word>
 8015920:	4603      	mov	r3, r0
 8015922:	461a      	mov	r2, r3
 8015924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015926:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8015928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801592a:	891b      	ldrh	r3, [r3, #8]
 801592c:	f003 030f 	and.w	r3, r3, #15
 8015930:	b29b      	uxth	r3, r3
 8015932:	2b00      	cmp	r3, #0
 8015934:	d001      	beq.n	801593a <find_volume+0x24e>
 8015936:	230d      	movs	r3, #13
 8015938:	e119      	b.n	8015b6e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801593c:	3330      	adds	r3, #48	@ 0x30
 801593e:	3313      	adds	r3, #19
 8015940:	4618      	mov	r0, r3
 8015942:	f7fe fcb7 	bl	80142b4 <ld_word>
 8015946:	4603      	mov	r3, r0
 8015948:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801594a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801594c:	2b00      	cmp	r3, #0
 801594e:	d106      	bne.n	801595e <find_volume+0x272>
 8015950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015952:	3330      	adds	r3, #48	@ 0x30
 8015954:	3320      	adds	r3, #32
 8015956:	4618      	mov	r0, r3
 8015958:	f7fe fcc5 	bl	80142e6 <ld_dword>
 801595c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801595e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015960:	3330      	adds	r3, #48	@ 0x30
 8015962:	330e      	adds	r3, #14
 8015964:	4618      	mov	r0, r3
 8015966:	f7fe fca5 	bl	80142b4 <ld_word>
 801596a:	4603      	mov	r3, r0
 801596c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801596e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015970:	2b00      	cmp	r3, #0
 8015972:	d101      	bne.n	8015978 <find_volume+0x28c>
 8015974:	230d      	movs	r3, #13
 8015976:	e0fa      	b.n	8015b6e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015978:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801597a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801597c:	4413      	add	r3, r2
 801597e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015980:	8912      	ldrh	r2, [r2, #8]
 8015982:	0912      	lsrs	r2, r2, #4
 8015984:	b292      	uxth	r2, r2
 8015986:	4413      	add	r3, r2
 8015988:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801598a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801598c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801598e:	429a      	cmp	r2, r3
 8015990:	d204      	bcs.n	801599c <find_volume+0x2b0>
 8015992:	230d      	movs	r3, #13
 8015994:	e0eb      	b.n	8015b6e <find_volume+0x482>
 8015996:	bf00      	nop
 8015998:	20010b2c 	.word	0x20010b2c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801599c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801599e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159a0:	1ad3      	subs	r3, r2, r3
 80159a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80159a4:	8952      	ldrh	r2, [r2, #10]
 80159a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80159aa:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80159ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d101      	bne.n	80159b6 <find_volume+0x2ca>
 80159b2:	230d      	movs	r3, #13
 80159b4:	e0db      	b.n	8015b6e <find_volume+0x482>
		fmt = FS_FAT32;
 80159b6:	2303      	movs	r3, #3
 80159b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80159bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159be:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80159c2:	4293      	cmp	r3, r2
 80159c4:	d802      	bhi.n	80159cc <find_volume+0x2e0>
 80159c6:	2302      	movs	r3, #2
 80159c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80159cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ce:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80159d2:	4293      	cmp	r3, r2
 80159d4:	d802      	bhi.n	80159dc <find_volume+0x2f0>
 80159d6:	2301      	movs	r3, #1
 80159d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80159dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159de:	1c9a      	adds	r2, r3, #2
 80159e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159e2:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80159e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80159e8:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80159ea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80159ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80159ee:	441a      	add	r2, r3
 80159f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159f2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80159f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80159f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159f8:	441a      	add	r2, r3
 80159fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159fc:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80159fe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015a02:	2b03      	cmp	r3, #3
 8015a04:	d11e      	bne.n	8015a44 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8015a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a08:	3330      	adds	r3, #48	@ 0x30
 8015a0a:	332a      	adds	r3, #42	@ 0x2a
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	f7fe fc51 	bl	80142b4 <ld_word>
 8015a12:	4603      	mov	r3, r0
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d001      	beq.n	8015a1c <find_volume+0x330>
 8015a18:	230d      	movs	r3, #13
 8015a1a:	e0a8      	b.n	8015b6e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8015a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a1e:	891b      	ldrh	r3, [r3, #8]
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d001      	beq.n	8015a28 <find_volume+0x33c>
 8015a24:	230d      	movs	r3, #13
 8015a26:	e0a2      	b.n	8015b6e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8015a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a2a:	3330      	adds	r3, #48	@ 0x30
 8015a2c:	332c      	adds	r3, #44	@ 0x2c
 8015a2e:	4618      	mov	r0, r3
 8015a30:	f7fe fc59 	bl	80142e6 <ld_dword>
 8015a34:	4602      	mov	r2, r0
 8015a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a38:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8015a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a3c:	695b      	ldr	r3, [r3, #20]
 8015a3e:	009b      	lsls	r3, r3, #2
 8015a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8015a42:	e01f      	b.n	8015a84 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8015a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a46:	891b      	ldrh	r3, [r3, #8]
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d101      	bne.n	8015a50 <find_volume+0x364>
 8015a4c:	230d      	movs	r3, #13
 8015a4e:	e08e      	b.n	8015b6e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8015a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a52:	6a1a      	ldr	r2, [r3, #32]
 8015a54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015a56:	441a      	add	r2, r3
 8015a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a5a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015a5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015a60:	2b02      	cmp	r3, #2
 8015a62:	d103      	bne.n	8015a6c <find_volume+0x380>
 8015a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a66:	695b      	ldr	r3, [r3, #20]
 8015a68:	005b      	lsls	r3, r3, #1
 8015a6a:	e00a      	b.n	8015a82 <find_volume+0x396>
 8015a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a6e:	695a      	ldr	r2, [r3, #20]
 8015a70:	4613      	mov	r3, r2
 8015a72:	005b      	lsls	r3, r3, #1
 8015a74:	4413      	add	r3, r2
 8015a76:	085a      	lsrs	r2, r3, #1
 8015a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a7a:	695b      	ldr	r3, [r3, #20]
 8015a7c:	f003 0301 	and.w	r3, r3, #1
 8015a80:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8015a82:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8015a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a86:	699a      	ldr	r2, [r3, #24]
 8015a88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015a8a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015a8e:	0a5b      	lsrs	r3, r3, #9
 8015a90:	429a      	cmp	r2, r3
 8015a92:	d201      	bcs.n	8015a98 <find_volume+0x3ac>
 8015a94:	230d      	movs	r3, #13
 8015a96:	e06a      	b.n	8015b6e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8015a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8015a9e:	611a      	str	r2, [r3, #16]
 8015aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aa2:	691a      	ldr	r2, [r3, #16]
 8015aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aa6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8015aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aaa:	2280      	movs	r2, #128	@ 0x80
 8015aac:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8015aae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015ab2:	2b03      	cmp	r3, #3
 8015ab4:	d149      	bne.n	8015b4a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8015ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ab8:	3330      	adds	r3, #48	@ 0x30
 8015aba:	3330      	adds	r3, #48	@ 0x30
 8015abc:	4618      	mov	r0, r3
 8015abe:	f7fe fbf9 	bl	80142b4 <ld_word>
 8015ac2:	4603      	mov	r3, r0
 8015ac4:	2b01      	cmp	r3, #1
 8015ac6:	d140      	bne.n	8015b4a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8015ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015aca:	3301      	adds	r3, #1
 8015acc:	4619      	mov	r1, r3
 8015ace:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015ad0:	f7fe fea2 	bl	8014818 <move_window>
 8015ad4:	4603      	mov	r3, r0
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d137      	bne.n	8015b4a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8015ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015adc:	2200      	movs	r2, #0
 8015ade:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8015ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ae2:	3330      	adds	r3, #48	@ 0x30
 8015ae4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015ae8:	4618      	mov	r0, r3
 8015aea:	f7fe fbe3 	bl	80142b4 <ld_word>
 8015aee:	4603      	mov	r3, r0
 8015af0:	461a      	mov	r2, r3
 8015af2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015af6:	429a      	cmp	r2, r3
 8015af8:	d127      	bne.n	8015b4a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8015afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015afc:	3330      	adds	r3, #48	@ 0x30
 8015afe:	4618      	mov	r0, r3
 8015b00:	f7fe fbf1 	bl	80142e6 <ld_dword>
 8015b04:	4603      	mov	r3, r0
 8015b06:	4a1c      	ldr	r2, [pc, #112]	@ (8015b78 <find_volume+0x48c>)
 8015b08:	4293      	cmp	r3, r2
 8015b0a:	d11e      	bne.n	8015b4a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8015b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b0e:	3330      	adds	r3, #48	@ 0x30
 8015b10:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8015b14:	4618      	mov	r0, r3
 8015b16:	f7fe fbe6 	bl	80142e6 <ld_dword>
 8015b1a:	4603      	mov	r3, r0
 8015b1c:	4a17      	ldr	r2, [pc, #92]	@ (8015b7c <find_volume+0x490>)
 8015b1e:	4293      	cmp	r3, r2
 8015b20:	d113      	bne.n	8015b4a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8015b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b24:	3330      	adds	r3, #48	@ 0x30
 8015b26:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8015b2a:	4618      	mov	r0, r3
 8015b2c:	f7fe fbdb 	bl	80142e6 <ld_dword>
 8015b30:	4602      	mov	r2, r0
 8015b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b34:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8015b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b38:	3330      	adds	r3, #48	@ 0x30
 8015b3a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8015b3e:	4618      	mov	r0, r3
 8015b40:	f7fe fbd1 	bl	80142e6 <ld_dword>
 8015b44:	4602      	mov	r2, r0
 8015b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b48:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8015b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b4c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8015b50:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8015b52:	4b0b      	ldr	r3, [pc, #44]	@ (8015b80 <find_volume+0x494>)
 8015b54:	881b      	ldrh	r3, [r3, #0]
 8015b56:	3301      	adds	r3, #1
 8015b58:	b29a      	uxth	r2, r3
 8015b5a:	4b09      	ldr	r3, [pc, #36]	@ (8015b80 <find_volume+0x494>)
 8015b5c:	801a      	strh	r2, [r3, #0]
 8015b5e:	4b08      	ldr	r3, [pc, #32]	@ (8015b80 <find_volume+0x494>)
 8015b60:	881a      	ldrh	r2, [r3, #0]
 8015b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b64:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015b66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015b68:	f7fe fdee 	bl	8014748 <clear_lock>
#endif
	return FR_OK;
 8015b6c:	2300      	movs	r3, #0
}
 8015b6e:	4618      	mov	r0, r3
 8015b70:	3758      	adds	r7, #88	@ 0x58
 8015b72:	46bd      	mov	sp, r7
 8015b74:	bd80      	pop	{r7, pc}
 8015b76:	bf00      	nop
 8015b78:	41615252 	.word	0x41615252
 8015b7c:	61417272 	.word	0x61417272
 8015b80:	20010b30 	.word	0x20010b30

08015b84 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015b84:	b580      	push	{r7, lr}
 8015b86:	b084      	sub	sp, #16
 8015b88:	af00      	add	r7, sp, #0
 8015b8a:	6078      	str	r0, [r7, #4]
 8015b8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8015b8e:	2309      	movs	r3, #9
 8015b90:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d01c      	beq.n	8015bd2 <validate+0x4e>
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d018      	beq.n	8015bd2 <validate+0x4e>
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	781b      	ldrb	r3, [r3, #0]
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d013      	beq.n	8015bd2 <validate+0x4e>
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	889a      	ldrh	r2, [r3, #4]
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	681b      	ldr	r3, [r3, #0]
 8015bb2:	88db      	ldrh	r3, [r3, #6]
 8015bb4:	429a      	cmp	r2, r3
 8015bb6:	d10c      	bne.n	8015bd2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	785b      	ldrb	r3, [r3, #1]
 8015bbe:	4618      	mov	r0, r3
 8015bc0:	f7fe fad8 	bl	8014174 <disk_status>
 8015bc4:	4603      	mov	r3, r0
 8015bc6:	f003 0301 	and.w	r3, r3, #1
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d101      	bne.n	8015bd2 <validate+0x4e>
			res = FR_OK;
 8015bce:	2300      	movs	r3, #0
 8015bd0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8015bd2:	7bfb      	ldrb	r3, [r7, #15]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d102      	bne.n	8015bde <validate+0x5a>
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	e000      	b.n	8015be0 <validate+0x5c>
 8015bde:	2300      	movs	r3, #0
 8015be0:	683a      	ldr	r2, [r7, #0]
 8015be2:	6013      	str	r3, [r2, #0]
	return res;
 8015be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015be6:	4618      	mov	r0, r3
 8015be8:	3710      	adds	r7, #16
 8015bea:	46bd      	mov	sp, r7
 8015bec:	bd80      	pop	{r7, pc}
	...

08015bf0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	b088      	sub	sp, #32
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	60f8      	str	r0, [r7, #12]
 8015bf8:	60b9      	str	r1, [r7, #8]
 8015bfa:	4613      	mov	r3, r2
 8015bfc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8015bfe:	68bb      	ldr	r3, [r7, #8]
 8015c00:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8015c02:	f107 0310 	add.w	r3, r7, #16
 8015c06:	4618      	mov	r0, r3
 8015c08:	f7ff fcd5 	bl	80155b6 <get_ldnumber>
 8015c0c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8015c0e:	69fb      	ldr	r3, [r7, #28]
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	da01      	bge.n	8015c18 <f_mount+0x28>
 8015c14:	230b      	movs	r3, #11
 8015c16:	e02b      	b.n	8015c70 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8015c18:	4a17      	ldr	r2, [pc, #92]	@ (8015c78 <f_mount+0x88>)
 8015c1a:	69fb      	ldr	r3, [r7, #28]
 8015c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015c20:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8015c22:	69bb      	ldr	r3, [r7, #24]
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d005      	beq.n	8015c34 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8015c28:	69b8      	ldr	r0, [r7, #24]
 8015c2a:	f7fe fd8d 	bl	8014748 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8015c2e:	69bb      	ldr	r3, [r7, #24]
 8015c30:	2200      	movs	r2, #0
 8015c32:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d002      	beq.n	8015c40 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	2200      	movs	r2, #0
 8015c3e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8015c40:	68fa      	ldr	r2, [r7, #12]
 8015c42:	490d      	ldr	r1, [pc, #52]	@ (8015c78 <f_mount+0x88>)
 8015c44:	69fb      	ldr	r3, [r7, #28]
 8015c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d002      	beq.n	8015c56 <f_mount+0x66>
 8015c50:	79fb      	ldrb	r3, [r7, #7]
 8015c52:	2b01      	cmp	r3, #1
 8015c54:	d001      	beq.n	8015c5a <f_mount+0x6a>
 8015c56:	2300      	movs	r3, #0
 8015c58:	e00a      	b.n	8015c70 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8015c5a:	f107 010c 	add.w	r1, r7, #12
 8015c5e:	f107 0308 	add.w	r3, r7, #8
 8015c62:	2200      	movs	r2, #0
 8015c64:	4618      	mov	r0, r3
 8015c66:	f7ff fd41 	bl	80156ec <find_volume>
 8015c6a:	4603      	mov	r3, r0
 8015c6c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8015c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015c70:	4618      	mov	r0, r3
 8015c72:	3720      	adds	r7, #32
 8015c74:	46bd      	mov	sp, r7
 8015c76:	bd80      	pop	{r7, pc}
 8015c78:	20010b2c 	.word	0x20010b2c

08015c7c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8015c7c:	b580      	push	{r7, lr}
 8015c7e:	b098      	sub	sp, #96	@ 0x60
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	60f8      	str	r0, [r7, #12]
 8015c84:	60b9      	str	r1, [r7, #8]
 8015c86:	4613      	mov	r3, r2
 8015c88:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8015c8a:	68fb      	ldr	r3, [r7, #12]
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d101      	bne.n	8015c94 <f_open+0x18>
 8015c90:	2309      	movs	r3, #9
 8015c92:	e1a9      	b.n	8015fe8 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015c94:	79fb      	ldrb	r3, [r7, #7]
 8015c96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015c9a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8015c9c:	79fa      	ldrb	r2, [r7, #7]
 8015c9e:	f107 0110 	add.w	r1, r7, #16
 8015ca2:	f107 0308 	add.w	r3, r7, #8
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f7ff fd20 	bl	80156ec <find_volume>
 8015cac:	4603      	mov	r3, r0
 8015cae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8015cb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	f040 818d 	bne.w	8015fd6 <f_open+0x35a>
		dj.obj.fs = fs;
 8015cbc:	693b      	ldr	r3, [r7, #16]
 8015cbe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015cc0:	68ba      	ldr	r2, [r7, #8]
 8015cc2:	f107 0314 	add.w	r3, r7, #20
 8015cc6:	4611      	mov	r1, r2
 8015cc8:	4618      	mov	r0, r3
 8015cca:	f7ff fc03 	bl	80154d4 <follow_path>
 8015cce:	4603      	mov	r3, r0
 8015cd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015cd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d118      	bne.n	8015d0e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8015cdc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015ce0:	b25b      	sxtb	r3, r3
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	da03      	bge.n	8015cee <f_open+0x72>
				res = FR_INVALID_NAME;
 8015ce6:	2306      	movs	r3, #6
 8015ce8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015cec:	e00f      	b.n	8015d0e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015cee:	79fb      	ldrb	r3, [r7, #7]
 8015cf0:	2b01      	cmp	r3, #1
 8015cf2:	bf8c      	ite	hi
 8015cf4:	2301      	movhi	r3, #1
 8015cf6:	2300      	movls	r3, #0
 8015cf8:	b2db      	uxtb	r3, r3
 8015cfa:	461a      	mov	r2, r3
 8015cfc:	f107 0314 	add.w	r3, r7, #20
 8015d00:	4611      	mov	r1, r2
 8015d02:	4618      	mov	r0, r3
 8015d04:	f7fe fbd8 	bl	80144b8 <chk_lock>
 8015d08:	4603      	mov	r3, r0
 8015d0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8015d0e:	79fb      	ldrb	r3, [r7, #7]
 8015d10:	f003 031c 	and.w	r3, r3, #28
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d07f      	beq.n	8015e18 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8015d18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d017      	beq.n	8015d50 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8015d20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d24:	2b04      	cmp	r3, #4
 8015d26:	d10e      	bne.n	8015d46 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015d28:	f7fe fc22 	bl	8014570 <enq_lock>
 8015d2c:	4603      	mov	r3, r0
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d006      	beq.n	8015d40 <f_open+0xc4>
 8015d32:	f107 0314 	add.w	r3, r7, #20
 8015d36:	4618      	mov	r0, r3
 8015d38:	f7ff fb06 	bl	8015348 <dir_register>
 8015d3c:	4603      	mov	r3, r0
 8015d3e:	e000      	b.n	8015d42 <f_open+0xc6>
 8015d40:	2312      	movs	r3, #18
 8015d42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8015d46:	79fb      	ldrb	r3, [r7, #7]
 8015d48:	f043 0308 	orr.w	r3, r3, #8
 8015d4c:	71fb      	strb	r3, [r7, #7]
 8015d4e:	e010      	b.n	8015d72 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8015d50:	7ebb      	ldrb	r3, [r7, #26]
 8015d52:	f003 0311 	and.w	r3, r3, #17
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d003      	beq.n	8015d62 <f_open+0xe6>
					res = FR_DENIED;
 8015d5a:	2307      	movs	r3, #7
 8015d5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015d60:	e007      	b.n	8015d72 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8015d62:	79fb      	ldrb	r3, [r7, #7]
 8015d64:	f003 0304 	and.w	r3, r3, #4
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d002      	beq.n	8015d72 <f_open+0xf6>
 8015d6c:	2308      	movs	r3, #8
 8015d6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8015d72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d168      	bne.n	8015e4c <f_open+0x1d0>
 8015d7a:	79fb      	ldrb	r3, [r7, #7]
 8015d7c:	f003 0308 	and.w	r3, r3, #8
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d063      	beq.n	8015e4c <f_open+0x1d0>
				dw = GET_FATTIME();
 8015d84:	f7f8 fc9c 	bl	800e6c0 <get_fattime>
 8015d88:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d8c:	330e      	adds	r3, #14
 8015d8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015d90:	4618      	mov	r0, r3
 8015d92:	f7fe fae6 	bl	8014362 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d98:	3316      	adds	r3, #22
 8015d9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015d9c:	4618      	mov	r0, r3
 8015d9e:	f7fe fae0 	bl	8014362 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8015da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015da4:	330b      	adds	r3, #11
 8015da6:	2220      	movs	r2, #32
 8015da8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015daa:	693b      	ldr	r3, [r7, #16]
 8015dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015dae:	4611      	mov	r1, r2
 8015db0:	4618      	mov	r0, r3
 8015db2:	f7ff fa35 	bl	8015220 <ld_clust>
 8015db6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015db8:	693b      	ldr	r3, [r7, #16]
 8015dba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015dbc:	2200      	movs	r2, #0
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	f7ff fa4d 	bl	801525e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8015dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015dc6:	331c      	adds	r3, #28
 8015dc8:	2100      	movs	r1, #0
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f7fe fac9 	bl	8014362 <st_dword>
					fs->wflag = 1;
 8015dd0:	693b      	ldr	r3, [r7, #16]
 8015dd2:	2201      	movs	r2, #1
 8015dd4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8015dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d037      	beq.n	8015e4c <f_open+0x1d0>
						dw = fs->winsect;
 8015ddc:	693b      	ldr	r3, [r7, #16]
 8015dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015de0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8015de2:	f107 0314 	add.w	r3, r7, #20
 8015de6:	2200      	movs	r2, #0
 8015de8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7fe ff60 	bl	8014cb0 <remove_chain>
 8015df0:	4603      	mov	r3, r0
 8015df2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8015df6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d126      	bne.n	8015e4c <f_open+0x1d0>
							res = move_window(fs, dw);
 8015dfe:	693b      	ldr	r3, [r7, #16]
 8015e00:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015e02:	4618      	mov	r0, r3
 8015e04:	f7fe fd08 	bl	8014818 <move_window>
 8015e08:	4603      	mov	r3, r0
 8015e0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015e0e:	693b      	ldr	r3, [r7, #16]
 8015e10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015e12:	3a01      	subs	r2, #1
 8015e14:	60da      	str	r2, [r3, #12]
 8015e16:	e019      	b.n	8015e4c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015e18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d115      	bne.n	8015e4c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015e20:	7ebb      	ldrb	r3, [r7, #26]
 8015e22:	f003 0310 	and.w	r3, r3, #16
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d003      	beq.n	8015e32 <f_open+0x1b6>
					res = FR_NO_FILE;
 8015e2a:	2304      	movs	r3, #4
 8015e2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015e30:	e00c      	b.n	8015e4c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8015e32:	79fb      	ldrb	r3, [r7, #7]
 8015e34:	f003 0302 	and.w	r3, r3, #2
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d007      	beq.n	8015e4c <f_open+0x1d0>
 8015e3c:	7ebb      	ldrb	r3, [r7, #26]
 8015e3e:	f003 0301 	and.w	r3, r3, #1
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d002      	beq.n	8015e4c <f_open+0x1d0>
						res = FR_DENIED;
 8015e46:	2307      	movs	r3, #7
 8015e48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8015e4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d126      	bne.n	8015ea2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015e54:	79fb      	ldrb	r3, [r7, #7]
 8015e56:	f003 0308 	and.w	r3, r3, #8
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d003      	beq.n	8015e66 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8015e5e:	79fb      	ldrb	r3, [r7, #7]
 8015e60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e64:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015e66:	693b      	ldr	r3, [r7, #16]
 8015e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e6a:	68fb      	ldr	r3, [r7, #12]
 8015e6c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8015e6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015e70:	68fb      	ldr	r3, [r7, #12]
 8015e72:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015e74:	79fb      	ldrb	r3, [r7, #7]
 8015e76:	2b01      	cmp	r3, #1
 8015e78:	bf8c      	ite	hi
 8015e7a:	2301      	movhi	r3, #1
 8015e7c:	2300      	movls	r3, #0
 8015e7e:	b2db      	uxtb	r3, r3
 8015e80:	461a      	mov	r2, r3
 8015e82:	f107 0314 	add.w	r3, r7, #20
 8015e86:	4611      	mov	r1, r2
 8015e88:	4618      	mov	r0, r3
 8015e8a:	f7fe fb93 	bl	80145b4 <inc_lock>
 8015e8e:	4602      	mov	r2, r0
 8015e90:	68fb      	ldr	r3, [r7, #12]
 8015e92:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015e94:	68fb      	ldr	r3, [r7, #12]
 8015e96:	691b      	ldr	r3, [r3, #16]
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d102      	bne.n	8015ea2 <f_open+0x226>
 8015e9c:	2302      	movs	r3, #2
 8015e9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8015ea2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	f040 8095 	bne.w	8015fd6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015eac:	693b      	ldr	r3, [r7, #16]
 8015eae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015eb0:	4611      	mov	r1, r2
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	f7ff f9b4 	bl	8015220 <ld_clust>
 8015eb8:	4602      	mov	r2, r0
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8015ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ec0:	331c      	adds	r3, #28
 8015ec2:	4618      	mov	r0, r3
 8015ec4:	f7fe fa0f 	bl	80142e6 <ld_dword>
 8015ec8:	4602      	mov	r2, r0
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	2200      	movs	r2, #0
 8015ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015ed4:	693a      	ldr	r2, [r7, #16]
 8015ed6:	68fb      	ldr	r3, [r7, #12]
 8015ed8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015eda:	693b      	ldr	r3, [r7, #16]
 8015edc:	88da      	ldrh	r2, [r3, #6]
 8015ede:	68fb      	ldr	r3, [r7, #12]
 8015ee0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8015ee2:	68fb      	ldr	r3, [r7, #12]
 8015ee4:	79fa      	ldrb	r2, [r7, #7]
 8015ee6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	2200      	movs	r2, #0
 8015eec:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8015eee:	68fb      	ldr	r3, [r7, #12]
 8015ef0:	2200      	movs	r2, #0
 8015ef2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	2200      	movs	r2, #0
 8015ef8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	3330      	adds	r3, #48	@ 0x30
 8015efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015f02:	2100      	movs	r1, #0
 8015f04:	4618      	mov	r0, r3
 8015f06:	f7fe fa79 	bl	80143fc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015f0a:	79fb      	ldrb	r3, [r7, #7]
 8015f0c:	f003 0320 	and.w	r3, r3, #32
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d060      	beq.n	8015fd6 <f_open+0x35a>
 8015f14:	68fb      	ldr	r3, [r7, #12]
 8015f16:	68db      	ldr	r3, [r3, #12]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d05c      	beq.n	8015fd6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	68da      	ldr	r2, [r3, #12]
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015f24:	693b      	ldr	r3, [r7, #16]
 8015f26:	895b      	ldrh	r3, [r3, #10]
 8015f28:	025b      	lsls	r3, r3, #9
 8015f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015f2c:	68fb      	ldr	r3, [r7, #12]
 8015f2e:	689b      	ldr	r3, [r3, #8]
 8015f30:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	68db      	ldr	r3, [r3, #12]
 8015f36:	657b      	str	r3, [r7, #84]	@ 0x54
 8015f38:	e016      	b.n	8015f68 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015f3e:	4618      	mov	r0, r3
 8015f40:	f7fe fd25 	bl	801498e <get_fat>
 8015f44:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8015f46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015f48:	2b01      	cmp	r3, #1
 8015f4a:	d802      	bhi.n	8015f52 <f_open+0x2d6>
 8015f4c:	2302      	movs	r3, #2
 8015f4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8015f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f58:	d102      	bne.n	8015f60 <f_open+0x2e4>
 8015f5a:	2301      	movs	r3, #1
 8015f5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015f60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015f62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015f64:	1ad3      	subs	r3, r2, r3
 8015f66:	657b      	str	r3, [r7, #84]	@ 0x54
 8015f68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d103      	bne.n	8015f78 <f_open+0x2fc>
 8015f70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015f74:	429a      	cmp	r2, r3
 8015f76:	d8e0      	bhi.n	8015f3a <f_open+0x2be>
				}
				fp->clust = clst;
 8015f78:	68fb      	ldr	r3, [r7, #12]
 8015f7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015f7c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8015f7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d127      	bne.n	8015fd6 <f_open+0x35a>
 8015f86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d022      	beq.n	8015fd6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8015f90:	693b      	ldr	r3, [r7, #16]
 8015f92:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015f94:	4618      	mov	r0, r3
 8015f96:	f7fe fcdb 	bl	8014950 <clust2sect>
 8015f9a:	6478      	str	r0, [r7, #68]	@ 0x44
 8015f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d103      	bne.n	8015faa <f_open+0x32e>
						res = FR_INT_ERR;
 8015fa2:	2302      	movs	r3, #2
 8015fa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015fa8:	e015      	b.n	8015fd6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015fac:	0a5a      	lsrs	r2, r3, #9
 8015fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015fb0:	441a      	add	r2, r3
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8015fb6:	693b      	ldr	r3, [r7, #16]
 8015fb8:	7858      	ldrb	r0, [r3, #1]
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	6a1a      	ldr	r2, [r3, #32]
 8015fc4:	2301      	movs	r3, #1
 8015fc6:	f7fe f917 	bl	80141f8 <disk_read>
 8015fca:	4603      	mov	r3, r0
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d002      	beq.n	8015fd6 <f_open+0x35a>
 8015fd0:	2301      	movs	r3, #1
 8015fd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8015fd6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d002      	beq.n	8015fe4 <f_open+0x368>
 8015fde:	68fb      	ldr	r3, [r7, #12]
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015fe4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8015fe8:	4618      	mov	r0, r3
 8015fea:	3760      	adds	r7, #96	@ 0x60
 8015fec:	46bd      	mov	sp, r7
 8015fee:	bd80      	pop	{r7, pc}

08015ff0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8015ff0:	b580      	push	{r7, lr}
 8015ff2:	b08c      	sub	sp, #48	@ 0x30
 8015ff4:	af00      	add	r7, sp, #0
 8015ff6:	60f8      	str	r0, [r7, #12]
 8015ff8:	60b9      	str	r1, [r7, #8]
 8015ffa:	607a      	str	r2, [r7, #4]
 8015ffc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8015ffe:	68bb      	ldr	r3, [r7, #8]
 8016000:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016002:	683b      	ldr	r3, [r7, #0]
 8016004:	2200      	movs	r2, #0
 8016006:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016008:	68fb      	ldr	r3, [r7, #12]
 801600a:	f107 0210 	add.w	r2, r7, #16
 801600e:	4611      	mov	r1, r2
 8016010:	4618      	mov	r0, r3
 8016012:	f7ff fdb7 	bl	8015b84 <validate>
 8016016:	4603      	mov	r3, r0
 8016018:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801601c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016020:	2b00      	cmp	r3, #0
 8016022:	d107      	bne.n	8016034 <f_write+0x44>
 8016024:	68fb      	ldr	r3, [r7, #12]
 8016026:	7d5b      	ldrb	r3, [r3, #21]
 8016028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801602c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016030:	2b00      	cmp	r3, #0
 8016032:	d002      	beq.n	801603a <f_write+0x4a>
 8016034:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016038:	e14b      	b.n	80162d2 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801603a:	68fb      	ldr	r3, [r7, #12]
 801603c:	7d1b      	ldrb	r3, [r3, #20]
 801603e:	f003 0302 	and.w	r3, r3, #2
 8016042:	2b00      	cmp	r3, #0
 8016044:	d101      	bne.n	801604a <f_write+0x5a>
 8016046:	2307      	movs	r3, #7
 8016048:	e143      	b.n	80162d2 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801604a:	68fb      	ldr	r3, [r7, #12]
 801604c:	699a      	ldr	r2, [r3, #24]
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	441a      	add	r2, r3
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	699b      	ldr	r3, [r3, #24]
 8016056:	429a      	cmp	r2, r3
 8016058:	f080 812d 	bcs.w	80162b6 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	699b      	ldr	r3, [r3, #24]
 8016060:	43db      	mvns	r3, r3
 8016062:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016064:	e127      	b.n	80162b6 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016066:	68fb      	ldr	r3, [r7, #12]
 8016068:	699b      	ldr	r3, [r3, #24]
 801606a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801606e:	2b00      	cmp	r3, #0
 8016070:	f040 80e3 	bne.w	801623a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	699b      	ldr	r3, [r3, #24]
 8016078:	0a5b      	lsrs	r3, r3, #9
 801607a:	693a      	ldr	r2, [r7, #16]
 801607c:	8952      	ldrh	r2, [r2, #10]
 801607e:	3a01      	subs	r2, #1
 8016080:	4013      	ands	r3, r2
 8016082:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016084:	69bb      	ldr	r3, [r7, #24]
 8016086:	2b00      	cmp	r3, #0
 8016088:	d143      	bne.n	8016112 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801608a:	68fb      	ldr	r3, [r7, #12]
 801608c:	699b      	ldr	r3, [r3, #24]
 801608e:	2b00      	cmp	r3, #0
 8016090:	d10c      	bne.n	80160ac <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	689b      	ldr	r3, [r3, #8]
 8016096:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801609a:	2b00      	cmp	r3, #0
 801609c:	d11a      	bne.n	80160d4 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	2100      	movs	r1, #0
 80160a2:	4618      	mov	r0, r3
 80160a4:	f7fe fe69 	bl	8014d7a <create_chain>
 80160a8:	62b8      	str	r0, [r7, #40]	@ 0x28
 80160aa:	e013      	b.n	80160d4 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d007      	beq.n	80160c4 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80160b4:	68fb      	ldr	r3, [r7, #12]
 80160b6:	699b      	ldr	r3, [r3, #24]
 80160b8:	4619      	mov	r1, r3
 80160ba:	68f8      	ldr	r0, [r7, #12]
 80160bc:	f7fe fef5 	bl	8014eaa <clmt_clust>
 80160c0:	62b8      	str	r0, [r7, #40]	@ 0x28
 80160c2:	e007      	b.n	80160d4 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80160c4:	68fa      	ldr	r2, [r7, #12]
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	69db      	ldr	r3, [r3, #28]
 80160ca:	4619      	mov	r1, r3
 80160cc:	4610      	mov	r0, r2
 80160ce:	f7fe fe54 	bl	8014d7a <create_chain>
 80160d2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80160d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	f000 80f2 	beq.w	80162c0 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80160dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160de:	2b01      	cmp	r3, #1
 80160e0:	d104      	bne.n	80160ec <f_write+0xfc>
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	2202      	movs	r2, #2
 80160e6:	755a      	strb	r2, [r3, #21]
 80160e8:	2302      	movs	r3, #2
 80160ea:	e0f2      	b.n	80162d2 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80160ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160f2:	d104      	bne.n	80160fe <f_write+0x10e>
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	2201      	movs	r2, #1
 80160f8:	755a      	strb	r2, [r3, #21]
 80160fa:	2301      	movs	r3, #1
 80160fc:	e0e9      	b.n	80162d2 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016102:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	689b      	ldr	r3, [r3, #8]
 8016108:	2b00      	cmp	r3, #0
 801610a:	d102      	bne.n	8016112 <f_write+0x122>
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016110:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	7d1b      	ldrb	r3, [r3, #20]
 8016116:	b25b      	sxtb	r3, r3
 8016118:	2b00      	cmp	r3, #0
 801611a:	da18      	bge.n	801614e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801611c:	693b      	ldr	r3, [r7, #16]
 801611e:	7858      	ldrb	r0, [r3, #1]
 8016120:	68fb      	ldr	r3, [r7, #12]
 8016122:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	6a1a      	ldr	r2, [r3, #32]
 801612a:	2301      	movs	r3, #1
 801612c:	f7fe f884 	bl	8014238 <disk_write>
 8016130:	4603      	mov	r3, r0
 8016132:	2b00      	cmp	r3, #0
 8016134:	d004      	beq.n	8016140 <f_write+0x150>
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	2201      	movs	r2, #1
 801613a:	755a      	strb	r2, [r3, #21]
 801613c:	2301      	movs	r3, #1
 801613e:	e0c8      	b.n	80162d2 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	7d1b      	ldrb	r3, [r3, #20]
 8016144:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016148:	b2da      	uxtb	r2, r3
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801614e:	693a      	ldr	r2, [r7, #16]
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	69db      	ldr	r3, [r3, #28]
 8016154:	4619      	mov	r1, r3
 8016156:	4610      	mov	r0, r2
 8016158:	f7fe fbfa 	bl	8014950 <clust2sect>
 801615c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801615e:	697b      	ldr	r3, [r7, #20]
 8016160:	2b00      	cmp	r3, #0
 8016162:	d104      	bne.n	801616e <f_write+0x17e>
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	2202      	movs	r2, #2
 8016168:	755a      	strb	r2, [r3, #21]
 801616a:	2302      	movs	r3, #2
 801616c:	e0b1      	b.n	80162d2 <f_write+0x2e2>
			sect += csect;
 801616e:	697a      	ldr	r2, [r7, #20]
 8016170:	69bb      	ldr	r3, [r7, #24]
 8016172:	4413      	add	r3, r2
 8016174:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	0a5b      	lsrs	r3, r3, #9
 801617a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801617c:	6a3b      	ldr	r3, [r7, #32]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d03c      	beq.n	80161fc <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016182:	69ba      	ldr	r2, [r7, #24]
 8016184:	6a3b      	ldr	r3, [r7, #32]
 8016186:	4413      	add	r3, r2
 8016188:	693a      	ldr	r2, [r7, #16]
 801618a:	8952      	ldrh	r2, [r2, #10]
 801618c:	4293      	cmp	r3, r2
 801618e:	d905      	bls.n	801619c <f_write+0x1ac>
					cc = fs->csize - csect;
 8016190:	693b      	ldr	r3, [r7, #16]
 8016192:	895b      	ldrh	r3, [r3, #10]
 8016194:	461a      	mov	r2, r3
 8016196:	69bb      	ldr	r3, [r7, #24]
 8016198:	1ad3      	subs	r3, r2, r3
 801619a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801619c:	693b      	ldr	r3, [r7, #16]
 801619e:	7858      	ldrb	r0, [r3, #1]
 80161a0:	6a3b      	ldr	r3, [r7, #32]
 80161a2:	697a      	ldr	r2, [r7, #20]
 80161a4:	69f9      	ldr	r1, [r7, #28]
 80161a6:	f7fe f847 	bl	8014238 <disk_write>
 80161aa:	4603      	mov	r3, r0
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d004      	beq.n	80161ba <f_write+0x1ca>
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	2201      	movs	r2, #1
 80161b4:	755a      	strb	r2, [r3, #21]
 80161b6:	2301      	movs	r3, #1
 80161b8:	e08b      	b.n	80162d2 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80161ba:	68fb      	ldr	r3, [r7, #12]
 80161bc:	6a1a      	ldr	r2, [r3, #32]
 80161be:	697b      	ldr	r3, [r7, #20]
 80161c0:	1ad3      	subs	r3, r2, r3
 80161c2:	6a3a      	ldr	r2, [r7, #32]
 80161c4:	429a      	cmp	r2, r3
 80161c6:	d915      	bls.n	80161f4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80161c8:	68fb      	ldr	r3, [r7, #12]
 80161ca:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	6a1a      	ldr	r2, [r3, #32]
 80161d2:	697b      	ldr	r3, [r7, #20]
 80161d4:	1ad3      	subs	r3, r2, r3
 80161d6:	025b      	lsls	r3, r3, #9
 80161d8:	69fa      	ldr	r2, [r7, #28]
 80161da:	4413      	add	r3, r2
 80161dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80161e0:	4619      	mov	r1, r3
 80161e2:	f7fe f8ea 	bl	80143ba <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	7d1b      	ldrb	r3, [r3, #20]
 80161ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80161ee:	b2da      	uxtb	r2, r3
 80161f0:	68fb      	ldr	r3, [r7, #12]
 80161f2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80161f4:	6a3b      	ldr	r3, [r7, #32]
 80161f6:	025b      	lsls	r3, r3, #9
 80161f8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80161fa:	e03f      	b.n	801627c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	6a1b      	ldr	r3, [r3, #32]
 8016200:	697a      	ldr	r2, [r7, #20]
 8016202:	429a      	cmp	r2, r3
 8016204:	d016      	beq.n	8016234 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	699a      	ldr	r2, [r3, #24]
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801620e:	429a      	cmp	r2, r3
 8016210:	d210      	bcs.n	8016234 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016212:	693b      	ldr	r3, [r7, #16]
 8016214:	7858      	ldrb	r0, [r3, #1]
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801621c:	2301      	movs	r3, #1
 801621e:	697a      	ldr	r2, [r7, #20]
 8016220:	f7fd ffea 	bl	80141f8 <disk_read>
 8016224:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016226:	2b00      	cmp	r3, #0
 8016228:	d004      	beq.n	8016234 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	2201      	movs	r2, #1
 801622e:	755a      	strb	r2, [r3, #21]
 8016230:	2301      	movs	r3, #1
 8016232:	e04e      	b.n	80162d2 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	697a      	ldr	r2, [r7, #20]
 8016238:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801623a:	68fb      	ldr	r3, [r7, #12]
 801623c:	699b      	ldr	r3, [r3, #24]
 801623e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016242:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016246:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	429a      	cmp	r2, r3
 801624e:	d901      	bls.n	8016254 <f_write+0x264>
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	699b      	ldr	r3, [r3, #24]
 801625e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016262:	4413      	add	r3, r2
 8016264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016266:	69f9      	ldr	r1, [r7, #28]
 8016268:	4618      	mov	r0, r3
 801626a:	f7fe f8a6 	bl	80143ba <mem_cpy>
		fp->flag |= FA_DIRTY;
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	7d1b      	ldrb	r3, [r3, #20]
 8016272:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016276:	b2da      	uxtb	r2, r3
 8016278:	68fb      	ldr	r3, [r7, #12]
 801627a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801627c:	69fa      	ldr	r2, [r7, #28]
 801627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016280:	4413      	add	r3, r2
 8016282:	61fb      	str	r3, [r7, #28]
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	699a      	ldr	r2, [r3, #24]
 8016288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801628a:	441a      	add	r2, r3
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	619a      	str	r2, [r3, #24]
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	68da      	ldr	r2, [r3, #12]
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	699b      	ldr	r3, [r3, #24]
 8016298:	429a      	cmp	r2, r3
 801629a:	bf38      	it	cc
 801629c:	461a      	movcc	r2, r3
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	60da      	str	r2, [r3, #12]
 80162a2:	683b      	ldr	r3, [r7, #0]
 80162a4:	681a      	ldr	r2, [r3, #0]
 80162a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162a8:	441a      	add	r2, r3
 80162aa:	683b      	ldr	r3, [r7, #0]
 80162ac:	601a      	str	r2, [r3, #0]
 80162ae:	687a      	ldr	r2, [r7, #4]
 80162b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162b2:	1ad3      	subs	r3, r2, r3
 80162b4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	f47f aed4 	bne.w	8016066 <f_write+0x76>
 80162be:	e000      	b.n	80162c2 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80162c0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80162c2:	68fb      	ldr	r3, [r7, #12]
 80162c4:	7d1b      	ldrb	r3, [r3, #20]
 80162c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162ca:	b2da      	uxtb	r2, r3
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80162d0:	2300      	movs	r3, #0
}
 80162d2:	4618      	mov	r0, r3
 80162d4:	3730      	adds	r7, #48	@ 0x30
 80162d6:	46bd      	mov	sp, r7
 80162d8:	bd80      	pop	{r7, pc}

080162da <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80162da:	b580      	push	{r7, lr}
 80162dc:	b086      	sub	sp, #24
 80162de:	af00      	add	r7, sp, #0
 80162e0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	f107 0208 	add.w	r2, r7, #8
 80162e8:	4611      	mov	r1, r2
 80162ea:	4618      	mov	r0, r3
 80162ec:	f7ff fc4a 	bl	8015b84 <validate>
 80162f0:	4603      	mov	r3, r0
 80162f2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80162f4:	7dfb      	ldrb	r3, [r7, #23]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d168      	bne.n	80163cc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	7d1b      	ldrb	r3, [r3, #20]
 80162fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016302:	2b00      	cmp	r3, #0
 8016304:	d062      	beq.n	80163cc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	7d1b      	ldrb	r3, [r3, #20]
 801630a:	b25b      	sxtb	r3, r3
 801630c:	2b00      	cmp	r3, #0
 801630e:	da15      	bge.n	801633c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016310:	68bb      	ldr	r3, [r7, #8]
 8016312:	7858      	ldrb	r0, [r3, #1]
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	6a1a      	ldr	r2, [r3, #32]
 801631e:	2301      	movs	r3, #1
 8016320:	f7fd ff8a 	bl	8014238 <disk_write>
 8016324:	4603      	mov	r3, r0
 8016326:	2b00      	cmp	r3, #0
 8016328:	d001      	beq.n	801632e <f_sync+0x54>
 801632a:	2301      	movs	r3, #1
 801632c:	e04f      	b.n	80163ce <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	7d1b      	ldrb	r3, [r3, #20]
 8016332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016336:	b2da      	uxtb	r2, r3
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801633c:	f7f8 f9c0 	bl	800e6c0 <get_fattime>
 8016340:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016342:	68ba      	ldr	r2, [r7, #8]
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016348:	4619      	mov	r1, r3
 801634a:	4610      	mov	r0, r2
 801634c:	f7fe fa64 	bl	8014818 <move_window>
 8016350:	4603      	mov	r3, r0
 8016352:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016354:	7dfb      	ldrb	r3, [r7, #23]
 8016356:	2b00      	cmp	r3, #0
 8016358:	d138      	bne.n	80163cc <f_sync+0xf2>
					dir = fp->dir_ptr;
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801635e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016360:	68fb      	ldr	r3, [r7, #12]
 8016362:	330b      	adds	r3, #11
 8016364:	781a      	ldrb	r2, [r3, #0]
 8016366:	68fb      	ldr	r3, [r7, #12]
 8016368:	330b      	adds	r3, #11
 801636a:	f042 0220 	orr.w	r2, r2, #32
 801636e:	b2d2      	uxtb	r2, r2
 8016370:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	6818      	ldr	r0, [r3, #0]
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	689b      	ldr	r3, [r3, #8]
 801637a:	461a      	mov	r2, r3
 801637c:	68f9      	ldr	r1, [r7, #12]
 801637e:	f7fe ff6e 	bl	801525e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016382:	68fb      	ldr	r3, [r7, #12]
 8016384:	f103 021c 	add.w	r2, r3, #28
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	68db      	ldr	r3, [r3, #12]
 801638c:	4619      	mov	r1, r3
 801638e:	4610      	mov	r0, r2
 8016390:	f7fd ffe7 	bl	8014362 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	3316      	adds	r3, #22
 8016398:	6939      	ldr	r1, [r7, #16]
 801639a:	4618      	mov	r0, r3
 801639c:	f7fd ffe1 	bl	8014362 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80163a0:	68fb      	ldr	r3, [r7, #12]
 80163a2:	3312      	adds	r3, #18
 80163a4:	2100      	movs	r1, #0
 80163a6:	4618      	mov	r0, r3
 80163a8:	f7fd ffc0 	bl	801432c <st_word>
					fs->wflag = 1;
 80163ac:	68bb      	ldr	r3, [r7, #8]
 80163ae:	2201      	movs	r2, #1
 80163b0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80163b2:	68bb      	ldr	r3, [r7, #8]
 80163b4:	4618      	mov	r0, r3
 80163b6:	f7fe fa5d 	bl	8014874 <sync_fs>
 80163ba:	4603      	mov	r3, r0
 80163bc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	7d1b      	ldrb	r3, [r3, #20]
 80163c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80163c6:	b2da      	uxtb	r2, r3
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80163cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80163ce:	4618      	mov	r0, r3
 80163d0:	3718      	adds	r7, #24
 80163d2:	46bd      	mov	sp, r7
 80163d4:	bd80      	pop	{r7, pc}

080163d6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80163d6:	b580      	push	{r7, lr}
 80163d8:	b084      	sub	sp, #16
 80163da:	af00      	add	r7, sp, #0
 80163dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80163de:	6878      	ldr	r0, [r7, #4]
 80163e0:	f7ff ff7b 	bl	80162da <f_sync>
 80163e4:	4603      	mov	r3, r0
 80163e6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80163e8:	7bfb      	ldrb	r3, [r7, #15]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d118      	bne.n	8016420 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	f107 0208 	add.w	r2, r7, #8
 80163f4:	4611      	mov	r1, r2
 80163f6:	4618      	mov	r0, r3
 80163f8:	f7ff fbc4 	bl	8015b84 <validate>
 80163fc:	4603      	mov	r3, r0
 80163fe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016400:	7bfb      	ldrb	r3, [r7, #15]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d10c      	bne.n	8016420 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	691b      	ldr	r3, [r3, #16]
 801640a:	4618      	mov	r0, r3
 801640c:	f7fe f960 	bl	80146d0 <dec_lock>
 8016410:	4603      	mov	r3, r0
 8016412:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016414:	7bfb      	ldrb	r3, [r7, #15]
 8016416:	2b00      	cmp	r3, #0
 8016418:	d102      	bne.n	8016420 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	2200      	movs	r2, #0
 801641e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016420:	7bfb      	ldrb	r3, [r7, #15]
}
 8016422:	4618      	mov	r0, r3
 8016424:	3710      	adds	r7, #16
 8016426:	46bd      	mov	sp, r7
 8016428:	bd80      	pop	{r7, pc}

0801642a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801642a:	b580      	push	{r7, lr}
 801642c:	b090      	sub	sp, #64	@ 0x40
 801642e:	af00      	add	r7, sp, #0
 8016430:	6078      	str	r0, [r7, #4]
 8016432:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	f107 0208 	add.w	r2, r7, #8
 801643a:	4611      	mov	r1, r2
 801643c:	4618      	mov	r0, r3
 801643e:	f7ff fba1 	bl	8015b84 <validate>
 8016442:	4603      	mov	r3, r0
 8016444:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8016448:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801644c:	2b00      	cmp	r3, #0
 801644e:	d103      	bne.n	8016458 <f_lseek+0x2e>
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	7d5b      	ldrb	r3, [r3, #21]
 8016454:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8016458:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801645c:	2b00      	cmp	r3, #0
 801645e:	d002      	beq.n	8016466 <f_lseek+0x3c>
 8016460:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016464:	e1e6      	b.n	8016834 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801646a:	2b00      	cmp	r3, #0
 801646c:	f000 80d1 	beq.w	8016612 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016470:	683b      	ldr	r3, [r7, #0]
 8016472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016476:	d15a      	bne.n	801652e <f_lseek+0x104>
			tbl = fp->cltbl;
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801647c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016480:	1d1a      	adds	r2, r3, #4
 8016482:	627a      	str	r2, [r7, #36]	@ 0x24
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	617b      	str	r3, [r7, #20]
 8016488:	2302      	movs	r3, #2
 801648a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	689b      	ldr	r3, [r3, #8]
 8016490:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016494:	2b00      	cmp	r3, #0
 8016496:	d03a      	beq.n	801650e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801649a:	613b      	str	r3, [r7, #16]
 801649c:	2300      	movs	r3, #0
 801649e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80164a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164a2:	3302      	adds	r3, #2
 80164a4:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80164a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164a8:	60fb      	str	r3, [r7, #12]
 80164aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164ac:	3301      	adds	r3, #1
 80164ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80164b4:	4618      	mov	r0, r3
 80164b6:	f7fe fa6a 	bl	801498e <get_fat>
 80164ba:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80164bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164be:	2b01      	cmp	r3, #1
 80164c0:	d804      	bhi.n	80164cc <f_lseek+0xa2>
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	2202      	movs	r2, #2
 80164c6:	755a      	strb	r2, [r3, #21]
 80164c8:	2302      	movs	r3, #2
 80164ca:	e1b3      	b.n	8016834 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80164cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164d2:	d104      	bne.n	80164de <f_lseek+0xb4>
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	2201      	movs	r2, #1
 80164d8:	755a      	strb	r2, [r3, #21]
 80164da:	2301      	movs	r3, #1
 80164dc:	e1aa      	b.n	8016834 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	3301      	adds	r3, #1
 80164e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80164e4:	429a      	cmp	r2, r3
 80164e6:	d0de      	beq.n	80164a6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80164e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164ea:	697b      	ldr	r3, [r7, #20]
 80164ec:	429a      	cmp	r2, r3
 80164ee:	d809      	bhi.n	8016504 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80164f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164f2:	1d1a      	adds	r2, r3, #4
 80164f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80164f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80164f8:	601a      	str	r2, [r3, #0]
 80164fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164fc:	1d1a      	adds	r2, r3, #4
 80164fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8016500:	693a      	ldr	r2, [r7, #16]
 8016502:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016504:	68bb      	ldr	r3, [r7, #8]
 8016506:	695b      	ldr	r3, [r3, #20]
 8016508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801650a:	429a      	cmp	r2, r3
 801650c:	d3c4      	bcc.n	8016498 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016514:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016516:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016518:	697b      	ldr	r3, [r7, #20]
 801651a:	429a      	cmp	r2, r3
 801651c:	d803      	bhi.n	8016526 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801651e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016520:	2200      	movs	r2, #0
 8016522:	601a      	str	r2, [r3, #0]
 8016524:	e184      	b.n	8016830 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016526:	2311      	movs	r3, #17
 8016528:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801652c:	e180      	b.n	8016830 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	68db      	ldr	r3, [r3, #12]
 8016532:	683a      	ldr	r2, [r7, #0]
 8016534:	429a      	cmp	r2, r3
 8016536:	d902      	bls.n	801653e <f_lseek+0x114>
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	68db      	ldr	r3, [r3, #12]
 801653c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	683a      	ldr	r2, [r7, #0]
 8016542:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016544:	683b      	ldr	r3, [r7, #0]
 8016546:	2b00      	cmp	r3, #0
 8016548:	f000 8172 	beq.w	8016830 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	3b01      	subs	r3, #1
 8016550:	4619      	mov	r1, r3
 8016552:	6878      	ldr	r0, [r7, #4]
 8016554:	f7fe fca9 	bl	8014eaa <clmt_clust>
 8016558:	4602      	mov	r2, r0
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801655e:	68ba      	ldr	r2, [r7, #8]
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	69db      	ldr	r3, [r3, #28]
 8016564:	4619      	mov	r1, r3
 8016566:	4610      	mov	r0, r2
 8016568:	f7fe f9f2 	bl	8014950 <clust2sect>
 801656c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801656e:	69bb      	ldr	r3, [r7, #24]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d104      	bne.n	801657e <f_lseek+0x154>
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	2202      	movs	r2, #2
 8016578:	755a      	strb	r2, [r3, #21]
 801657a:	2302      	movs	r3, #2
 801657c:	e15a      	b.n	8016834 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801657e:	683b      	ldr	r3, [r7, #0]
 8016580:	3b01      	subs	r3, #1
 8016582:	0a5b      	lsrs	r3, r3, #9
 8016584:	68ba      	ldr	r2, [r7, #8]
 8016586:	8952      	ldrh	r2, [r2, #10]
 8016588:	3a01      	subs	r2, #1
 801658a:	4013      	ands	r3, r2
 801658c:	69ba      	ldr	r2, [r7, #24]
 801658e:	4413      	add	r3, r2
 8016590:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	699b      	ldr	r3, [r3, #24]
 8016596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801659a:	2b00      	cmp	r3, #0
 801659c:	f000 8148 	beq.w	8016830 <f_lseek+0x406>
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	6a1b      	ldr	r3, [r3, #32]
 80165a4:	69ba      	ldr	r2, [r7, #24]
 80165a6:	429a      	cmp	r2, r3
 80165a8:	f000 8142 	beq.w	8016830 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	7d1b      	ldrb	r3, [r3, #20]
 80165b0:	b25b      	sxtb	r3, r3
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	da18      	bge.n	80165e8 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80165b6:	68bb      	ldr	r3, [r7, #8]
 80165b8:	7858      	ldrb	r0, [r3, #1]
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	6a1a      	ldr	r2, [r3, #32]
 80165c4:	2301      	movs	r3, #1
 80165c6:	f7fd fe37 	bl	8014238 <disk_write>
 80165ca:	4603      	mov	r3, r0
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d004      	beq.n	80165da <f_lseek+0x1b0>
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	2201      	movs	r2, #1
 80165d4:	755a      	strb	r2, [r3, #21]
 80165d6:	2301      	movs	r3, #1
 80165d8:	e12c      	b.n	8016834 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	7d1b      	ldrb	r3, [r3, #20]
 80165de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80165e2:	b2da      	uxtb	r2, r3
 80165e4:	687b      	ldr	r3, [r7, #4]
 80165e6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80165e8:	68bb      	ldr	r3, [r7, #8]
 80165ea:	7858      	ldrb	r0, [r3, #1]
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80165f2:	2301      	movs	r3, #1
 80165f4:	69ba      	ldr	r2, [r7, #24]
 80165f6:	f7fd fdff 	bl	80141f8 <disk_read>
 80165fa:	4603      	mov	r3, r0
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d004      	beq.n	801660a <f_lseek+0x1e0>
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	2201      	movs	r2, #1
 8016604:	755a      	strb	r2, [r3, #21]
 8016606:	2301      	movs	r3, #1
 8016608:	e114      	b.n	8016834 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	69ba      	ldr	r2, [r7, #24]
 801660e:	621a      	str	r2, [r3, #32]
 8016610:	e10e      	b.n	8016830 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	68db      	ldr	r3, [r3, #12]
 8016616:	683a      	ldr	r2, [r7, #0]
 8016618:	429a      	cmp	r2, r3
 801661a:	d908      	bls.n	801662e <f_lseek+0x204>
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	7d1b      	ldrb	r3, [r3, #20]
 8016620:	f003 0302 	and.w	r3, r3, #2
 8016624:	2b00      	cmp	r3, #0
 8016626:	d102      	bne.n	801662e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	68db      	ldr	r3, [r3, #12]
 801662c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	699b      	ldr	r3, [r3, #24]
 8016632:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016634:	2300      	movs	r3, #0
 8016636:	637b      	str	r3, [r7, #52]	@ 0x34
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801663c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801663e:	683b      	ldr	r3, [r7, #0]
 8016640:	2b00      	cmp	r3, #0
 8016642:	f000 80a7 	beq.w	8016794 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016646:	68bb      	ldr	r3, [r7, #8]
 8016648:	895b      	ldrh	r3, [r3, #10]
 801664a:	025b      	lsls	r3, r3, #9
 801664c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801664e:	6a3b      	ldr	r3, [r7, #32]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d01b      	beq.n	801668c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016654:	683b      	ldr	r3, [r7, #0]
 8016656:	1e5a      	subs	r2, r3, #1
 8016658:	69fb      	ldr	r3, [r7, #28]
 801665a:	fbb2 f2f3 	udiv	r2, r2, r3
 801665e:	6a3b      	ldr	r3, [r7, #32]
 8016660:	1e59      	subs	r1, r3, #1
 8016662:	69fb      	ldr	r3, [r7, #28]
 8016664:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016668:	429a      	cmp	r2, r3
 801666a:	d30f      	bcc.n	801668c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801666c:	6a3b      	ldr	r3, [r7, #32]
 801666e:	1e5a      	subs	r2, r3, #1
 8016670:	69fb      	ldr	r3, [r7, #28]
 8016672:	425b      	negs	r3, r3
 8016674:	401a      	ands	r2, r3
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	699b      	ldr	r3, [r3, #24]
 801667e:	683a      	ldr	r2, [r7, #0]
 8016680:	1ad3      	subs	r3, r2, r3
 8016682:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	69db      	ldr	r3, [r3, #28]
 8016688:	63bb      	str	r3, [r7, #56]	@ 0x38
 801668a:	e022      	b.n	80166d2 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	689b      	ldr	r3, [r3, #8]
 8016690:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016694:	2b00      	cmp	r3, #0
 8016696:	d119      	bne.n	80166cc <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	2100      	movs	r1, #0
 801669c:	4618      	mov	r0, r3
 801669e:	f7fe fb6c 	bl	8014d7a <create_chain>
 80166a2:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80166a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	d104      	bne.n	80166b4 <f_lseek+0x28a>
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	2202      	movs	r2, #2
 80166ae:	755a      	strb	r2, [r3, #21]
 80166b0:	2302      	movs	r3, #2
 80166b2:	e0bf      	b.n	8016834 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80166b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166ba:	d104      	bne.n	80166c6 <f_lseek+0x29c>
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	2201      	movs	r2, #1
 80166c0:	755a      	strb	r2, [r3, #21]
 80166c2:	2301      	movs	r3, #1
 80166c4:	e0b6      	b.n	8016834 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166ca:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166d0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80166d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d05d      	beq.n	8016794 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80166d8:	e03a      	b.n	8016750 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80166da:	683a      	ldr	r2, [r7, #0]
 80166dc:	69fb      	ldr	r3, [r7, #28]
 80166de:	1ad3      	subs	r3, r2, r3
 80166e0:	603b      	str	r3, [r7, #0]
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	699a      	ldr	r2, [r3, #24]
 80166e6:	69fb      	ldr	r3, [r7, #28]
 80166e8:	441a      	add	r2, r3
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	7d1b      	ldrb	r3, [r3, #20]
 80166f2:	f003 0302 	and.w	r3, r3, #2
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d00b      	beq.n	8016712 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80166fe:	4618      	mov	r0, r3
 8016700:	f7fe fb3b 	bl	8014d7a <create_chain>
 8016704:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016708:	2b00      	cmp	r3, #0
 801670a:	d108      	bne.n	801671e <f_lseek+0x2f4>
							ofs = 0; break;
 801670c:	2300      	movs	r3, #0
 801670e:	603b      	str	r3, [r7, #0]
 8016710:	e022      	b.n	8016758 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016716:	4618      	mov	r0, r3
 8016718:	f7fe f939 	bl	801498e <get_fat>
 801671c:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801671e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016724:	d104      	bne.n	8016730 <f_lseek+0x306>
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	2201      	movs	r2, #1
 801672a:	755a      	strb	r2, [r3, #21]
 801672c:	2301      	movs	r3, #1
 801672e:	e081      	b.n	8016834 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016732:	2b01      	cmp	r3, #1
 8016734:	d904      	bls.n	8016740 <f_lseek+0x316>
 8016736:	68bb      	ldr	r3, [r7, #8]
 8016738:	695b      	ldr	r3, [r3, #20]
 801673a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801673c:	429a      	cmp	r2, r3
 801673e:	d304      	bcc.n	801674a <f_lseek+0x320>
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	2202      	movs	r2, #2
 8016744:	755a      	strb	r2, [r3, #21]
 8016746:	2302      	movs	r3, #2
 8016748:	e074      	b.n	8016834 <f_lseek+0x40a>
					fp->clust = clst;
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801674e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016750:	683a      	ldr	r2, [r7, #0]
 8016752:	69fb      	ldr	r3, [r7, #28]
 8016754:	429a      	cmp	r2, r3
 8016756:	d8c0      	bhi.n	80166da <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	699a      	ldr	r2, [r3, #24]
 801675c:	683b      	ldr	r3, [r7, #0]
 801675e:	441a      	add	r2, r3
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016764:	683b      	ldr	r3, [r7, #0]
 8016766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801676a:	2b00      	cmp	r3, #0
 801676c:	d012      	beq.n	8016794 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801676e:	68bb      	ldr	r3, [r7, #8]
 8016770:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016772:	4618      	mov	r0, r3
 8016774:	f7fe f8ec 	bl	8014950 <clust2sect>
 8016778:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801677a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801677c:	2b00      	cmp	r3, #0
 801677e:	d104      	bne.n	801678a <f_lseek+0x360>
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	2202      	movs	r2, #2
 8016784:	755a      	strb	r2, [r3, #21]
 8016786:	2302      	movs	r3, #2
 8016788:	e054      	b.n	8016834 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801678a:	683b      	ldr	r3, [r7, #0]
 801678c:	0a5b      	lsrs	r3, r3, #9
 801678e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016790:	4413      	add	r3, r2
 8016792:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	699a      	ldr	r2, [r3, #24]
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	68db      	ldr	r3, [r3, #12]
 801679c:	429a      	cmp	r2, r3
 801679e:	d90a      	bls.n	80167b6 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	699a      	ldr	r2, [r3, #24]
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	7d1b      	ldrb	r3, [r3, #20]
 80167ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167b0:	b2da      	uxtb	r2, r3
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	699b      	ldr	r3, [r3, #24]
 80167ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d036      	beq.n	8016830 <f_lseek+0x406>
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	6a1b      	ldr	r3, [r3, #32]
 80167c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80167c8:	429a      	cmp	r2, r3
 80167ca:	d031      	beq.n	8016830 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	7d1b      	ldrb	r3, [r3, #20]
 80167d0:	b25b      	sxtb	r3, r3
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	da18      	bge.n	8016808 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80167d6:	68bb      	ldr	r3, [r7, #8]
 80167d8:	7858      	ldrb	r0, [r3, #1]
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80167e0:	687b      	ldr	r3, [r7, #4]
 80167e2:	6a1a      	ldr	r2, [r3, #32]
 80167e4:	2301      	movs	r3, #1
 80167e6:	f7fd fd27 	bl	8014238 <disk_write>
 80167ea:	4603      	mov	r3, r0
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d004      	beq.n	80167fa <f_lseek+0x3d0>
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	2201      	movs	r2, #1
 80167f4:	755a      	strb	r2, [r3, #21]
 80167f6:	2301      	movs	r3, #1
 80167f8:	e01c      	b.n	8016834 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	7d1b      	ldrb	r3, [r3, #20]
 80167fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016802:	b2da      	uxtb	r2, r3
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016808:	68bb      	ldr	r3, [r7, #8]
 801680a:	7858      	ldrb	r0, [r3, #1]
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016812:	2301      	movs	r3, #1
 8016814:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016816:	f7fd fcef 	bl	80141f8 <disk_read>
 801681a:	4603      	mov	r3, r0
 801681c:	2b00      	cmp	r3, #0
 801681e:	d004      	beq.n	801682a <f_lseek+0x400>
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	2201      	movs	r2, #1
 8016824:	755a      	strb	r2, [r3, #21]
 8016826:	2301      	movs	r3, #1
 8016828:	e004      	b.n	8016834 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801682e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8016830:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016834:	4618      	mov	r0, r3
 8016836:	3740      	adds	r7, #64	@ 0x40
 8016838:	46bd      	mov	sp, r7
 801683a:	bd80      	pop	{r7, pc}

0801683c <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 801683c:	b590      	push	{r4, r7, lr}
 801683e:	b09d      	sub	sp, #116	@ 0x74
 8016840:	af00      	add	r7, sp, #0
 8016842:	60f8      	str	r0, [r7, #12]
 8016844:	607a      	str	r2, [r7, #4]
 8016846:	603b      	str	r3, [r7, #0]
 8016848:	460b      	mov	r3, r1
 801684a:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 801684c:	2301      	movs	r3, #1
 801684e:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8016850:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016854:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8016856:	f107 030c 	add.w	r3, r7, #12
 801685a:	4618      	mov	r0, r3
 801685c:	f7fe feab 	bl	80155b6 <get_ldnumber>
 8016860:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016864:	2b00      	cmp	r3, #0
 8016866:	da02      	bge.n	801686e <f_mkfs+0x32>
 8016868:	230b      	movs	r3, #11
 801686a:	f000 bc0d 	b.w	8017088 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 801686e:	4a94      	ldr	r2, [pc, #592]	@ (8016ac0 <f_mkfs+0x284>)
 8016870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016876:	2b00      	cmp	r3, #0
 8016878:	d005      	beq.n	8016886 <f_mkfs+0x4a>
 801687a:	4a91      	ldr	r2, [pc, #580]	@ (8016ac0 <f_mkfs+0x284>)
 801687c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801687e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016882:	2200      	movs	r2, #0
 8016884:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 8016886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016888:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 801688c:	2300      	movs	r3, #0
 801688e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8016892:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8016896:	4618      	mov	r0, r3
 8016898:	f7fd fc86 	bl	80141a8 <disk_initialize>
 801689c:	4603      	mov	r3, r0
 801689e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 80168a2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80168a6:	f003 0301 	and.w	r3, r3, #1
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d001      	beq.n	80168b2 <f_mkfs+0x76>
 80168ae:	2303      	movs	r3, #3
 80168b0:	e3ea      	b.n	8017088 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80168b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80168b6:	f003 0304 	and.w	r3, r3, #4
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	d001      	beq.n	80168c2 <f_mkfs+0x86>
 80168be:	230a      	movs	r3, #10
 80168c0:	e3e2      	b.n	8017088 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 80168c2:	f107 0214 	add.w	r2, r7, #20
 80168c6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80168ca:	2103      	movs	r1, #3
 80168cc:	4618      	mov	r0, r3
 80168ce:	f7fd fcd3 	bl	8014278 <disk_ioctl>
 80168d2:	4603      	mov	r3, r0
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d10c      	bne.n	80168f2 <f_mkfs+0xb6>
 80168d8:	697b      	ldr	r3, [r7, #20]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d009      	beq.n	80168f2 <f_mkfs+0xb6>
 80168de:	697b      	ldr	r3, [r7, #20]
 80168e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80168e4:	d805      	bhi.n	80168f2 <f_mkfs+0xb6>
 80168e6:	697b      	ldr	r3, [r7, #20]
 80168e8:	1e5a      	subs	r2, r3, #1
 80168ea:	697b      	ldr	r3, [r7, #20]
 80168ec:	4013      	ands	r3, r2
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d001      	beq.n	80168f6 <f_mkfs+0xba>
 80168f2:	2301      	movs	r3, #1
 80168f4:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 80168f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80168fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d003      	beq.n	801690a <f_mkfs+0xce>
 8016902:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016904:	687a      	ldr	r2, [r7, #4]
 8016906:	429a      	cmp	r2, r3
 8016908:	d309      	bcc.n	801691e <f_mkfs+0xe2>
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016910:	d805      	bhi.n	801691e <f_mkfs+0xe2>
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	1e5a      	subs	r2, r3, #1
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	4013      	ands	r3, r2
 801691a:	2b00      	cmp	r3, #0
 801691c:	d001      	beq.n	8016922 <f_mkfs+0xe6>
 801691e:	2313      	movs	r3, #19
 8016920:	e3b2      	b.n	8017088 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8016922:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016924:	687a      	ldr	r2, [r7, #4]
 8016926:	fbb2 f3f3 	udiv	r3, r2, r3
 801692a:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 801692c:	683b      	ldr	r3, [r7, #0]
 801692e:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8016930:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016932:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016936:	fbb2 f3f3 	udiv	r3, r2, r3
 801693a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 801693c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801693e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016940:	fb02 f303 	mul.w	r3, r2, r3
 8016944:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8016946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016948:	2b00      	cmp	r3, #0
 801694a:	d101      	bne.n	8016950 <f_mkfs+0x114>
 801694c:	230e      	movs	r3, #14
 801694e:	e39b      	b.n	8017088 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8016950:	f107 0210 	add.w	r2, r7, #16
 8016954:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8016958:	2101      	movs	r1, #1
 801695a:	4618      	mov	r0, r3
 801695c:	f7fd fc8c 	bl	8014278 <disk_ioctl>
 8016960:	4603      	mov	r3, r0
 8016962:	2b00      	cmp	r3, #0
 8016964:	d001      	beq.n	801696a <f_mkfs+0x12e>
 8016966:	2301      	movs	r3, #1
 8016968:	e38e      	b.n	8017088 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 801696a:	7afb      	ldrb	r3, [r7, #11]
 801696c:	f003 0308 	and.w	r3, r3, #8
 8016970:	2b00      	cmp	r3, #0
 8016972:	d001      	beq.n	8016978 <f_mkfs+0x13c>
 8016974:	2300      	movs	r3, #0
 8016976:	e000      	b.n	801697a <f_mkfs+0x13e>
 8016978:	233f      	movs	r3, #63	@ 0x3f
 801697a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 801697c:	693b      	ldr	r3, [r7, #16]
 801697e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016980:	429a      	cmp	r2, r3
 8016982:	d901      	bls.n	8016988 <f_mkfs+0x14c>
 8016984:	230e      	movs	r3, #14
 8016986:	e37f      	b.n	8017088 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8016988:	693a      	ldr	r2, [r7, #16]
 801698a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801698c:	1ad3      	subs	r3, r2, r3
 801698e:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8016990:	693b      	ldr	r3, [r7, #16]
 8016992:	2b7f      	cmp	r3, #127	@ 0x7f
 8016994:	d801      	bhi.n	801699a <f_mkfs+0x15e>
 8016996:	230e      	movs	r3, #14
 8016998:	e376      	b.n	8017088 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	2b80      	cmp	r3, #128	@ 0x80
 801699e:	d901      	bls.n	80169a4 <f_mkfs+0x168>
 80169a0:	2313      	movs	r3, #19
 80169a2:	e371      	b.n	8017088 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 80169a4:	7afb      	ldrb	r3, [r7, #11]
 80169a6:	f003 0302 	and.w	r3, r3, #2
 80169aa:	2b00      	cmp	r3, #0
 80169ac:	d00d      	beq.n	80169ca <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80169ae:	7afb      	ldrb	r3, [r7, #11]
 80169b0:	f003 0307 	and.w	r3, r3, #7
 80169b4:	2b02      	cmp	r3, #2
 80169b6:	d004      	beq.n	80169c2 <f_mkfs+0x186>
 80169b8:	7afb      	ldrb	r3, [r7, #11]
 80169ba:	f003 0301 	and.w	r3, r3, #1
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d103      	bne.n	80169ca <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 80169c2:	2303      	movs	r3, #3
 80169c4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80169c8:	e009      	b.n	80169de <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 80169ca:	7afb      	ldrb	r3, [r7, #11]
 80169cc:	f003 0301 	and.w	r3, r3, #1
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d101      	bne.n	80169d8 <f_mkfs+0x19c>
 80169d4:	2313      	movs	r3, #19
 80169d6:	e357      	b.n	8017088 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 80169d8:	2302      	movs	r3, #2
 80169da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 80169e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80169e6:	2b03      	cmp	r3, #3
 80169e8:	d13c      	bne.n	8016a64 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 80169ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d11b      	bne.n	8016a28 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 80169f0:	693b      	ldr	r3, [r7, #16]
 80169f2:	0c5b      	lsrs	r3, r3, #17
 80169f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80169f6:	2300      	movs	r3, #0
 80169f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80169fa:	2301      	movs	r3, #1
 80169fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80169fe:	e005      	b.n	8016a0c <f_mkfs+0x1d0>
 8016a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a02:	3301      	adds	r3, #1
 8016a04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016a06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a08:	005b      	lsls	r3, r3, #1
 8016a0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8016a0c:	4a2d      	ldr	r2, [pc, #180]	@ (8016ac4 <f_mkfs+0x288>)
 8016a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016a14:	2b00      	cmp	r3, #0
 8016a16:	d007      	beq.n	8016a28 <f_mkfs+0x1ec>
 8016a18:	4a2a      	ldr	r2, [pc, #168]	@ (8016ac4 <f_mkfs+0x288>)
 8016a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016a20:	461a      	mov	r2, r3
 8016a22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a24:	4293      	cmp	r3, r2
 8016a26:	d2eb      	bcs.n	8016a00 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8016a28:	693a      	ldr	r2, [r7, #16]
 8016a2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a30:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8016a32:	6a3b      	ldr	r3, [r7, #32]
 8016a34:	3302      	adds	r3, #2
 8016a36:	009a      	lsls	r2, r3, #2
 8016a38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016a3a:	4413      	add	r3, r2
 8016a3c:	1e5a      	subs	r2, r3, #1
 8016a3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a44:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8016a46:	2320      	movs	r3, #32
 8016a48:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8016a4a:	2300      	movs	r3, #0
 8016a4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8016a4e:	6a3b      	ldr	r3, [r7, #32]
 8016a50:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016a54:	4293      	cmp	r3, r2
 8016a56:	d903      	bls.n	8016a60 <f_mkfs+0x224>
 8016a58:	6a3b      	ldr	r3, [r7, #32]
 8016a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8016ac8 <f_mkfs+0x28c>)
 8016a5c:	4293      	cmp	r3, r2
 8016a5e:	d952      	bls.n	8016b06 <f_mkfs+0x2ca>
 8016a60:	230e      	movs	r3, #14
 8016a62:	e311      	b.n	8017088 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8016a64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d11b      	bne.n	8016aa2 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8016a6a:	693b      	ldr	r3, [r7, #16]
 8016a6c:	0b1b      	lsrs	r3, r3, #12
 8016a6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8016a70:	2300      	movs	r3, #0
 8016a72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016a74:	2301      	movs	r3, #1
 8016a76:	653b      	str	r3, [r7, #80]	@ 0x50
 8016a78:	e005      	b.n	8016a86 <f_mkfs+0x24a>
 8016a7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a7c:	3301      	adds	r3, #1
 8016a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016a80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a82:	005b      	lsls	r3, r3, #1
 8016a84:	653b      	str	r3, [r7, #80]	@ 0x50
 8016a86:	4a11      	ldr	r2, [pc, #68]	@ (8016acc <f_mkfs+0x290>)
 8016a88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d007      	beq.n	8016aa2 <f_mkfs+0x266>
 8016a92:	4a0e      	ldr	r2, [pc, #56]	@ (8016acc <f_mkfs+0x290>)
 8016a94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016a96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016a9a:	461a      	mov	r2, r3
 8016a9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a9e:	4293      	cmp	r3, r2
 8016aa0:	d2eb      	bcs.n	8016a7a <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8016aa2:	693a      	ldr	r2, [r7, #16]
 8016aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8016aaa:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8016aac:	6a3b      	ldr	r3, [r7, #32]
 8016aae:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016ab2:	4293      	cmp	r3, r2
 8016ab4:	d90c      	bls.n	8016ad0 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 8016ab6:	6a3b      	ldr	r3, [r7, #32]
 8016ab8:	3302      	adds	r3, #2
 8016aba:	005b      	lsls	r3, r3, #1
 8016abc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016abe:	e012      	b.n	8016ae6 <f_mkfs+0x2aa>
 8016ac0:	20010b2c 	.word	0x20010b2c
 8016ac4:	0801c0bc 	.word	0x0801c0bc
 8016ac8:	0ffffff5 	.word	0x0ffffff5
 8016acc:	0801c0cc 	.word	0x0801c0cc
				} else {
					fmt = FS_FAT12;
 8016ad0:	2301      	movs	r3, #1
 8016ad2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8016ad6:	6a3a      	ldr	r2, [r7, #32]
 8016ad8:	4613      	mov	r3, r2
 8016ada:	005b      	lsls	r3, r3, #1
 8016adc:	4413      	add	r3, r2
 8016ade:	3301      	adds	r3, #1
 8016ae0:	085b      	lsrs	r3, r3, #1
 8016ae2:	3303      	adds	r3, #3
 8016ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8016ae6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8016ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016aea:	4413      	add	r3, r2
 8016aec:	1e5a      	subs	r2, r3, #1
 8016aee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8016af4:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8016af6:	2301      	movs	r3, #1
 8016af8:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8016afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016afc:	015a      	lsls	r2, r3, #5
 8016afe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8016b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8016b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016b0a:	4413      	add	r3, r2
 8016b0c:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8016b0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016b10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016b12:	fb03 f202 	mul.w	r2, r3, r2
 8016b16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016b18:	4413      	add	r3, r2
 8016b1a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8016b1c:	4413      	add	r3, r2
 8016b1e:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8016b20:	697a      	ldr	r2, [r7, #20]
 8016b22:	69fb      	ldr	r3, [r7, #28]
 8016b24:	4413      	add	r3, r2
 8016b26:	1e5a      	subs	r2, r3, #1
 8016b28:	697b      	ldr	r3, [r7, #20]
 8016b2a:	425b      	negs	r3, r3
 8016b2c:	401a      	ands	r2, r3
 8016b2e:	69fb      	ldr	r3, [r7, #28]
 8016b30:	1ad3      	subs	r3, r2, r3
 8016b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8016b34:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016b38:	2b03      	cmp	r3, #3
 8016b3a:	d108      	bne.n	8016b4e <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8016b3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016b40:	4413      	add	r3, r2
 8016b42:	657b      	str	r3, [r7, #84]	@ 0x54
 8016b44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016b48:	4413      	add	r3, r2
 8016b4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016b4c:	e006      	b.n	8016b5c <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8016b4e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8016b56:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016b58:	4413      	add	r3, r2
 8016b5a:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8016b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b5e:	011a      	lsls	r2, r3, #4
 8016b60:	69fb      	ldr	r3, [r7, #28]
 8016b62:	441a      	add	r2, r3
 8016b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b66:	1ad2      	subs	r2, r2, r3
 8016b68:	693b      	ldr	r3, [r7, #16]
 8016b6a:	429a      	cmp	r2, r3
 8016b6c:	d901      	bls.n	8016b72 <f_mkfs+0x336>
 8016b6e:	230e      	movs	r3, #14
 8016b70:	e28a      	b.n	8017088 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8016b72:	693a      	ldr	r2, [r7, #16]
 8016b74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016b76:	1ad2      	subs	r2, r2, r3
 8016b78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016b7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8016b7c:	fb01 f303 	mul.w	r3, r1, r3
 8016b80:	1ad2      	subs	r2, r2, r3
 8016b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016b84:	1ad2      	subs	r2, r2, r3
 8016b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8016b8c:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8016b8e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016b92:	2b03      	cmp	r3, #3
 8016b94:	d10f      	bne.n	8016bb6 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8016b96:	6a3b      	ldr	r3, [r7, #32]
 8016b98:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016b9c:	4293      	cmp	r3, r2
 8016b9e:	d80a      	bhi.n	8016bb6 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	d105      	bne.n	8016bb2 <f_mkfs+0x376>
 8016ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ba8:	085b      	lsrs	r3, r3, #1
 8016baa:	607b      	str	r3, [r7, #4]
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d144      	bne.n	8016c3c <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8016bb2:	230e      	movs	r3, #14
 8016bb4:	e268      	b.n	8017088 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8016bb6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016bba:	2b02      	cmp	r3, #2
 8016bbc:	d133      	bne.n	8016c26 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8016bbe:	6a3b      	ldr	r3, [r7, #32]
 8016bc0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016bc4:	4293      	cmp	r3, r2
 8016bc6:	d91e      	bls.n	8016c06 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d107      	bne.n	8016bde <f_mkfs+0x3a2>
 8016bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bd0:	005b      	lsls	r3, r3, #1
 8016bd2:	2b40      	cmp	r3, #64	@ 0x40
 8016bd4:	d803      	bhi.n	8016bde <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8016bd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bd8:	005b      	lsls	r3, r3, #1
 8016bda:	607b      	str	r3, [r7, #4]
 8016bdc:	e033      	b.n	8016c46 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8016bde:	7afb      	ldrb	r3, [r7, #11]
 8016be0:	f003 0302 	and.w	r3, r3, #2
 8016be4:	2b00      	cmp	r3, #0
 8016be6:	d003      	beq.n	8016bf0 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8016be8:	2303      	movs	r3, #3
 8016bea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8016bee:	e02a      	b.n	8016c46 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d105      	bne.n	8016c02 <f_mkfs+0x3c6>
 8016bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bf8:	005b      	lsls	r3, r3, #1
 8016bfa:	607b      	str	r3, [r7, #4]
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	2b80      	cmp	r3, #128	@ 0x80
 8016c00:	d91e      	bls.n	8016c40 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8016c02:	230e      	movs	r3, #14
 8016c04:	e240      	b.n	8017088 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8016c06:	6a3b      	ldr	r3, [r7, #32]
 8016c08:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016c0c:	4293      	cmp	r3, r2
 8016c0e:	d80a      	bhi.n	8016c26 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d105      	bne.n	8016c22 <f_mkfs+0x3e6>
 8016c16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016c18:	005b      	lsls	r3, r3, #1
 8016c1a:	607b      	str	r3, [r7, #4]
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	2b80      	cmp	r3, #128	@ 0x80
 8016c20:	d910      	bls.n	8016c44 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8016c22:	230e      	movs	r3, #14
 8016c24:	e230      	b.n	8017088 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8016c26:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016c2a:	2b01      	cmp	r3, #1
 8016c2c:	d10c      	bne.n	8016c48 <f_mkfs+0x40c>
 8016c2e:	6a3b      	ldr	r3, [r7, #32]
 8016c30:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016c34:	4293      	cmp	r3, r2
 8016c36:	d907      	bls.n	8016c48 <f_mkfs+0x40c>
 8016c38:	230e      	movs	r3, #14
 8016c3a:	e225      	b.n	8017088 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8016c3c:	bf00      	nop
 8016c3e:	e6ce      	b.n	80169de <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016c40:	bf00      	nop
 8016c42:	e6cc      	b.n	80169de <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016c44:	bf00      	nop
			pau = au;
 8016c46:	e6ca      	b.n	80169de <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8016c48:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8016c4a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016c4c:	461a      	mov	r2, r3
 8016c4e:	2100      	movs	r1, #0
 8016c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016c52:	f7fd fbd3 	bl	80143fc <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8016c56:	220b      	movs	r2, #11
 8016c58:	49b2      	ldr	r1, [pc, #712]	@ (8016f24 <f_mkfs+0x6e8>)
 8016c5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016c5c:	f7fd fbad 	bl	80143ba <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8016c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c62:	330b      	adds	r3, #11
 8016c64:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8016c66:	4611      	mov	r1, r2
 8016c68:	4618      	mov	r0, r3
 8016c6a:	f7fd fb5f 	bl	801432c <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8016c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c70:	330d      	adds	r3, #13
 8016c72:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016c74:	b2d2      	uxtb	r2, r2
 8016c76:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8016c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c7a:	330e      	adds	r3, #14
 8016c7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016c7e:	b292      	uxth	r2, r2
 8016c80:	4611      	mov	r1, r2
 8016c82:	4618      	mov	r0, r3
 8016c84:	f7fd fb52 	bl	801432c <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8016c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c8a:	3310      	adds	r3, #16
 8016c8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016c8e:	b2d2      	uxtb	r2, r2
 8016c90:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8016c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c94:	f103 0211 	add.w	r2, r3, #17
 8016c98:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016c9c:	2b03      	cmp	r3, #3
 8016c9e:	d002      	beq.n	8016ca6 <f_mkfs+0x46a>
 8016ca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016ca2:	b29b      	uxth	r3, r3
 8016ca4:	e000      	b.n	8016ca8 <f_mkfs+0x46c>
 8016ca6:	2300      	movs	r3, #0
 8016ca8:	4619      	mov	r1, r3
 8016caa:	4610      	mov	r0, r2
 8016cac:	f7fd fb3e 	bl	801432c <st_word>
		if (sz_vol < 0x10000) {
 8016cb0:	693b      	ldr	r3, [r7, #16]
 8016cb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016cb6:	d208      	bcs.n	8016cca <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8016cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cba:	3313      	adds	r3, #19
 8016cbc:	693a      	ldr	r2, [r7, #16]
 8016cbe:	b292      	uxth	r2, r2
 8016cc0:	4611      	mov	r1, r2
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	f7fd fb32 	bl	801432c <st_word>
 8016cc8:	e006      	b.n	8016cd8 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8016cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ccc:	3320      	adds	r3, #32
 8016cce:	693a      	ldr	r2, [r7, #16]
 8016cd0:	4611      	mov	r1, r2
 8016cd2:	4618      	mov	r0, r3
 8016cd4:	f7fd fb45 	bl	8014362 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8016cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cda:	3315      	adds	r3, #21
 8016cdc:	22f8      	movs	r2, #248	@ 0xf8
 8016cde:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8016ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ce2:	3318      	adds	r3, #24
 8016ce4:	213f      	movs	r1, #63	@ 0x3f
 8016ce6:	4618      	mov	r0, r3
 8016ce8:	f7fd fb20 	bl	801432c <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8016cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cee:	331a      	adds	r3, #26
 8016cf0:	21ff      	movs	r1, #255	@ 0xff
 8016cf2:	4618      	mov	r0, r3
 8016cf4:	f7fd fb1a 	bl	801432c <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8016cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cfa:	331c      	adds	r3, #28
 8016cfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016cfe:	4618      	mov	r0, r3
 8016d00:	f7fd fb2f 	bl	8014362 <st_dword>
		if (fmt == FS_FAT32) {
 8016d04:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016d08:	2b03      	cmp	r3, #3
 8016d0a:	d131      	bne.n	8016d70 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8016d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d0e:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 8016d12:	f7f7 fcd5 	bl	800e6c0 <get_fattime>
 8016d16:	4603      	mov	r3, r0
 8016d18:	4619      	mov	r1, r3
 8016d1a:	4620      	mov	r0, r4
 8016d1c:	f7fd fb21 	bl	8014362 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8016d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d22:	3324      	adds	r3, #36	@ 0x24
 8016d24:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8016d26:	4618      	mov	r0, r3
 8016d28:	f7fd fb1b 	bl	8014362 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8016d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d2e:	332c      	adds	r3, #44	@ 0x2c
 8016d30:	2102      	movs	r1, #2
 8016d32:	4618      	mov	r0, r3
 8016d34:	f7fd fb15 	bl	8014362 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8016d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d3a:	3330      	adds	r3, #48	@ 0x30
 8016d3c:	2101      	movs	r1, #1
 8016d3e:	4618      	mov	r0, r3
 8016d40:	f7fd faf4 	bl	801432c <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8016d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d46:	3332      	adds	r3, #50	@ 0x32
 8016d48:	2106      	movs	r1, #6
 8016d4a:	4618      	mov	r0, r3
 8016d4c:	f7fd faee 	bl	801432c <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8016d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d52:	3340      	adds	r3, #64	@ 0x40
 8016d54:	2280      	movs	r2, #128	@ 0x80
 8016d56:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8016d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d5a:	3342      	adds	r3, #66	@ 0x42
 8016d5c:	2229      	movs	r2, #41	@ 0x29
 8016d5e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8016d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d62:	3347      	adds	r3, #71	@ 0x47
 8016d64:	2213      	movs	r2, #19
 8016d66:	4970      	ldr	r1, [pc, #448]	@ (8016f28 <f_mkfs+0x6ec>)
 8016d68:	4618      	mov	r0, r3
 8016d6a:	f7fd fb26 	bl	80143ba <mem_cpy>
 8016d6e:	e020      	b.n	8016db2 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8016d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d72:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8016d76:	f7f7 fca3 	bl	800e6c0 <get_fattime>
 8016d7a:	4603      	mov	r3, r0
 8016d7c:	4619      	mov	r1, r3
 8016d7e:	4620      	mov	r0, r4
 8016d80:	f7fd faef 	bl	8014362 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8016d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d86:	3316      	adds	r3, #22
 8016d88:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016d8a:	b292      	uxth	r2, r2
 8016d8c:	4611      	mov	r1, r2
 8016d8e:	4618      	mov	r0, r3
 8016d90:	f7fd facc 	bl	801432c <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8016d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d96:	3324      	adds	r3, #36	@ 0x24
 8016d98:	2280      	movs	r2, #128	@ 0x80
 8016d9a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8016d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d9e:	3326      	adds	r3, #38	@ 0x26
 8016da0:	2229      	movs	r2, #41	@ 0x29
 8016da2:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8016da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016da6:	332b      	adds	r3, #43	@ 0x2b
 8016da8:	2213      	movs	r2, #19
 8016daa:	4960      	ldr	r1, [pc, #384]	@ (8016f2c <f_mkfs+0x6f0>)
 8016dac:	4618      	mov	r0, r3
 8016dae:	f7fd fb04 	bl	80143ba <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8016db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016db4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016db8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f7fd fab5 	bl	801432c <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8016dc2:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016dc6:	2301      	movs	r3, #1
 8016dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016dca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016dcc:	f7fd fa34 	bl	8014238 <disk_write>
 8016dd0:	4603      	mov	r3, r0
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d001      	beq.n	8016dda <f_mkfs+0x59e>
 8016dd6:	2301      	movs	r3, #1
 8016dd8:	e156      	b.n	8017088 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8016dda:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016dde:	2b03      	cmp	r3, #3
 8016de0:	d140      	bne.n	8016e64 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8016de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016de4:	1d9a      	adds	r2, r3, #6
 8016de6:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016dea:	2301      	movs	r3, #1
 8016dec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016dee:	f7fd fa23 	bl	8014238 <disk_write>
			mem_set(buf, 0, ss);
 8016df2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016df4:	461a      	mov	r2, r3
 8016df6:	2100      	movs	r1, #0
 8016df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016dfa:	f7fd faff 	bl	80143fc <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8016dfe:	494c      	ldr	r1, [pc, #304]	@ (8016f30 <f_mkfs+0x6f4>)
 8016e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e02:	f7fd faae 	bl	8014362 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8016e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e08:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016e0c:	4949      	ldr	r1, [pc, #292]	@ (8016f34 <f_mkfs+0x6f8>)
 8016e0e:	4618      	mov	r0, r3
 8016e10:	f7fd faa7 	bl	8014362 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8016e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e16:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8016e1a:	6a3b      	ldr	r3, [r7, #32]
 8016e1c:	3b01      	subs	r3, #1
 8016e1e:	4619      	mov	r1, r3
 8016e20:	4610      	mov	r0, r2
 8016e22:	f7fd fa9e 	bl	8014362 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8016e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e28:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016e2c:	2102      	movs	r1, #2
 8016e2e:	4618      	mov	r0, r3
 8016e30:	f7fd fa97 	bl	8014362 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8016e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e36:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016e3a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016e3e:	4618      	mov	r0, r3
 8016e40:	f7fd fa74 	bl	801432c <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8016e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e46:	1dda      	adds	r2, r3, #7
 8016e48:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016e4c:	2301      	movs	r3, #1
 8016e4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016e50:	f7fd f9f2 	bl	8014238 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8016e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e56:	1c5a      	adds	r2, r3, #1
 8016e58:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016e5c:	2301      	movs	r3, #1
 8016e5e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016e60:	f7fd f9ea 	bl	8014238 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8016e64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016e66:	2100      	movs	r1, #0
 8016e68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e6a:	f7fd fac7 	bl	80143fc <mem_set>
		sect = b_fat;		/* FAT start sector */
 8016e6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016e70:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8016e72:	2300      	movs	r3, #0
 8016e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016e76:	e04b      	b.n	8016f10 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8016e78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e7c:	2b03      	cmp	r3, #3
 8016e7e:	d113      	bne.n	8016ea8 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8016e80:	f06f 0107 	mvn.w	r1, #7
 8016e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e86:	f7fd fa6c 	bl	8014362 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8016e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e8c:	3304      	adds	r3, #4
 8016e8e:	f04f 31ff 	mov.w	r1, #4294967295
 8016e92:	4618      	mov	r0, r3
 8016e94:	f7fd fa65 	bl	8014362 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8016e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e9a:	3308      	adds	r3, #8
 8016e9c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8016ea0:	4618      	mov	r0, r3
 8016ea2:	f7fd fa5e 	bl	8014362 <st_dword>
 8016ea6:	e00b      	b.n	8016ec0 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8016ea8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016eac:	2b01      	cmp	r3, #1
 8016eae:	d101      	bne.n	8016eb4 <f_mkfs+0x678>
 8016eb0:	4b21      	ldr	r3, [pc, #132]	@ (8016f38 <f_mkfs+0x6fc>)
 8016eb2:	e001      	b.n	8016eb8 <f_mkfs+0x67c>
 8016eb4:	f06f 0307 	mvn.w	r3, #7
 8016eb8:	4619      	mov	r1, r3
 8016eba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016ebc:	f7fd fa51 	bl	8014362 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8016ec0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016ec2:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8016ec4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ec8:	4293      	cmp	r3, r2
 8016eca:	bf28      	it	cs
 8016ecc:	4613      	movcs	r3, r2
 8016ece:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8016ed0:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016ed4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016ed6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016ed8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016eda:	f7fd f9ad 	bl	8014238 <disk_write>
 8016ede:	4603      	mov	r3, r0
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	d001      	beq.n	8016ee8 <f_mkfs+0x6ac>
 8016ee4:	2301      	movs	r3, #1
 8016ee6:	e0cf      	b.n	8017088 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8016ee8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016eea:	461a      	mov	r2, r3
 8016eec:	2100      	movs	r1, #0
 8016eee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016ef0:	f7fd fa84 	bl	80143fc <mem_set>
				sect += n; nsect -= n;
 8016ef4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016ef8:	4413      	add	r3, r2
 8016efa:	667b      	str	r3, [r7, #100]	@ 0x64
 8016efc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016efe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f00:	1ad3      	subs	r3, r2, r3
 8016f02:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8016f04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016f06:	2b00      	cmp	r3, #0
 8016f08:	d1dc      	bne.n	8016ec4 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8016f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016f0c:	3301      	adds	r3, #1
 8016f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016f10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016f14:	429a      	cmp	r2, r3
 8016f16:	d3af      	bcc.n	8016e78 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8016f18:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016f1c:	2b03      	cmp	r3, #3
 8016f1e:	d10d      	bne.n	8016f3c <f_mkfs+0x700>
 8016f20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016f22:	e00c      	b.n	8016f3e <f_mkfs+0x702>
 8016f24:	0801bd50 	.word	0x0801bd50
 8016f28:	0801bd5c 	.word	0x0801bd5c
 8016f2c:	0801bd70 	.word	0x0801bd70
 8016f30:	41615252 	.word	0x41615252
 8016f34:	61417272 	.word	0x61417272
 8016f38:	00fffff8 	.word	0x00fffff8
 8016f3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016f3e:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8016f40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f44:	4293      	cmp	r3, r2
 8016f46:	bf28      	it	cs
 8016f48:	4613      	movcs	r3, r2
 8016f4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8016f4c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016f50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f52:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016f54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016f56:	f7fd f96f 	bl	8014238 <disk_write>
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d001      	beq.n	8016f64 <f_mkfs+0x728>
 8016f60:	2301      	movs	r3, #1
 8016f62:	e091      	b.n	8017088 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8016f64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016f66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f68:	4413      	add	r3, r2
 8016f6a:	667b      	str	r3, [r7, #100]	@ 0x64
 8016f6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016f6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f70:	1ad3      	subs	r3, r2, r3
 8016f72:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8016f74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d1e2      	bne.n	8016f40 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8016f7a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016f7e:	2b03      	cmp	r3, #3
 8016f80:	d103      	bne.n	8016f8a <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8016f82:	230c      	movs	r3, #12
 8016f84:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8016f88:	e010      	b.n	8016fac <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8016f8a:	693b      	ldr	r3, [r7, #16]
 8016f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016f90:	d303      	bcc.n	8016f9a <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8016f92:	2306      	movs	r3, #6
 8016f94:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8016f98:	e008      	b.n	8016fac <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8016f9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016f9e:	2b02      	cmp	r3, #2
 8016fa0:	d101      	bne.n	8016fa6 <f_mkfs+0x76a>
 8016fa2:	2304      	movs	r3, #4
 8016fa4:	e000      	b.n	8016fa8 <f_mkfs+0x76c>
 8016fa6:	2301      	movs	r3, #1
 8016fa8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8016fac:	7afb      	ldrb	r3, [r7, #11]
 8016fae:	f003 0308 	and.w	r3, r3, #8
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d15b      	bne.n	801706e <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8016fb6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016fb8:	461a      	mov	r2, r3
 8016fba:	2100      	movs	r1, #0
 8016fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016fbe:	f7fd fa1d 	bl	80143fc <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8016fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016fc4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016fc8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016fcc:	4618      	mov	r0, r3
 8016fce:	f7fd f9ad 	bl	801432c <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8016fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016fd4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016fd8:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8016fda:	69bb      	ldr	r3, [r7, #24]
 8016fdc:	2200      	movs	r2, #0
 8016fde:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8016fe0:	69bb      	ldr	r3, [r7, #24]
 8016fe2:	3301      	adds	r3, #1
 8016fe4:	2201      	movs	r2, #1
 8016fe6:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8016fe8:	69bb      	ldr	r3, [r7, #24]
 8016fea:	3302      	adds	r3, #2
 8016fec:	2201      	movs	r2, #1
 8016fee:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8016ff0:	69bb      	ldr	r3, [r7, #24]
 8016ff2:	3303      	adds	r3, #3
 8016ff4:	2200      	movs	r2, #0
 8016ff6:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8016ff8:	69bb      	ldr	r3, [r7, #24]
 8016ffa:	3304      	adds	r3, #4
 8016ffc:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8017000:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8017002:	693a      	ldr	r2, [r7, #16]
 8017004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017006:	441a      	add	r2, r3
 8017008:	4b21      	ldr	r3, [pc, #132]	@ (8017090 <f_mkfs+0x854>)
 801700a:	fba3 1302 	umull	r1, r3, r3, r2
 801700e:	1ad2      	subs	r2, r2, r3
 8017010:	0852      	lsrs	r2, r2, #1
 8017012:	4413      	add	r3, r2
 8017014:	0b5b      	lsrs	r3, r3, #13
 8017016:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8017018:	69bb      	ldr	r3, [r7, #24]
 801701a:	3305      	adds	r3, #5
 801701c:	22fe      	movs	r2, #254	@ 0xfe
 801701e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8017020:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017022:	089b      	lsrs	r3, r3, #2
 8017024:	b2da      	uxtb	r2, r3
 8017026:	69bb      	ldr	r3, [r7, #24]
 8017028:	3306      	adds	r3, #6
 801702a:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 801702e:	b2d2      	uxtb	r2, r2
 8017030:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8017032:	69bb      	ldr	r3, [r7, #24]
 8017034:	3307      	adds	r3, #7
 8017036:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8017038:	b2d2      	uxtb	r2, r2
 801703a:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 801703c:	69bb      	ldr	r3, [r7, #24]
 801703e:	3308      	adds	r3, #8
 8017040:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017042:	4618      	mov	r0, r3
 8017044:	f7fd f98d 	bl	8014362 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8017048:	69bb      	ldr	r3, [r7, #24]
 801704a:	330c      	adds	r3, #12
 801704c:	693a      	ldr	r2, [r7, #16]
 801704e:	4611      	mov	r1, r2
 8017050:	4618      	mov	r0, r3
 8017052:	f7fd f986 	bl	8014362 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8017056:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 801705a:	2301      	movs	r3, #1
 801705c:	2200      	movs	r2, #0
 801705e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017060:	f7fd f8ea 	bl	8014238 <disk_write>
 8017064:	4603      	mov	r3, r0
 8017066:	2b00      	cmp	r3, #0
 8017068:	d001      	beq.n	801706e <f_mkfs+0x832>
 801706a:	2301      	movs	r3, #1
 801706c:	e00c      	b.n	8017088 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 801706e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8017072:	2200      	movs	r2, #0
 8017074:	2100      	movs	r1, #0
 8017076:	4618      	mov	r0, r3
 8017078:	f7fd f8fe 	bl	8014278 <disk_ioctl>
 801707c:	4603      	mov	r3, r0
 801707e:	2b00      	cmp	r3, #0
 8017080:	d001      	beq.n	8017086 <f_mkfs+0x84a>
 8017082:	2301      	movs	r3, #1
 8017084:	e000      	b.n	8017088 <f_mkfs+0x84c>

	return FR_OK;
 8017086:	2300      	movs	r3, #0
}
 8017088:	4618      	mov	r0, r3
 801708a:	3774      	adds	r7, #116	@ 0x74
 801708c:	46bd      	mov	sp, r7
 801708e:	bd90      	pop	{r4, r7, pc}
 8017090:	0515565b 	.word	0x0515565b

08017094 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8017094:	b480      	push	{r7}
 8017096:	b087      	sub	sp, #28
 8017098:	af00      	add	r7, sp, #0
 801709a:	60f8      	str	r0, [r7, #12]
 801709c:	60b9      	str	r1, [r7, #8]
 801709e:	4613      	mov	r3, r2
 80170a0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80170a2:	2301      	movs	r3, #1
 80170a4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80170a6:	2300      	movs	r3, #0
 80170a8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80170aa:	4b1f      	ldr	r3, [pc, #124]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170ac:	7a5b      	ldrb	r3, [r3, #9]
 80170ae:	b2db      	uxtb	r3, r3
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d131      	bne.n	8017118 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80170b4:	4b1c      	ldr	r3, [pc, #112]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170b6:	7a5b      	ldrb	r3, [r3, #9]
 80170b8:	b2db      	uxtb	r3, r3
 80170ba:	461a      	mov	r2, r3
 80170bc:	4b1a      	ldr	r3, [pc, #104]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170be:	2100      	movs	r1, #0
 80170c0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80170c2:	4b19      	ldr	r3, [pc, #100]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170c4:	7a5b      	ldrb	r3, [r3, #9]
 80170c6:	b2db      	uxtb	r3, r3
 80170c8:	4a17      	ldr	r2, [pc, #92]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170ca:	009b      	lsls	r3, r3, #2
 80170cc:	4413      	add	r3, r2
 80170ce:	68fa      	ldr	r2, [r7, #12]
 80170d0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80170d2:	4b15      	ldr	r3, [pc, #84]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170d4:	7a5b      	ldrb	r3, [r3, #9]
 80170d6:	b2db      	uxtb	r3, r3
 80170d8:	461a      	mov	r2, r3
 80170da:	4b13      	ldr	r3, [pc, #76]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170dc:	4413      	add	r3, r2
 80170de:	79fa      	ldrb	r2, [r7, #7]
 80170e0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80170e2:	4b11      	ldr	r3, [pc, #68]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170e4:	7a5b      	ldrb	r3, [r3, #9]
 80170e6:	b2db      	uxtb	r3, r3
 80170e8:	1c5a      	adds	r2, r3, #1
 80170ea:	b2d1      	uxtb	r1, r2
 80170ec:	4a0e      	ldr	r2, [pc, #56]	@ (8017128 <FATFS_LinkDriverEx+0x94>)
 80170ee:	7251      	strb	r1, [r2, #9]
 80170f0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80170f2:	7dbb      	ldrb	r3, [r7, #22]
 80170f4:	3330      	adds	r3, #48	@ 0x30
 80170f6:	b2da      	uxtb	r2, r3
 80170f8:	68bb      	ldr	r3, [r7, #8]
 80170fa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80170fc:	68bb      	ldr	r3, [r7, #8]
 80170fe:	3301      	adds	r3, #1
 8017100:	223a      	movs	r2, #58	@ 0x3a
 8017102:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017104:	68bb      	ldr	r3, [r7, #8]
 8017106:	3302      	adds	r3, #2
 8017108:	222f      	movs	r2, #47	@ 0x2f
 801710a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801710c:	68bb      	ldr	r3, [r7, #8]
 801710e:	3303      	adds	r3, #3
 8017110:	2200      	movs	r2, #0
 8017112:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017114:	2300      	movs	r3, #0
 8017116:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017118:	7dfb      	ldrb	r3, [r7, #23]
}
 801711a:	4618      	mov	r0, r3
 801711c:	371c      	adds	r7, #28
 801711e:	46bd      	mov	sp, r7
 8017120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017124:	4770      	bx	lr
 8017126:	bf00      	nop
 8017128:	20010b54 	.word	0x20010b54

0801712c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801712c:	b580      	push	{r7, lr}
 801712e:	b082      	sub	sp, #8
 8017130:	af00      	add	r7, sp, #0
 8017132:	6078      	str	r0, [r7, #4]
 8017134:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017136:	2200      	movs	r2, #0
 8017138:	6839      	ldr	r1, [r7, #0]
 801713a:	6878      	ldr	r0, [r7, #4]
 801713c:	f7ff ffaa 	bl	8017094 <FATFS_LinkDriverEx>
 8017140:	4603      	mov	r3, r0
}
 8017142:	4618      	mov	r0, r3
 8017144:	3708      	adds	r7, #8
 8017146:	46bd      	mov	sp, r7
 8017148:	bd80      	pop	{r7, pc}
	...

0801714c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 801714c:	b480      	push	{r7}
 801714e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8017150:	4b03      	ldr	r3, [pc, #12]	@ (8017160 <LL_FLASH_GetUDN+0x14>)
 8017152:	681b      	ldr	r3, [r3, #0]
}
 8017154:	4618      	mov	r0, r3
 8017156:	46bd      	mov	sp, r7
 8017158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801715c:	4770      	bx	lr
 801715e:	bf00      	nop
 8017160:	1fff7580 	.word	0x1fff7580

08017164 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8017164:	b480      	push	{r7}
 8017166:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8017168:	4b03      	ldr	r3, [pc, #12]	@ (8017178 <LL_FLASH_GetDeviceID+0x14>)
 801716a:	681b      	ldr	r3, [r3, #0]
 801716c:	b2db      	uxtb	r3, r3
}
 801716e:	4618      	mov	r0, r3
 8017170:	46bd      	mov	sp, r7
 8017172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017176:	4770      	bx	lr
 8017178:	1fff7584 	.word	0x1fff7584

0801717c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 801717c:	b480      	push	{r7}
 801717e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8017180:	4b03      	ldr	r3, [pc, #12]	@ (8017190 <LL_FLASH_GetSTCompanyID+0x14>)
 8017182:	681b      	ldr	r3, [r3, #0]
 8017184:	0a1b      	lsrs	r3, r3, #8
}
 8017186:	4618      	mov	r0, r3
 8017188:	46bd      	mov	sp, r7
 801718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801718e:	4770      	bx	lr
 8017190:	1fff7584 	.word	0x1fff7584

08017194 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8017194:	b5b0      	push	{r4, r5, r7, lr}
 8017196:	b090      	sub	sp, #64	@ 0x40
 8017198:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 801719a:	2392      	movs	r3, #146	@ 0x92
 801719c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80171a0:	4b26      	ldr	r3, [pc, #152]	@ (801723c <APP_BLE_Init+0xa8>)
 80171a2:	463c      	mov	r4, r7
 80171a4:	461d      	mov	r5, r3
 80171a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80171a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80171aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80171ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80171ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80171b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80171b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80171b6:	c403      	stmia	r4!, {r0, r1}
 80171b8:	8022      	strh	r2, [r4, #0]
 80171ba:	3402      	adds	r4, #2
 80171bc:	0c13      	lsrs	r3, r2, #16
 80171be:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 80171c0:	f000 f920 	bl	8017404 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 80171c4:	2101      	movs	r1, #1
 80171c6:	2002      	movs	r0, #2
 80171c8:	f001 fc12 	bl	80189f0 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80171cc:	4a1c      	ldr	r2, [pc, #112]	@ (8017240 <APP_BLE_Init+0xac>)
 80171ce:	2100      	movs	r1, #0
 80171d0:	2002      	movs	r0, #2
 80171d2:	f001 fdbf 	bl	8018d54 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80171d6:	463b      	mov	r3, r7
 80171d8:	4618      	mov	r0, r3
 80171da:	f7fc f8cb 	bl	8013374 <SHCI_C2_BLE_Init>
 80171de:	4603      	mov	r3, r0
 80171e0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 80171e4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d001      	beq.n	80171f0 <APP_BLE_Init+0x5c>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80171ec:	f7eb fc46 	bl	8002a7c <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80171f0:	f000 f91e 	bl	8017430 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80171f4:	f7fc f818 	bl	8013228 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80171f8:	4b12      	ldr	r3, [pc, #72]	@ (8017244 <APP_BLE_Init+0xb0>)
 80171fa:	2200      	movs	r2, #0
 80171fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8017200:	4b10      	ldr	r3, [pc, #64]	@ (8017244 <APP_BLE_Init+0xb0>)
 8017202:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017206:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8017208:	4a0f      	ldr	r2, [pc, #60]	@ (8017248 <APP_BLE_Init+0xb4>)
 801720a:	2100      	movs	r1, #0
 801720c:	2001      	movs	r0, #1
 801720e:	f001 fda1 	bl	8018d54 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8017212:	2006      	movs	r0, #6
 8017214:	f7fb fe7c 	bl	8012f10 <aci_hal_set_radio_activity_mask>
 8017218:	4603      	mov	r3, r0
 801721a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 801721e:	f000 fac4 	bl	80177aa <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8017222:	4b08      	ldr	r3, [pc, #32]	@ (8017244 <APP_BLE_Init+0xb0>)
 8017224:	2200      	movs	r2, #0
 8017226:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8017228:	4b06      	ldr	r3, [pc, #24]	@ (8017244 <APP_BLE_Init+0xb0>)
 801722a:	2200      	movs	r2, #0
 801722c:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 801722e:	2001      	movs	r0, #1
 8017230:	f000 f9b2 	bl	8017598 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8017234:	bf00      	nop
}
 8017236:	3740      	adds	r7, #64	@ 0x40
 8017238:	46bd      	mov	sp, r7
 801723a:	bdb0      	pop	{r4, r5, r7, pc}
 801723c:	0801bd84 	.word	0x0801bd84
 8017240:	08013591 	.word	0x08013591
 8017244:	20010b68 	.word	0x20010b68
 8017248:	08017681 	.word	0x08017681

0801724c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 801724c:	b580      	push	{r7, lr}
 801724e:	b08c      	sub	sp, #48	@ 0x30
 8017250:	af00      	add	r7, sp, #0
 8017252:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8017254:	2392      	movs	r3, #146	@ 0x92
 8017256:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	3301      	adds	r3, #1
 801725e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8017260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017262:	781b      	ldrb	r3, [r3, #0]
 8017264:	2bff      	cmp	r3, #255	@ 0xff
 8017266:	d05c      	beq.n	8017322 <SVCCTL_App_Notification+0xd6>
 8017268:	2bff      	cmp	r3, #255	@ 0xff
 801726a:	f300 80bd 	bgt.w	80173e8 <SVCCTL_App_Notification+0x19c>
 801726e:	2b3e      	cmp	r3, #62	@ 0x3e
 8017270:	d02b      	beq.n	80172ca <SVCCTL_App_Notification+0x7e>
 8017272:	2b3e      	cmp	r3, #62	@ 0x3e
 8017274:	f300 80b8 	bgt.w	80173e8 <SVCCTL_App_Notification+0x19c>
 8017278:	2b05      	cmp	r3, #5
 801727a:	d002      	beq.n	8017282 <SVCCTL_App_Notification+0x36>
 801727c:	2b10      	cmp	r3, #16
 801727e:	d020      	beq.n	80172c2 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8017280:	e0b2      	b.n	80173e8 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8017282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017284:	3302      	adds	r3, #2
 8017286:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8017288:	68fb      	ldr	r3, [r7, #12]
 801728a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801728e:	b29a      	uxth	r2, r3
 8017290:	4b59      	ldr	r3, [pc, #356]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 8017292:	8adb      	ldrh	r3, [r3, #22]
 8017294:	429a      	cmp	r2, r3
 8017296:	d106      	bne.n	80172a6 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8017298:	4b57      	ldr	r3, [pc, #348]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 801729a:	2200      	movs	r2, #0
 801729c:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 801729e:	4b56      	ldr	r3, [pc, #344]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80172a0:	2200      	movs	r2, #0
 80172a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 80172a6:	2001      	movs	r0, #1
 80172a8:	f000 f976 	bl	8017598 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 80172ac:	4b53      	ldr	r3, [pc, #332]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 80172ae:	2201      	movs	r2, #1
 80172b0:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80172b2:	4b51      	ldr	r3, [pc, #324]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80172b4:	8ada      	ldrh	r2, [r3, #22]
 80172b6:	4b51      	ldr	r3, [pc, #324]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 80172b8:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 80172ba:	4850      	ldr	r0, [pc, #320]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 80172bc:	f000 fa61 	bl	8017782 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 80172c0:	e095      	b.n	80173ee <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 80172c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80172c4:	3302      	adds	r3, #2
 80172c6:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 80172c8:	e091      	b.n	80173ee <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 80172ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80172cc:	3302      	adds	r3, #2
 80172ce:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 80172d0:	69bb      	ldr	r3, [r7, #24]
 80172d2:	781b      	ldrb	r3, [r3, #0]
 80172d4:	2b01      	cmp	r3, #1
 80172d6:	d001      	beq.n	80172dc <SVCCTL_App_Notification+0x90>
 80172d8:	2b03      	cmp	r3, #3
          break;
 80172da:	e021      	b.n	8017320 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 80172dc:	69bb      	ldr	r3, [r7, #24]
 80172de:	3301      	adds	r3, #1
 80172e0:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80172e2:	4b45      	ldr	r3, [pc, #276]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80172e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80172e8:	2b04      	cmp	r3, #4
 80172ea:	d104      	bne.n	80172f6 <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80172ec:	4b42      	ldr	r3, [pc, #264]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80172ee:	2206      	movs	r2, #6
 80172f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80172f4:	e003      	b.n	80172fe <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80172f6:	4b40      	ldr	r3, [pc, #256]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80172f8:	2205      	movs	r2, #5
 80172fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80172fe:	697b      	ldr	r3, [r7, #20]
 8017300:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8017304:	b29a      	uxth	r2, r3
 8017306:	4b3c      	ldr	r3, [pc, #240]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 8017308:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 801730a:	4b3c      	ldr	r3, [pc, #240]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 801730c:	2200      	movs	r2, #0
 801730e:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8017310:	4b39      	ldr	r3, [pc, #228]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 8017312:	8ada      	ldrh	r2, [r3, #22]
 8017314:	4b39      	ldr	r3, [pc, #228]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 8017316:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8017318:	4838      	ldr	r0, [pc, #224]	@ (80173fc <SVCCTL_App_Notification+0x1b0>)
 801731a:	f000 fa32 	bl	8017782 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 801731e:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8017320:	e065      	b.n	80173ee <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8017322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017324:	3302      	adds	r3, #2
 8017326:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8017328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801732a:	881b      	ldrh	r3, [r3, #0]
 801732c:	b29b      	uxth	r3, r3
 801732e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8017332:	4293      	cmp	r3, r2
 8017334:	d048      	beq.n	80173c8 <SVCCTL_App_Notification+0x17c>
 8017336:	f640 420e 	movw	r2, #3086	@ 0xc0e
 801733a:	4293      	cmp	r3, r2
 801733c:	dc56      	bgt.n	80173ec <SVCCTL_App_Notification+0x1a0>
 801733e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017342:	d04b      	beq.n	80173dc <SVCCTL_App_Notification+0x190>
 8017344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017348:	dc50      	bgt.n	80173ec <SVCCTL_App_Notification+0x1a0>
 801734a:	f240 420a 	movw	r2, #1034	@ 0x40a
 801734e:	4293      	cmp	r3, r2
 8017350:	dc4c      	bgt.n	80173ec <SVCCTL_App_Notification+0x1a0>
 8017352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8017356:	dc04      	bgt.n	8017362 <SVCCTL_App_Notification+0x116>
 8017358:	2b04      	cmp	r3, #4
 801735a:	d041      	beq.n	80173e0 <SVCCTL_App_Notification+0x194>
 801735c:	2b06      	cmp	r3, #6
 801735e:	d039      	beq.n	80173d4 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017360:	e044      	b.n	80173ec <SVCCTL_App_Notification+0x1a0>
      switch (p_blecore_evt->ecode)
 8017362:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 8017366:	2b09      	cmp	r3, #9
 8017368:	d840      	bhi.n	80173ec <SVCCTL_App_Notification+0x1a0>
 801736a:	a201      	add	r2, pc, #4	@ (adr r2, 8017370 <SVCCTL_App_Notification+0x124>)
 801736c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017370:	080173c1 	.word	0x080173c1
 8017374:	08017399 	.word	0x08017399
 8017378:	080173ed 	.word	0x080173ed
 801737c:	080173ed 	.word	0x080173ed
 8017380:	080173ed 	.word	0x080173ed
 8017384:	080173ed 	.word	0x080173ed
 8017388:	080173e5 	.word	0x080173e5
 801738c:	080173ed 	.word	0x080173ed
 8017390:	080173ad 	.word	0x080173ad
 8017394:	080173e5 	.word	0x080173e5
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8017398:	4b17      	ldr	r3, [pc, #92]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 801739a:	8adb      	ldrh	r3, [r3, #22]
 801739c:	4918      	ldr	r1, [pc, #96]	@ (8017400 <SVCCTL_App_Notification+0x1b4>)
 801739e:	4618      	mov	r0, r3
 80173a0:	f7fa ffb8 	bl	8012314 <aci_gap_pass_key_resp>
 80173a4:	4603      	mov	r3, r0
 80173a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80173aa:	e01c      	b.n	80173e6 <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 80173ac:	4b12      	ldr	r3, [pc, #72]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80173ae:	8adb      	ldrh	r3, [r3, #22]
 80173b0:	2101      	movs	r1, #1
 80173b2:	4618      	mov	r0, r3
 80173b4:	f7fb f958 	bl	8012668 <aci_gap_numeric_comparison_value_confirm_yesno>
 80173b8:	4603      	mov	r3, r0
 80173ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80173be:	e012      	b.n	80173e6 <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80173c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173c2:	3302      	adds	r3, #2
 80173c4:	623b      	str	r3, [r7, #32]
          break;
 80173c6:	e00e      	b.n	80173e6 <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80173c8:	4b0b      	ldr	r3, [pc, #44]	@ (80173f8 <SVCCTL_App_Notification+0x1ac>)
 80173ca:	8adb      	ldrh	r3, [r3, #22]
 80173cc:	4618      	mov	r0, r3
 80173ce:	f7fb fc5e 	bl	8012c8e <aci_gatt_confirm_indication>
        break;
 80173d2:	e008      	b.n	80173e6 <SVCCTL_App_Notification+0x19a>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 80173d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173d6:	3302      	adds	r3, #2
 80173d8:	61fb      	str	r3, [r7, #28]
          break;
 80173da:	e004      	b.n	80173e6 <SVCCTL_App_Notification+0x19a>
          break;
 80173dc:	bf00      	nop
 80173de:	e005      	b.n	80173ec <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 80173e0:	bf00      	nop
 80173e2:	e003      	b.n	80173ec <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80173e4:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80173e6:	e001      	b.n	80173ec <SVCCTL_App_Notification+0x1a0>
      break;
 80173e8:	bf00      	nop
 80173ea:	e000      	b.n	80173ee <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80173ec:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 80173ee:	2301      	movs	r3, #1
}
 80173f0:	4618      	mov	r0, r3
 80173f2:	3730      	adds	r7, #48	@ 0x30
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	20010b68 	.word	0x20010b68
 80173fc:	20010bec 	.word	0x20010bec
 8017400:	0001b207 	.word	0x0001b207

08017404 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8017404:	b580      	push	{r7, lr}
 8017406:	b082      	sub	sp, #8
 8017408:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 801740a:	4b06      	ldr	r3, [pc, #24]	@ (8017424 <Ble_Tl_Init+0x20>)
 801740c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 801740e:	4b06      	ldr	r3, [pc, #24]	@ (8017428 <Ble_Tl_Init+0x24>)
 8017410:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8017412:	463b      	mov	r3, r7
 8017414:	4619      	mov	r1, r3
 8017416:	4805      	ldr	r0, [pc, #20]	@ (801742c <Ble_Tl_Init+0x28>)
 8017418:	f7fc f89e 	bl	8013558 <hci_init>

  return;
 801741c:	bf00      	nop
}
 801741e:	3708      	adds	r7, #8
 8017420:	46bd      	mov	sp, r7
 8017422:	bd80      	pop	{r7, pc}
 8017424:	200300d8 	.word	0x200300d8
 8017428:	08017731 	.word	0x08017731
 801742c:	080176f9 	.word	0x080176f9

08017430 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8017430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017432:	b08d      	sub	sp, #52	@ 0x34
 8017434:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8017436:	2300      	movs	r3, #0
 8017438:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 801743a:	2392      	movs	r3, #146	@ 0x92
 801743c:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 801743e:	f7fb fdbb 	bl	8012fb8 <hci_reset>
 8017442:	4603      	mov	r3, r0
 8017444:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8017446:	f000 f8d7 	bl	80175f8 <BleGetBdAddress>
 801744a:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 801744c:	693a      	ldr	r2, [r7, #16]
 801744e:	2106      	movs	r1, #6
 8017450:	2000      	movs	r0, #0
 8017452:	f7fb fc71 	bl	8012d38 <aci_hal_write_config_data>
 8017456:	4603      	mov	r3, r0
 8017458:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 801745a:	4a4a      	ldr	r2, [pc, #296]	@ (8017584 <Ble_Hci_Gap_Gatt_Init+0x154>)
 801745c:	2110      	movs	r1, #16
 801745e:	2018      	movs	r0, #24
 8017460:	f7fb fc6a 	bl	8012d38 <aci_hal_write_config_data>
 8017464:	4603      	mov	r3, r0
 8017466:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8017468:	4a47      	ldr	r2, [pc, #284]	@ (8017588 <Ble_Hci_Gap_Gatt_Init+0x158>)
 801746a:	2110      	movs	r1, #16
 801746c:	2008      	movs	r0, #8
 801746e:	f7fb fc63 	bl	8012d38 <aci_hal_write_config_data>
 8017472:	4603      	mov	r3, r0
 8017474:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8017476:	211d      	movs	r1, #29
 8017478:	2001      	movs	r0, #1
 801747a:	f7fb fce2 	bl	8012e42 <aci_hal_set_tx_power_level>
 801747e:	4603      	mov	r3, r0
 8017480:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8017482:	f7fb f958 	bl	8012736 <aci_gatt_init>
 8017486:	4603      	mov	r3, r0
 8017488:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 801748a:	2300      	movs	r3, #0
 801748c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 801748e:	7bfb      	ldrb	r3, [r7, #15]
 8017490:	f043 0301 	orr.w	r3, r3, #1
 8017494:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8017496:	7bfb      	ldrb	r3, [r7, #15]
 8017498:	2b00      	cmp	r3, #0
 801749a:	d01f      	beq.n	80174dc <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 801749c:	4b3b      	ldr	r3, [pc, #236]	@ (801758c <Ble_Hci_Gap_Gatt_Init+0x15c>)
 801749e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 80174a0:	1dba      	adds	r2, r7, #6
 80174a2:	7bf8      	ldrb	r0, [r7, #15]
 80174a4:	1cbb      	adds	r3, r7, #2
 80174a6:	9301      	str	r3, [sp, #4]
 80174a8:	1d3b      	adds	r3, r7, #4
 80174aa:	9300      	str	r3, [sp, #0]
 80174ac:	4613      	mov	r3, r2
 80174ae:	2207      	movs	r2, #7
 80174b0:	2100      	movs	r1, #0
 80174b2:	f7fa ff96 	bl	80123e2 <aci_gap_init>
 80174b6:	4603      	mov	r3, r0
 80174b8:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 80174ba:	88fc      	ldrh	r4, [r7, #6]
 80174bc:	88bd      	ldrh	r5, [r7, #4]
 80174be:	68b8      	ldr	r0, [r7, #8]
 80174c0:	f7e8 feae 	bl	8000220 <strlen>
 80174c4:	4603      	mov	r3, r0
 80174c6:	b2da      	uxtb	r2, r3
 80174c8:	68bb      	ldr	r3, [r7, #8]
 80174ca:	9300      	str	r3, [sp, #0]
 80174cc:	4613      	mov	r3, r2
 80174ce:	2200      	movs	r2, #0
 80174d0:	4629      	mov	r1, r5
 80174d2:	4620      	mov	r0, r4
 80174d4:	f7fb fb32 	bl	8012b3c <aci_gatt_update_char_value>
 80174d8:	4603      	mov	r3, r0
 80174da:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 80174dc:	88f8      	ldrh	r0, [r7, #6]
 80174de:	8879      	ldrh	r1, [r7, #2]
 80174e0:	463b      	mov	r3, r7
 80174e2:	9300      	str	r3, [sp, #0]
 80174e4:	2302      	movs	r3, #2
 80174e6:	2200      	movs	r2, #0
 80174e8:	f7fb fb28 	bl	8012b3c <aci_gatt_update_char_value>
 80174ec:	4603      	mov	r3, r0
 80174ee:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80174f0:	2202      	movs	r2, #2
 80174f2:	2102      	movs	r1, #2
 80174f4:	2000      	movs	r0, #0
 80174f6:	f7fb fd83 	bl	8013000 <hci_le_set_default_phy>
 80174fa:	4603      	mov	r3, r0
 80174fc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80174fe:	4b24      	ldr	r3, [pc, #144]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017500:	2201      	movs	r2, #1
 8017502:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8017504:	4b22      	ldr	r3, [pc, #136]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017506:	781b      	ldrb	r3, [r3, #0]
 8017508:	4618      	mov	r0, r3
 801750a:	f7fa fdeb 	bl	80120e4 <aci_gap_set_io_capability>
 801750e:	4603      	mov	r3, r0
 8017510:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8017512:	4b1f      	ldr	r3, [pc, #124]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017514:	2201      	movs	r2, #1
 8017516:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8017518:	4b1d      	ldr	r3, [pc, #116]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801751a:	2208      	movs	r2, #8
 801751c:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 801751e:	4b1c      	ldr	r3, [pc, #112]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017520:	2210      	movs	r2, #16
 8017522:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8017524:	4b1a      	ldr	r3, [pc, #104]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017526:	2200      	movs	r2, #0
 8017528:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 801752a:	4b19      	ldr	r3, [pc, #100]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801752c:	4a19      	ldr	r2, [pc, #100]	@ (8017594 <Ble_Hci_Gap_Gatt_Init+0x164>)
 801752e:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8017530:	4b17      	ldr	r3, [pc, #92]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017532:	2200      	movs	r2, #0
 8017534:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8017536:	4b16      	ldr	r3, [pc, #88]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017538:	789c      	ldrb	r4, [r3, #2]
 801753a:	4b15      	ldr	r3, [pc, #84]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801753c:	785d      	ldrb	r5, [r3, #1]
 801753e:	4b14      	ldr	r3, [pc, #80]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017540:	791b      	ldrb	r3, [r3, #4]
 8017542:	4a13      	ldr	r2, [pc, #76]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017544:	7952      	ldrb	r2, [r2, #5]
 8017546:	4912      	ldr	r1, [pc, #72]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017548:	78c9      	ldrb	r1, [r1, #3]
 801754a:	4811      	ldr	r0, [pc, #68]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801754c:	6880      	ldr	r0, [r0, #8]
 801754e:	2600      	movs	r6, #0
 8017550:	9604      	str	r6, [sp, #16]
 8017552:	9003      	str	r0, [sp, #12]
 8017554:	9102      	str	r1, [sp, #8]
 8017556:	9201      	str	r2, [sp, #4]
 8017558:	9300      	str	r3, [sp, #0]
 801755a:	2300      	movs	r3, #0
 801755c:	2201      	movs	r2, #1
 801755e:	4629      	mov	r1, r5
 8017560:	4620      	mov	r0, r4
 8017562:	f7fa fe13 	bl	801218c <aci_gap_set_authentication_requirement>
 8017566:	4603      	mov	r3, r0
 8017568:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 801756a:	4b09      	ldr	r3, [pc, #36]	@ (8017590 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801756c:	789b      	ldrb	r3, [r3, #2]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d003      	beq.n	801757a <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8017572:	f7fb f855 	bl	8012620 <aci_gap_configure_filter_accept_list>
 8017576:	4603      	mov	r3, r0
 8017578:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 801757a:	bf00      	nop
 801757c:	371c      	adds	r7, #28
 801757e:	46bd      	mov	sp, r7
 8017580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017582:	bf00      	nop
 8017584:	0801c0e4 	.word	0x0801c0e4
 8017588:	0801c0f4 	.word	0x0801c0f4
 801758c:	0801bdc0 	.word	0x0801bdc0
 8017590:	20010b68 	.word	0x20010b68
 8017594:	0001b207 	.word	0x0001b207

08017598 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8017598:	b580      	push	{r7, lr}
 801759a:	b08c      	sub	sp, #48	@ 0x30
 801759c:	af08      	add	r7, sp, #32
 801759e:	4603      	mov	r3, r0
 80175a0:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80175a2:	2392      	movs	r3, #146	@ 0x92
 80175a4:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80175a6:	4a12      	ldr	r2, [pc, #72]	@ (80175f0 <Adv_Request+0x58>)
 80175a8:	79fb      	ldrb	r3, [r7, #7]
 80175aa:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 80175ae:	2300      	movs	r3, #0
 80175b0:	9306      	str	r3, [sp, #24]
 80175b2:	2300      	movs	r3, #0
 80175b4:	9305      	str	r3, [sp, #20]
 80175b6:	2300      	movs	r3, #0
 80175b8:	9304      	str	r3, [sp, #16]
 80175ba:	2300      	movs	r3, #0
 80175bc:	9303      	str	r3, [sp, #12]
 80175be:	2300      	movs	r3, #0
 80175c0:	9302      	str	r3, [sp, #8]
 80175c2:	2300      	movs	r3, #0
 80175c4:	9301      	str	r3, [sp, #4]
 80175c6:	2300      	movs	r3, #0
 80175c8:	9300      	str	r3, [sp, #0]
 80175ca:	2300      	movs	r3, #0
 80175cc:	22a0      	movs	r2, #160	@ 0xa0
 80175ce:	2180      	movs	r1, #128	@ 0x80
 80175d0:	2000      	movs	r0, #0
 80175d2:	f7fa fc8d 	bl	8011ef0 <aci_gap_set_discoverable>
 80175d6:	4603      	mov	r3, r0
 80175d8:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 80175da:	4906      	ldr	r1, [pc, #24]	@ (80175f4 <Adv_Request+0x5c>)
 80175dc:	2003      	movs	r0, #3
 80175de:	f7fa ffad 	bl	801253c <aci_gap_update_adv_data>
 80175e2:	4603      	mov	r3, r0
 80175e4:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 80175e6:	bf00      	nop
}
 80175e8:	3710      	adds	r7, #16
 80175ea:	46bd      	mov	sp, r7
 80175ec:	bd80      	pop	{r7, pc}
 80175ee:	bf00      	nop
 80175f0:	20010b68 	.word	0x20010b68
 80175f4:	200000c4 	.word	0x200000c4

080175f8 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 80175f8:	b580      	push	{r7, lr}
 80175fa:	b086      	sub	sp, #24
 80175fc:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80175fe:	f7ff fda5 	bl	801714c <LL_FLASH_GetUDN>
 8017602:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8017604:	693b      	ldr	r3, [r7, #16]
 8017606:	f1b3 3fff 	cmp.w	r3, #4294967295
 801760a:	d023      	beq.n	8017654 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 801760c:	f7ff fdb6 	bl	801717c <LL_FLASH_GetSTCompanyID>
 8017610:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8017612:	f7ff fda7 	bl	8017164 <LL_FLASH_GetDeviceID>
 8017616:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8017618:	693b      	ldr	r3, [r7, #16]
 801761a:	b2da      	uxtb	r2, r3
 801761c:	4b16      	ldr	r3, [pc, #88]	@ (8017678 <BleGetBdAddress+0x80>)
 801761e:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8017620:	693b      	ldr	r3, [r7, #16]
 8017622:	0a1b      	lsrs	r3, r3, #8
 8017624:	b2da      	uxtb	r2, r3
 8017626:	4b14      	ldr	r3, [pc, #80]	@ (8017678 <BleGetBdAddress+0x80>)
 8017628:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	b2da      	uxtb	r2, r3
 801762e:	4b12      	ldr	r3, [pc, #72]	@ (8017678 <BleGetBdAddress+0x80>)
 8017630:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8017632:	68bb      	ldr	r3, [r7, #8]
 8017634:	b2da      	uxtb	r2, r3
 8017636:	4b10      	ldr	r3, [pc, #64]	@ (8017678 <BleGetBdAddress+0x80>)
 8017638:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 801763a:	68bb      	ldr	r3, [r7, #8]
 801763c:	0a1b      	lsrs	r3, r3, #8
 801763e:	b2da      	uxtb	r2, r3
 8017640:	4b0d      	ldr	r3, [pc, #52]	@ (8017678 <BleGetBdAddress+0x80>)
 8017642:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8017644:	68bb      	ldr	r3, [r7, #8]
 8017646:	0c1b      	lsrs	r3, r3, #16
 8017648:	b2da      	uxtb	r2, r3
 801764a:	4b0b      	ldr	r3, [pc, #44]	@ (8017678 <BleGetBdAddress+0x80>)
 801764c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 801764e:	4b0a      	ldr	r3, [pc, #40]	@ (8017678 <BleGetBdAddress+0x80>)
 8017650:	617b      	str	r3, [r7, #20]
 8017652:	e00b      	b.n	801766c <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8017654:	2000      	movs	r0, #0
 8017656:	f7fc fca7 	bl	8013fa8 <OTP_Read>
 801765a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	2b00      	cmp	r3, #0
 8017660:	d002      	beq.n	8017668 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8017662:	68fb      	ldr	r3, [r7, #12]
 8017664:	617b      	str	r3, [r7, #20]
 8017666:	e001      	b.n	801766c <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8017668:	4b04      	ldr	r3, [pc, #16]	@ (801767c <BleGetBdAddress+0x84>)
 801766a:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 801766c:	697b      	ldr	r3, [r7, #20]
}
 801766e:	4618      	mov	r0, r3
 8017670:	3718      	adds	r7, #24
 8017672:	46bd      	mov	sp, r7
 8017674:	bd80      	pop	{r7, pc}
 8017676:	bf00      	nop
 8017678:	20010b60 	.word	0x20010b60
 801767c:	0801c0dc 	.word	0x0801c0dc

08017680 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8017680:	b580      	push	{r7, lr}
 8017682:	b082      	sub	sp, #8
 8017684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8017686:	4b0a      	ldr	r3, [pc, #40]	@ (80176b0 <Adv_Cancel+0x30>)
 8017688:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801768c:	2b05      	cmp	r3, #5
 801768e:	d00a      	beq.n	80176a6 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017690:	2392      	movs	r3, #146	@ 0x92
 8017692:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8017694:	f7fa fc08 	bl	8011ea8 <aci_gap_set_non_discoverable>
 8017698:	4603      	mov	r3, r0
 801769a:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 801769c:	4b04      	ldr	r3, [pc, #16]	@ (80176b0 <Adv_Cancel+0x30>)
 801769e:	2200      	movs	r2, #0
 80176a0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 80176a4:	bf00      	nop
 80176a6:	bf00      	nop
}
 80176a8:	3708      	adds	r7, #8
 80176aa:	46bd      	mov	sp, r7
 80176ac:	bd80      	pop	{r7, pc}
 80176ae:	bf00      	nop
 80176b0:	20010b68 	.word	0x20010b68

080176b4 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b082      	sub	sp, #8
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80176bc:	2100      	movs	r1, #0
 80176be:	2002      	movs	r0, #2
 80176c0:	f001 fb6a 	bl	8018d98 <UTIL_SEQ_SetTask>

  return;
 80176c4:	bf00      	nop
}
 80176c6:	3708      	adds	r7, #8
 80176c8:	46bd      	mov	sp, r7
 80176ca:	bd80      	pop	{r7, pc}

080176cc <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	b082      	sub	sp, #8
 80176d0:	af00      	add	r7, sp, #0
 80176d2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80176d4:	2001      	movs	r0, #1
 80176d6:	f001 fbcb 	bl	8018e70 <UTIL_SEQ_SetEvt>

  return;
 80176da:	bf00      	nop
}
 80176dc:	3708      	adds	r7, #8
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}

080176e2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80176e2:	b580      	push	{r7, lr}
 80176e4:	b082      	sub	sp, #8
 80176e6:	af00      	add	r7, sp, #0
 80176e8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80176ea:	2001      	movs	r0, #1
 80176ec:	f001 fbe0 	bl	8018eb0 <UTIL_SEQ_WaitEvt>

  return;
 80176f0:	bf00      	nop
}
 80176f2:	3708      	adds	r7, #8
 80176f4:	46bd      	mov	sp, r7
 80176f6:	bd80      	pop	{r7, pc}

080176f8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80176f8:	b580      	push	{r7, lr}
 80176fa:	b084      	sub	sp, #16
 80176fc:	af00      	add	r7, sp, #0
 80176fe:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8017704:	68fb      	ldr	r3, [r7, #12]
 8017706:	685b      	ldr	r3, [r3, #4]
 8017708:	3308      	adds	r3, #8
 801770a:	4618      	mov	r0, r3
 801770c:	f7fb fdde 	bl	80132cc <SVCCTL_UserEvtRx>
 8017710:	4603      	mov	r3, r0
 8017712:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8017714:	7afb      	ldrb	r3, [r7, #11]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d003      	beq.n	8017722 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	2201      	movs	r2, #1
 801771e:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8017720:	e003      	b.n	801772a <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8017722:	68fb      	ldr	r3, [r7, #12]
 8017724:	2200      	movs	r2, #0
 8017726:	701a      	strb	r2, [r3, #0]
  return;
 8017728:	bf00      	nop
}
 801772a:	3710      	adds	r7, #16
 801772c:	46bd      	mov	sp, r7
 801772e:	bd80      	pop	{r7, pc}

08017730 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8017730:	b580      	push	{r7, lr}
 8017732:	b084      	sub	sp, #16
 8017734:	af00      	add	r7, sp, #0
 8017736:	4603      	mov	r3, r0
 8017738:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 801773a:	79fb      	ldrb	r3, [r7, #7]
 801773c:	2b00      	cmp	r3, #0
 801773e:	d002      	beq.n	8017746 <BLE_StatusNot+0x16>
 8017740:	2b01      	cmp	r3, #1
 8017742:	d006      	beq.n	8017752 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8017744:	e00b      	b.n	801775e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8017746:	2303      	movs	r3, #3
 8017748:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 801774a:	68f8      	ldr	r0, [r7, #12]
 801774c:	f001 fb50 	bl	8018df0 <UTIL_SEQ_PauseTask>
      break;
 8017750:	e005      	b.n	801775e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8017752:	2303      	movs	r3, #3
 8017754:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8017756:	68f8      	ldr	r0, [r7, #12]
 8017758:	f001 fb6a 	bl	8018e30 <UTIL_SEQ_ResumeTask>
      break;
 801775c:	bf00      	nop
  }

  return;
 801775e:	bf00      	nop
}
 8017760:	3710      	adds	r7, #16
 8017762:	46bd      	mov	sp, r7
 8017764:	bd80      	pop	{r7, pc}

08017766 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8017766:	b480      	push	{r7}
 8017768:	b083      	sub	sp, #12
 801776a:	af00      	add	r7, sp, #0
 801776c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	781b      	ldrb	r3, [r3, #0]
 8017772:	2b00      	cmp	r3, #0

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8017774:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8017776:	bf00      	nop
}
 8017778:	370c      	adds	r7, #12
 801777a:	46bd      	mov	sp, r7
 801777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017780:	4770      	bx	lr

08017782 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8017782:	b480      	push	{r7}
 8017784:	b083      	sub	sp, #12
 8017786:	af00      	add	r7, sp, #0
 8017788:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	781b      	ldrb	r3, [r3, #0]
 801778e:	2b00      	cmp	r3, #0
 8017790:	d002      	beq.n	8017798 <Custom_APP_Notification+0x16>
 8017792:	2b01      	cmp	r3, #1
 8017794:	d002      	beq.n	801779c <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8017796:	e002      	b.n	801779e <Custom_APP_Notification+0x1c>
      break;
 8017798:	bf00      	nop
 801779a:	e000      	b.n	801779e <Custom_APP_Notification+0x1c>
      break;
 801779c:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 801779e:	bf00      	nop
}
 80177a0:	370c      	adds	r7, #12
 80177a2:	46bd      	mov	sp, r7
 80177a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177a8:	4770      	bx	lr

080177aa <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 80177aa:	b480      	push	{r7}
 80177ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 80177ae:	bf00      	nop
}
 80177b0:	46bd      	mov	sp, r7
 80177b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177b6:	4770      	bx	lr

080177b8 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 80177b8:	b580      	push	{r7, lr}
 80177ba:	b08c      	sub	sp, #48	@ 0x30
 80177bc:	af00      	add	r7, sp, #0
 80177be:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 80177c0:	2300      	movs	r3, #0
 80177c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	3301      	adds	r3, #1
 80177ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 80177cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177ce:	781b      	ldrb	r3, [r3, #0]
 80177d0:	2bff      	cmp	r3, #255	@ 0xff
 80177d2:	d154      	bne.n	801787e <Custom_STM_Event_Handler+0xc6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 80177d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177d6:	3302      	adds	r3, #2
 80177d8:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 80177da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177dc:	881b      	ldrh	r3, [r3, #0]
 80177de:	b29b      	uxth	r3, r3
 80177e0:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 80177e4:	2b1a      	cmp	r3, #26
 80177e6:	d848      	bhi.n	801787a <Custom_STM_Event_Handler+0xc2>
 80177e8:	a201      	add	r2, pc, #4	@ (adr r2, 80177f0 <Custom_STM_Event_Handler+0x38>)
 80177ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80177ee:	bf00      	nop
 80177f0:	0801787b 	.word	0x0801787b
 80177f4:	0801787b 	.word	0x0801787b
 80177f8:	0801787b 	.word	0x0801787b
 80177fc:	0801787b 	.word	0x0801787b
 8017800:	0801787b 	.word	0x0801787b
 8017804:	0801787b 	.word	0x0801787b
 8017808:	0801787b 	.word	0x0801787b
 801780c:	0801787b 	.word	0x0801787b
 8017810:	0801787b 	.word	0x0801787b
 8017814:	0801787b 	.word	0x0801787b
 8017818:	0801787b 	.word	0x0801787b
 801781c:	0801787b 	.word	0x0801787b
 8017820:	0801787b 	.word	0x0801787b
 8017824:	0801787b 	.word	0x0801787b
 8017828:	0801787b 	.word	0x0801787b
 801782c:	0801787b 	.word	0x0801787b
 8017830:	0801787b 	.word	0x0801787b
 8017834:	0801787b 	.word	0x0801787b
 8017838:	0801787b 	.word	0x0801787b
 801783c:	0801787b 	.word	0x0801787b
 8017840:	0801787b 	.word	0x0801787b
 8017844:	0801787b 	.word	0x0801787b
 8017848:	0801787b 	.word	0x0801787b
 801784c:	0801787b 	.word	0x0801787b
 8017850:	0801787b 	.word	0x0801787b
 8017854:	0801787b 	.word	0x0801787b
 8017858:	0801785d 	.word	0x0801785d
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 801785c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801785e:	3302      	adds	r3, #2
 8017860:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8017862:	2300      	movs	r3, #0
 8017864:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8017866:	6a3b      	ldr	r3, [r7, #32]
 8017868:	881b      	ldrh	r3, [r3, #0]
 801786a:	b29b      	uxth	r3, r3
 801786c:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 801786e:	f107 030c 	add.w	r3, r7, #12
 8017872:	4618      	mov	r0, r3
 8017874:	f7ff ff77 	bl	8017766 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8017878:	e000      	b.n	801787c <Custom_STM_Event_Handler+0xc4>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 801787a:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 801787c:	e000      	b.n	8017880 <Custom_STM_Event_Handler+0xc8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 801787e:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8017880:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8017884:	4618      	mov	r0, r3
 8017886:	3730      	adds	r7, #48	@ 0x30
 8017888:	46bd      	mov	sp, r7
 801788a:	bd80      	pop	{r7, pc}

0801788c <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 801788c:	b580      	push	{r7, lr}
 801788e:	b08c      	sub	sp, #48	@ 0x30
 8017890:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017892:	2392      	movs	r3, #146	@ 0x92
 8017894:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8017896:	4834      	ldr	r0, [pc, #208]	@ (8017968 <SVCCTL_InitCustomSvc+0xdc>)
 8017898:	f7fb fcfe 	bl	8013298 <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 801789c:	2303      	movs	r3, #3
 801789e:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_INSUDOS_SERVICE_UUID(uuid.Char_UUID_128);
 80178a0:	238f      	movs	r3, #143	@ 0x8f
 80178a2:	713b      	strb	r3, [r7, #4]
 80178a4:	23e5      	movs	r3, #229	@ 0xe5
 80178a6:	717b      	strb	r3, [r7, #5]
 80178a8:	23b3      	movs	r3, #179	@ 0xb3
 80178aa:	71bb      	strb	r3, [r7, #6]
 80178ac:	23d5      	movs	r3, #213	@ 0xd5
 80178ae:	71fb      	strb	r3, [r7, #7]
 80178b0:	232e      	movs	r3, #46	@ 0x2e
 80178b2:	723b      	strb	r3, [r7, #8]
 80178b4:	237f      	movs	r3, #127	@ 0x7f
 80178b6:	727b      	strb	r3, [r7, #9]
 80178b8:	234a      	movs	r3, #74	@ 0x4a
 80178ba:	72bb      	strb	r3, [r7, #10]
 80178bc:	2398      	movs	r3, #152	@ 0x98
 80178be:	72fb      	strb	r3, [r7, #11]
 80178c0:	232a      	movs	r3, #42	@ 0x2a
 80178c2:	733b      	strb	r3, [r7, #12]
 80178c4:	2348      	movs	r3, #72	@ 0x48
 80178c6:	737b      	strb	r3, [r7, #13]
 80178c8:	237a      	movs	r3, #122	@ 0x7a
 80178ca:	73bb      	strb	r3, [r7, #14]
 80178cc:	23cc      	movs	r3, #204	@ 0xcc
 80178ce:	73fb      	strb	r3, [r7, #15]
 80178d0:	2300      	movs	r3, #0
 80178d2:	743b      	strb	r3, [r7, #16]
 80178d4:	2300      	movs	r3, #0
 80178d6:	747b      	strb	r3, [r7, #17]
 80178d8:	2300      	movs	r3, #0
 80178da:	74bb      	strb	r3, [r7, #18]
 80178dc:	2300      	movs	r3, #0
 80178de:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80178e0:	7dbb      	ldrb	r3, [r7, #22]
 80178e2:	1d39      	adds	r1, r7, #4
 80178e4:	4a21      	ldr	r2, [pc, #132]	@ (801796c <SVCCTL_InitCustomSvc+0xe0>)
 80178e6:	9200      	str	r2, [sp, #0]
 80178e8:	2201      	movs	r2, #1
 80178ea:	2002      	movs	r0, #2
 80178ec:	f7fa ff48 	bl	8012780 <aci_gatt_add_service>
 80178f0:	4603      	mov	r3, r0
 80178f2:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  Insudos
   */
  COPY_INSUDOS_CHAR_UUID(uuid.Char_UUID_128);
 80178f4:	2319      	movs	r3, #25
 80178f6:	713b      	strb	r3, [r7, #4]
 80178f8:	23ed      	movs	r3, #237	@ 0xed
 80178fa:	717b      	strb	r3, [r7, #5]
 80178fc:	2382      	movs	r3, #130	@ 0x82
 80178fe:	71bb      	strb	r3, [r7, #6]
 8017900:	23ae      	movs	r3, #174	@ 0xae
 8017902:	71fb      	strb	r3, [r7, #7]
 8017904:	23ed      	movs	r3, #237	@ 0xed
 8017906:	723b      	strb	r3, [r7, #8]
 8017908:	2321      	movs	r3, #33	@ 0x21
 801790a:	727b      	strb	r3, [r7, #9]
 801790c:	234c      	movs	r3, #76	@ 0x4c
 801790e:	72bb      	strb	r3, [r7, #10]
 8017910:	239d      	movs	r3, #157	@ 0x9d
 8017912:	72fb      	strb	r3, [r7, #11]
 8017914:	2341      	movs	r3, #65	@ 0x41
 8017916:	733b      	strb	r3, [r7, #12]
 8017918:	2345      	movs	r3, #69	@ 0x45
 801791a:	737b      	strb	r3, [r7, #13]
 801791c:	2322      	movs	r3, #34	@ 0x22
 801791e:	73bb      	strb	r3, [r7, #14]
 8017920:	238e      	movs	r3, #142	@ 0x8e
 8017922:	73fb      	strb	r3, [r7, #15]
 8017924:	2300      	movs	r3, #0
 8017926:	743b      	strb	r3, [r7, #16]
 8017928:	2300      	movs	r3, #0
 801792a:	747b      	strb	r3, [r7, #17]
 801792c:	2300      	movs	r3, #0
 801792e:	74bb      	strb	r3, [r7, #18]
 8017930:	2300      	movs	r3, #0
 8017932:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomInsudosServHdle,
 8017934:	4b0d      	ldr	r3, [pc, #52]	@ (801796c <SVCCTL_InitCustomSvc+0xe0>)
 8017936:	8818      	ldrh	r0, [r3, #0]
 8017938:	4b0d      	ldr	r3, [pc, #52]	@ (8017970 <SVCCTL_InitCustomSvc+0xe4>)
 801793a:	881b      	ldrh	r3, [r3, #0]
 801793c:	1d3a      	adds	r2, r7, #4
 801793e:	490d      	ldr	r1, [pc, #52]	@ (8017974 <SVCCTL_InitCustomSvc+0xe8>)
 8017940:	9105      	str	r1, [sp, #20]
 8017942:	2100      	movs	r1, #0
 8017944:	9104      	str	r1, [sp, #16]
 8017946:	2110      	movs	r1, #16
 8017948:	9103      	str	r1, [sp, #12]
 801794a:	2107      	movs	r1, #7
 801794c:	9102      	str	r1, [sp, #8]
 801794e:	2100      	movs	r1, #0
 8017950:	9101      	str	r1, [sp, #4]
 8017952:	2100      	movs	r1, #0
 8017954:	9100      	str	r1, [sp, #0]
 8017956:	2102      	movs	r1, #2
 8017958:	f7fa ffe8 	bl	801292c <aci_gatt_add_char>
 801795c:	4603      	mov	r3, r0
 801795e:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8017960:	bf00      	nop
}
 8017962:	3718      	adds	r7, #24
 8017964:	46bd      	mov	sp, r7
 8017966:	bd80      	pop	{r7, pc}
 8017968:	080177b9 	.word	0x080177b9
 801796c:	20010bf0 	.word	0x20010bf0
 8017970:	200000c8 	.word	0x200000c8
 8017974:	20010bf2 	.word	0x20010bf2

08017978 <LL_PWR_EnableBootC2>:
{
 8017978:	b480      	push	{r7}
 801797a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801797c:	4b05      	ldr	r3, [pc, #20]	@ (8017994 <LL_PWR_EnableBootC2+0x1c>)
 801797e:	68db      	ldr	r3, [r3, #12]
 8017980:	4a04      	ldr	r2, [pc, #16]	@ (8017994 <LL_PWR_EnableBootC2+0x1c>)
 8017982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8017986:	60d3      	str	r3, [r2, #12]
}
 8017988:	bf00      	nop
 801798a:	46bd      	mov	sp, r7
 801798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017990:	4770      	bx	lr
 8017992:	bf00      	nop
 8017994:	58000400 	.word	0x58000400

08017998 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8017998:	b480      	push	{r7}
 801799a:	b083      	sub	sp, #12
 801799c:	af00      	add	r7, sp, #0
 801799e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80179a0:	4b06      	ldr	r3, [pc, #24]	@ (80179bc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80179a2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80179a6:	4905      	ldr	r1, [pc, #20]	@ (80179bc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	4313      	orrs	r3, r2
 80179ac:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80179b0:	bf00      	nop
 80179b2:	370c      	adds	r7, #12
 80179b4:	46bd      	mov	sp, r7
 80179b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ba:	4770      	bx	lr
 80179bc:	58000800 	.word	0x58000800

080179c0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80179c0:	b480      	push	{r7}
 80179c2:	b083      	sub	sp, #12
 80179c4:	af00      	add	r7, sp, #0
 80179c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80179c8:	4b05      	ldr	r3, [pc, #20]	@ (80179e0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80179ca:	6a1a      	ldr	r2, [r3, #32]
 80179cc:	4904      	ldr	r1, [pc, #16]	@ (80179e0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	4313      	orrs	r3, r2
 80179d2:	620b      	str	r3, [r1, #32]
}
 80179d4:	bf00      	nop
 80179d6:	370c      	adds	r7, #12
 80179d8:	46bd      	mov	sp, r7
 80179da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179de:	4770      	bx	lr
 80179e0:	58000800 	.word	0x58000800

080179e4 <LL_AHB3_GRP1_EnableClock>:
{
 80179e4:	b480      	push	{r7}
 80179e6:	b085      	sub	sp, #20
 80179e8:	af00      	add	r7, sp, #0
 80179ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80179ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80179f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80179f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80179f6:	687b      	ldr	r3, [r7, #4]
 80179f8:	4313      	orrs	r3, r2
 80179fa:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80179fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	4013      	ands	r3, r2
 8017a06:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017a08:	68fb      	ldr	r3, [r7, #12]
}
 8017a0a:	bf00      	nop
 8017a0c:	3714      	adds	r7, #20
 8017a0e:	46bd      	mov	sp, r7
 8017a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a14:	4770      	bx	lr

08017a16 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8017a16:	b480      	push	{r7}
 8017a18:	b085      	sub	sp, #20
 8017a1a:	af00      	add	r7, sp, #0
 8017a1c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8017a1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a22:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8017a26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	4313      	orrs	r3, r2
 8017a2e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8017a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a36:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	4013      	ands	r3, r2
 8017a3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017a40:	68fb      	ldr	r3, [r7, #12]
}
 8017a42:	bf00      	nop
 8017a44:	3714      	adds	r7, #20
 8017a46:	46bd      	mov	sp, r7
 8017a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a4c:	4770      	bx	lr

08017a4e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8017a4e:	b480      	push	{r7}
 8017a50:	b083      	sub	sp, #12
 8017a52:	af00      	add	r7, sp, #0
 8017a54:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	681b      	ldr	r3, [r3, #0]
 8017a5a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	601a      	str	r2, [r3, #0]
}
 8017a62:	bf00      	nop
 8017a64:	370c      	adds	r7, #12
 8017a66:	46bd      	mov	sp, r7
 8017a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a6c:	4770      	bx	lr

08017a6e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8017a6e:	b480      	push	{r7}
 8017a70:	b083      	sub	sp, #12
 8017a72:	af00      	add	r7, sp, #0
 8017a74:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	681b      	ldr	r3, [r3, #0]
 8017a7a:	f043 0201 	orr.w	r2, r3, #1
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	601a      	str	r2, [r3, #0]
}
 8017a82:	bf00      	nop
 8017a84:	370c      	adds	r7, #12
 8017a86:	46bd      	mov	sp, r7
 8017a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a8c:	4770      	bx	lr

08017a8e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017a8e:	b480      	push	{r7}
 8017a90:	b083      	sub	sp, #12
 8017a92:	af00      	add	r7, sp, #0
 8017a94:	6078      	str	r0, [r7, #4]
 8017a96:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	685a      	ldr	r2, [r3, #4]
 8017a9c:	683b      	ldr	r3, [r7, #0]
 8017a9e:	041b      	lsls	r3, r3, #16
 8017aa0:	43db      	mvns	r3, r3
 8017aa2:	401a      	ands	r2, r3
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	605a      	str	r2, [r3, #4]
}
 8017aa8:	bf00      	nop
 8017aaa:	370c      	adds	r7, #12
 8017aac:	46bd      	mov	sp, r7
 8017aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab2:	4770      	bx	lr

08017ab4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017ab4:	b480      	push	{r7}
 8017ab6:	b083      	sub	sp, #12
 8017ab8:	af00      	add	r7, sp, #0
 8017aba:	6078      	str	r0, [r7, #4]
 8017abc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	685a      	ldr	r2, [r3, #4]
 8017ac2:	683b      	ldr	r3, [r7, #0]
 8017ac4:	041b      	lsls	r3, r3, #16
 8017ac6:	431a      	orrs	r2, r3
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	605a      	str	r2, [r3, #4]
}
 8017acc:	bf00      	nop
 8017ace:	370c      	adds	r7, #12
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ad6:	4770      	bx	lr

08017ad8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017ad8:	b480      	push	{r7}
 8017ada:	b083      	sub	sp, #12
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
 8017ae0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	685a      	ldr	r2, [r3, #4]
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	43db      	mvns	r3, r3
 8017aea:	401a      	ands	r2, r3
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	605a      	str	r2, [r3, #4]
}
 8017af0:	bf00      	nop
 8017af2:	370c      	adds	r7, #12
 8017af4:	46bd      	mov	sp, r7
 8017af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017afa:	4770      	bx	lr

08017afc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017afc:	b480      	push	{r7}
 8017afe:	b083      	sub	sp, #12
 8017b00:	af00      	add	r7, sp, #0
 8017b02:	6078      	str	r0, [r7, #4]
 8017b04:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8017b06:	687b      	ldr	r3, [r7, #4]
 8017b08:	683a      	ldr	r2, [r7, #0]
 8017b0a:	609a      	str	r2, [r3, #8]
}
 8017b0c:	bf00      	nop
 8017b0e:	370c      	adds	r7, #12
 8017b10:	46bd      	mov	sp, r7
 8017b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b16:	4770      	bx	lr

08017b18 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017b18:	b480      	push	{r7}
 8017b1a:	b083      	sub	sp, #12
 8017b1c:	af00      	add	r7, sp, #0
 8017b1e:	6078      	str	r0, [r7, #4]
 8017b20:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8017b22:	683b      	ldr	r3, [r7, #0]
 8017b24:	041a      	lsls	r2, r3, #16
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	609a      	str	r2, [r3, #8]
}
 8017b2a:	bf00      	nop
 8017b2c:	370c      	adds	r7, #12
 8017b2e:	46bd      	mov	sp, r7
 8017b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b34:	4770      	bx	lr

08017b36 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8017b36:	b480      	push	{r7}
 8017b38:	b083      	sub	sp, #12
 8017b3a:	af00      	add	r7, sp, #0
 8017b3c:	6078      	str	r0, [r7, #4]
 8017b3e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	68da      	ldr	r2, [r3, #12]
 8017b44:	683b      	ldr	r3, [r7, #0]
 8017b46:	4013      	ands	r3, r2
 8017b48:	683a      	ldr	r2, [r7, #0]
 8017b4a:	429a      	cmp	r2, r3
 8017b4c:	d101      	bne.n	8017b52 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8017b4e:	2301      	movs	r3, #1
 8017b50:	e000      	b.n	8017b54 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8017b52:	2300      	movs	r3, #0
}
 8017b54:	4618      	mov	r0, r3
 8017b56:	370c      	adds	r7, #12
 8017b58:	46bd      	mov	sp, r7
 8017b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b5e:	4770      	bx	lr

08017b60 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8017b60:	b480      	push	{r7}
 8017b62:	b083      	sub	sp, #12
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	6078      	str	r0, [r7, #4]
 8017b68:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	69da      	ldr	r2, [r3, #28]
 8017b6e:	683b      	ldr	r3, [r7, #0]
 8017b70:	4013      	ands	r3, r2
 8017b72:	683a      	ldr	r2, [r7, #0]
 8017b74:	429a      	cmp	r2, r3
 8017b76:	d101      	bne.n	8017b7c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8017b78:	2301      	movs	r3, #1
 8017b7a:	e000      	b.n	8017b7e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8017b7c:	2300      	movs	r3, #0
}
 8017b7e:	4618      	mov	r0, r3
 8017b80:	370c      	adds	r7, #12
 8017b82:	46bd      	mov	sp, r7
 8017b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b88:	4770      	bx	lr
	...

08017b8c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8017b90:	2102      	movs	r1, #2
 8017b92:	4818      	ldr	r0, [pc, #96]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017b94:	f7ff ffe4 	bl	8017b60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017b98:	4603      	mov	r3, r0
 8017b9a:	2b00      	cmp	r3, #0
 8017b9c:	d008      	beq.n	8017bb0 <HW_IPCC_Rx_Handler+0x24>
 8017b9e:	4b15      	ldr	r3, [pc, #84]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017ba0:	685b      	ldr	r3, [r3, #4]
 8017ba2:	f003 0302 	and.w	r3, r3, #2
 8017ba6:	2b00      	cmp	r3, #0
 8017ba8:	d102      	bne.n	8017bb0 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8017baa:	f000 f925 	bl	8017df8 <HW_IPCC_SYS_EvtHandler>
 8017bae:	e01e      	b.n	8017bee <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8017bb0:	2101      	movs	r1, #1
 8017bb2:	4810      	ldr	r0, [pc, #64]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017bb4:	f7ff ffd4 	bl	8017b60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017bb8:	4603      	mov	r3, r0
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d008      	beq.n	8017bd0 <HW_IPCC_Rx_Handler+0x44>
 8017bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017bc0:	685b      	ldr	r3, [r3, #4]
 8017bc2:	f003 0301 	and.w	r3, r3, #1
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d102      	bne.n	8017bd0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8017bca:	f000 f899 	bl	8017d00 <HW_IPCC_BLE_EvtHandler>
 8017bce:	e00e      	b.n	8017bee <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8017bd0:	2108      	movs	r1, #8
 8017bd2:	4808      	ldr	r0, [pc, #32]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017bd4:	f7ff ffc4 	bl	8017b60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017bd8:	4603      	mov	r3, r0
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d008      	beq.n	8017bf0 <HW_IPCC_Rx_Handler+0x64>
 8017bde:	4b05      	ldr	r3, [pc, #20]	@ (8017bf4 <HW_IPCC_Rx_Handler+0x68>)
 8017be0:	685b      	ldr	r3, [r3, #4]
 8017be2:	f003 0308 	and.w	r3, r3, #8
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d102      	bne.n	8017bf0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8017bea:	f000 f97d 	bl	8017ee8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8017bee:	bf00      	nop
 8017bf0:	bf00      	nop
}
 8017bf2:	bd80      	pop	{r7, pc}
 8017bf4:	58000c00 	.word	0x58000c00

08017bf8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8017bf8:	b580      	push	{r7, lr}
 8017bfa:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8017bfc:	2102      	movs	r1, #2
 8017bfe:	4818      	ldr	r0, [pc, #96]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c00:	f7ff ff99 	bl	8017b36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8017c04:	4603      	mov	r3, r0
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d108      	bne.n	8017c1c <HW_IPCC_Tx_Handler+0x24>
 8017c0a:	4b15      	ldr	r3, [pc, #84]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c0c:	685b      	ldr	r3, [r3, #4]
 8017c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d102      	bne.n	8017c1c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8017c16:	f000 f8d3 	bl	8017dc0 <HW_IPCC_SYS_CmdEvtHandler>
 8017c1a:	e01e      	b.n	8017c5a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8017c1c:	2108      	movs	r1, #8
 8017c1e:	4810      	ldr	r0, [pc, #64]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c20:	f7ff ff89 	bl	8017b36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8017c24:	4603      	mov	r3, r0
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d108      	bne.n	8017c3c <HW_IPCC_Tx_Handler+0x44>
 8017c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c2c:	685b      	ldr	r3, [r3, #4]
 8017c2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d102      	bne.n	8017c3c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8017c36:	f000 f919 	bl	8017e6c <HW_IPCC_MM_FreeBufHandler>
 8017c3a:	e00e      	b.n	8017c5a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8017c3c:	2120      	movs	r1, #32
 8017c3e:	4808      	ldr	r0, [pc, #32]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c40:	f7ff ff79 	bl	8017b36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8017c44:	4603      	mov	r3, r0
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d108      	bne.n	8017c5c <HW_IPCC_Tx_Handler+0x64>
 8017c4a:	4b05      	ldr	r3, [pc, #20]	@ (8017c60 <HW_IPCC_Tx_Handler+0x68>)
 8017c4c:	685b      	ldr	r3, [r3, #4]
 8017c4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d102      	bne.n	8017c5c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8017c56:	f000 f85f 	bl	8017d18 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8017c5a:	bf00      	nop
 8017c5c:	bf00      	nop
}
 8017c5e:	bd80      	pop	{r7, pc}
 8017c60:	58000c00 	.word	0x58000c00

08017c64 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8017c64:	b580      	push	{r7, lr}
 8017c66:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8017c68:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8017c6c:	f7ff fed3 	bl	8017a16 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8017c70:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8017c74:	f7ff fea4 	bl	80179c0 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8017c78:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8017c7c:	f7ff fe8c 	bl	8017998 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8017c80:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8017c82:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8017c84:	f7ff fe78 	bl	8017978 <LL_PWR_EnableBootC2>

  return;
 8017c88:	bf00      	nop
}
 8017c8a:	bd80      	pop	{r7, pc}

08017c8c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8017c8c:	b580      	push	{r7, lr}
 8017c8e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8017c90:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8017c94:	f7ff fea6 	bl	80179e4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8017c98:	4806      	ldr	r0, [pc, #24]	@ (8017cb4 <HW_IPCC_Init+0x28>)
 8017c9a:	f7ff fee8 	bl	8017a6e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8017c9e:	4805      	ldr	r0, [pc, #20]	@ (8017cb4 <HW_IPCC_Init+0x28>)
 8017ca0:	f7ff fed5 	bl	8017a4e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8017ca4:	202c      	movs	r0, #44	@ 0x2c
 8017ca6:	f7ed fe52 	bl	800594e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8017caa:	202d      	movs	r0, #45	@ 0x2d
 8017cac:	f7ed fe4f 	bl	800594e <HAL_NVIC_EnableIRQ>

  return;
 8017cb0:	bf00      	nop
}
 8017cb2:	bd80      	pop	{r7, pc}
 8017cb4:	58000c00 	.word	0x58000c00

08017cb8 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8017cb8:	b580      	push	{r7, lr}
 8017cba:	b084      	sub	sp, #16
 8017cbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017cbe:	f3ef 8310 	mrs	r3, PRIMASK
 8017cc2:	607b      	str	r3, [r7, #4]
  return(result);
 8017cc4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017cc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017cc8:	b672      	cpsid	i
}
 8017cca:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8017ccc:	2101      	movs	r1, #1
 8017cce:	4806      	ldr	r0, [pc, #24]	@ (8017ce8 <HW_IPCC_BLE_Init+0x30>)
 8017cd0:	f7ff ff02 	bl	8017ad8 <LL_C1_IPCC_EnableReceiveChannel>
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017cd8:	68bb      	ldr	r3, [r7, #8]
 8017cda:	f383 8810 	msr	PRIMASK, r3
}
 8017cde:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017ce0:	bf00      	nop
}
 8017ce2:	3710      	adds	r7, #16
 8017ce4:	46bd      	mov	sp, r7
 8017ce6:	bd80      	pop	{r7, pc}
 8017ce8:	58000c00 	.word	0x58000c00

08017cec <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8017cf0:	2101      	movs	r1, #1
 8017cf2:	4802      	ldr	r0, [pc, #8]	@ (8017cfc <HW_IPCC_BLE_SendCmd+0x10>)
 8017cf4:	f7ff ff10 	bl	8017b18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8017cf8:	bf00      	nop
}
 8017cfa:	bd80      	pop	{r7, pc}
 8017cfc:	58000c00 	.word	0x58000c00

08017d00 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8017d00:	b580      	push	{r7, lr}
 8017d02:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8017d04:	f7fb ff8c 	bl	8013c20 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8017d08:	2101      	movs	r1, #1
 8017d0a:	4802      	ldr	r0, [pc, #8]	@ (8017d14 <HW_IPCC_BLE_EvtHandler+0x14>)
 8017d0c:	f7ff fef6 	bl	8017afc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017d10:	bf00      	nop
}
 8017d12:	bd80      	pop	{r7, pc}
 8017d14:	58000c00 	.word	0x58000c00

08017d18 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b084      	sub	sp, #16
 8017d1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d1e:	f3ef 8310 	mrs	r3, PRIMASK
 8017d22:	607b      	str	r3, [r7, #4]
  return(result);
 8017d24:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017d26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d28:	b672      	cpsid	i
}
 8017d2a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8017d2c:	2120      	movs	r1, #32
 8017d2e:	4807      	ldr	r0, [pc, #28]	@ (8017d4c <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8017d30:	f7ff fec0 	bl	8017ab4 <LL_C1_IPCC_DisableTransmitChannel>
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d38:	68bb      	ldr	r3, [r7, #8]
 8017d3a:	f383 8810 	msr	PRIMASK, r3
}
 8017d3e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8017d40:	f7fb ff9e 	bl	8013c80 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8017d44:	bf00      	nop
}
 8017d46:	3710      	adds	r7, #16
 8017d48:	46bd      	mov	sp, r7
 8017d4a:	bd80      	pop	{r7, pc}
 8017d4c:	58000c00 	.word	0x58000c00

08017d50 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8017d50:	b580      	push	{r7, lr}
 8017d52:	b084      	sub	sp, #16
 8017d54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d56:	f3ef 8310 	mrs	r3, PRIMASK
 8017d5a:	607b      	str	r3, [r7, #4]
  return(result);
 8017d5c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017d5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d60:	b672      	cpsid	i
}
 8017d62:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8017d64:	2102      	movs	r1, #2
 8017d66:	4806      	ldr	r0, [pc, #24]	@ (8017d80 <HW_IPCC_SYS_Init+0x30>)
 8017d68:	f7ff feb6 	bl	8017ad8 <LL_C1_IPCC_EnableReceiveChannel>
 8017d6c:	68fb      	ldr	r3, [r7, #12]
 8017d6e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d70:	68bb      	ldr	r3, [r7, #8]
 8017d72:	f383 8810 	msr	PRIMASK, r3
}
 8017d76:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017d78:	bf00      	nop
}
 8017d7a:	3710      	adds	r7, #16
 8017d7c:	46bd      	mov	sp, r7
 8017d7e:	bd80      	pop	{r7, pc}
 8017d80:	58000c00 	.word	0x58000c00

08017d84 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8017d84:	b580      	push	{r7, lr}
 8017d86:	b084      	sub	sp, #16
 8017d88:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017d8a:	2102      	movs	r1, #2
 8017d8c:	480b      	ldr	r0, [pc, #44]	@ (8017dbc <HW_IPCC_SYS_SendCmd+0x38>)
 8017d8e:	f7ff fec3 	bl	8017b18 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d92:	f3ef 8310 	mrs	r3, PRIMASK
 8017d96:	607b      	str	r3, [r7, #4]
  return(result);
 8017d98:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017d9a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d9c:	b672      	cpsid	i
}
 8017d9e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017da0:	2102      	movs	r1, #2
 8017da2:	4806      	ldr	r0, [pc, #24]	@ (8017dbc <HW_IPCC_SYS_SendCmd+0x38>)
 8017da4:	f7ff fe73 	bl	8017a8e <LL_C1_IPCC_EnableTransmitChannel>
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017dac:	68bb      	ldr	r3, [r7, #8]
 8017dae:	f383 8810 	msr	PRIMASK, r3
}
 8017db2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017db4:	bf00      	nop
}
 8017db6:	3710      	adds	r7, #16
 8017db8:	46bd      	mov	sp, r7
 8017dba:	bd80      	pop	{r7, pc}
 8017dbc:	58000c00 	.word	0x58000c00

08017dc0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8017dc0:	b580      	push	{r7, lr}
 8017dc2:	b084      	sub	sp, #16
 8017dc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017dc6:	f3ef 8310 	mrs	r3, PRIMASK
 8017dca:	607b      	str	r3, [r7, #4]
  return(result);
 8017dcc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017dce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017dd0:	b672      	cpsid	i
}
 8017dd2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017dd4:	2102      	movs	r1, #2
 8017dd6:	4807      	ldr	r0, [pc, #28]	@ (8017df4 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8017dd8:	f7ff fe6c 	bl	8017ab4 <LL_C1_IPCC_DisableTransmitChannel>
 8017ddc:	68fb      	ldr	r3, [r7, #12]
 8017dde:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017de0:	68bb      	ldr	r3, [r7, #8]
 8017de2:	f383 8810 	msr	PRIMASK, r3
}
 8017de6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8017de8:	f7fb ff9e 	bl	8013d28 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8017dec:	bf00      	nop
}
 8017dee:	3710      	adds	r7, #16
 8017df0:	46bd      	mov	sp, r7
 8017df2:	bd80      	pop	{r7, pc}
 8017df4:	58000c00 	.word	0x58000c00

08017df8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8017dfc:	f7fb ffaa 	bl	8013d54 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8017e00:	2102      	movs	r1, #2
 8017e02:	4802      	ldr	r0, [pc, #8]	@ (8017e0c <HW_IPCC_SYS_EvtHandler+0x14>)
 8017e04:	f7ff fe7a 	bl	8017afc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017e08:	bf00      	nop
}
 8017e0a:	bd80      	pop	{r7, pc}
 8017e0c:	58000c00 	.word	0x58000c00

08017e10 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8017e10:	b580      	push	{r7, lr}
 8017e12:	b086      	sub	sp, #24
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8017e18:	2108      	movs	r1, #8
 8017e1a:	4812      	ldr	r0, [pc, #72]	@ (8017e64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017e1c:	f7ff fe8b 	bl	8017b36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8017e20:	4603      	mov	r3, r0
 8017e22:	2b00      	cmp	r3, #0
 8017e24:	d013      	beq.n	8017e4e <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8017e26:	4a10      	ldr	r2, [pc, #64]	@ (8017e68 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8017e28:	687b      	ldr	r3, [r7, #4]
 8017e2a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8017e30:	60fb      	str	r3, [r7, #12]
  return(result);
 8017e32:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8017e34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017e36:	b672      	cpsid	i
}
 8017e38:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017e3a:	2108      	movs	r1, #8
 8017e3c:	4809      	ldr	r0, [pc, #36]	@ (8017e64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017e3e:	f7ff fe26 	bl	8017a8e <LL_C1_IPCC_EnableTransmitChannel>
 8017e42:	697b      	ldr	r3, [r7, #20]
 8017e44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e46:	693b      	ldr	r3, [r7, #16]
 8017e48:	f383 8810 	msr	PRIMASK, r3
}
 8017e4c:	e005      	b.n	8017e5a <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017e52:	2108      	movs	r1, #8
 8017e54:	4803      	ldr	r0, [pc, #12]	@ (8017e64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017e56:	f7ff fe5f 	bl	8017b18 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8017e5a:	bf00      	nop
}
 8017e5c:	3718      	adds	r7, #24
 8017e5e:	46bd      	mov	sp, r7
 8017e60:	bd80      	pop	{r7, pc}
 8017e62:	bf00      	nop
 8017e64:	58000c00 	.word	0x58000c00
 8017e68:	20010bf4 	.word	0x20010bf4

08017e6c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8017e6c:	b580      	push	{r7, lr}
 8017e6e:	b084      	sub	sp, #16
 8017e70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e72:	f3ef 8310 	mrs	r3, PRIMASK
 8017e76:	607b      	str	r3, [r7, #4]
  return(result);
 8017e78:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017e7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017e7c:	b672      	cpsid	i
}
 8017e7e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017e80:	2108      	movs	r1, #8
 8017e82:	480a      	ldr	r0, [pc, #40]	@ (8017eac <HW_IPCC_MM_FreeBufHandler+0x40>)
 8017e84:	f7ff fe16 	bl	8017ab4 <LL_C1_IPCC_DisableTransmitChannel>
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e8c:	68bb      	ldr	r3, [r7, #8]
 8017e8e:	f383 8810 	msr	PRIMASK, r3
}
 8017e92:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8017e94:	4b06      	ldr	r3, [pc, #24]	@ (8017eb0 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8017e96:	681b      	ldr	r3, [r3, #0]
 8017e98:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017e9a:	2108      	movs	r1, #8
 8017e9c:	4803      	ldr	r0, [pc, #12]	@ (8017eac <HW_IPCC_MM_FreeBufHandler+0x40>)
 8017e9e:	f7ff fe3b 	bl	8017b18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8017ea2:	bf00      	nop
}
 8017ea4:	3710      	adds	r7, #16
 8017ea6:	46bd      	mov	sp, r7
 8017ea8:	bd80      	pop	{r7, pc}
 8017eaa:	bf00      	nop
 8017eac:	58000c00 	.word	0x58000c00
 8017eb0:	20010bf4 	.word	0x20010bf4

08017eb4 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8017eb4:	b580      	push	{r7, lr}
 8017eb6:	b084      	sub	sp, #16
 8017eb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017eba:	f3ef 8310 	mrs	r3, PRIMASK
 8017ebe:	607b      	str	r3, [r7, #4]
  return(result);
 8017ec0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017ec2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017ec4:	b672      	cpsid	i
}
 8017ec6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8017ec8:	2108      	movs	r1, #8
 8017eca:	4806      	ldr	r0, [pc, #24]	@ (8017ee4 <HW_IPCC_TRACES_Init+0x30>)
 8017ecc:	f7ff fe04 	bl	8017ad8 <LL_C1_IPCC_EnableReceiveChannel>
 8017ed0:	68fb      	ldr	r3, [r7, #12]
 8017ed2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017ed4:	68bb      	ldr	r3, [r7, #8]
 8017ed6:	f383 8810 	msr	PRIMASK, r3
}
 8017eda:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017edc:	bf00      	nop
}
 8017ede:	3710      	adds	r7, #16
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	bd80      	pop	{r7, pc}
 8017ee4:	58000c00 	.word	0x58000c00

08017ee8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8017ee8:	b580      	push	{r7, lr}
 8017eea:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8017eec:	f7fb ffda 	bl	8013ea4 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8017ef0:	2108      	movs	r1, #8
 8017ef2:	4802      	ldr	r0, [pc, #8]	@ (8017efc <HW_IPCC_TRACES_EvtHandler+0x14>)
 8017ef4:	f7ff fe02 	bl	8017afc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017ef8:	bf00      	nop
}
 8017efa:	bd80      	pop	{r7, pc}
 8017efc:	58000c00 	.word	0x58000c00

08017f00 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017f00:	b580      	push	{r7, lr}
 8017f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 8017f04:	2200      	movs	r2, #0
 8017f06:	4914      	ldr	r1, [pc, #80]	@ (8017f58 <MX_USB_Device_Init+0x58>)
 8017f08:	4814      	ldr	r0, [pc, #80]	@ (8017f5c <MX_USB_Device_Init+0x5c>)
 8017f0a:	f7f8 fd1c 	bl	8010946 <USBD_Init>
 8017f0e:	4603      	mov	r3, r0
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d001      	beq.n	8017f18 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017f14:	f7ea fdb2 	bl	8002a7c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 8017f18:	4911      	ldr	r1, [pc, #68]	@ (8017f60 <MX_USB_Device_Init+0x60>)
 8017f1a:	4810      	ldr	r0, [pc, #64]	@ (8017f5c <MX_USB_Device_Init+0x5c>)
 8017f1c:	f7f8 fd43 	bl	80109a6 <USBD_RegisterClass>
 8017f20:	4603      	mov	r3, r0
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	d001      	beq.n	8017f2a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017f26:	f7ea fda9 	bl	8002a7c <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 8017f2a:	490e      	ldr	r1, [pc, #56]	@ (8017f64 <MX_USB_Device_Init+0x64>)
 8017f2c:	480b      	ldr	r0, [pc, #44]	@ (8017f5c <MX_USB_Device_Init+0x5c>)
 8017f2e:	f7f6 feff 	bl	800ed30 <USBD_MSC_RegisterStorage>
 8017f32:	4603      	mov	r3, r0
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d001      	beq.n	8017f3c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017f38:	f7ea fda0 	bl	8002a7c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017f3c:	4807      	ldr	r0, [pc, #28]	@ (8017f5c <MX_USB_Device_Init+0x5c>)
 8017f3e:	f7f8 fd68 	bl	8010a12 <USBD_Start>
 8017f42:	4603      	mov	r3, r0
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	d001      	beq.n	8017f4c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017f48:	f7ea fd98 	bl	8002a7c <Error_Handler>
  }
  s_usb_initialized = 1;
 8017f4c:	4b06      	ldr	r3, [pc, #24]	@ (8017f68 <MX_USB_Device_Init+0x68>)
 8017f4e:	2201      	movs	r2, #1
 8017f50:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017f52:	bf00      	nop
 8017f54:	bd80      	pop	{r7, pc}
 8017f56:	bf00      	nop
 8017f58:	200000cc 	.word	0x200000cc
 8017f5c:	20010bf8 	.word	0x20010bf8
 8017f60:	20000044 	.word	0x20000044
 8017f64:	20000120 	.word	0x20000120
 8017f68:	20010ed4 	.word	0x20010ed4

08017f6c <USB_Device_Start>:

/* USER CODE BEGIN FD */
void USB_Device_Start(void)
{
 8017f6c:	b580      	push	{r7, lr}
 8017f6e:	af00      	add	r7, sp, #0
  if (!s_usb_initialized) {
 8017f70:	4b05      	ldr	r3, [pc, #20]	@ (8017f88 <USB_Device_Start+0x1c>)
 8017f72:	781b      	ldrb	r3, [r3, #0]
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d102      	bne.n	8017f7e <USB_Device_Start+0x12>
    MX_USB_Device_Init();
 8017f78:	f7ff ffc2 	bl	8017f00 <MX_USB_Device_Init>
    return;
 8017f7c:	e002      	b.n	8017f84 <USB_Device_Start+0x18>
  }
  (void)USBD_Start(&hUsbDeviceFS);
 8017f7e:	4803      	ldr	r0, [pc, #12]	@ (8017f8c <USB_Device_Start+0x20>)
 8017f80:	f7f8 fd47 	bl	8010a12 <USBD_Start>
}
 8017f84:	bd80      	pop	{r7, pc}
 8017f86:	bf00      	nop
 8017f88:	20010ed4 	.word	0x20010ed4
 8017f8c:	20010bf8 	.word	0x20010bf8

08017f90 <USB_Device_Stop>:

void USB_Device_Stop(void)
{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	af00      	add	r7, sp, #0
  if (!s_usb_initialized) return;
 8017f94:	4b04      	ldr	r3, [pc, #16]	@ (8017fa8 <USB_Device_Stop+0x18>)
 8017f96:	781b      	ldrb	r3, [r3, #0]
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	d003      	beq.n	8017fa4 <USB_Device_Stop+0x14>
  (void)USBD_Stop(&hUsbDeviceFS);
 8017f9c:	4803      	ldr	r0, [pc, #12]	@ (8017fac <USB_Device_Stop+0x1c>)
 8017f9e:	f7f8 fd44 	bl	8010a2a <USBD_Stop>
 8017fa2:	e000      	b.n	8017fa6 <USB_Device_Stop+0x16>
  if (!s_usb_initialized) return;
 8017fa4:	bf00      	nop
}
 8017fa6:	bd80      	pop	{r7, pc}
 8017fa8:	20010ed4 	.word	0x20010ed4
 8017fac:	20010bf8 	.word	0x20010bf8

08017fb0 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fb0:	b480      	push	{r7}
 8017fb2:	b083      	sub	sp, #12
 8017fb4:	af00      	add	r7, sp, #0
 8017fb6:	4603      	mov	r3, r0
 8017fb8:	6039      	str	r1, [r7, #0]
 8017fba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 8017fbc:	683b      	ldr	r3, [r7, #0]
 8017fbe:	2212      	movs	r2, #18
 8017fc0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 8017fc2:	4b03      	ldr	r3, [pc, #12]	@ (8017fd0 <USBD_MSC_DeviceDescriptor+0x20>)
}
 8017fc4:	4618      	mov	r0, r3
 8017fc6:	370c      	adds	r7, #12
 8017fc8:	46bd      	mov	sp, r7
 8017fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fce:	4770      	bx	lr
 8017fd0:	200000ec 	.word	0x200000ec

08017fd4 <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fd4:	b480      	push	{r7}
 8017fd6:	b083      	sub	sp, #12
 8017fd8:	af00      	add	r7, sp, #0
 8017fda:	4603      	mov	r3, r0
 8017fdc:	6039      	str	r1, [r7, #0]
 8017fde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017fe0:	683b      	ldr	r3, [r7, #0]
 8017fe2:	2204      	movs	r2, #4
 8017fe4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017fe6:	4b03      	ldr	r3, [pc, #12]	@ (8017ff4 <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 8017fe8:	4618      	mov	r0, r3
 8017fea:	370c      	adds	r7, #12
 8017fec:	46bd      	mov	sp, r7
 8017fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ff2:	4770      	bx	lr
 8017ff4:	20000100 	.word	0x20000100

08017ff8 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ff8:	b580      	push	{r7, lr}
 8017ffa:	b082      	sub	sp, #8
 8017ffc:	af00      	add	r7, sp, #0
 8017ffe:	4603      	mov	r3, r0
 8018000:	6039      	str	r1, [r7, #0]
 8018002:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018004:	79fb      	ldrb	r3, [r7, #7]
 8018006:	2b00      	cmp	r3, #0
 8018008:	d105      	bne.n	8018016 <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801800a:	683a      	ldr	r2, [r7, #0]
 801800c:	4907      	ldr	r1, [pc, #28]	@ (801802c <USBD_MSC_ProductStrDescriptor+0x34>)
 801800e:	4808      	ldr	r0, [pc, #32]	@ (8018030 <USBD_MSC_ProductStrDescriptor+0x38>)
 8018010:	f7f9 fe78 	bl	8011d04 <USBD_GetString>
 8018014:	e004      	b.n	8018020 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8018016:	683a      	ldr	r2, [r7, #0]
 8018018:	4904      	ldr	r1, [pc, #16]	@ (801802c <USBD_MSC_ProductStrDescriptor+0x34>)
 801801a:	4805      	ldr	r0, [pc, #20]	@ (8018030 <USBD_MSC_ProductStrDescriptor+0x38>)
 801801c:	f7f9 fe72 	bl	8011d04 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018020:	4b02      	ldr	r3, [pc, #8]	@ (801802c <USBD_MSC_ProductStrDescriptor+0x34>)
}
 8018022:	4618      	mov	r0, r3
 8018024:	3708      	adds	r7, #8
 8018026:	46bd      	mov	sp, r7
 8018028:	bd80      	pop	{r7, pc}
 801802a:	bf00      	nop
 801802c:	20010ed8 	.word	0x20010ed8
 8018030:	0801bdc8 	.word	0x0801bdc8

08018034 <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018034:	b580      	push	{r7, lr}
 8018036:	b082      	sub	sp, #8
 8018038:	af00      	add	r7, sp, #0
 801803a:	4603      	mov	r3, r0
 801803c:	6039      	str	r1, [r7, #0]
 801803e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018040:	683a      	ldr	r2, [r7, #0]
 8018042:	4904      	ldr	r1, [pc, #16]	@ (8018054 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 8018044:	4804      	ldr	r0, [pc, #16]	@ (8018058 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 8018046:	f7f9 fe5d 	bl	8011d04 <USBD_GetString>
  return USBD_StrDesc;
 801804a:	4b02      	ldr	r3, [pc, #8]	@ (8018054 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 801804c:	4618      	mov	r0, r3
 801804e:	3708      	adds	r7, #8
 8018050:	46bd      	mov	sp, r7
 8018052:	bd80      	pop	{r7, pc}
 8018054:	20010ed8 	.word	0x20010ed8
 8018058:	0801bddc 	.word	0x0801bddc

0801805c <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801805c:	b580      	push	{r7, lr}
 801805e:	b082      	sub	sp, #8
 8018060:	af00      	add	r7, sp, #0
 8018062:	4603      	mov	r3, r0
 8018064:	6039      	str	r1, [r7, #0]
 8018066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018068:	683b      	ldr	r3, [r7, #0]
 801806a:	221a      	movs	r2, #26
 801806c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801806e:	f000 f843 	bl	80180f8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018072:	4b02      	ldr	r3, [pc, #8]	@ (801807c <USBD_MSC_SerialStrDescriptor+0x20>)
}
 8018074:	4618      	mov	r0, r3
 8018076:	3708      	adds	r7, #8
 8018078:	46bd      	mov	sp, r7
 801807a:	bd80      	pop	{r7, pc}
 801807c:	20000104 	.word	0x20000104

08018080 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018080:	b580      	push	{r7, lr}
 8018082:	b082      	sub	sp, #8
 8018084:	af00      	add	r7, sp, #0
 8018086:	4603      	mov	r3, r0
 8018088:	6039      	str	r1, [r7, #0]
 801808a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801808c:	79fb      	ldrb	r3, [r7, #7]
 801808e:	2b00      	cmp	r3, #0
 8018090:	d105      	bne.n	801809e <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018092:	683a      	ldr	r2, [r7, #0]
 8018094:	4907      	ldr	r1, [pc, #28]	@ (80180b4 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8018096:	4808      	ldr	r0, [pc, #32]	@ (80180b8 <USBD_MSC_ConfigStrDescriptor+0x38>)
 8018098:	f7f9 fe34 	bl	8011d04 <USBD_GetString>
 801809c:	e004      	b.n	80180a8 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801809e:	683a      	ldr	r2, [r7, #0]
 80180a0:	4904      	ldr	r1, [pc, #16]	@ (80180b4 <USBD_MSC_ConfigStrDescriptor+0x34>)
 80180a2:	4805      	ldr	r0, [pc, #20]	@ (80180b8 <USBD_MSC_ConfigStrDescriptor+0x38>)
 80180a4:	f7f9 fe2e 	bl	8011d04 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180a8:	4b02      	ldr	r3, [pc, #8]	@ (80180b4 <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 80180aa:	4618      	mov	r0, r3
 80180ac:	3708      	adds	r7, #8
 80180ae:	46bd      	mov	sp, r7
 80180b0:	bd80      	pop	{r7, pc}
 80180b2:	bf00      	nop
 80180b4:	20010ed8 	.word	0x20010ed8
 80180b8:	0801bdf0 	.word	0x0801bdf0

080180bc <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b082      	sub	sp, #8
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	4603      	mov	r3, r0
 80180c4:	6039      	str	r1, [r7, #0]
 80180c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180c8:	79fb      	ldrb	r3, [r7, #7]
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d105      	bne.n	80180da <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80180ce:	683a      	ldr	r2, [r7, #0]
 80180d0:	4907      	ldr	r1, [pc, #28]	@ (80180f0 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 80180d2:	4808      	ldr	r0, [pc, #32]	@ (80180f4 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 80180d4:	f7f9 fe16 	bl	8011d04 <USBD_GetString>
 80180d8:	e004      	b.n	80180e4 <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80180da:	683a      	ldr	r2, [r7, #0]
 80180dc:	4904      	ldr	r1, [pc, #16]	@ (80180f0 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 80180de:	4805      	ldr	r0, [pc, #20]	@ (80180f4 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 80180e0:	f7f9 fe10 	bl	8011d04 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180e4:	4b02      	ldr	r3, [pc, #8]	@ (80180f0 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 80180e6:	4618      	mov	r0, r3
 80180e8:	3708      	adds	r7, #8
 80180ea:	46bd      	mov	sp, r7
 80180ec:	bd80      	pop	{r7, pc}
 80180ee:	bf00      	nop
 80180f0:	20010ed8 	.word	0x20010ed8
 80180f4:	0801bdfc 	.word	0x0801bdfc

080180f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b084      	sub	sp, #16
 80180fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80180fe:	4b0f      	ldr	r3, [pc, #60]	@ (801813c <Get_SerialNum+0x44>)
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018104:	4b0e      	ldr	r3, [pc, #56]	@ (8018140 <Get_SerialNum+0x48>)
 8018106:	681b      	ldr	r3, [r3, #0]
 8018108:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801810a:	4b0e      	ldr	r3, [pc, #56]	@ (8018144 <Get_SerialNum+0x4c>)
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018110:	68fa      	ldr	r2, [r7, #12]
 8018112:	687b      	ldr	r3, [r7, #4]
 8018114:	4413      	add	r3, r2
 8018116:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018118:	68fb      	ldr	r3, [r7, #12]
 801811a:	2b00      	cmp	r3, #0
 801811c:	d009      	beq.n	8018132 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801811e:	2208      	movs	r2, #8
 8018120:	4909      	ldr	r1, [pc, #36]	@ (8018148 <Get_SerialNum+0x50>)
 8018122:	68f8      	ldr	r0, [r7, #12]
 8018124:	f000 f814 	bl	8018150 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018128:	2204      	movs	r2, #4
 801812a:	4908      	ldr	r1, [pc, #32]	@ (801814c <Get_SerialNum+0x54>)
 801812c:	68b8      	ldr	r0, [r7, #8]
 801812e:	f000 f80f 	bl	8018150 <IntToUnicode>
  }
}
 8018132:	bf00      	nop
 8018134:	3710      	adds	r7, #16
 8018136:	46bd      	mov	sp, r7
 8018138:	bd80      	pop	{r7, pc}
 801813a:	bf00      	nop
 801813c:	1fff7590 	.word	0x1fff7590
 8018140:	1fff7594 	.word	0x1fff7594
 8018144:	1fff7598 	.word	0x1fff7598
 8018148:	20000106 	.word	0x20000106
 801814c:	20000116 	.word	0x20000116

08018150 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018150:	b480      	push	{r7}
 8018152:	b087      	sub	sp, #28
 8018154:	af00      	add	r7, sp, #0
 8018156:	60f8      	str	r0, [r7, #12]
 8018158:	60b9      	str	r1, [r7, #8]
 801815a:	4613      	mov	r3, r2
 801815c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801815e:	2300      	movs	r3, #0
 8018160:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018162:	2300      	movs	r3, #0
 8018164:	75fb      	strb	r3, [r7, #23]
 8018166:	e027      	b.n	80181b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018168:	68fb      	ldr	r3, [r7, #12]
 801816a:	0f1b      	lsrs	r3, r3, #28
 801816c:	2b09      	cmp	r3, #9
 801816e:	d80b      	bhi.n	8018188 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	0f1b      	lsrs	r3, r3, #28
 8018174:	b2da      	uxtb	r2, r3
 8018176:	7dfb      	ldrb	r3, [r7, #23]
 8018178:	005b      	lsls	r3, r3, #1
 801817a:	4619      	mov	r1, r3
 801817c:	68bb      	ldr	r3, [r7, #8]
 801817e:	440b      	add	r3, r1
 8018180:	3230      	adds	r2, #48	@ 0x30
 8018182:	b2d2      	uxtb	r2, r2
 8018184:	701a      	strb	r2, [r3, #0]
 8018186:	e00a      	b.n	801819e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018188:	68fb      	ldr	r3, [r7, #12]
 801818a:	0f1b      	lsrs	r3, r3, #28
 801818c:	b2da      	uxtb	r2, r3
 801818e:	7dfb      	ldrb	r3, [r7, #23]
 8018190:	005b      	lsls	r3, r3, #1
 8018192:	4619      	mov	r1, r3
 8018194:	68bb      	ldr	r3, [r7, #8]
 8018196:	440b      	add	r3, r1
 8018198:	3237      	adds	r2, #55	@ 0x37
 801819a:	b2d2      	uxtb	r2, r2
 801819c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801819e:	68fb      	ldr	r3, [r7, #12]
 80181a0:	011b      	lsls	r3, r3, #4
 80181a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80181a4:	7dfb      	ldrb	r3, [r7, #23]
 80181a6:	005b      	lsls	r3, r3, #1
 80181a8:	3301      	adds	r3, #1
 80181aa:	68ba      	ldr	r2, [r7, #8]
 80181ac:	4413      	add	r3, r2
 80181ae:	2200      	movs	r2, #0
 80181b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80181b2:	7dfb      	ldrb	r3, [r7, #23]
 80181b4:	3301      	adds	r3, #1
 80181b6:	75fb      	strb	r3, [r7, #23]
 80181b8:	7dfa      	ldrb	r2, [r7, #23]
 80181ba:	79fb      	ldrb	r3, [r7, #7]
 80181bc:	429a      	cmp	r2, r3
 80181be:	d3d3      	bcc.n	8018168 <IntToUnicode+0x18>
  }
}
 80181c0:	bf00      	nop
 80181c2:	bf00      	nop
 80181c4:	371c      	adds	r7, #28
 80181c6:	46bd      	mov	sp, r7
 80181c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181cc:	4770      	bx	lr

080181ce <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80181ce:	b480      	push	{r7}
 80181d0:	b083      	sub	sp, #12
 80181d2:	af00      	add	r7, sp, #0
 80181d4:	4603      	mov	r3, r0
 80181d6:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 80181d8:	2300      	movs	r3, #0
}
 80181da:	4618      	mov	r0, r3
 80181dc:	370c      	adds	r7, #12
 80181de:	46bd      	mov	sp, r7
 80181e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181e4:	4770      	bx	lr

080181e6 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80181e6:	b480      	push	{r7}
 80181e8:	b085      	sub	sp, #20
 80181ea:	af00      	add	r7, sp, #0
 80181ec:	4603      	mov	r3, r0
 80181ee:	60b9      	str	r1, [r7, #8]
 80181f0:	607a      	str	r2, [r7, #4]
 80181f2:	73fb      	strb	r3, [r7, #15]
  (void)lun;
  *block_num  = STORAGE_BLK_NBR;
 80181f4:	68bb      	ldr	r3, [r7, #8]
 80181f6:	2280      	movs	r2, #128	@ 0x80
 80181f8:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018200:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 8018202:	2300      	movs	r3, #0
}
 8018204:	4618      	mov	r0, r3
 8018206:	3714      	adds	r7, #20
 8018208:	46bd      	mov	sp, r7
 801820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801820e:	4770      	bx	lr

08018210 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8018210:	b480      	push	{r7}
 8018212:	b083      	sub	sp, #12
 8018214:	af00      	add	r7, sp, #0
 8018216:	4603      	mov	r3, r0
 8018218:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 801821a:	2300      	movs	r3, #0
}
 801821c:	4618      	mov	r0, r3
 801821e:	370c      	adds	r7, #12
 8018220:	46bd      	mov	sp, r7
 8018222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018226:	4770      	bx	lr

08018228 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8018228:	b480      	push	{r7}
 801822a:	b083      	sub	sp, #12
 801822c:	af00      	add	r7, sp, #0
 801822e:	4603      	mov	r3, r0
 8018230:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 8018232:	2300      	movs	r3, #0
}
 8018234:	4618      	mov	r0, r3
 8018236:	370c      	adds	r7, #12
 8018238:	46bd      	mov	sp, r7
 801823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801823e:	4770      	bx	lr

08018240 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8018240:	b580      	push	{r7, lr}
 8018242:	b084      	sub	sp, #16
 8018244:	af00      	add	r7, sp, #0
 8018246:	60b9      	str	r1, [r7, #8]
 8018248:	607a      	str	r2, [r7, #4]
 801824a:	461a      	mov	r2, r3
 801824c:	4603      	mov	r3, r0
 801824e:	73fb      	strb	r3, [r7, #15]
 8018250:	4613      	mov	r3, r2
 8018252:	81bb      	strh	r3, [r7, #12]
  (void)lun;
  if ((blk_addr + blk_len) > STORAGE_BLK_NBR) return USBD_FAIL;
 8018254:	89ba      	ldrh	r2, [r7, #12]
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	4413      	add	r3, r2
 801825a:	2b80      	cmp	r3, #128	@ 0x80
 801825c:	d901      	bls.n	8018262 <STORAGE_Read_FS+0x22>
 801825e:	2303      	movs	r3, #3
 8018260:	e00a      	b.n	8018278 <STORAGE_Read_FS+0x38>
  memcpy(buf, &ram_disk[blk_addr * STORAGE_BLK_SIZ], (size_t)blk_len * STORAGE_BLK_SIZ);
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	025b      	lsls	r3, r3, #9
 8018266:	4a06      	ldr	r2, [pc, #24]	@ (8018280 <STORAGE_Read_FS+0x40>)
 8018268:	1899      	adds	r1, r3, r2
 801826a:	89bb      	ldrh	r3, [r7, #12]
 801826c:	025b      	lsls	r3, r3, #9
 801826e:	461a      	mov	r2, r3
 8018270:	68b8      	ldr	r0, [r7, #8]
 8018272:	f001 fcca 	bl	8019c0a <memcpy>
  return (USBD_OK);
 8018276:	2300      	movs	r3, #0
}
 8018278:	4618      	mov	r0, r3
 801827a:	3710      	adds	r7, #16
 801827c:	46bd      	mov	sp, r7
 801827e:	bd80      	pop	{r7, pc}
 8018280:	20000658 	.word	0x20000658

08018284 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8018284:	b580      	push	{r7, lr}
 8018286:	b084      	sub	sp, #16
 8018288:	af00      	add	r7, sp, #0
 801828a:	60b9      	str	r1, [r7, #8]
 801828c:	607a      	str	r2, [r7, #4]
 801828e:	461a      	mov	r2, r3
 8018290:	4603      	mov	r3, r0
 8018292:	73fb      	strb	r3, [r7, #15]
 8018294:	4613      	mov	r3, r2
 8018296:	81bb      	strh	r3, [r7, #12]
  (void)lun;
  if ((blk_addr + blk_len) > STORAGE_BLK_NBR) return USBD_FAIL;
 8018298:	89ba      	ldrh	r2, [r7, #12]
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	4413      	add	r3, r2
 801829e:	2b80      	cmp	r3, #128	@ 0x80
 80182a0:	d901      	bls.n	80182a6 <STORAGE_Write_FS+0x22>
 80182a2:	2303      	movs	r3, #3
 80182a4:	e00a      	b.n	80182bc <STORAGE_Write_FS+0x38>
  memcpy(&ram_disk[blk_addr * STORAGE_BLK_SIZ], buf, (size_t)blk_len * STORAGE_BLK_SIZ);
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	025b      	lsls	r3, r3, #9
 80182aa:	4a06      	ldr	r2, [pc, #24]	@ (80182c4 <STORAGE_Write_FS+0x40>)
 80182ac:	1898      	adds	r0, r3, r2
 80182ae:	89bb      	ldrh	r3, [r7, #12]
 80182b0:	025b      	lsls	r3, r3, #9
 80182b2:	461a      	mov	r2, r3
 80182b4:	68b9      	ldr	r1, [r7, #8]
 80182b6:	f001 fca8 	bl	8019c0a <memcpy>
  return (USBD_OK);
 80182ba:	2300      	movs	r3, #0
}
 80182bc:	4618      	mov	r0, r3
 80182be:	3710      	adds	r7, #16
 80182c0:	46bd      	mov	sp, r7
 80182c2:	bd80      	pop	{r7, pc}
 80182c4:	20000658 	.word	0x20000658

080182c8 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 80182c8:	b480      	push	{r7}
 80182ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 80182cc:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80182ce:	4618      	mov	r0, r3
 80182d0:	46bd      	mov	sp, r7
 80182d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182d6:	4770      	bx	lr

080182d8 <LL_AHB2_GRP1_EnableClock>:
{
 80182d8:	b480      	push	{r7}
 80182da:	b085      	sub	sp, #20
 80182dc:	af00      	add	r7, sp, #0
 80182de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80182e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80182e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80182e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	4313      	orrs	r3, r2
 80182ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80182f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80182f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	4013      	ands	r3, r2
 80182fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80182fc:	68fb      	ldr	r3, [r7, #12]
}
 80182fe:	bf00      	nop
 8018300:	3714      	adds	r7, #20
 8018302:	46bd      	mov	sp, r7
 8018304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018308:	4770      	bx	lr

0801830a <LL_APB1_GRP1_EnableClock>:
{
 801830a:	b480      	push	{r7}
 801830c:	b085      	sub	sp, #20
 801830e:	af00      	add	r7, sp, #0
 8018310:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8018312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018316:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018318:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	4313      	orrs	r3, r2
 8018320:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8018322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018326:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018328:	687b      	ldr	r3, [r7, #4]
 801832a:	4013      	ands	r3, r2
 801832c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801832e:	68fb      	ldr	r3, [r7, #12]
}
 8018330:	bf00      	nop
 8018332:	3714      	adds	r7, #20
 8018334:	46bd      	mov	sp, r7
 8018336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801833a:	4770      	bx	lr

0801833c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b09c      	sub	sp, #112	@ 0x70
 8018340:	af00      	add	r7, sp, #0
 8018342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018344:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8018348:	2200      	movs	r2, #0
 801834a:	601a      	str	r2, [r3, #0]
 801834c:	605a      	str	r2, [r3, #4]
 801834e:	609a      	str	r2, [r3, #8]
 8018350:	60da      	str	r2, [r3, #12]
 8018352:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018354:	f107 030c 	add.w	r3, r7, #12
 8018358:	2250      	movs	r2, #80	@ 0x50
 801835a:	2100      	movs	r1, #0
 801835c:	4618      	mov	r0, r3
 801835e:	f001 fbd4 	bl	8019b0a <memset>
  if(pcdHandle->Instance==USB)
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	681b      	ldr	r3, [r3, #0]
 8018366:	4a1b      	ldr	r2, [pc, #108]	@ (80183d4 <HAL_PCD_MspInit+0x98>)
 8018368:	4293      	cmp	r3, r2
 801836a:	d12f      	bne.n	80183cc <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801836c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018370:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8018372:	2300      	movs	r3, #0
 8018374:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018376:	f107 030c 	add.w	r3, r7, #12
 801837a:	4618      	mov	r0, r3
 801837c:	f7f2 fbe0 	bl	800ab40 <HAL_RCCEx_PeriphCLKConfig>
 8018380:	4603      	mov	r3, r0
 8018382:	2b00      	cmp	r3, #0
 8018384:	d001      	beq.n	801838a <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8018386:	f7ea fb79 	bl	8002a7c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801838a:	2001      	movs	r0, #1
 801838c:	f7ff ffa4 	bl	80182d8 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018390:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8018394:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018396:	2302      	movs	r3, #2
 8018398:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801839a:	2300      	movs	r3, #0
 801839c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801839e:	2300      	movs	r3, #0
 80183a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80183a2:	230a      	movs	r3, #10
 80183a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80183a6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80183aa:	4619      	mov	r1, r3
 80183ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80183b0:	f7ed fb12 	bl	80059d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80183b4:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80183b8:	f7ff ffa7 	bl	801830a <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80183bc:	2200      	movs	r2, #0
 80183be:	2100      	movs	r1, #0
 80183c0:	2014      	movs	r0, #20
 80183c2:	f7ed faaa 	bl	800591a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80183c6:	2014      	movs	r0, #20
 80183c8:	f7ed fac1 	bl	800594e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80183cc:	bf00      	nop
 80183ce:	3770      	adds	r7, #112	@ 0x70
 80183d0:	46bd      	mov	sp, r7
 80183d2:	bd80      	pop	{r7, pc}
 80183d4:	40006800 	.word	0x40006800

080183d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183d8:	b580      	push	{r7, lr}
 80183da:	b082      	sub	sp, #8
 80183dc:	af00      	add	r7, sp, #0
 80183de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80183e0:	687b      	ldr	r3, [r7, #4]
 80183e2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80183e6:	687b      	ldr	r3, [r7, #4]
 80183e8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80183ec:	4619      	mov	r1, r3
 80183ee:	4610      	mov	r0, r2
 80183f0:	f7f8 fb77 	bl	8010ae2 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80183f4:	bf00      	nop
 80183f6:	3708      	adds	r7, #8
 80183f8:	46bd      	mov	sp, r7
 80183fa:	bd80      	pop	{r7, pc}

080183fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183fc:	b580      	push	{r7, lr}
 80183fe:	b082      	sub	sp, #8
 8018400:	af00      	add	r7, sp, #0
 8018402:	6078      	str	r0, [r7, #4]
 8018404:	460b      	mov	r3, r1
 8018406:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801840e:	78fa      	ldrb	r2, [r7, #3]
 8018410:	6879      	ldr	r1, [r7, #4]
 8018412:	4613      	mov	r3, r2
 8018414:	009b      	lsls	r3, r3, #2
 8018416:	4413      	add	r3, r2
 8018418:	00db      	lsls	r3, r3, #3
 801841a:	440b      	add	r3, r1
 801841c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018420:	681a      	ldr	r2, [r3, #0]
 8018422:	78fb      	ldrb	r3, [r7, #3]
 8018424:	4619      	mov	r1, r3
 8018426:	f7f8 fbb1 	bl	8010b8c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801842a:	bf00      	nop
 801842c:	3708      	adds	r7, #8
 801842e:	46bd      	mov	sp, r7
 8018430:	bd80      	pop	{r7, pc}

08018432 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018432:	b580      	push	{r7, lr}
 8018434:	b082      	sub	sp, #8
 8018436:	af00      	add	r7, sp, #0
 8018438:	6078      	str	r0, [r7, #4]
 801843a:	460b      	mov	r3, r1
 801843c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018444:	78fa      	ldrb	r2, [r7, #3]
 8018446:	6879      	ldr	r1, [r7, #4]
 8018448:	4613      	mov	r3, r2
 801844a:	009b      	lsls	r3, r3, #2
 801844c:	4413      	add	r3, r2
 801844e:	00db      	lsls	r3, r3, #3
 8018450:	440b      	add	r3, r1
 8018452:	3324      	adds	r3, #36	@ 0x24
 8018454:	681a      	ldr	r2, [r3, #0]
 8018456:	78fb      	ldrb	r3, [r7, #3]
 8018458:	4619      	mov	r1, r3
 801845a:	f7f8 fc53 	bl	8010d04 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801845e:	bf00      	nop
 8018460:	3708      	adds	r7, #8
 8018462:	46bd      	mov	sp, r7
 8018464:	bd80      	pop	{r7, pc}

08018466 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018466:	b580      	push	{r7, lr}
 8018468:	b082      	sub	sp, #8
 801846a:	af00      	add	r7, sp, #0
 801846c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018474:	4618      	mov	r0, r3
 8018476:	f7f8 fd97 	bl	8010fa8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801847a:	bf00      	nop
 801847c:	3708      	adds	r7, #8
 801847e:	46bd      	mov	sp, r7
 8018480:	bd80      	pop	{r7, pc}

08018482 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018482:	b580      	push	{r7, lr}
 8018484:	b084      	sub	sp, #16
 8018486:	af00      	add	r7, sp, #0
 8018488:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801848a:	2301      	movs	r3, #1
 801848c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	795b      	ldrb	r3, [r3, #5]
 8018492:	2b02      	cmp	r3, #2
 8018494:	d001      	beq.n	801849a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8018496:	f7ea faf1 	bl	8002a7c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80184a0:	7bfa      	ldrb	r2, [r7, #15]
 80184a2:	4611      	mov	r1, r2
 80184a4:	4618      	mov	r0, r3
 80184a6:	f7f8 fd3b 	bl	8010f20 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80184b0:	4618      	mov	r0, r3
 80184b2:	f7f8 fce2 	bl	8010e7a <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80184b6:	bf00      	nop
 80184b8:	3710      	adds	r7, #16
 80184ba:	46bd      	mov	sp, r7
 80184bc:	bd80      	pop	{r7, pc}
	...

080184c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184c0:	b580      	push	{r7, lr}
 80184c2:	b082      	sub	sp, #8
 80184c4:	af00      	add	r7, sp, #0
 80184c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80184ce:	4618      	mov	r0, r3
 80184d0:	f7f8 fd36 	bl	8010f40 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80184d4:	687b      	ldr	r3, [r7, #4]
 80184d6:	7a5b      	ldrb	r3, [r3, #9]
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d005      	beq.n	80184e8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80184dc:	4b04      	ldr	r3, [pc, #16]	@ (80184f0 <HAL_PCD_SuspendCallback+0x30>)
 80184de:	691b      	ldr	r3, [r3, #16]
 80184e0:	4a03      	ldr	r2, [pc, #12]	@ (80184f0 <HAL_PCD_SuspendCallback+0x30>)
 80184e2:	f043 0306 	orr.w	r3, r3, #6
 80184e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80184e8:	bf00      	nop
 80184ea:	3708      	adds	r7, #8
 80184ec:	46bd      	mov	sp, r7
 80184ee:	bd80      	pop	{r7, pc}
 80184f0:	e000ed00 	.word	0xe000ed00

080184f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184f4:	b580      	push	{r7, lr}
 80184f6:	b082      	sub	sp, #8
 80184f8:	af00      	add	r7, sp, #0
 80184fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	7a5b      	ldrb	r3, [r3, #9]
 8018500:	2b00      	cmp	r3, #0
 8018502:	d007      	beq.n	8018514 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018504:	4b08      	ldr	r3, [pc, #32]	@ (8018528 <HAL_PCD_ResumeCallback+0x34>)
 8018506:	691b      	ldr	r3, [r3, #16]
 8018508:	4a07      	ldr	r2, [pc, #28]	@ (8018528 <HAL_PCD_ResumeCallback+0x34>)
 801850a:	f023 0306 	bic.w	r3, r3, #6
 801850e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018510:	f000 fa2a 	bl	8018968 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018514:	687b      	ldr	r3, [r7, #4]
 8018516:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801851a:	4618      	mov	r0, r3
 801851c:	f7f8 fd2c 	bl	8010f78 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018520:	bf00      	nop
 8018522:	3708      	adds	r7, #8
 8018524:	46bd      	mov	sp, r7
 8018526:	bd80      	pop	{r7, pc}
 8018528:	e000ed00 	.word	0xe000ed00

0801852c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801852c:	b580      	push	{r7, lr}
 801852e:	b082      	sub	sp, #8
 8018530:	af00      	add	r7, sp, #0
 8018532:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018534:	4a27      	ldr	r2, [pc, #156]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	4a25      	ldr	r2, [pc, #148]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018540:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8018544:	f7f0 fd3a 	bl	8008fbc <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8018548:	4b22      	ldr	r3, [pc, #136]	@ (80185d4 <USBD_LL_Init+0xa8>)
 801854a:	4a23      	ldr	r2, [pc, #140]	@ (80185d8 <USBD_LL_Init+0xac>)
 801854c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801854e:	4b21      	ldr	r3, [pc, #132]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018550:	2208      	movs	r2, #8
 8018552:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018554:	4b1f      	ldr	r3, [pc, #124]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018556:	2202      	movs	r2, #2
 8018558:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801855a:	4b1e      	ldr	r3, [pc, #120]	@ (80185d4 <USBD_LL_Init+0xa8>)
 801855c:	2202      	movs	r2, #2
 801855e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018560:	4b1c      	ldr	r3, [pc, #112]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018562:	2200      	movs	r2, #0
 8018564:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018566:	4b1b      	ldr	r3, [pc, #108]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018568:	2200      	movs	r2, #0
 801856a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801856c:	4b19      	ldr	r3, [pc, #100]	@ (80185d4 <USBD_LL_Init+0xa8>)
 801856e:	2200      	movs	r2, #0
 8018570:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018572:	4b18      	ldr	r3, [pc, #96]	@ (80185d4 <USBD_LL_Init+0xa8>)
 8018574:	2200      	movs	r2, #0
 8018576:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018578:	4816      	ldr	r0, [pc, #88]	@ (80185d4 <USBD_LL_Init+0xa8>)
 801857a:	f7ee fe91 	bl	80072a0 <HAL_PCD_Init>
 801857e:	4603      	mov	r3, r0
 8018580:	2b00      	cmp	r3, #0
 8018582:	d001      	beq.n	8018588 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8018584:	f7ea fa7a 	bl	8002a7c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018588:	687b      	ldr	r3, [r7, #4]
 801858a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801858e:	2318      	movs	r3, #24
 8018590:	2200      	movs	r2, #0
 8018592:	2100      	movs	r1, #0
 8018594:	f7f0 fba8 	bl	8008ce8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8018598:	687b      	ldr	r3, [r7, #4]
 801859a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801859e:	2358      	movs	r3, #88	@ 0x58
 80185a0:	2200      	movs	r2, #0
 80185a2:	2180      	movs	r1, #128	@ 0x80
 80185a4:	f7f0 fba0 	bl	8008ce8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80185ae:	2398      	movs	r3, #152	@ 0x98
 80185b0:	2200      	movs	r2, #0
 80185b2:	2181      	movs	r1, #129	@ 0x81
 80185b4:	f7f0 fb98 	bl	8008ce8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80185be:	23d8      	movs	r3, #216	@ 0xd8
 80185c0:	2200      	movs	r2, #0
 80185c2:	2101      	movs	r1, #1
 80185c4:	f7f0 fb90 	bl	8008ce8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 80185c8:	2300      	movs	r3, #0
}
 80185ca:	4618      	mov	r0, r3
 80185cc:	3708      	adds	r7, #8
 80185ce:	46bd      	mov	sp, r7
 80185d0:	bd80      	pop	{r7, pc}
 80185d2:	bf00      	nop
 80185d4:	200110d8 	.word	0x200110d8
 80185d8:	40006800 	.word	0x40006800

080185dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80185dc:	b580      	push	{r7, lr}
 80185de:	b084      	sub	sp, #16
 80185e0:	af00      	add	r7, sp, #0
 80185e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185e4:	2300      	movs	r3, #0
 80185e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185e8:	2300      	movs	r3, #0
 80185ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80185ec:	687b      	ldr	r3, [r7, #4]
 80185ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185f2:	4618      	mov	r0, r3
 80185f4:	f7ee ff22 	bl	800743c <HAL_PCD_Start>
 80185f8:	4603      	mov	r3, r0
 80185fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185fc:	7bfb      	ldrb	r3, [r7, #15]
 80185fe:	4618      	mov	r0, r3
 8018600:	f000 f9b8 	bl	8018974 <USBD_Get_USB_Status>
 8018604:	4603      	mov	r3, r0
 8018606:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018608:	7bbb      	ldrb	r3, [r7, #14]
}
 801860a:	4618      	mov	r0, r3
 801860c:	3710      	adds	r7, #16
 801860e:	46bd      	mov	sp, r7
 8018610:	bd80      	pop	{r7, pc}

08018612 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8018612:	b580      	push	{r7, lr}
 8018614:	b084      	sub	sp, #16
 8018616:	af00      	add	r7, sp, #0
 8018618:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801861a:	2300      	movs	r3, #0
 801861c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801861e:	2300      	movs	r3, #0
 8018620:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018628:	4618      	mov	r0, r3
 801862a:	f7ee ff29 	bl	8007480 <HAL_PCD_Stop>
 801862e:	4603      	mov	r3, r0
 8018630:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018632:	7bfb      	ldrb	r3, [r7, #15]
 8018634:	4618      	mov	r0, r3
 8018636:	f000 f99d 	bl	8018974 <USBD_Get_USB_Status>
 801863a:	4603      	mov	r3, r0
 801863c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801863e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018640:	4618      	mov	r0, r3
 8018642:	3710      	adds	r7, #16
 8018644:	46bd      	mov	sp, r7
 8018646:	bd80      	pop	{r7, pc}

08018648 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018648:	b580      	push	{r7, lr}
 801864a:	b084      	sub	sp, #16
 801864c:	af00      	add	r7, sp, #0
 801864e:	6078      	str	r0, [r7, #4]
 8018650:	4608      	mov	r0, r1
 8018652:	4611      	mov	r1, r2
 8018654:	461a      	mov	r2, r3
 8018656:	4603      	mov	r3, r0
 8018658:	70fb      	strb	r3, [r7, #3]
 801865a:	460b      	mov	r3, r1
 801865c:	70bb      	strb	r3, [r7, #2]
 801865e:	4613      	mov	r3, r2
 8018660:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018662:	2300      	movs	r3, #0
 8018664:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018666:	2300      	movs	r3, #0
 8018668:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801866a:	687b      	ldr	r3, [r7, #4]
 801866c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018670:	78bb      	ldrb	r3, [r7, #2]
 8018672:	883a      	ldrh	r2, [r7, #0]
 8018674:	78f9      	ldrb	r1, [r7, #3]
 8018676:	f7ef f870 	bl	800775a <HAL_PCD_EP_Open>
 801867a:	4603      	mov	r3, r0
 801867c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801867e:	7bfb      	ldrb	r3, [r7, #15]
 8018680:	4618      	mov	r0, r3
 8018682:	f000 f977 	bl	8018974 <USBD_Get_USB_Status>
 8018686:	4603      	mov	r3, r0
 8018688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801868a:	7bbb      	ldrb	r3, [r7, #14]
}
 801868c:	4618      	mov	r0, r3
 801868e:	3710      	adds	r7, #16
 8018690:	46bd      	mov	sp, r7
 8018692:	bd80      	pop	{r7, pc}

08018694 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018694:	b580      	push	{r7, lr}
 8018696:	b084      	sub	sp, #16
 8018698:	af00      	add	r7, sp, #0
 801869a:	6078      	str	r0, [r7, #4]
 801869c:	460b      	mov	r3, r1
 801869e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186a0:	2300      	movs	r3, #0
 80186a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186a4:	2300      	movs	r3, #0
 80186a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80186a8:	687b      	ldr	r3, [r7, #4]
 80186aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186ae:	78fa      	ldrb	r2, [r7, #3]
 80186b0:	4611      	mov	r1, r2
 80186b2:	4618      	mov	r0, r3
 80186b4:	f7ef f8b0 	bl	8007818 <HAL_PCD_EP_Close>
 80186b8:	4603      	mov	r3, r0
 80186ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186bc:	7bfb      	ldrb	r3, [r7, #15]
 80186be:	4618      	mov	r0, r3
 80186c0:	f000 f958 	bl	8018974 <USBD_Get_USB_Status>
 80186c4:	4603      	mov	r3, r0
 80186c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80186ca:	4618      	mov	r0, r3
 80186cc:	3710      	adds	r7, #16
 80186ce:	46bd      	mov	sp, r7
 80186d0:	bd80      	pop	{r7, pc}

080186d2 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186d2:	b580      	push	{r7, lr}
 80186d4:	b084      	sub	sp, #16
 80186d6:	af00      	add	r7, sp, #0
 80186d8:	6078      	str	r0, [r7, #4]
 80186da:	460b      	mov	r3, r1
 80186dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186de:	2300      	movs	r3, #0
 80186e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186e2:	2300      	movs	r3, #0
 80186e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186ec:	78fa      	ldrb	r2, [r7, #3]
 80186ee:	4611      	mov	r1, r2
 80186f0:	4618      	mov	r0, r3
 80186f2:	f7ef f9ff 	bl	8007af4 <HAL_PCD_EP_Flush>
 80186f6:	4603      	mov	r3, r0
 80186f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186fa:	7bfb      	ldrb	r3, [r7, #15]
 80186fc:	4618      	mov	r0, r3
 80186fe:	f000 f939 	bl	8018974 <USBD_Get_USB_Status>
 8018702:	4603      	mov	r3, r0
 8018704:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018706:	7bbb      	ldrb	r3, [r7, #14]
}
 8018708:	4618      	mov	r0, r3
 801870a:	3710      	adds	r7, #16
 801870c:	46bd      	mov	sp, r7
 801870e:	bd80      	pop	{r7, pc}

08018710 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018710:	b580      	push	{r7, lr}
 8018712:	b084      	sub	sp, #16
 8018714:	af00      	add	r7, sp, #0
 8018716:	6078      	str	r0, [r7, #4]
 8018718:	460b      	mov	r3, r1
 801871a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801871c:	2300      	movs	r3, #0
 801871e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018720:	2300      	movs	r3, #0
 8018722:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801872a:	78fa      	ldrb	r2, [r7, #3]
 801872c:	4611      	mov	r1, r2
 801872e:	4618      	mov	r0, r3
 8018730:	f7ef f93a 	bl	80079a8 <HAL_PCD_EP_SetStall>
 8018734:	4603      	mov	r3, r0
 8018736:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018738:	7bfb      	ldrb	r3, [r7, #15]
 801873a:	4618      	mov	r0, r3
 801873c:	f000 f91a 	bl	8018974 <USBD_Get_USB_Status>
 8018740:	4603      	mov	r3, r0
 8018742:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018744:	7bbb      	ldrb	r3, [r7, #14]
}
 8018746:	4618      	mov	r0, r3
 8018748:	3710      	adds	r7, #16
 801874a:	46bd      	mov	sp, r7
 801874c:	bd80      	pop	{r7, pc}

0801874e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801874e:	b580      	push	{r7, lr}
 8018750:	b084      	sub	sp, #16
 8018752:	af00      	add	r7, sp, #0
 8018754:	6078      	str	r0, [r7, #4]
 8018756:	460b      	mov	r3, r1
 8018758:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801875a:	2300      	movs	r3, #0
 801875c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801875e:	2300      	movs	r3, #0
 8018760:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018762:	687b      	ldr	r3, [r7, #4]
 8018764:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018768:	78fa      	ldrb	r2, [r7, #3]
 801876a:	4611      	mov	r1, r2
 801876c:	4618      	mov	r0, r3
 801876e:	f7ef f96d 	bl	8007a4c <HAL_PCD_EP_ClrStall>
 8018772:	4603      	mov	r3, r0
 8018774:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018776:	7bfb      	ldrb	r3, [r7, #15]
 8018778:	4618      	mov	r0, r3
 801877a:	f000 f8fb 	bl	8018974 <USBD_Get_USB_Status>
 801877e:	4603      	mov	r3, r0
 8018780:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018782:	7bbb      	ldrb	r3, [r7, #14]
}
 8018784:	4618      	mov	r0, r3
 8018786:	3710      	adds	r7, #16
 8018788:	46bd      	mov	sp, r7
 801878a:	bd80      	pop	{r7, pc}

0801878c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801878c:	b480      	push	{r7}
 801878e:	b085      	sub	sp, #20
 8018790:	af00      	add	r7, sp, #0
 8018792:	6078      	str	r0, [r7, #4]
 8018794:	460b      	mov	r3, r1
 8018796:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801879e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80187a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	da0b      	bge.n	80187c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80187a8:	78fb      	ldrb	r3, [r7, #3]
 80187aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80187ae:	68f9      	ldr	r1, [r7, #12]
 80187b0:	4613      	mov	r3, r2
 80187b2:	009b      	lsls	r3, r3, #2
 80187b4:	4413      	add	r3, r2
 80187b6:	00db      	lsls	r3, r3, #3
 80187b8:	440b      	add	r3, r1
 80187ba:	3312      	adds	r3, #18
 80187bc:	781b      	ldrb	r3, [r3, #0]
 80187be:	e00b      	b.n	80187d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80187c0:	78fb      	ldrb	r3, [r7, #3]
 80187c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80187c6:	68f9      	ldr	r1, [r7, #12]
 80187c8:	4613      	mov	r3, r2
 80187ca:	009b      	lsls	r3, r3, #2
 80187cc:	4413      	add	r3, r2
 80187ce:	00db      	lsls	r3, r3, #3
 80187d0:	440b      	add	r3, r1
 80187d2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80187d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80187d8:	4618      	mov	r0, r3
 80187da:	3714      	adds	r7, #20
 80187dc:	46bd      	mov	sp, r7
 80187de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187e2:	4770      	bx	lr

080187e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80187e4:	b580      	push	{r7, lr}
 80187e6:	b084      	sub	sp, #16
 80187e8:	af00      	add	r7, sp, #0
 80187ea:	6078      	str	r0, [r7, #4]
 80187ec:	460b      	mov	r3, r1
 80187ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187f0:	2300      	movs	r3, #0
 80187f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187f4:	2300      	movs	r3, #0
 80187f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187fe:	78fa      	ldrb	r2, [r7, #3]
 8018800:	4611      	mov	r1, r2
 8018802:	4618      	mov	r0, r3
 8018804:	f7ee ff85 	bl	8007712 <HAL_PCD_SetAddress>
 8018808:	4603      	mov	r3, r0
 801880a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801880c:	7bfb      	ldrb	r3, [r7, #15]
 801880e:	4618      	mov	r0, r3
 8018810:	f000 f8b0 	bl	8018974 <USBD_Get_USB_Status>
 8018814:	4603      	mov	r3, r0
 8018816:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018818:	7bbb      	ldrb	r3, [r7, #14]
}
 801881a:	4618      	mov	r0, r3
 801881c:	3710      	adds	r7, #16
 801881e:	46bd      	mov	sp, r7
 8018820:	bd80      	pop	{r7, pc}

08018822 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018822:	b580      	push	{r7, lr}
 8018824:	b086      	sub	sp, #24
 8018826:	af00      	add	r7, sp, #0
 8018828:	60f8      	str	r0, [r7, #12]
 801882a:	607a      	str	r2, [r7, #4]
 801882c:	603b      	str	r3, [r7, #0]
 801882e:	460b      	mov	r3, r1
 8018830:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018832:	2300      	movs	r3, #0
 8018834:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018836:	2300      	movs	r3, #0
 8018838:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801883a:	68fb      	ldr	r3, [r7, #12]
 801883c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018840:	7af9      	ldrb	r1, [r7, #11]
 8018842:	683b      	ldr	r3, [r7, #0]
 8018844:	687a      	ldr	r2, [r7, #4]
 8018846:	f7ef f878 	bl	800793a <HAL_PCD_EP_Transmit>
 801884a:	4603      	mov	r3, r0
 801884c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801884e:	7dfb      	ldrb	r3, [r7, #23]
 8018850:	4618      	mov	r0, r3
 8018852:	f000 f88f 	bl	8018974 <USBD_Get_USB_Status>
 8018856:	4603      	mov	r3, r0
 8018858:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801885a:	7dbb      	ldrb	r3, [r7, #22]
}
 801885c:	4618      	mov	r0, r3
 801885e:	3718      	adds	r7, #24
 8018860:	46bd      	mov	sp, r7
 8018862:	bd80      	pop	{r7, pc}

08018864 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018864:	b580      	push	{r7, lr}
 8018866:	b086      	sub	sp, #24
 8018868:	af00      	add	r7, sp, #0
 801886a:	60f8      	str	r0, [r7, #12]
 801886c:	607a      	str	r2, [r7, #4]
 801886e:	603b      	str	r3, [r7, #0]
 8018870:	460b      	mov	r3, r1
 8018872:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018874:	2300      	movs	r3, #0
 8018876:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018878:	2300      	movs	r3, #0
 801887a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018882:	7af9      	ldrb	r1, [r7, #11]
 8018884:	683b      	ldr	r3, [r7, #0]
 8018886:	687a      	ldr	r2, [r7, #4]
 8018888:	f7ef f80e 	bl	80078a8 <HAL_PCD_EP_Receive>
 801888c:	4603      	mov	r3, r0
 801888e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018890:	7dfb      	ldrb	r3, [r7, #23]
 8018892:	4618      	mov	r0, r3
 8018894:	f000 f86e 	bl	8018974 <USBD_Get_USB_Status>
 8018898:	4603      	mov	r3, r0
 801889a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801889c:	7dbb      	ldrb	r3, [r7, #22]
}
 801889e:	4618      	mov	r0, r3
 80188a0:	3718      	adds	r7, #24
 80188a2:	46bd      	mov	sp, r7
 80188a4:	bd80      	pop	{r7, pc}

080188a6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80188a6:	b580      	push	{r7, lr}
 80188a8:	b082      	sub	sp, #8
 80188aa:	af00      	add	r7, sp, #0
 80188ac:	6078      	str	r0, [r7, #4]
 80188ae:	460b      	mov	r3, r1
 80188b0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80188b2:	687b      	ldr	r3, [r7, #4]
 80188b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80188b8:	78fa      	ldrb	r2, [r7, #3]
 80188ba:	4611      	mov	r1, r2
 80188bc:	4618      	mov	r0, r3
 80188be:	f7ef f824 	bl	800790a <HAL_PCD_EP_GetRxCount>
 80188c2:	4603      	mov	r3, r0
}
 80188c4:	4618      	mov	r0, r3
 80188c6:	3708      	adds	r7, #8
 80188c8:	46bd      	mov	sp, r7
 80188ca:	bd80      	pop	{r7, pc}

080188cc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188cc:	b580      	push	{r7, lr}
 80188ce:	b082      	sub	sp, #8
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	6078      	str	r0, [r7, #4]
 80188d4:	460b      	mov	r3, r1
 80188d6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80188d8:	78fb      	ldrb	r3, [r7, #3]
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d002      	beq.n	80188e4 <HAL_PCDEx_LPM_Callback+0x18>
 80188de:	2b01      	cmp	r3, #1
 80188e0:	d013      	beq.n	801890a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80188e2:	e023      	b.n	801892c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	7a5b      	ldrb	r3, [r3, #9]
 80188e8:	2b00      	cmp	r3, #0
 80188ea:	d007      	beq.n	80188fc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80188ec:	f000 f83c 	bl	8018968 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80188f0:	4b10      	ldr	r3, [pc, #64]	@ (8018934 <HAL_PCDEx_LPM_Callback+0x68>)
 80188f2:	691b      	ldr	r3, [r3, #16]
 80188f4:	4a0f      	ldr	r2, [pc, #60]	@ (8018934 <HAL_PCDEx_LPM_Callback+0x68>)
 80188f6:	f023 0306 	bic.w	r3, r3, #6
 80188fa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018902:	4618      	mov	r0, r3
 8018904:	f7f8 fb38 	bl	8010f78 <USBD_LL_Resume>
    break;
 8018908:	e010      	b.n	801892c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018910:	4618      	mov	r0, r3
 8018912:	f7f8 fb15 	bl	8010f40 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	7a5b      	ldrb	r3, [r3, #9]
 801891a:	2b00      	cmp	r3, #0
 801891c:	d005      	beq.n	801892a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801891e:	4b05      	ldr	r3, [pc, #20]	@ (8018934 <HAL_PCDEx_LPM_Callback+0x68>)
 8018920:	691b      	ldr	r3, [r3, #16]
 8018922:	4a04      	ldr	r2, [pc, #16]	@ (8018934 <HAL_PCDEx_LPM_Callback+0x68>)
 8018924:	f043 0306 	orr.w	r3, r3, #6
 8018928:	6113      	str	r3, [r2, #16]
    break;
 801892a:	bf00      	nop
}
 801892c:	bf00      	nop
 801892e:	3708      	adds	r7, #8
 8018930:	46bd      	mov	sp, r7
 8018932:	bd80      	pop	{r7, pc}
 8018934:	e000ed00 	.word	0xe000ed00

08018938 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018938:	b480      	push	{r7}
 801893a:	b083      	sub	sp, #12
 801893c:	af00      	add	r7, sp, #0
 801893e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018940:	4b03      	ldr	r3, [pc, #12]	@ (8018950 <USBD_static_malloc+0x18>)
}
 8018942:	4618      	mov	r0, r3
 8018944:	370c      	adds	r7, #12
 8018946:	46bd      	mov	sp, r7
 8018948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801894c:	4770      	bx	lr
 801894e:	bf00      	nop
 8018950:	200113b4 	.word	0x200113b4

08018954 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018954:	b480      	push	{r7}
 8018956:	b083      	sub	sp, #12
 8018958:	af00      	add	r7, sp, #0
 801895a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801895c:	bf00      	nop
 801895e:	370c      	adds	r7, #12
 8018960:	46bd      	mov	sp, r7
 8018962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018966:	4770      	bx	lr

08018968 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018968:	b580      	push	{r7, lr}
 801896a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801896c:	f7e9 ff2a 	bl	80027c4 <SystemClock_Config>
}
 8018970:	bf00      	nop
 8018972:	bd80      	pop	{r7, pc}

08018974 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018974:	b480      	push	{r7}
 8018976:	b085      	sub	sp, #20
 8018978:	af00      	add	r7, sp, #0
 801897a:	4603      	mov	r3, r0
 801897c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801897e:	2300      	movs	r3, #0
 8018980:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018982:	79fb      	ldrb	r3, [r7, #7]
 8018984:	2b03      	cmp	r3, #3
 8018986:	d817      	bhi.n	80189b8 <USBD_Get_USB_Status+0x44>
 8018988:	a201      	add	r2, pc, #4	@ (adr r2, 8018990 <USBD_Get_USB_Status+0x1c>)
 801898a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801898e:	bf00      	nop
 8018990:	080189a1 	.word	0x080189a1
 8018994:	080189a7 	.word	0x080189a7
 8018998:	080189ad 	.word	0x080189ad
 801899c:	080189b3 	.word	0x080189b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80189a0:	2300      	movs	r3, #0
 80189a2:	73fb      	strb	r3, [r7, #15]
    break;
 80189a4:	e00b      	b.n	80189be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80189a6:	2303      	movs	r3, #3
 80189a8:	73fb      	strb	r3, [r7, #15]
    break;
 80189aa:	e008      	b.n	80189be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80189ac:	2301      	movs	r3, #1
 80189ae:	73fb      	strb	r3, [r7, #15]
    break;
 80189b0:	e005      	b.n	80189be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80189b2:	2303      	movs	r3, #3
 80189b4:	73fb      	strb	r3, [r7, #15]
    break;
 80189b6:	e002      	b.n	80189be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80189b8:	2303      	movs	r3, #3
 80189ba:	73fb      	strb	r3, [r7, #15]
    break;
 80189bc:	bf00      	nop
  }
  return usb_status;
 80189be:	7bfb      	ldrb	r3, [r7, #15]
 80189c0:	4618      	mov	r0, r3
 80189c2:	3714      	adds	r7, #20
 80189c4:	46bd      	mov	sp, r7
 80189c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189ca:	4770      	bx	lr

080189cc <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80189cc:	b480      	push	{r7}
 80189ce:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80189d0:	4b05      	ldr	r3, [pc, #20]	@ (80189e8 <UTIL_LPM_Init+0x1c>)
 80189d2:	2200      	movs	r2, #0
 80189d4:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80189d6:	4b05      	ldr	r3, [pc, #20]	@ (80189ec <UTIL_LPM_Init+0x20>)
 80189d8:	2200      	movs	r2, #0
 80189da:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80189dc:	bf00      	nop
 80189de:	46bd      	mov	sp, r7
 80189e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189e4:	4770      	bx	lr
 80189e6:	bf00      	nop
 80189e8:	2001163c 	.word	0x2001163c
 80189ec:	20011640 	.word	0x20011640

080189f0 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80189f0:	b480      	push	{r7}
 80189f2:	b087      	sub	sp, #28
 80189f4:	af00      	add	r7, sp, #0
 80189f6:	6078      	str	r0, [r7, #4]
 80189f8:	460b      	mov	r3, r1
 80189fa:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80189fc:	f3ef 8310 	mrs	r3, PRIMASK
 8018a00:	613b      	str	r3, [r7, #16]
  return(result);
 8018a02:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8018a04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018a06:	b672      	cpsid	i
}
 8018a08:	bf00      	nop
  
  switch(state)
 8018a0a:	78fb      	ldrb	r3, [r7, #3]
 8018a0c:	2b00      	cmp	r3, #0
 8018a0e:	d008      	beq.n	8018a22 <UTIL_LPM_SetOffMode+0x32>
 8018a10:	2b01      	cmp	r3, #1
 8018a12:	d10e      	bne.n	8018a32 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8018a14:	4b0d      	ldr	r3, [pc, #52]	@ (8018a4c <UTIL_LPM_SetOffMode+0x5c>)
 8018a16:	681a      	ldr	r2, [r3, #0]
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	4313      	orrs	r3, r2
 8018a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8018a4c <UTIL_LPM_SetOffMode+0x5c>)
 8018a1e:	6013      	str	r3, [r2, #0]
      break;
 8018a20:	e008      	b.n	8018a34 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	43da      	mvns	r2, r3
 8018a26:	4b09      	ldr	r3, [pc, #36]	@ (8018a4c <UTIL_LPM_SetOffMode+0x5c>)
 8018a28:	681b      	ldr	r3, [r3, #0]
 8018a2a:	4013      	ands	r3, r2
 8018a2c:	4a07      	ldr	r2, [pc, #28]	@ (8018a4c <UTIL_LPM_SetOffMode+0x5c>)
 8018a2e:	6013      	str	r3, [r2, #0]
      break;
 8018a30:	e000      	b.n	8018a34 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8018a32:	bf00      	nop
 8018a34:	697b      	ldr	r3, [r7, #20]
 8018a36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018a38:	68fb      	ldr	r3, [r7, #12]
 8018a3a:	f383 8810 	msr	PRIMASK, r3
}
 8018a3e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018a40:	bf00      	nop
 8018a42:	371c      	adds	r7, #28
 8018a44:	46bd      	mov	sp, r7
 8018a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a4a:	4770      	bx	lr
 8018a4c:	20011640 	.word	0x20011640

08018a50 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8018a50:	b580      	push	{r7, lr}
 8018a52:	b094      	sub	sp, #80	@ 0x50
 8018a54:	af00      	add	r7, sp, #0
 8018a56:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8018a58:	4b89      	ldr	r3, [pc, #548]	@ (8018c80 <UTIL_SEQ_Run+0x230>)
 8018a5a:	681b      	ldr	r3, [r3, #0]
 8018a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8018a5e:	4b88      	ldr	r3, [pc, #544]	@ (8018c80 <UTIL_SEQ_Run+0x230>)
 8018a60:	681a      	ldr	r2, [r3, #0]
 8018a62:	687b      	ldr	r3, [r7, #4]
 8018a64:	4013      	ands	r3, r2
 8018a66:	4a86      	ldr	r2, [pc, #536]	@ (8018c80 <UTIL_SEQ_Run+0x230>)
 8018a68:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8018a6a:	4b86      	ldr	r3, [pc, #536]	@ (8018c84 <UTIL_SEQ_Run+0x234>)
 8018a6c:	681b      	ldr	r3, [r3, #0]
 8018a6e:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8018a70:	4b85      	ldr	r3, [pc, #532]	@ (8018c88 <UTIL_SEQ_Run+0x238>)
 8018a72:	681b      	ldr	r3, [r3, #0]
 8018a74:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8018a76:	4b85      	ldr	r3, [pc, #532]	@ (8018c8c <UTIL_SEQ_Run+0x23c>)
 8018a78:	681b      	ldr	r3, [r3, #0]
 8018a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8018a7c:	4b84      	ldr	r3, [pc, #528]	@ (8018c90 <UTIL_SEQ_Run+0x240>)
 8018a7e:	681b      	ldr	r3, [r3, #0]
 8018a80:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8018a82:	e112      	b.n	8018caa <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8018a84:	2300      	movs	r3, #0
 8018a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8018a88:	e002      	b.n	8018a90 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8018a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a8c:	3301      	adds	r3, #1
 8018a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8018a90:	4a80      	ldr	r2, [pc, #512]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a94:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018a9a:	401a      	ands	r2, r3
 8018a9c:	4b78      	ldr	r3, [pc, #480]	@ (8018c80 <UTIL_SEQ_Run+0x230>)
 8018a9e:	681b      	ldr	r3, [r3, #0]
 8018aa0:	4013      	ands	r3, r2
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d0f1      	beq.n	8018a8a <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8018aa6:	4a7b      	ldr	r2, [pc, #492]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018aaa:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ab0:	401a      	ands	r2, r3
 8018ab2:	4b73      	ldr	r3, [pc, #460]	@ (8018c80 <UTIL_SEQ_Run+0x230>)
 8018ab4:	681b      	ldr	r3, [r3, #0]
 8018ab6:	4013      	ands	r3, r2
 8018ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8018aba:	4a76      	ldr	r2, [pc, #472]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018abe:	00db      	lsls	r3, r3, #3
 8018ac0:	4413      	add	r3, r2
 8018ac2:	685a      	ldr	r2, [r3, #4]
 8018ac4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018ac6:	4013      	ands	r3, r2
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d106      	bne.n	8018ada <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8018acc:	4a71      	ldr	r2, [pc, #452]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018ad0:	00db      	lsls	r3, r3, #3
 8018ad2:	4413      	add	r3, r2
 8018ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8018ad8:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 8018ada:	4b6a      	ldr	r3, [pc, #424]	@ (8018c84 <UTIL_SEQ_Run+0x234>)
 8018adc:	681b      	ldr	r3, [r3, #0]
 8018ade:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 8018ae0:	4a6c      	ldr	r2, [pc, #432]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018ae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018ae4:	00db      	lsls	r3, r3, #3
 8018ae6:	4413      	add	r3, r2
 8018ae8:	685b      	ldr	r3, [r3, #4]
 8018aea:	43da      	mvns	r2, r3
 8018aec:	4b6a      	ldr	r3, [pc, #424]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018aee:	681b      	ldr	r3, [r3, #0]
 8018af0:	4313      	orrs	r3, r2
 8018af2:	4a69      	ldr	r2, [pc, #420]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018af4:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8018af6:	4b68      	ldr	r3, [pc, #416]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018af8:	681b      	ldr	r3, [r3, #0]
 8018afa:	43db      	mvns	r3, r3
 8018afc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018afe:	4013      	ands	r3, r2
 8018b00:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8018b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018b04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018b06:	4013      	ands	r3, r2
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d003      	beq.n	8018b14 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8018b0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018b10:	4013      	ands	r3, r2
 8018b12:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8018b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d102      	bne.n	8018b20 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8018b1a:	4b5f      	ldr	r3, [pc, #380]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018b1c:	2200      	movs	r2, #0
 8018b1e:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8018b20:	4a5c      	ldr	r2, [pc, #368]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b24:	00db      	lsls	r3, r3, #3
 8018b26:	4413      	add	r3, r2
 8018b28:	685a      	ldr	r2, [r3, #4]
 8018b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018b2c:	4013      	ands	r3, r2
 8018b2e:	4618      	mov	r0, r3
 8018b30:	f000 fa43 	bl	8018fba <SEQ_BitPosition>
 8018b34:	4603      	mov	r3, r0
 8018b36:	461a      	mov	r2, r3
 8018b38:	4b58      	ldr	r3, [pc, #352]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018b3a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8018b40:	61fb      	str	r3, [r7, #28]
  return(result);
 8018b42:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018b44:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8018b46:	b672      	cpsid	i
}
 8018b48:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8018b4a:	4b54      	ldr	r3, [pc, #336]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018b4c:	681b      	ldr	r3, [r3, #0]
 8018b4e:	2201      	movs	r2, #1
 8018b50:	fa02 f303 	lsl.w	r3, r2, r3
 8018b54:	43da      	mvns	r2, r3
 8018b56:	4b4b      	ldr	r3, [pc, #300]	@ (8018c84 <UTIL_SEQ_Run+0x234>)
 8018b58:	681b      	ldr	r3, [r3, #0]
 8018b5a:	4013      	ands	r3, r2
 8018b5c:	4a49      	ldr	r2, [pc, #292]	@ (8018c84 <UTIL_SEQ_Run+0x234>)
 8018b5e:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018b60:	2301      	movs	r3, #1
 8018b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018b64:	e013      	b.n	8018b8e <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8018b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b68:	3b01      	subs	r3, #1
 8018b6a:	4a4a      	ldr	r2, [pc, #296]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018b6c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8018b70:	4b4a      	ldr	r3, [pc, #296]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018b72:	681b      	ldr	r3, [r3, #0]
 8018b74:	2201      	movs	r2, #1
 8018b76:	fa02 f303 	lsl.w	r3, r2, r3
 8018b7a:	43da      	mvns	r2, r3
 8018b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b7e:	3b01      	subs	r3, #1
 8018b80:	400a      	ands	r2, r1
 8018b82:	4944      	ldr	r1, [pc, #272]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018b84:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b8a:	3b01      	subs	r3, #1
 8018b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b90:	2b00      	cmp	r3, #0
 8018b92:	d1e8      	bne.n	8018b66 <UTIL_SEQ_Run+0x116>
 8018b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018b98:	69bb      	ldr	r3, [r7, #24]
 8018b9a:	f383 8810 	msr	PRIMASK, r3
}
 8018b9e:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 8018ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018ba2:	681b      	ldr	r3, [r3, #0]
 8018ba4:	4618      	mov	r0, r3
 8018ba6:	f000 f9e9 	bl	8018f7c <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 8018baa:	4b3c      	ldr	r3, [pc, #240]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018bac:	681b      	ldr	r3, [r3, #0]
 8018bae:	2b1f      	cmp	r3, #31
 8018bb0:	d878      	bhi.n	8018ca4 <UTIL_SEQ_Run+0x254>
 8018bb2:	4b3a      	ldr	r3, [pc, #232]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018bb4:	681b      	ldr	r3, [r3, #0]
 8018bb6:	4a3a      	ldr	r2, [pc, #232]	@ (8018ca0 <UTIL_SEQ_Run+0x250>)
 8018bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d071      	beq.n	8018ca4 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018bc0:	2300      	movs	r3, #0
 8018bc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8018bc4:	e01e      	b.n	8018c04 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 8018bc6:	4a33      	ldr	r2, [pc, #204]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018bca:	00db      	lsls	r3, r3, #3
 8018bcc:	4413      	add	r3, r2
 8018bce:	685a      	ldr	r2, [r3, #4]
 8018bd0:	4b32      	ldr	r3, [pc, #200]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018bd2:	681b      	ldr	r3, [r3, #0]
 8018bd4:	2101      	movs	r1, #1
 8018bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8018bda:	43db      	mvns	r3, r3
 8018bdc:	401a      	ands	r2, r3
 8018bde:	492d      	ldr	r1, [pc, #180]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018be2:	00db      	lsls	r3, r3, #3
 8018be4:	440b      	add	r3, r1
 8018be6:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 8018be8:	4a2a      	ldr	r2, [pc, #168]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018bec:	00db      	lsls	r3, r3, #3
 8018bee:	4413      	add	r3, r2
 8018bf0:	685a      	ldr	r2, [r3, #4]
 8018bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018bf4:	009b      	lsls	r3, r3, #2
 8018bf6:	3350      	adds	r3, #80	@ 0x50
 8018bf8:	443b      	add	r3, r7
 8018bfa:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018c00:	3301      	adds	r3, #1
 8018c02:	637b      	str	r3, [r7, #52]	@ 0x34
 8018c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d0dd      	beq.n	8018bc6 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8018c0a:	4b24      	ldr	r3, [pc, #144]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018c0c:	681b      	ldr	r3, [r3, #0]
 8018c0e:	4a24      	ldr	r2, [pc, #144]	@ (8018ca0 <UTIL_SEQ_Run+0x250>)
 8018c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018c14:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018c16:	2300      	movs	r3, #0
 8018c18:	633b      	str	r3, [r7, #48]	@ 0x30
 8018c1a:	e013      	b.n	8018c44 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8018c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c20:	00db      	lsls	r3, r3, #3
 8018c22:	4413      	add	r3, r2
 8018c24:	685a      	ldr	r2, [r3, #4]
 8018c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c28:	009b      	lsls	r3, r3, #2
 8018c2a:	3350      	adds	r3, #80	@ 0x50
 8018c2c:	443b      	add	r3, r7
 8018c2e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8018c32:	401a      	ands	r2, r3
 8018c34:	4917      	ldr	r1, [pc, #92]	@ (8018c94 <UTIL_SEQ_Run+0x244>)
 8018c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c38:	00db      	lsls	r3, r3, #3
 8018c3a:	440b      	add	r3, r1
 8018c3c:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c40:	3301      	adds	r3, #1
 8018c42:	633b      	str	r3, [r7, #48]	@ 0x30
 8018c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d0e8      	beq.n	8018c1c <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8018c4a:	4b14      	ldr	r3, [pc, #80]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018c4c:	681b      	ldr	r3, [r3, #0]
 8018c4e:	4618      	mov	r0, r3
 8018c50:	f000 f99e 	bl	8018f90 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8018c54:	4b0b      	ldr	r3, [pc, #44]	@ (8018c84 <UTIL_SEQ_Run+0x234>)
 8018c56:	681b      	ldr	r3, [r3, #0]
 8018c58:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8018c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8018c88 <UTIL_SEQ_Run+0x238>)
 8018c5c:	681b      	ldr	r3, [r3, #0]
 8018c5e:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8018c60:	4b0a      	ldr	r3, [pc, #40]	@ (8018c8c <UTIL_SEQ_Run+0x23c>)
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8018c66:	4b0a      	ldr	r3, [pc, #40]	@ (8018c90 <UTIL_SEQ_Run+0x240>)
 8018c68:	681b      	ldr	r3, [r3, #0]
 8018c6a:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8018c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8018c9c <UTIL_SEQ_Run+0x24c>)
 8018c6e:	681b      	ldr	r3, [r3, #0]
 8018c70:	2201      	movs	r2, #1
 8018c72:	409a      	lsls	r2, r3
 8018c74:	4b08      	ldr	r3, [pc, #32]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018c76:	681b      	ldr	r3, [r3, #0]
 8018c78:	4313      	orrs	r3, r2
 8018c7a:	4a07      	ldr	r2, [pc, #28]	@ (8018c98 <UTIL_SEQ_Run+0x248>)
 8018c7c:	6013      	str	r3, [r2, #0]
 8018c7e:	e014      	b.n	8018caa <UTIL_SEQ_Run+0x25a>
 8018c80:	20000144 	.word	0x20000144
 8018c84:	20011644 	.word	0x20011644
 8018c88:	20011648 	.word	0x20011648
 8018c8c:	20000140 	.word	0x20000140
 8018c90:	2001164c 	.word	0x2001164c
 8018c94:	200116d4 	.word	0x200116d4
 8018c98:	200116dc 	.word	0x200116dc
 8018c9c:	20011650 	.word	0x20011650
 8018ca0:	20011654 	.word	0x20011654
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 8018ca4:	2000      	movs	r0, #0
 8018ca6:	f000 f97d 	bl	8018fa4 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8018caa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018cae:	401a      	ands	r2, r3
 8018cb0:	4b22      	ldr	r3, [pc, #136]	@ (8018d3c <UTIL_SEQ_Run+0x2ec>)
 8018cb2:	681b      	ldr	r3, [r3, #0]
 8018cb4:	4013      	ands	r3, r2
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d005      	beq.n	8018cc6 <UTIL_SEQ_Run+0x276>
 8018cba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018cbe:	4013      	ands	r3, r2
 8018cc0:	2b00      	cmp	r3, #0
 8018cc2:	f43f aedf 	beq.w	8018a84 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8018cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8018d40 <UTIL_SEQ_Run+0x2f0>)
 8018cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8018ccc:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8018cce:	4b1d      	ldr	r3, [pc, #116]	@ (8018d44 <UTIL_SEQ_Run+0x2f4>)
 8018cd0:	681a      	ldr	r2, [r3, #0]
 8018cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018cd4:	4013      	ands	r3, r2
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d129      	bne.n	8018d2e <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 8018cda:	f000 f941 	bl	8018f60 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018cde:	f3ef 8310 	mrs	r3, PRIMASK
 8018ce2:	617b      	str	r3, [r7, #20]
  return(result);
 8018ce4:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8018ce6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8018ce8:	b672      	cpsid	i
}
 8018cea:	bf00      	nop
        local_taskset = TaskSet;
 8018cec:	4b16      	ldr	r3, [pc, #88]	@ (8018d48 <UTIL_SEQ_Run+0x2f8>)
 8018cee:	681b      	ldr	r3, [r3, #0]
 8018cf0:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8018cf2:	4b16      	ldr	r3, [pc, #88]	@ (8018d4c <UTIL_SEQ_Run+0x2fc>)
 8018cf4:	681b      	ldr	r3, [r3, #0]
 8018cf6:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8018cf8:	4b15      	ldr	r3, [pc, #84]	@ (8018d50 <UTIL_SEQ_Run+0x300>)
 8018cfa:	681b      	ldr	r3, [r3, #0]
 8018cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8018cfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018d02:	401a      	ands	r2, r3
 8018d04:	4b0d      	ldr	r3, [pc, #52]	@ (8018d3c <UTIL_SEQ_Run+0x2ec>)
 8018d06:	681b      	ldr	r3, [r3, #0]
 8018d08:	4013      	ands	r3, r2
 8018d0a:	2b00      	cmp	r3, #0
 8018d0c:	d107      	bne.n	8018d1e <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8018d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8018d44 <UTIL_SEQ_Run+0x2f4>)
 8018d10:	681a      	ldr	r2, [r3, #0]
 8018d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018d14:	4013      	ands	r3, r2
 8018d16:	2b00      	cmp	r3, #0
 8018d18:	d101      	bne.n	8018d1e <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8018d1a:	f7e8 fa03 	bl	8001124 <UTIL_SEQ_Idle>
 8018d1e:	6a3b      	ldr	r3, [r7, #32]
 8018d20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d22:	693b      	ldr	r3, [r7, #16]
 8018d24:	f383 8810 	msr	PRIMASK, r3
}
 8018d28:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8018d2a:	f000 f920 	bl	8018f6e <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8018d2e:	4a03      	ldr	r2, [pc, #12]	@ (8018d3c <UTIL_SEQ_Run+0x2ec>)
 8018d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d32:	6013      	str	r3, [r2, #0]

    return;
 8018d34:	bf00      	nop
}
 8018d36:	3750      	adds	r7, #80	@ 0x50
 8018d38:	46bd      	mov	sp, r7
 8018d3a:	bd80      	pop	{r7, pc}
 8018d3c:	20000144 	.word	0x20000144
 8018d40:	20011650 	.word	0x20011650
 8018d44:	2001164c 	.word	0x2001164c
 8018d48:	20011644 	.word	0x20011644
 8018d4c:	20011648 	.word	0x20011648
 8018d50:	20000140 	.word	0x20000140

08018d54 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8018d54:	b580      	push	{r7, lr}
 8018d56:	b088      	sub	sp, #32
 8018d58:	af00      	add	r7, sp, #0
 8018d5a:	60f8      	str	r0, [r7, #12]
 8018d5c:	60b9      	str	r1, [r7, #8]
 8018d5e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d60:	f3ef 8310 	mrs	r3, PRIMASK
 8018d64:	617b      	str	r3, [r7, #20]
  return(result);
 8018d66:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8018d68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d6a:	b672      	cpsid	i
}
 8018d6c:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8018d6e:	68f8      	ldr	r0, [r7, #12]
 8018d70:	f000 f923 	bl	8018fba <SEQ_BitPosition>
 8018d74:	4603      	mov	r3, r0
 8018d76:	4619      	mov	r1, r3
 8018d78:	4a06      	ldr	r2, [pc, #24]	@ (8018d94 <UTIL_SEQ_RegTask+0x40>)
 8018d7a:	687b      	ldr	r3, [r7, #4]
 8018d7c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8018d80:	69fb      	ldr	r3, [r7, #28]
 8018d82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d84:	69bb      	ldr	r3, [r7, #24]
 8018d86:	f383 8810 	msr	PRIMASK, r3
}
 8018d8a:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8018d8c:	bf00      	nop
}
 8018d8e:	3720      	adds	r7, #32
 8018d90:	46bd      	mov	sp, r7
 8018d92:	bd80      	pop	{r7, pc}
 8018d94:	20011654 	.word	0x20011654

08018d98 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 8018d98:	b480      	push	{r7}
 8018d9a:	b087      	sub	sp, #28
 8018d9c:	af00      	add	r7, sp, #0
 8018d9e:	6078      	str	r0, [r7, #4]
 8018da0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018da2:	f3ef 8310 	mrs	r3, PRIMASK
 8018da6:	60fb      	str	r3, [r7, #12]
  return(result);
 8018da8:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018daa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018dac:	b672      	cpsid	i
}
 8018dae:	bf00      	nop

    TaskSet |= TaskId_bm;
 8018db0:	4b0d      	ldr	r3, [pc, #52]	@ (8018de8 <UTIL_SEQ_SetTask+0x50>)
 8018db2:	681a      	ldr	r2, [r3, #0]
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	4313      	orrs	r3, r2
 8018db8:	4a0b      	ldr	r2, [pc, #44]	@ (8018de8 <UTIL_SEQ_SetTask+0x50>)
 8018dba:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8018dbc:	4a0b      	ldr	r2, [pc, #44]	@ (8018dec <UTIL_SEQ_SetTask+0x54>)
 8018dbe:	683b      	ldr	r3, [r7, #0]
 8018dc0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	431a      	orrs	r2, r3
 8018dc8:	4908      	ldr	r1, [pc, #32]	@ (8018dec <UTIL_SEQ_SetTask+0x54>)
 8018dca:	683b      	ldr	r3, [r7, #0]
 8018dcc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8018dd0:	697b      	ldr	r3, [r7, #20]
 8018dd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018dd4:	693b      	ldr	r3, [r7, #16]
 8018dd6:	f383 8810 	msr	PRIMASK, r3
}
 8018dda:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018ddc:	bf00      	nop
}
 8018dde:	371c      	adds	r7, #28
 8018de0:	46bd      	mov	sp, r7
 8018de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018de6:	4770      	bx	lr
 8018de8:	20011644 	.word	0x20011644
 8018dec:	200116d4 	.word	0x200116d4

08018df0 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8018df0:	b480      	push	{r7}
 8018df2:	b087      	sub	sp, #28
 8018df4:	af00      	add	r7, sp, #0
 8018df6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018df8:	f3ef 8310 	mrs	r3, PRIMASK
 8018dfc:	60fb      	str	r3, [r7, #12]
  return(result);
 8018dfe:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018e00:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e02:	b672      	cpsid	i
}
 8018e04:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	43da      	mvns	r2, r3
 8018e0a:	4b08      	ldr	r3, [pc, #32]	@ (8018e2c <UTIL_SEQ_PauseTask+0x3c>)
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	4013      	ands	r3, r2
 8018e10:	4a06      	ldr	r2, [pc, #24]	@ (8018e2c <UTIL_SEQ_PauseTask+0x3c>)
 8018e12:	6013      	str	r3, [r2, #0]
 8018e14:	697b      	ldr	r3, [r7, #20]
 8018e16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e18:	693b      	ldr	r3, [r7, #16]
 8018e1a:	f383 8810 	msr	PRIMASK, r3
}
 8018e1e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018e20:	bf00      	nop
}
 8018e22:	371c      	adds	r7, #28
 8018e24:	46bd      	mov	sp, r7
 8018e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e2a:	4770      	bx	lr
 8018e2c:	20000140 	.word	0x20000140

08018e30 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8018e30:	b480      	push	{r7}
 8018e32:	b087      	sub	sp, #28
 8018e34:	af00      	add	r7, sp, #0
 8018e36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018e38:	f3ef 8310 	mrs	r3, PRIMASK
 8018e3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8018e3e:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018e40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e42:	b672      	cpsid	i
}
 8018e44:	bf00      	nop

    TaskMask |= TaskId_bm;
 8018e46:	4b09      	ldr	r3, [pc, #36]	@ (8018e6c <UTIL_SEQ_ResumeTask+0x3c>)
 8018e48:	681a      	ldr	r2, [r3, #0]
 8018e4a:	687b      	ldr	r3, [r7, #4]
 8018e4c:	4313      	orrs	r3, r2
 8018e4e:	4a07      	ldr	r2, [pc, #28]	@ (8018e6c <UTIL_SEQ_ResumeTask+0x3c>)
 8018e50:	6013      	str	r3, [r2, #0]
 8018e52:	697b      	ldr	r3, [r7, #20]
 8018e54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e56:	693b      	ldr	r3, [r7, #16]
 8018e58:	f383 8810 	msr	PRIMASK, r3
}
 8018e5c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018e5e:	bf00      	nop
}
 8018e60:	371c      	adds	r7, #28
 8018e62:	46bd      	mov	sp, r7
 8018e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e68:	4770      	bx	lr
 8018e6a:	bf00      	nop
 8018e6c:	20000140 	.word	0x20000140

08018e70 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8018e70:	b480      	push	{r7}
 8018e72:	b087      	sub	sp, #28
 8018e74:	af00      	add	r7, sp, #0
 8018e76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018e78:	f3ef 8310 	mrs	r3, PRIMASK
 8018e7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8018e7e:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018e80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e82:	b672      	cpsid	i
}
 8018e84:	bf00      	nop

    EvtSet |= EvtId_bm;
 8018e86:	4b09      	ldr	r3, [pc, #36]	@ (8018eac <UTIL_SEQ_SetEvt+0x3c>)
 8018e88:	681a      	ldr	r2, [r3, #0]
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	4313      	orrs	r3, r2
 8018e8e:	4a07      	ldr	r2, [pc, #28]	@ (8018eac <UTIL_SEQ_SetEvt+0x3c>)
 8018e90:	6013      	str	r3, [r2, #0]
 8018e92:	697b      	ldr	r3, [r7, #20]
 8018e94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e96:	693b      	ldr	r3, [r7, #16]
 8018e98:	f383 8810 	msr	PRIMASK, r3
}
 8018e9c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018e9e:	bf00      	nop
}
 8018ea0:	371c      	adds	r7, #28
 8018ea2:	46bd      	mov	sp, r7
 8018ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ea8:	4770      	bx	lr
 8018eaa:	bf00      	nop
 8018eac:	20011648 	.word	0x20011648

08018eb0 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8018eb0:	b580      	push	{r7, lr}
 8018eb2:	b088      	sub	sp, #32
 8018eb4:	af00      	add	r7, sp, #0
 8018eb6:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8018eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8018f38 <UTIL_SEQ_WaitEvt+0x88>)
 8018eba:	681b      	ldr	r3, [r3, #0]
 8018ebc:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8018ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8018f38 <UTIL_SEQ_WaitEvt+0x88>)
 8018ec0:	681b      	ldr	r3, [r3, #0]
 8018ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018ec6:	d102      	bne.n	8018ece <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8018ec8:	2300      	movs	r3, #0
 8018eca:	61fb      	str	r3, [r7, #28]
 8018ecc:	e005      	b.n	8018eda <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8018ece:	4b1a      	ldr	r3, [pc, #104]	@ (8018f38 <UTIL_SEQ_WaitEvt+0x88>)
 8018ed0:	681b      	ldr	r3, [r3, #0]
 8018ed2:	2201      	movs	r2, #1
 8018ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8018ed8:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 8018eda:	4b18      	ldr	r3, [pc, #96]	@ (8018f3c <UTIL_SEQ_WaitEvt+0x8c>)
 8018edc:	681b      	ldr	r3, [r3, #0]
 8018ede:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 8018ee0:	4a16      	ldr	r2, [pc, #88]	@ (8018f3c <UTIL_SEQ_WaitEvt+0x8c>)
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 8018ee6:	e003      	b.n	8018ef0 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8018ee8:	6879      	ldr	r1, [r7, #4]
 8018eea:	69f8      	ldr	r0, [r7, #28]
 8018eec:	f000 f82a 	bl	8018f44 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8018ef0:	4b13      	ldr	r3, [pc, #76]	@ (8018f40 <UTIL_SEQ_WaitEvt+0x90>)
 8018ef2:	681a      	ldr	r2, [r3, #0]
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	4013      	ands	r3, r2
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d0f5      	beq.n	8018ee8 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8018efc:	4a0e      	ldr	r2, [pc, #56]	@ (8018f38 <UTIL_SEQ_WaitEvt+0x88>)
 8018efe:	69bb      	ldr	r3, [r7, #24]
 8018f00:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018f02:	f3ef 8310 	mrs	r3, PRIMASK
 8018f06:	60bb      	str	r3, [r7, #8]
  return(result);
 8018f08:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018f0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8018f0c:	b672      	cpsid	i
}
 8018f0e:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	43da      	mvns	r2, r3
 8018f14:	4b0a      	ldr	r3, [pc, #40]	@ (8018f40 <UTIL_SEQ_WaitEvt+0x90>)
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	4013      	ands	r3, r2
 8018f1a:	4a09      	ldr	r2, [pc, #36]	@ (8018f40 <UTIL_SEQ_WaitEvt+0x90>)
 8018f1c:	6013      	str	r3, [r2, #0]
 8018f1e:	693b      	ldr	r3, [r7, #16]
 8018f20:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018f22:	68fb      	ldr	r3, [r7, #12]
 8018f24:	f383 8810 	msr	PRIMASK, r3
}
 8018f28:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8018f2a:	4a04      	ldr	r2, [pc, #16]	@ (8018f3c <UTIL_SEQ_WaitEvt+0x8c>)
 8018f2c:	697b      	ldr	r3, [r7, #20]
 8018f2e:	6013      	str	r3, [r2, #0]
    return;
 8018f30:	bf00      	nop
}
 8018f32:	3720      	adds	r7, #32
 8018f34:	46bd      	mov	sp, r7
 8018f36:	bd80      	pop	{r7, pc}
 8018f38:	20011650 	.word	0x20011650
 8018f3c:	2001164c 	.word	0x2001164c
 8018f40:	20011648 	.word	0x20011648

08018f44 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8018f44:	b580      	push	{r7, lr}
 8018f46:	b082      	sub	sp, #8
 8018f48:	af00      	add	r7, sp, #0
 8018f4a:	6078      	str	r0, [r7, #4]
 8018f4c:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8018f4e:	687b      	ldr	r3, [r7, #4]
 8018f50:	43db      	mvns	r3, r3
 8018f52:	4618      	mov	r0, r3
 8018f54:	f7ff fd7c 	bl	8018a50 <UTIL_SEQ_Run>
    return;
 8018f58:	bf00      	nop
}
 8018f5a:	3708      	adds	r7, #8
 8018f5c:	46bd      	mov	sp, r7
 8018f5e:	bd80      	pop	{r7, pc}

08018f60 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8018f60:	b480      	push	{r7}
 8018f62:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8018f64:	bf00      	nop
}
 8018f66:	46bd      	mov	sp, r7
 8018f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f6c:	4770      	bx	lr

08018f6e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8018f6e:	b480      	push	{r7}
 8018f70:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8018f72:	bf00      	nop
}
 8018f74:	46bd      	mov	sp, r7
 8018f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f7a:	4770      	bx	lr

08018f7c <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8018f7c:	b480      	push	{r7}
 8018f7e:	b083      	sub	sp, #12
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8018f84:	bf00      	nop
}
 8018f86:	370c      	adds	r7, #12
 8018f88:	46bd      	mov	sp, r7
 8018f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f8e:	4770      	bx	lr

08018f90 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8018f90:	b480      	push	{r7}
 8018f92:	b083      	sub	sp, #12
 8018f94:	af00      	add	r7, sp, #0
 8018f96:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8018f98:	bf00      	nop
}
 8018f9a:	370c      	adds	r7, #12
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fa2:	4770      	bx	lr

08018fa4 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8018fa4:	b480      	push	{r7}
 8018fa6:	b083      	sub	sp, #12
 8018fa8:	af00      	add	r7, sp, #0
 8018faa:	4603      	mov	r3, r0
 8018fac:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8018fae:	bf00      	nop
}
 8018fb0:	370c      	adds	r7, #12
 8018fb2:	46bd      	mov	sp, r7
 8018fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fb8:	4770      	bx	lr

08018fba <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8018fba:	b480      	push	{r7}
 8018fbc:	b085      	sub	sp, #20
 8018fbe:	af00      	add	r7, sp, #0
 8018fc0:	6078      	str	r0, [r7, #4]
 8018fc2:	687b      	ldr	r3, [r7, #4]
 8018fc4:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8018fc6:	68fb      	ldr	r3, [r7, #12]
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d101      	bne.n	8018fd0 <SEQ_BitPosition+0x16>
    return 32U;
 8018fcc:	2320      	movs	r3, #32
 8018fce:	e003      	b.n	8018fd8 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8018fd0:	68fb      	ldr	r3, [r7, #12]
 8018fd2:	fab3 f383 	clz	r3, r3
 8018fd6:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8018fd8:	f1c3 031f 	rsb	r3, r3, #31
 8018fdc:	b2db      	uxtb	r3, r3
}
 8018fde:	4618      	mov	r0, r3
 8018fe0:	3714      	adds	r7, #20
 8018fe2:	46bd      	mov	sp, r7
 8018fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fe8:	4770      	bx	lr

08018fea <__cvt>:
 8018fea:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018fee:	ec57 6b10 	vmov	r6, r7, d0
 8018ff2:	2f00      	cmp	r7, #0
 8018ff4:	460c      	mov	r4, r1
 8018ff6:	4619      	mov	r1, r3
 8018ff8:	463b      	mov	r3, r7
 8018ffa:	bfbb      	ittet	lt
 8018ffc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8019000:	461f      	movlt	r7, r3
 8019002:	2300      	movge	r3, #0
 8019004:	232d      	movlt	r3, #45	@ 0x2d
 8019006:	700b      	strb	r3, [r1, #0]
 8019008:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801900a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801900e:	4691      	mov	r9, r2
 8019010:	f023 0820 	bic.w	r8, r3, #32
 8019014:	bfbc      	itt	lt
 8019016:	4632      	movlt	r2, r6
 8019018:	4616      	movlt	r6, r2
 801901a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801901e:	d005      	beq.n	801902c <__cvt+0x42>
 8019020:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8019024:	d100      	bne.n	8019028 <__cvt+0x3e>
 8019026:	3401      	adds	r4, #1
 8019028:	2102      	movs	r1, #2
 801902a:	e000      	b.n	801902e <__cvt+0x44>
 801902c:	2103      	movs	r1, #3
 801902e:	ab03      	add	r3, sp, #12
 8019030:	9301      	str	r3, [sp, #4]
 8019032:	ab02      	add	r3, sp, #8
 8019034:	9300      	str	r3, [sp, #0]
 8019036:	ec47 6b10 	vmov	d0, r6, r7
 801903a:	4653      	mov	r3, sl
 801903c:	4622      	mov	r2, r4
 801903e:	f000 fe7b 	bl	8019d38 <_dtoa_r>
 8019042:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8019046:	4605      	mov	r5, r0
 8019048:	d119      	bne.n	801907e <__cvt+0x94>
 801904a:	f019 0f01 	tst.w	r9, #1
 801904e:	d00e      	beq.n	801906e <__cvt+0x84>
 8019050:	eb00 0904 	add.w	r9, r0, r4
 8019054:	2200      	movs	r2, #0
 8019056:	2300      	movs	r3, #0
 8019058:	4630      	mov	r0, r6
 801905a:	4639      	mov	r1, r7
 801905c:	f7e7 fd0c 	bl	8000a78 <__aeabi_dcmpeq>
 8019060:	b108      	cbz	r0, 8019066 <__cvt+0x7c>
 8019062:	f8cd 900c 	str.w	r9, [sp, #12]
 8019066:	2230      	movs	r2, #48	@ 0x30
 8019068:	9b03      	ldr	r3, [sp, #12]
 801906a:	454b      	cmp	r3, r9
 801906c:	d31e      	bcc.n	80190ac <__cvt+0xc2>
 801906e:	9b03      	ldr	r3, [sp, #12]
 8019070:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019072:	1b5b      	subs	r3, r3, r5
 8019074:	4628      	mov	r0, r5
 8019076:	6013      	str	r3, [r2, #0]
 8019078:	b004      	add	sp, #16
 801907a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801907e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8019082:	eb00 0904 	add.w	r9, r0, r4
 8019086:	d1e5      	bne.n	8019054 <__cvt+0x6a>
 8019088:	7803      	ldrb	r3, [r0, #0]
 801908a:	2b30      	cmp	r3, #48	@ 0x30
 801908c:	d10a      	bne.n	80190a4 <__cvt+0xba>
 801908e:	2200      	movs	r2, #0
 8019090:	2300      	movs	r3, #0
 8019092:	4630      	mov	r0, r6
 8019094:	4639      	mov	r1, r7
 8019096:	f7e7 fcef 	bl	8000a78 <__aeabi_dcmpeq>
 801909a:	b918      	cbnz	r0, 80190a4 <__cvt+0xba>
 801909c:	f1c4 0401 	rsb	r4, r4, #1
 80190a0:	f8ca 4000 	str.w	r4, [sl]
 80190a4:	f8da 3000 	ldr.w	r3, [sl]
 80190a8:	4499      	add	r9, r3
 80190aa:	e7d3      	b.n	8019054 <__cvt+0x6a>
 80190ac:	1c59      	adds	r1, r3, #1
 80190ae:	9103      	str	r1, [sp, #12]
 80190b0:	701a      	strb	r2, [r3, #0]
 80190b2:	e7d9      	b.n	8019068 <__cvt+0x7e>

080190b4 <__exponent>:
 80190b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80190b6:	2900      	cmp	r1, #0
 80190b8:	bfba      	itte	lt
 80190ba:	4249      	neglt	r1, r1
 80190bc:	232d      	movlt	r3, #45	@ 0x2d
 80190be:	232b      	movge	r3, #43	@ 0x2b
 80190c0:	2909      	cmp	r1, #9
 80190c2:	7002      	strb	r2, [r0, #0]
 80190c4:	7043      	strb	r3, [r0, #1]
 80190c6:	dd29      	ble.n	801911c <__exponent+0x68>
 80190c8:	f10d 0307 	add.w	r3, sp, #7
 80190cc:	461d      	mov	r5, r3
 80190ce:	270a      	movs	r7, #10
 80190d0:	461a      	mov	r2, r3
 80190d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80190d6:	fb07 1416 	mls	r4, r7, r6, r1
 80190da:	3430      	adds	r4, #48	@ 0x30
 80190dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80190e0:	460c      	mov	r4, r1
 80190e2:	2c63      	cmp	r4, #99	@ 0x63
 80190e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80190e8:	4631      	mov	r1, r6
 80190ea:	dcf1      	bgt.n	80190d0 <__exponent+0x1c>
 80190ec:	3130      	adds	r1, #48	@ 0x30
 80190ee:	1e94      	subs	r4, r2, #2
 80190f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80190f4:	1c41      	adds	r1, r0, #1
 80190f6:	4623      	mov	r3, r4
 80190f8:	42ab      	cmp	r3, r5
 80190fa:	d30a      	bcc.n	8019112 <__exponent+0x5e>
 80190fc:	f10d 0309 	add.w	r3, sp, #9
 8019100:	1a9b      	subs	r3, r3, r2
 8019102:	42ac      	cmp	r4, r5
 8019104:	bf88      	it	hi
 8019106:	2300      	movhi	r3, #0
 8019108:	3302      	adds	r3, #2
 801910a:	4403      	add	r3, r0
 801910c:	1a18      	subs	r0, r3, r0
 801910e:	b003      	add	sp, #12
 8019110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019112:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019116:	f801 6f01 	strb.w	r6, [r1, #1]!
 801911a:	e7ed      	b.n	80190f8 <__exponent+0x44>
 801911c:	2330      	movs	r3, #48	@ 0x30
 801911e:	3130      	adds	r1, #48	@ 0x30
 8019120:	7083      	strb	r3, [r0, #2]
 8019122:	70c1      	strb	r1, [r0, #3]
 8019124:	1d03      	adds	r3, r0, #4
 8019126:	e7f1      	b.n	801910c <__exponent+0x58>

08019128 <_printf_float>:
 8019128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801912c:	b08d      	sub	sp, #52	@ 0x34
 801912e:	460c      	mov	r4, r1
 8019130:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019134:	4616      	mov	r6, r2
 8019136:	461f      	mov	r7, r3
 8019138:	4605      	mov	r5, r0
 801913a:	f000 fcef 	bl	8019b1c <_localeconv_r>
 801913e:	6803      	ldr	r3, [r0, #0]
 8019140:	9304      	str	r3, [sp, #16]
 8019142:	4618      	mov	r0, r3
 8019144:	f7e7 f86c 	bl	8000220 <strlen>
 8019148:	2300      	movs	r3, #0
 801914a:	930a      	str	r3, [sp, #40]	@ 0x28
 801914c:	f8d8 3000 	ldr.w	r3, [r8]
 8019150:	9005      	str	r0, [sp, #20]
 8019152:	3307      	adds	r3, #7
 8019154:	f023 0307 	bic.w	r3, r3, #7
 8019158:	f103 0208 	add.w	r2, r3, #8
 801915c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8019160:	f8d4 b000 	ldr.w	fp, [r4]
 8019164:	f8c8 2000 	str.w	r2, [r8]
 8019168:	e9d3 8900 	ldrd	r8, r9, [r3]
 801916c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8019170:	9307      	str	r3, [sp, #28]
 8019172:	f8cd 8018 	str.w	r8, [sp, #24]
 8019176:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801917a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801917e:	4b9c      	ldr	r3, [pc, #624]	@ (80193f0 <_printf_float+0x2c8>)
 8019180:	f04f 32ff 	mov.w	r2, #4294967295
 8019184:	f7e7 fcaa 	bl	8000adc <__aeabi_dcmpun>
 8019188:	bb70      	cbnz	r0, 80191e8 <_printf_float+0xc0>
 801918a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801918e:	4b98      	ldr	r3, [pc, #608]	@ (80193f0 <_printf_float+0x2c8>)
 8019190:	f04f 32ff 	mov.w	r2, #4294967295
 8019194:	f7e7 fc84 	bl	8000aa0 <__aeabi_dcmple>
 8019198:	bb30      	cbnz	r0, 80191e8 <_printf_float+0xc0>
 801919a:	2200      	movs	r2, #0
 801919c:	2300      	movs	r3, #0
 801919e:	4640      	mov	r0, r8
 80191a0:	4649      	mov	r1, r9
 80191a2:	f7e7 fc73 	bl	8000a8c <__aeabi_dcmplt>
 80191a6:	b110      	cbz	r0, 80191ae <_printf_float+0x86>
 80191a8:	232d      	movs	r3, #45	@ 0x2d
 80191aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80191ae:	4a91      	ldr	r2, [pc, #580]	@ (80193f4 <_printf_float+0x2cc>)
 80191b0:	4b91      	ldr	r3, [pc, #580]	@ (80193f8 <_printf_float+0x2d0>)
 80191b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80191b6:	bf8c      	ite	hi
 80191b8:	4690      	movhi	r8, r2
 80191ba:	4698      	movls	r8, r3
 80191bc:	2303      	movs	r3, #3
 80191be:	6123      	str	r3, [r4, #16]
 80191c0:	f02b 0304 	bic.w	r3, fp, #4
 80191c4:	6023      	str	r3, [r4, #0]
 80191c6:	f04f 0900 	mov.w	r9, #0
 80191ca:	9700      	str	r7, [sp, #0]
 80191cc:	4633      	mov	r3, r6
 80191ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80191d0:	4621      	mov	r1, r4
 80191d2:	4628      	mov	r0, r5
 80191d4:	f000 f9d2 	bl	801957c <_printf_common>
 80191d8:	3001      	adds	r0, #1
 80191da:	f040 808d 	bne.w	80192f8 <_printf_float+0x1d0>
 80191de:	f04f 30ff 	mov.w	r0, #4294967295
 80191e2:	b00d      	add	sp, #52	@ 0x34
 80191e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191e8:	4642      	mov	r2, r8
 80191ea:	464b      	mov	r3, r9
 80191ec:	4640      	mov	r0, r8
 80191ee:	4649      	mov	r1, r9
 80191f0:	f7e7 fc74 	bl	8000adc <__aeabi_dcmpun>
 80191f4:	b140      	cbz	r0, 8019208 <_printf_float+0xe0>
 80191f6:	464b      	mov	r3, r9
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	bfbc      	itt	lt
 80191fc:	232d      	movlt	r3, #45	@ 0x2d
 80191fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019202:	4a7e      	ldr	r2, [pc, #504]	@ (80193fc <_printf_float+0x2d4>)
 8019204:	4b7e      	ldr	r3, [pc, #504]	@ (8019400 <_printf_float+0x2d8>)
 8019206:	e7d4      	b.n	80191b2 <_printf_float+0x8a>
 8019208:	6863      	ldr	r3, [r4, #4]
 801920a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801920e:	9206      	str	r2, [sp, #24]
 8019210:	1c5a      	adds	r2, r3, #1
 8019212:	d13b      	bne.n	801928c <_printf_float+0x164>
 8019214:	2306      	movs	r3, #6
 8019216:	6063      	str	r3, [r4, #4]
 8019218:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801921c:	2300      	movs	r3, #0
 801921e:	6022      	str	r2, [r4, #0]
 8019220:	9303      	str	r3, [sp, #12]
 8019222:	ab0a      	add	r3, sp, #40	@ 0x28
 8019224:	e9cd a301 	strd	sl, r3, [sp, #4]
 8019228:	ab09      	add	r3, sp, #36	@ 0x24
 801922a:	9300      	str	r3, [sp, #0]
 801922c:	6861      	ldr	r1, [r4, #4]
 801922e:	ec49 8b10 	vmov	d0, r8, r9
 8019232:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019236:	4628      	mov	r0, r5
 8019238:	f7ff fed7 	bl	8018fea <__cvt>
 801923c:	9b06      	ldr	r3, [sp, #24]
 801923e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019240:	2b47      	cmp	r3, #71	@ 0x47
 8019242:	4680      	mov	r8, r0
 8019244:	d129      	bne.n	801929a <_printf_float+0x172>
 8019246:	1cc8      	adds	r0, r1, #3
 8019248:	db02      	blt.n	8019250 <_printf_float+0x128>
 801924a:	6863      	ldr	r3, [r4, #4]
 801924c:	4299      	cmp	r1, r3
 801924e:	dd41      	ble.n	80192d4 <_printf_float+0x1ac>
 8019250:	f1aa 0a02 	sub.w	sl, sl, #2
 8019254:	fa5f fa8a 	uxtb.w	sl, sl
 8019258:	3901      	subs	r1, #1
 801925a:	4652      	mov	r2, sl
 801925c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019260:	9109      	str	r1, [sp, #36]	@ 0x24
 8019262:	f7ff ff27 	bl	80190b4 <__exponent>
 8019266:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019268:	1813      	adds	r3, r2, r0
 801926a:	2a01      	cmp	r2, #1
 801926c:	4681      	mov	r9, r0
 801926e:	6123      	str	r3, [r4, #16]
 8019270:	dc02      	bgt.n	8019278 <_printf_float+0x150>
 8019272:	6822      	ldr	r2, [r4, #0]
 8019274:	07d2      	lsls	r2, r2, #31
 8019276:	d501      	bpl.n	801927c <_printf_float+0x154>
 8019278:	3301      	adds	r3, #1
 801927a:	6123      	str	r3, [r4, #16]
 801927c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019280:	2b00      	cmp	r3, #0
 8019282:	d0a2      	beq.n	80191ca <_printf_float+0xa2>
 8019284:	232d      	movs	r3, #45	@ 0x2d
 8019286:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801928a:	e79e      	b.n	80191ca <_printf_float+0xa2>
 801928c:	9a06      	ldr	r2, [sp, #24]
 801928e:	2a47      	cmp	r2, #71	@ 0x47
 8019290:	d1c2      	bne.n	8019218 <_printf_float+0xf0>
 8019292:	2b00      	cmp	r3, #0
 8019294:	d1c0      	bne.n	8019218 <_printf_float+0xf0>
 8019296:	2301      	movs	r3, #1
 8019298:	e7bd      	b.n	8019216 <_printf_float+0xee>
 801929a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801929e:	d9db      	bls.n	8019258 <_printf_float+0x130>
 80192a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80192a4:	d118      	bne.n	80192d8 <_printf_float+0x1b0>
 80192a6:	2900      	cmp	r1, #0
 80192a8:	6863      	ldr	r3, [r4, #4]
 80192aa:	dd0b      	ble.n	80192c4 <_printf_float+0x19c>
 80192ac:	6121      	str	r1, [r4, #16]
 80192ae:	b913      	cbnz	r3, 80192b6 <_printf_float+0x18e>
 80192b0:	6822      	ldr	r2, [r4, #0]
 80192b2:	07d0      	lsls	r0, r2, #31
 80192b4:	d502      	bpl.n	80192bc <_printf_float+0x194>
 80192b6:	3301      	adds	r3, #1
 80192b8:	440b      	add	r3, r1
 80192ba:	6123      	str	r3, [r4, #16]
 80192bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80192be:	f04f 0900 	mov.w	r9, #0
 80192c2:	e7db      	b.n	801927c <_printf_float+0x154>
 80192c4:	b913      	cbnz	r3, 80192cc <_printf_float+0x1a4>
 80192c6:	6822      	ldr	r2, [r4, #0]
 80192c8:	07d2      	lsls	r2, r2, #31
 80192ca:	d501      	bpl.n	80192d0 <_printf_float+0x1a8>
 80192cc:	3302      	adds	r3, #2
 80192ce:	e7f4      	b.n	80192ba <_printf_float+0x192>
 80192d0:	2301      	movs	r3, #1
 80192d2:	e7f2      	b.n	80192ba <_printf_float+0x192>
 80192d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80192d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80192da:	4299      	cmp	r1, r3
 80192dc:	db05      	blt.n	80192ea <_printf_float+0x1c2>
 80192de:	6823      	ldr	r3, [r4, #0]
 80192e0:	6121      	str	r1, [r4, #16]
 80192e2:	07d8      	lsls	r0, r3, #31
 80192e4:	d5ea      	bpl.n	80192bc <_printf_float+0x194>
 80192e6:	1c4b      	adds	r3, r1, #1
 80192e8:	e7e7      	b.n	80192ba <_printf_float+0x192>
 80192ea:	2900      	cmp	r1, #0
 80192ec:	bfd4      	ite	le
 80192ee:	f1c1 0202 	rsble	r2, r1, #2
 80192f2:	2201      	movgt	r2, #1
 80192f4:	4413      	add	r3, r2
 80192f6:	e7e0      	b.n	80192ba <_printf_float+0x192>
 80192f8:	6823      	ldr	r3, [r4, #0]
 80192fa:	055a      	lsls	r2, r3, #21
 80192fc:	d407      	bmi.n	801930e <_printf_float+0x1e6>
 80192fe:	6923      	ldr	r3, [r4, #16]
 8019300:	4642      	mov	r2, r8
 8019302:	4631      	mov	r1, r6
 8019304:	4628      	mov	r0, r5
 8019306:	47b8      	blx	r7
 8019308:	3001      	adds	r0, #1
 801930a:	d12b      	bne.n	8019364 <_printf_float+0x23c>
 801930c:	e767      	b.n	80191de <_printf_float+0xb6>
 801930e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8019312:	f240 80dd 	bls.w	80194d0 <_printf_float+0x3a8>
 8019316:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801931a:	2200      	movs	r2, #0
 801931c:	2300      	movs	r3, #0
 801931e:	f7e7 fbab 	bl	8000a78 <__aeabi_dcmpeq>
 8019322:	2800      	cmp	r0, #0
 8019324:	d033      	beq.n	801938e <_printf_float+0x266>
 8019326:	4a37      	ldr	r2, [pc, #220]	@ (8019404 <_printf_float+0x2dc>)
 8019328:	2301      	movs	r3, #1
 801932a:	4631      	mov	r1, r6
 801932c:	4628      	mov	r0, r5
 801932e:	47b8      	blx	r7
 8019330:	3001      	adds	r0, #1
 8019332:	f43f af54 	beq.w	80191de <_printf_float+0xb6>
 8019336:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801933a:	4543      	cmp	r3, r8
 801933c:	db02      	blt.n	8019344 <_printf_float+0x21c>
 801933e:	6823      	ldr	r3, [r4, #0]
 8019340:	07d8      	lsls	r0, r3, #31
 8019342:	d50f      	bpl.n	8019364 <_printf_float+0x23c>
 8019344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019348:	4631      	mov	r1, r6
 801934a:	4628      	mov	r0, r5
 801934c:	47b8      	blx	r7
 801934e:	3001      	adds	r0, #1
 8019350:	f43f af45 	beq.w	80191de <_printf_float+0xb6>
 8019354:	f04f 0900 	mov.w	r9, #0
 8019358:	f108 38ff 	add.w	r8, r8, #4294967295
 801935c:	f104 0a1a 	add.w	sl, r4, #26
 8019360:	45c8      	cmp	r8, r9
 8019362:	dc09      	bgt.n	8019378 <_printf_float+0x250>
 8019364:	6823      	ldr	r3, [r4, #0]
 8019366:	079b      	lsls	r3, r3, #30
 8019368:	f100 8103 	bmi.w	8019572 <_printf_float+0x44a>
 801936c:	68e0      	ldr	r0, [r4, #12]
 801936e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019370:	4298      	cmp	r0, r3
 8019372:	bfb8      	it	lt
 8019374:	4618      	movlt	r0, r3
 8019376:	e734      	b.n	80191e2 <_printf_float+0xba>
 8019378:	2301      	movs	r3, #1
 801937a:	4652      	mov	r2, sl
 801937c:	4631      	mov	r1, r6
 801937e:	4628      	mov	r0, r5
 8019380:	47b8      	blx	r7
 8019382:	3001      	adds	r0, #1
 8019384:	f43f af2b 	beq.w	80191de <_printf_float+0xb6>
 8019388:	f109 0901 	add.w	r9, r9, #1
 801938c:	e7e8      	b.n	8019360 <_printf_float+0x238>
 801938e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019390:	2b00      	cmp	r3, #0
 8019392:	dc39      	bgt.n	8019408 <_printf_float+0x2e0>
 8019394:	4a1b      	ldr	r2, [pc, #108]	@ (8019404 <_printf_float+0x2dc>)
 8019396:	2301      	movs	r3, #1
 8019398:	4631      	mov	r1, r6
 801939a:	4628      	mov	r0, r5
 801939c:	47b8      	blx	r7
 801939e:	3001      	adds	r0, #1
 80193a0:	f43f af1d 	beq.w	80191de <_printf_float+0xb6>
 80193a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80193a8:	ea59 0303 	orrs.w	r3, r9, r3
 80193ac:	d102      	bne.n	80193b4 <_printf_float+0x28c>
 80193ae:	6823      	ldr	r3, [r4, #0]
 80193b0:	07d9      	lsls	r1, r3, #31
 80193b2:	d5d7      	bpl.n	8019364 <_printf_float+0x23c>
 80193b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80193b8:	4631      	mov	r1, r6
 80193ba:	4628      	mov	r0, r5
 80193bc:	47b8      	blx	r7
 80193be:	3001      	adds	r0, #1
 80193c0:	f43f af0d 	beq.w	80191de <_printf_float+0xb6>
 80193c4:	f04f 0a00 	mov.w	sl, #0
 80193c8:	f104 0b1a 	add.w	fp, r4, #26
 80193cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193ce:	425b      	negs	r3, r3
 80193d0:	4553      	cmp	r3, sl
 80193d2:	dc01      	bgt.n	80193d8 <_printf_float+0x2b0>
 80193d4:	464b      	mov	r3, r9
 80193d6:	e793      	b.n	8019300 <_printf_float+0x1d8>
 80193d8:	2301      	movs	r3, #1
 80193da:	465a      	mov	r2, fp
 80193dc:	4631      	mov	r1, r6
 80193de:	4628      	mov	r0, r5
 80193e0:	47b8      	blx	r7
 80193e2:	3001      	adds	r0, #1
 80193e4:	f43f aefb 	beq.w	80191de <_printf_float+0xb6>
 80193e8:	f10a 0a01 	add.w	sl, sl, #1
 80193ec:	e7ee      	b.n	80193cc <_printf_float+0x2a4>
 80193ee:	bf00      	nop
 80193f0:	7fefffff 	.word	0x7fefffff
 80193f4:	0801c12c 	.word	0x0801c12c
 80193f8:	0801c128 	.word	0x0801c128
 80193fc:	0801c134 	.word	0x0801c134
 8019400:	0801c130 	.word	0x0801c130
 8019404:	0801c138 	.word	0x0801c138
 8019408:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801940a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801940e:	4553      	cmp	r3, sl
 8019410:	bfa8      	it	ge
 8019412:	4653      	movge	r3, sl
 8019414:	2b00      	cmp	r3, #0
 8019416:	4699      	mov	r9, r3
 8019418:	dc36      	bgt.n	8019488 <_printf_float+0x360>
 801941a:	f04f 0b00 	mov.w	fp, #0
 801941e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019422:	f104 021a 	add.w	r2, r4, #26
 8019426:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019428:	9306      	str	r3, [sp, #24]
 801942a:	eba3 0309 	sub.w	r3, r3, r9
 801942e:	455b      	cmp	r3, fp
 8019430:	dc31      	bgt.n	8019496 <_printf_float+0x36e>
 8019432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019434:	459a      	cmp	sl, r3
 8019436:	dc3a      	bgt.n	80194ae <_printf_float+0x386>
 8019438:	6823      	ldr	r3, [r4, #0]
 801943a:	07da      	lsls	r2, r3, #31
 801943c:	d437      	bmi.n	80194ae <_printf_float+0x386>
 801943e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019440:	ebaa 0903 	sub.w	r9, sl, r3
 8019444:	9b06      	ldr	r3, [sp, #24]
 8019446:	ebaa 0303 	sub.w	r3, sl, r3
 801944a:	4599      	cmp	r9, r3
 801944c:	bfa8      	it	ge
 801944e:	4699      	movge	r9, r3
 8019450:	f1b9 0f00 	cmp.w	r9, #0
 8019454:	dc33      	bgt.n	80194be <_printf_float+0x396>
 8019456:	f04f 0800 	mov.w	r8, #0
 801945a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801945e:	f104 0b1a 	add.w	fp, r4, #26
 8019462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019464:	ebaa 0303 	sub.w	r3, sl, r3
 8019468:	eba3 0309 	sub.w	r3, r3, r9
 801946c:	4543      	cmp	r3, r8
 801946e:	f77f af79 	ble.w	8019364 <_printf_float+0x23c>
 8019472:	2301      	movs	r3, #1
 8019474:	465a      	mov	r2, fp
 8019476:	4631      	mov	r1, r6
 8019478:	4628      	mov	r0, r5
 801947a:	47b8      	blx	r7
 801947c:	3001      	adds	r0, #1
 801947e:	f43f aeae 	beq.w	80191de <_printf_float+0xb6>
 8019482:	f108 0801 	add.w	r8, r8, #1
 8019486:	e7ec      	b.n	8019462 <_printf_float+0x33a>
 8019488:	4642      	mov	r2, r8
 801948a:	4631      	mov	r1, r6
 801948c:	4628      	mov	r0, r5
 801948e:	47b8      	blx	r7
 8019490:	3001      	adds	r0, #1
 8019492:	d1c2      	bne.n	801941a <_printf_float+0x2f2>
 8019494:	e6a3      	b.n	80191de <_printf_float+0xb6>
 8019496:	2301      	movs	r3, #1
 8019498:	4631      	mov	r1, r6
 801949a:	4628      	mov	r0, r5
 801949c:	9206      	str	r2, [sp, #24]
 801949e:	47b8      	blx	r7
 80194a0:	3001      	adds	r0, #1
 80194a2:	f43f ae9c 	beq.w	80191de <_printf_float+0xb6>
 80194a6:	9a06      	ldr	r2, [sp, #24]
 80194a8:	f10b 0b01 	add.w	fp, fp, #1
 80194ac:	e7bb      	b.n	8019426 <_printf_float+0x2fe>
 80194ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80194b2:	4631      	mov	r1, r6
 80194b4:	4628      	mov	r0, r5
 80194b6:	47b8      	blx	r7
 80194b8:	3001      	adds	r0, #1
 80194ba:	d1c0      	bne.n	801943e <_printf_float+0x316>
 80194bc:	e68f      	b.n	80191de <_printf_float+0xb6>
 80194be:	9a06      	ldr	r2, [sp, #24]
 80194c0:	464b      	mov	r3, r9
 80194c2:	4442      	add	r2, r8
 80194c4:	4631      	mov	r1, r6
 80194c6:	4628      	mov	r0, r5
 80194c8:	47b8      	blx	r7
 80194ca:	3001      	adds	r0, #1
 80194cc:	d1c3      	bne.n	8019456 <_printf_float+0x32e>
 80194ce:	e686      	b.n	80191de <_printf_float+0xb6>
 80194d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80194d4:	f1ba 0f01 	cmp.w	sl, #1
 80194d8:	dc01      	bgt.n	80194de <_printf_float+0x3b6>
 80194da:	07db      	lsls	r3, r3, #31
 80194dc:	d536      	bpl.n	801954c <_printf_float+0x424>
 80194de:	2301      	movs	r3, #1
 80194e0:	4642      	mov	r2, r8
 80194e2:	4631      	mov	r1, r6
 80194e4:	4628      	mov	r0, r5
 80194e6:	47b8      	blx	r7
 80194e8:	3001      	adds	r0, #1
 80194ea:	f43f ae78 	beq.w	80191de <_printf_float+0xb6>
 80194ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80194f2:	4631      	mov	r1, r6
 80194f4:	4628      	mov	r0, r5
 80194f6:	47b8      	blx	r7
 80194f8:	3001      	adds	r0, #1
 80194fa:	f43f ae70 	beq.w	80191de <_printf_float+0xb6>
 80194fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8019502:	2200      	movs	r2, #0
 8019504:	2300      	movs	r3, #0
 8019506:	f10a 3aff 	add.w	sl, sl, #4294967295
 801950a:	f7e7 fab5 	bl	8000a78 <__aeabi_dcmpeq>
 801950e:	b9c0      	cbnz	r0, 8019542 <_printf_float+0x41a>
 8019510:	4653      	mov	r3, sl
 8019512:	f108 0201 	add.w	r2, r8, #1
 8019516:	4631      	mov	r1, r6
 8019518:	4628      	mov	r0, r5
 801951a:	47b8      	blx	r7
 801951c:	3001      	adds	r0, #1
 801951e:	d10c      	bne.n	801953a <_printf_float+0x412>
 8019520:	e65d      	b.n	80191de <_printf_float+0xb6>
 8019522:	2301      	movs	r3, #1
 8019524:	465a      	mov	r2, fp
 8019526:	4631      	mov	r1, r6
 8019528:	4628      	mov	r0, r5
 801952a:	47b8      	blx	r7
 801952c:	3001      	adds	r0, #1
 801952e:	f43f ae56 	beq.w	80191de <_printf_float+0xb6>
 8019532:	f108 0801 	add.w	r8, r8, #1
 8019536:	45d0      	cmp	r8, sl
 8019538:	dbf3      	blt.n	8019522 <_printf_float+0x3fa>
 801953a:	464b      	mov	r3, r9
 801953c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019540:	e6df      	b.n	8019302 <_printf_float+0x1da>
 8019542:	f04f 0800 	mov.w	r8, #0
 8019546:	f104 0b1a 	add.w	fp, r4, #26
 801954a:	e7f4      	b.n	8019536 <_printf_float+0x40e>
 801954c:	2301      	movs	r3, #1
 801954e:	4642      	mov	r2, r8
 8019550:	e7e1      	b.n	8019516 <_printf_float+0x3ee>
 8019552:	2301      	movs	r3, #1
 8019554:	464a      	mov	r2, r9
 8019556:	4631      	mov	r1, r6
 8019558:	4628      	mov	r0, r5
 801955a:	47b8      	blx	r7
 801955c:	3001      	adds	r0, #1
 801955e:	f43f ae3e 	beq.w	80191de <_printf_float+0xb6>
 8019562:	f108 0801 	add.w	r8, r8, #1
 8019566:	68e3      	ldr	r3, [r4, #12]
 8019568:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801956a:	1a5b      	subs	r3, r3, r1
 801956c:	4543      	cmp	r3, r8
 801956e:	dcf0      	bgt.n	8019552 <_printf_float+0x42a>
 8019570:	e6fc      	b.n	801936c <_printf_float+0x244>
 8019572:	f04f 0800 	mov.w	r8, #0
 8019576:	f104 0919 	add.w	r9, r4, #25
 801957a:	e7f4      	b.n	8019566 <_printf_float+0x43e>

0801957c <_printf_common>:
 801957c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019580:	4616      	mov	r6, r2
 8019582:	4698      	mov	r8, r3
 8019584:	688a      	ldr	r2, [r1, #8]
 8019586:	690b      	ldr	r3, [r1, #16]
 8019588:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801958c:	4293      	cmp	r3, r2
 801958e:	bfb8      	it	lt
 8019590:	4613      	movlt	r3, r2
 8019592:	6033      	str	r3, [r6, #0]
 8019594:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019598:	4607      	mov	r7, r0
 801959a:	460c      	mov	r4, r1
 801959c:	b10a      	cbz	r2, 80195a2 <_printf_common+0x26>
 801959e:	3301      	adds	r3, #1
 80195a0:	6033      	str	r3, [r6, #0]
 80195a2:	6823      	ldr	r3, [r4, #0]
 80195a4:	0699      	lsls	r1, r3, #26
 80195a6:	bf42      	ittt	mi
 80195a8:	6833      	ldrmi	r3, [r6, #0]
 80195aa:	3302      	addmi	r3, #2
 80195ac:	6033      	strmi	r3, [r6, #0]
 80195ae:	6825      	ldr	r5, [r4, #0]
 80195b0:	f015 0506 	ands.w	r5, r5, #6
 80195b4:	d106      	bne.n	80195c4 <_printf_common+0x48>
 80195b6:	f104 0a19 	add.w	sl, r4, #25
 80195ba:	68e3      	ldr	r3, [r4, #12]
 80195bc:	6832      	ldr	r2, [r6, #0]
 80195be:	1a9b      	subs	r3, r3, r2
 80195c0:	42ab      	cmp	r3, r5
 80195c2:	dc26      	bgt.n	8019612 <_printf_common+0x96>
 80195c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80195c8:	6822      	ldr	r2, [r4, #0]
 80195ca:	3b00      	subs	r3, #0
 80195cc:	bf18      	it	ne
 80195ce:	2301      	movne	r3, #1
 80195d0:	0692      	lsls	r2, r2, #26
 80195d2:	d42b      	bmi.n	801962c <_printf_common+0xb0>
 80195d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80195d8:	4641      	mov	r1, r8
 80195da:	4638      	mov	r0, r7
 80195dc:	47c8      	blx	r9
 80195de:	3001      	adds	r0, #1
 80195e0:	d01e      	beq.n	8019620 <_printf_common+0xa4>
 80195e2:	6823      	ldr	r3, [r4, #0]
 80195e4:	6922      	ldr	r2, [r4, #16]
 80195e6:	f003 0306 	and.w	r3, r3, #6
 80195ea:	2b04      	cmp	r3, #4
 80195ec:	bf02      	ittt	eq
 80195ee:	68e5      	ldreq	r5, [r4, #12]
 80195f0:	6833      	ldreq	r3, [r6, #0]
 80195f2:	1aed      	subeq	r5, r5, r3
 80195f4:	68a3      	ldr	r3, [r4, #8]
 80195f6:	bf0c      	ite	eq
 80195f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80195fc:	2500      	movne	r5, #0
 80195fe:	4293      	cmp	r3, r2
 8019600:	bfc4      	itt	gt
 8019602:	1a9b      	subgt	r3, r3, r2
 8019604:	18ed      	addgt	r5, r5, r3
 8019606:	2600      	movs	r6, #0
 8019608:	341a      	adds	r4, #26
 801960a:	42b5      	cmp	r5, r6
 801960c:	d11a      	bne.n	8019644 <_printf_common+0xc8>
 801960e:	2000      	movs	r0, #0
 8019610:	e008      	b.n	8019624 <_printf_common+0xa8>
 8019612:	2301      	movs	r3, #1
 8019614:	4652      	mov	r2, sl
 8019616:	4641      	mov	r1, r8
 8019618:	4638      	mov	r0, r7
 801961a:	47c8      	blx	r9
 801961c:	3001      	adds	r0, #1
 801961e:	d103      	bne.n	8019628 <_printf_common+0xac>
 8019620:	f04f 30ff 	mov.w	r0, #4294967295
 8019624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019628:	3501      	adds	r5, #1
 801962a:	e7c6      	b.n	80195ba <_printf_common+0x3e>
 801962c:	18e1      	adds	r1, r4, r3
 801962e:	1c5a      	adds	r2, r3, #1
 8019630:	2030      	movs	r0, #48	@ 0x30
 8019632:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019636:	4422      	add	r2, r4
 8019638:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801963c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019640:	3302      	adds	r3, #2
 8019642:	e7c7      	b.n	80195d4 <_printf_common+0x58>
 8019644:	2301      	movs	r3, #1
 8019646:	4622      	mov	r2, r4
 8019648:	4641      	mov	r1, r8
 801964a:	4638      	mov	r0, r7
 801964c:	47c8      	blx	r9
 801964e:	3001      	adds	r0, #1
 8019650:	d0e6      	beq.n	8019620 <_printf_common+0xa4>
 8019652:	3601      	adds	r6, #1
 8019654:	e7d9      	b.n	801960a <_printf_common+0x8e>
	...

08019658 <_printf_i>:
 8019658:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801965c:	7e0f      	ldrb	r7, [r1, #24]
 801965e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019660:	2f78      	cmp	r7, #120	@ 0x78
 8019662:	4691      	mov	r9, r2
 8019664:	4680      	mov	r8, r0
 8019666:	460c      	mov	r4, r1
 8019668:	469a      	mov	sl, r3
 801966a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801966e:	d807      	bhi.n	8019680 <_printf_i+0x28>
 8019670:	2f62      	cmp	r7, #98	@ 0x62
 8019672:	d80a      	bhi.n	801968a <_printf_i+0x32>
 8019674:	2f00      	cmp	r7, #0
 8019676:	f000 80d1 	beq.w	801981c <_printf_i+0x1c4>
 801967a:	2f58      	cmp	r7, #88	@ 0x58
 801967c:	f000 80b8 	beq.w	80197f0 <_printf_i+0x198>
 8019680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019684:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019688:	e03a      	b.n	8019700 <_printf_i+0xa8>
 801968a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801968e:	2b15      	cmp	r3, #21
 8019690:	d8f6      	bhi.n	8019680 <_printf_i+0x28>
 8019692:	a101      	add	r1, pc, #4	@ (adr r1, 8019698 <_printf_i+0x40>)
 8019694:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019698:	080196f1 	.word	0x080196f1
 801969c:	08019705 	.word	0x08019705
 80196a0:	08019681 	.word	0x08019681
 80196a4:	08019681 	.word	0x08019681
 80196a8:	08019681 	.word	0x08019681
 80196ac:	08019681 	.word	0x08019681
 80196b0:	08019705 	.word	0x08019705
 80196b4:	08019681 	.word	0x08019681
 80196b8:	08019681 	.word	0x08019681
 80196bc:	08019681 	.word	0x08019681
 80196c0:	08019681 	.word	0x08019681
 80196c4:	08019803 	.word	0x08019803
 80196c8:	0801972f 	.word	0x0801972f
 80196cc:	080197bd 	.word	0x080197bd
 80196d0:	08019681 	.word	0x08019681
 80196d4:	08019681 	.word	0x08019681
 80196d8:	08019825 	.word	0x08019825
 80196dc:	08019681 	.word	0x08019681
 80196e0:	0801972f 	.word	0x0801972f
 80196e4:	08019681 	.word	0x08019681
 80196e8:	08019681 	.word	0x08019681
 80196ec:	080197c5 	.word	0x080197c5
 80196f0:	6833      	ldr	r3, [r6, #0]
 80196f2:	1d1a      	adds	r2, r3, #4
 80196f4:	681b      	ldr	r3, [r3, #0]
 80196f6:	6032      	str	r2, [r6, #0]
 80196f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80196fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019700:	2301      	movs	r3, #1
 8019702:	e09c      	b.n	801983e <_printf_i+0x1e6>
 8019704:	6833      	ldr	r3, [r6, #0]
 8019706:	6820      	ldr	r0, [r4, #0]
 8019708:	1d19      	adds	r1, r3, #4
 801970a:	6031      	str	r1, [r6, #0]
 801970c:	0606      	lsls	r6, r0, #24
 801970e:	d501      	bpl.n	8019714 <_printf_i+0xbc>
 8019710:	681d      	ldr	r5, [r3, #0]
 8019712:	e003      	b.n	801971c <_printf_i+0xc4>
 8019714:	0645      	lsls	r5, r0, #25
 8019716:	d5fb      	bpl.n	8019710 <_printf_i+0xb8>
 8019718:	f9b3 5000 	ldrsh.w	r5, [r3]
 801971c:	2d00      	cmp	r5, #0
 801971e:	da03      	bge.n	8019728 <_printf_i+0xd0>
 8019720:	232d      	movs	r3, #45	@ 0x2d
 8019722:	426d      	negs	r5, r5
 8019724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019728:	4858      	ldr	r0, [pc, #352]	@ (801988c <_printf_i+0x234>)
 801972a:	230a      	movs	r3, #10
 801972c:	e011      	b.n	8019752 <_printf_i+0xfa>
 801972e:	6821      	ldr	r1, [r4, #0]
 8019730:	6833      	ldr	r3, [r6, #0]
 8019732:	0608      	lsls	r0, r1, #24
 8019734:	f853 5b04 	ldr.w	r5, [r3], #4
 8019738:	d402      	bmi.n	8019740 <_printf_i+0xe8>
 801973a:	0649      	lsls	r1, r1, #25
 801973c:	bf48      	it	mi
 801973e:	b2ad      	uxthmi	r5, r5
 8019740:	2f6f      	cmp	r7, #111	@ 0x6f
 8019742:	4852      	ldr	r0, [pc, #328]	@ (801988c <_printf_i+0x234>)
 8019744:	6033      	str	r3, [r6, #0]
 8019746:	bf14      	ite	ne
 8019748:	230a      	movne	r3, #10
 801974a:	2308      	moveq	r3, #8
 801974c:	2100      	movs	r1, #0
 801974e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019752:	6866      	ldr	r6, [r4, #4]
 8019754:	60a6      	str	r6, [r4, #8]
 8019756:	2e00      	cmp	r6, #0
 8019758:	db05      	blt.n	8019766 <_printf_i+0x10e>
 801975a:	6821      	ldr	r1, [r4, #0]
 801975c:	432e      	orrs	r6, r5
 801975e:	f021 0104 	bic.w	r1, r1, #4
 8019762:	6021      	str	r1, [r4, #0]
 8019764:	d04b      	beq.n	80197fe <_printf_i+0x1a6>
 8019766:	4616      	mov	r6, r2
 8019768:	fbb5 f1f3 	udiv	r1, r5, r3
 801976c:	fb03 5711 	mls	r7, r3, r1, r5
 8019770:	5dc7      	ldrb	r7, [r0, r7]
 8019772:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019776:	462f      	mov	r7, r5
 8019778:	42bb      	cmp	r3, r7
 801977a:	460d      	mov	r5, r1
 801977c:	d9f4      	bls.n	8019768 <_printf_i+0x110>
 801977e:	2b08      	cmp	r3, #8
 8019780:	d10b      	bne.n	801979a <_printf_i+0x142>
 8019782:	6823      	ldr	r3, [r4, #0]
 8019784:	07df      	lsls	r7, r3, #31
 8019786:	d508      	bpl.n	801979a <_printf_i+0x142>
 8019788:	6923      	ldr	r3, [r4, #16]
 801978a:	6861      	ldr	r1, [r4, #4]
 801978c:	4299      	cmp	r1, r3
 801978e:	bfde      	ittt	le
 8019790:	2330      	movle	r3, #48	@ 0x30
 8019792:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019796:	f106 36ff 	addle.w	r6, r6, #4294967295
 801979a:	1b92      	subs	r2, r2, r6
 801979c:	6122      	str	r2, [r4, #16]
 801979e:	f8cd a000 	str.w	sl, [sp]
 80197a2:	464b      	mov	r3, r9
 80197a4:	aa03      	add	r2, sp, #12
 80197a6:	4621      	mov	r1, r4
 80197a8:	4640      	mov	r0, r8
 80197aa:	f7ff fee7 	bl	801957c <_printf_common>
 80197ae:	3001      	adds	r0, #1
 80197b0:	d14a      	bne.n	8019848 <_printf_i+0x1f0>
 80197b2:	f04f 30ff 	mov.w	r0, #4294967295
 80197b6:	b004      	add	sp, #16
 80197b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80197bc:	6823      	ldr	r3, [r4, #0]
 80197be:	f043 0320 	orr.w	r3, r3, #32
 80197c2:	6023      	str	r3, [r4, #0]
 80197c4:	4832      	ldr	r0, [pc, #200]	@ (8019890 <_printf_i+0x238>)
 80197c6:	2778      	movs	r7, #120	@ 0x78
 80197c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80197cc:	6823      	ldr	r3, [r4, #0]
 80197ce:	6831      	ldr	r1, [r6, #0]
 80197d0:	061f      	lsls	r7, r3, #24
 80197d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80197d6:	d402      	bmi.n	80197de <_printf_i+0x186>
 80197d8:	065f      	lsls	r7, r3, #25
 80197da:	bf48      	it	mi
 80197dc:	b2ad      	uxthmi	r5, r5
 80197de:	6031      	str	r1, [r6, #0]
 80197e0:	07d9      	lsls	r1, r3, #31
 80197e2:	bf44      	itt	mi
 80197e4:	f043 0320 	orrmi.w	r3, r3, #32
 80197e8:	6023      	strmi	r3, [r4, #0]
 80197ea:	b11d      	cbz	r5, 80197f4 <_printf_i+0x19c>
 80197ec:	2310      	movs	r3, #16
 80197ee:	e7ad      	b.n	801974c <_printf_i+0xf4>
 80197f0:	4826      	ldr	r0, [pc, #152]	@ (801988c <_printf_i+0x234>)
 80197f2:	e7e9      	b.n	80197c8 <_printf_i+0x170>
 80197f4:	6823      	ldr	r3, [r4, #0]
 80197f6:	f023 0320 	bic.w	r3, r3, #32
 80197fa:	6023      	str	r3, [r4, #0]
 80197fc:	e7f6      	b.n	80197ec <_printf_i+0x194>
 80197fe:	4616      	mov	r6, r2
 8019800:	e7bd      	b.n	801977e <_printf_i+0x126>
 8019802:	6833      	ldr	r3, [r6, #0]
 8019804:	6825      	ldr	r5, [r4, #0]
 8019806:	6961      	ldr	r1, [r4, #20]
 8019808:	1d18      	adds	r0, r3, #4
 801980a:	6030      	str	r0, [r6, #0]
 801980c:	062e      	lsls	r6, r5, #24
 801980e:	681b      	ldr	r3, [r3, #0]
 8019810:	d501      	bpl.n	8019816 <_printf_i+0x1be>
 8019812:	6019      	str	r1, [r3, #0]
 8019814:	e002      	b.n	801981c <_printf_i+0x1c4>
 8019816:	0668      	lsls	r0, r5, #25
 8019818:	d5fb      	bpl.n	8019812 <_printf_i+0x1ba>
 801981a:	8019      	strh	r1, [r3, #0]
 801981c:	2300      	movs	r3, #0
 801981e:	6123      	str	r3, [r4, #16]
 8019820:	4616      	mov	r6, r2
 8019822:	e7bc      	b.n	801979e <_printf_i+0x146>
 8019824:	6833      	ldr	r3, [r6, #0]
 8019826:	1d1a      	adds	r2, r3, #4
 8019828:	6032      	str	r2, [r6, #0]
 801982a:	681e      	ldr	r6, [r3, #0]
 801982c:	6862      	ldr	r2, [r4, #4]
 801982e:	2100      	movs	r1, #0
 8019830:	4630      	mov	r0, r6
 8019832:	f7e6 fca5 	bl	8000180 <memchr>
 8019836:	b108      	cbz	r0, 801983c <_printf_i+0x1e4>
 8019838:	1b80      	subs	r0, r0, r6
 801983a:	6060      	str	r0, [r4, #4]
 801983c:	6863      	ldr	r3, [r4, #4]
 801983e:	6123      	str	r3, [r4, #16]
 8019840:	2300      	movs	r3, #0
 8019842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019846:	e7aa      	b.n	801979e <_printf_i+0x146>
 8019848:	6923      	ldr	r3, [r4, #16]
 801984a:	4632      	mov	r2, r6
 801984c:	4649      	mov	r1, r9
 801984e:	4640      	mov	r0, r8
 8019850:	47d0      	blx	sl
 8019852:	3001      	adds	r0, #1
 8019854:	d0ad      	beq.n	80197b2 <_printf_i+0x15a>
 8019856:	6823      	ldr	r3, [r4, #0]
 8019858:	079b      	lsls	r3, r3, #30
 801985a:	d413      	bmi.n	8019884 <_printf_i+0x22c>
 801985c:	68e0      	ldr	r0, [r4, #12]
 801985e:	9b03      	ldr	r3, [sp, #12]
 8019860:	4298      	cmp	r0, r3
 8019862:	bfb8      	it	lt
 8019864:	4618      	movlt	r0, r3
 8019866:	e7a6      	b.n	80197b6 <_printf_i+0x15e>
 8019868:	2301      	movs	r3, #1
 801986a:	4632      	mov	r2, r6
 801986c:	4649      	mov	r1, r9
 801986e:	4640      	mov	r0, r8
 8019870:	47d0      	blx	sl
 8019872:	3001      	adds	r0, #1
 8019874:	d09d      	beq.n	80197b2 <_printf_i+0x15a>
 8019876:	3501      	adds	r5, #1
 8019878:	68e3      	ldr	r3, [r4, #12]
 801987a:	9903      	ldr	r1, [sp, #12]
 801987c:	1a5b      	subs	r3, r3, r1
 801987e:	42ab      	cmp	r3, r5
 8019880:	dcf2      	bgt.n	8019868 <_printf_i+0x210>
 8019882:	e7eb      	b.n	801985c <_printf_i+0x204>
 8019884:	2500      	movs	r5, #0
 8019886:	f104 0619 	add.w	r6, r4, #25
 801988a:	e7f5      	b.n	8019878 <_printf_i+0x220>
 801988c:	0801c13a 	.word	0x0801c13a
 8019890:	0801c14b 	.word	0x0801c14b

08019894 <std>:
 8019894:	2300      	movs	r3, #0
 8019896:	b510      	push	{r4, lr}
 8019898:	4604      	mov	r4, r0
 801989a:	e9c0 3300 	strd	r3, r3, [r0]
 801989e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80198a2:	6083      	str	r3, [r0, #8]
 80198a4:	8181      	strh	r1, [r0, #12]
 80198a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80198a8:	81c2      	strh	r2, [r0, #14]
 80198aa:	6183      	str	r3, [r0, #24]
 80198ac:	4619      	mov	r1, r3
 80198ae:	2208      	movs	r2, #8
 80198b0:	305c      	adds	r0, #92	@ 0x5c
 80198b2:	f000 f92a 	bl	8019b0a <memset>
 80198b6:	4b0d      	ldr	r3, [pc, #52]	@ (80198ec <std+0x58>)
 80198b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80198ba:	4b0d      	ldr	r3, [pc, #52]	@ (80198f0 <std+0x5c>)
 80198bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80198be:	4b0d      	ldr	r3, [pc, #52]	@ (80198f4 <std+0x60>)
 80198c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80198c2:	4b0d      	ldr	r3, [pc, #52]	@ (80198f8 <std+0x64>)
 80198c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80198c6:	4b0d      	ldr	r3, [pc, #52]	@ (80198fc <std+0x68>)
 80198c8:	6224      	str	r4, [r4, #32]
 80198ca:	429c      	cmp	r4, r3
 80198cc:	d006      	beq.n	80198dc <std+0x48>
 80198ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80198d2:	4294      	cmp	r4, r2
 80198d4:	d002      	beq.n	80198dc <std+0x48>
 80198d6:	33d0      	adds	r3, #208	@ 0xd0
 80198d8:	429c      	cmp	r4, r3
 80198da:	d105      	bne.n	80198e8 <std+0x54>
 80198dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80198e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80198e4:	f000 b98e 	b.w	8019c04 <__retarget_lock_init_recursive>
 80198e8:	bd10      	pop	{r4, pc}
 80198ea:	bf00      	nop
 80198ec:	08019a85 	.word	0x08019a85
 80198f0:	08019aa7 	.word	0x08019aa7
 80198f4:	08019adf 	.word	0x08019adf
 80198f8:	08019b03 	.word	0x08019b03
 80198fc:	200116e0 	.word	0x200116e0

08019900 <stdio_exit_handler>:
 8019900:	4a02      	ldr	r2, [pc, #8]	@ (801990c <stdio_exit_handler+0xc>)
 8019902:	4903      	ldr	r1, [pc, #12]	@ (8019910 <stdio_exit_handler+0x10>)
 8019904:	4803      	ldr	r0, [pc, #12]	@ (8019914 <stdio_exit_handler+0x14>)
 8019906:	f000 b869 	b.w	80199dc <_fwalk_sglue>
 801990a:	bf00      	nop
 801990c:	20000148 	.word	0x20000148
 8019910:	0801b809 	.word	0x0801b809
 8019914:	20000158 	.word	0x20000158

08019918 <cleanup_stdio>:
 8019918:	6841      	ldr	r1, [r0, #4]
 801991a:	4b0c      	ldr	r3, [pc, #48]	@ (801994c <cleanup_stdio+0x34>)
 801991c:	4299      	cmp	r1, r3
 801991e:	b510      	push	{r4, lr}
 8019920:	4604      	mov	r4, r0
 8019922:	d001      	beq.n	8019928 <cleanup_stdio+0x10>
 8019924:	f001 ff70 	bl	801b808 <_fflush_r>
 8019928:	68a1      	ldr	r1, [r4, #8]
 801992a:	4b09      	ldr	r3, [pc, #36]	@ (8019950 <cleanup_stdio+0x38>)
 801992c:	4299      	cmp	r1, r3
 801992e:	d002      	beq.n	8019936 <cleanup_stdio+0x1e>
 8019930:	4620      	mov	r0, r4
 8019932:	f001 ff69 	bl	801b808 <_fflush_r>
 8019936:	68e1      	ldr	r1, [r4, #12]
 8019938:	4b06      	ldr	r3, [pc, #24]	@ (8019954 <cleanup_stdio+0x3c>)
 801993a:	4299      	cmp	r1, r3
 801993c:	d004      	beq.n	8019948 <cleanup_stdio+0x30>
 801993e:	4620      	mov	r0, r4
 8019940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019944:	f001 bf60 	b.w	801b808 <_fflush_r>
 8019948:	bd10      	pop	{r4, pc}
 801994a:	bf00      	nop
 801994c:	200116e0 	.word	0x200116e0
 8019950:	20011748 	.word	0x20011748
 8019954:	200117b0 	.word	0x200117b0

08019958 <global_stdio_init.part.0>:
 8019958:	b510      	push	{r4, lr}
 801995a:	4b0b      	ldr	r3, [pc, #44]	@ (8019988 <global_stdio_init.part.0+0x30>)
 801995c:	4c0b      	ldr	r4, [pc, #44]	@ (801998c <global_stdio_init.part.0+0x34>)
 801995e:	4a0c      	ldr	r2, [pc, #48]	@ (8019990 <global_stdio_init.part.0+0x38>)
 8019960:	601a      	str	r2, [r3, #0]
 8019962:	4620      	mov	r0, r4
 8019964:	2200      	movs	r2, #0
 8019966:	2104      	movs	r1, #4
 8019968:	f7ff ff94 	bl	8019894 <std>
 801996c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019970:	2201      	movs	r2, #1
 8019972:	2109      	movs	r1, #9
 8019974:	f7ff ff8e 	bl	8019894 <std>
 8019978:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801997c:	2202      	movs	r2, #2
 801997e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019982:	2112      	movs	r1, #18
 8019984:	f7ff bf86 	b.w	8019894 <std>
 8019988:	20011818 	.word	0x20011818
 801998c:	200116e0 	.word	0x200116e0
 8019990:	08019901 	.word	0x08019901

08019994 <__sfp_lock_acquire>:
 8019994:	4801      	ldr	r0, [pc, #4]	@ (801999c <__sfp_lock_acquire+0x8>)
 8019996:	f000 b936 	b.w	8019c06 <__retarget_lock_acquire_recursive>
 801999a:	bf00      	nop
 801999c:	20011821 	.word	0x20011821

080199a0 <__sfp_lock_release>:
 80199a0:	4801      	ldr	r0, [pc, #4]	@ (80199a8 <__sfp_lock_release+0x8>)
 80199a2:	f000 b931 	b.w	8019c08 <__retarget_lock_release_recursive>
 80199a6:	bf00      	nop
 80199a8:	20011821 	.word	0x20011821

080199ac <__sinit>:
 80199ac:	b510      	push	{r4, lr}
 80199ae:	4604      	mov	r4, r0
 80199b0:	f7ff fff0 	bl	8019994 <__sfp_lock_acquire>
 80199b4:	6a23      	ldr	r3, [r4, #32]
 80199b6:	b11b      	cbz	r3, 80199c0 <__sinit+0x14>
 80199b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80199bc:	f7ff bff0 	b.w	80199a0 <__sfp_lock_release>
 80199c0:	4b04      	ldr	r3, [pc, #16]	@ (80199d4 <__sinit+0x28>)
 80199c2:	6223      	str	r3, [r4, #32]
 80199c4:	4b04      	ldr	r3, [pc, #16]	@ (80199d8 <__sinit+0x2c>)
 80199c6:	681b      	ldr	r3, [r3, #0]
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d1f5      	bne.n	80199b8 <__sinit+0xc>
 80199cc:	f7ff ffc4 	bl	8019958 <global_stdio_init.part.0>
 80199d0:	e7f2      	b.n	80199b8 <__sinit+0xc>
 80199d2:	bf00      	nop
 80199d4:	08019919 	.word	0x08019919
 80199d8:	20011818 	.word	0x20011818

080199dc <_fwalk_sglue>:
 80199dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80199e0:	4607      	mov	r7, r0
 80199e2:	4688      	mov	r8, r1
 80199e4:	4614      	mov	r4, r2
 80199e6:	2600      	movs	r6, #0
 80199e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80199ec:	f1b9 0901 	subs.w	r9, r9, #1
 80199f0:	d505      	bpl.n	80199fe <_fwalk_sglue+0x22>
 80199f2:	6824      	ldr	r4, [r4, #0]
 80199f4:	2c00      	cmp	r4, #0
 80199f6:	d1f7      	bne.n	80199e8 <_fwalk_sglue+0xc>
 80199f8:	4630      	mov	r0, r6
 80199fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80199fe:	89ab      	ldrh	r3, [r5, #12]
 8019a00:	2b01      	cmp	r3, #1
 8019a02:	d907      	bls.n	8019a14 <_fwalk_sglue+0x38>
 8019a04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019a08:	3301      	adds	r3, #1
 8019a0a:	d003      	beq.n	8019a14 <_fwalk_sglue+0x38>
 8019a0c:	4629      	mov	r1, r5
 8019a0e:	4638      	mov	r0, r7
 8019a10:	47c0      	blx	r8
 8019a12:	4306      	orrs	r6, r0
 8019a14:	3568      	adds	r5, #104	@ 0x68
 8019a16:	e7e9      	b.n	80199ec <_fwalk_sglue+0x10>

08019a18 <sniprintf>:
 8019a18:	b40c      	push	{r2, r3}
 8019a1a:	b530      	push	{r4, r5, lr}
 8019a1c:	4b18      	ldr	r3, [pc, #96]	@ (8019a80 <sniprintf+0x68>)
 8019a1e:	1e0c      	subs	r4, r1, #0
 8019a20:	681d      	ldr	r5, [r3, #0]
 8019a22:	b09d      	sub	sp, #116	@ 0x74
 8019a24:	da08      	bge.n	8019a38 <sniprintf+0x20>
 8019a26:	238b      	movs	r3, #139	@ 0x8b
 8019a28:	602b      	str	r3, [r5, #0]
 8019a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8019a2e:	b01d      	add	sp, #116	@ 0x74
 8019a30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019a34:	b002      	add	sp, #8
 8019a36:	4770      	bx	lr
 8019a38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019a3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019a40:	f04f 0300 	mov.w	r3, #0
 8019a44:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019a46:	bf14      	ite	ne
 8019a48:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019a4c:	4623      	moveq	r3, r4
 8019a4e:	9304      	str	r3, [sp, #16]
 8019a50:	9307      	str	r3, [sp, #28]
 8019a52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019a56:	9002      	str	r0, [sp, #8]
 8019a58:	9006      	str	r0, [sp, #24]
 8019a5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019a5e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019a60:	ab21      	add	r3, sp, #132	@ 0x84
 8019a62:	a902      	add	r1, sp, #8
 8019a64:	4628      	mov	r0, r5
 8019a66:	9301      	str	r3, [sp, #4]
 8019a68:	f001 fc0c 	bl	801b284 <_svfiprintf_r>
 8019a6c:	1c43      	adds	r3, r0, #1
 8019a6e:	bfbc      	itt	lt
 8019a70:	238b      	movlt	r3, #139	@ 0x8b
 8019a72:	602b      	strlt	r3, [r5, #0]
 8019a74:	2c00      	cmp	r4, #0
 8019a76:	d0da      	beq.n	8019a2e <sniprintf+0x16>
 8019a78:	9b02      	ldr	r3, [sp, #8]
 8019a7a:	2200      	movs	r2, #0
 8019a7c:	701a      	strb	r2, [r3, #0]
 8019a7e:	e7d6      	b.n	8019a2e <sniprintf+0x16>
 8019a80:	20000154 	.word	0x20000154

08019a84 <__sread>:
 8019a84:	b510      	push	{r4, lr}
 8019a86:	460c      	mov	r4, r1
 8019a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019a8c:	f000 f86c 	bl	8019b68 <_read_r>
 8019a90:	2800      	cmp	r0, #0
 8019a92:	bfab      	itete	ge
 8019a94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019a96:	89a3      	ldrhlt	r3, [r4, #12]
 8019a98:	181b      	addge	r3, r3, r0
 8019a9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019a9e:	bfac      	ite	ge
 8019aa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019aa2:	81a3      	strhlt	r3, [r4, #12]
 8019aa4:	bd10      	pop	{r4, pc}

08019aa6 <__swrite>:
 8019aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019aaa:	461f      	mov	r7, r3
 8019aac:	898b      	ldrh	r3, [r1, #12]
 8019aae:	05db      	lsls	r3, r3, #23
 8019ab0:	4605      	mov	r5, r0
 8019ab2:	460c      	mov	r4, r1
 8019ab4:	4616      	mov	r6, r2
 8019ab6:	d505      	bpl.n	8019ac4 <__swrite+0x1e>
 8019ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019abc:	2302      	movs	r3, #2
 8019abe:	2200      	movs	r2, #0
 8019ac0:	f000 f840 	bl	8019b44 <_lseek_r>
 8019ac4:	89a3      	ldrh	r3, [r4, #12]
 8019ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019aca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019ace:	81a3      	strh	r3, [r4, #12]
 8019ad0:	4632      	mov	r2, r6
 8019ad2:	463b      	mov	r3, r7
 8019ad4:	4628      	mov	r0, r5
 8019ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019ada:	f000 b857 	b.w	8019b8c <_write_r>

08019ade <__sseek>:
 8019ade:	b510      	push	{r4, lr}
 8019ae0:	460c      	mov	r4, r1
 8019ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ae6:	f000 f82d 	bl	8019b44 <_lseek_r>
 8019aea:	1c43      	adds	r3, r0, #1
 8019aec:	89a3      	ldrh	r3, [r4, #12]
 8019aee:	bf15      	itete	ne
 8019af0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019af2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019af6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019afa:	81a3      	strheq	r3, [r4, #12]
 8019afc:	bf18      	it	ne
 8019afe:	81a3      	strhne	r3, [r4, #12]
 8019b00:	bd10      	pop	{r4, pc}

08019b02 <__sclose>:
 8019b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019b06:	f000 b80d 	b.w	8019b24 <_close_r>

08019b0a <memset>:
 8019b0a:	4402      	add	r2, r0
 8019b0c:	4603      	mov	r3, r0
 8019b0e:	4293      	cmp	r3, r2
 8019b10:	d100      	bne.n	8019b14 <memset+0xa>
 8019b12:	4770      	bx	lr
 8019b14:	f803 1b01 	strb.w	r1, [r3], #1
 8019b18:	e7f9      	b.n	8019b0e <memset+0x4>
	...

08019b1c <_localeconv_r>:
 8019b1c:	4800      	ldr	r0, [pc, #0]	@ (8019b20 <_localeconv_r+0x4>)
 8019b1e:	4770      	bx	lr
 8019b20:	20000294 	.word	0x20000294

08019b24 <_close_r>:
 8019b24:	b538      	push	{r3, r4, r5, lr}
 8019b26:	4d06      	ldr	r5, [pc, #24]	@ (8019b40 <_close_r+0x1c>)
 8019b28:	2300      	movs	r3, #0
 8019b2a:	4604      	mov	r4, r0
 8019b2c:	4608      	mov	r0, r1
 8019b2e:	602b      	str	r3, [r5, #0]
 8019b30:	f7e9 fa54 	bl	8002fdc <_close>
 8019b34:	1c43      	adds	r3, r0, #1
 8019b36:	d102      	bne.n	8019b3e <_close_r+0x1a>
 8019b38:	682b      	ldr	r3, [r5, #0]
 8019b3a:	b103      	cbz	r3, 8019b3e <_close_r+0x1a>
 8019b3c:	6023      	str	r3, [r4, #0]
 8019b3e:	bd38      	pop	{r3, r4, r5, pc}
 8019b40:	2001181c 	.word	0x2001181c

08019b44 <_lseek_r>:
 8019b44:	b538      	push	{r3, r4, r5, lr}
 8019b46:	4d07      	ldr	r5, [pc, #28]	@ (8019b64 <_lseek_r+0x20>)
 8019b48:	4604      	mov	r4, r0
 8019b4a:	4608      	mov	r0, r1
 8019b4c:	4611      	mov	r1, r2
 8019b4e:	2200      	movs	r2, #0
 8019b50:	602a      	str	r2, [r5, #0]
 8019b52:	461a      	mov	r2, r3
 8019b54:	f7e9 fa69 	bl	800302a <_lseek>
 8019b58:	1c43      	adds	r3, r0, #1
 8019b5a:	d102      	bne.n	8019b62 <_lseek_r+0x1e>
 8019b5c:	682b      	ldr	r3, [r5, #0]
 8019b5e:	b103      	cbz	r3, 8019b62 <_lseek_r+0x1e>
 8019b60:	6023      	str	r3, [r4, #0]
 8019b62:	bd38      	pop	{r3, r4, r5, pc}
 8019b64:	2001181c 	.word	0x2001181c

08019b68 <_read_r>:
 8019b68:	b538      	push	{r3, r4, r5, lr}
 8019b6a:	4d07      	ldr	r5, [pc, #28]	@ (8019b88 <_read_r+0x20>)
 8019b6c:	4604      	mov	r4, r0
 8019b6e:	4608      	mov	r0, r1
 8019b70:	4611      	mov	r1, r2
 8019b72:	2200      	movs	r2, #0
 8019b74:	602a      	str	r2, [r5, #0]
 8019b76:	461a      	mov	r2, r3
 8019b78:	f7e9 f9f7 	bl	8002f6a <_read>
 8019b7c:	1c43      	adds	r3, r0, #1
 8019b7e:	d102      	bne.n	8019b86 <_read_r+0x1e>
 8019b80:	682b      	ldr	r3, [r5, #0]
 8019b82:	b103      	cbz	r3, 8019b86 <_read_r+0x1e>
 8019b84:	6023      	str	r3, [r4, #0]
 8019b86:	bd38      	pop	{r3, r4, r5, pc}
 8019b88:	2001181c 	.word	0x2001181c

08019b8c <_write_r>:
 8019b8c:	b538      	push	{r3, r4, r5, lr}
 8019b8e:	4d07      	ldr	r5, [pc, #28]	@ (8019bac <_write_r+0x20>)
 8019b90:	4604      	mov	r4, r0
 8019b92:	4608      	mov	r0, r1
 8019b94:	4611      	mov	r1, r2
 8019b96:	2200      	movs	r2, #0
 8019b98:	602a      	str	r2, [r5, #0]
 8019b9a:	461a      	mov	r2, r3
 8019b9c:	f7e9 fa02 	bl	8002fa4 <_write>
 8019ba0:	1c43      	adds	r3, r0, #1
 8019ba2:	d102      	bne.n	8019baa <_write_r+0x1e>
 8019ba4:	682b      	ldr	r3, [r5, #0]
 8019ba6:	b103      	cbz	r3, 8019baa <_write_r+0x1e>
 8019ba8:	6023      	str	r3, [r4, #0]
 8019baa:	bd38      	pop	{r3, r4, r5, pc}
 8019bac:	2001181c 	.word	0x2001181c

08019bb0 <__errno>:
 8019bb0:	4b01      	ldr	r3, [pc, #4]	@ (8019bb8 <__errno+0x8>)
 8019bb2:	6818      	ldr	r0, [r3, #0]
 8019bb4:	4770      	bx	lr
 8019bb6:	bf00      	nop
 8019bb8:	20000154 	.word	0x20000154

08019bbc <__libc_init_array>:
 8019bbc:	b570      	push	{r4, r5, r6, lr}
 8019bbe:	4d0d      	ldr	r5, [pc, #52]	@ (8019bf4 <__libc_init_array+0x38>)
 8019bc0:	4c0d      	ldr	r4, [pc, #52]	@ (8019bf8 <__libc_init_array+0x3c>)
 8019bc2:	1b64      	subs	r4, r4, r5
 8019bc4:	10a4      	asrs	r4, r4, #2
 8019bc6:	2600      	movs	r6, #0
 8019bc8:	42a6      	cmp	r6, r4
 8019bca:	d109      	bne.n	8019be0 <__libc_init_array+0x24>
 8019bcc:	4d0b      	ldr	r5, [pc, #44]	@ (8019bfc <__libc_init_array+0x40>)
 8019bce:	4c0c      	ldr	r4, [pc, #48]	@ (8019c00 <__libc_init_array+0x44>)
 8019bd0:	f002 f86a 	bl	801bca8 <_init>
 8019bd4:	1b64      	subs	r4, r4, r5
 8019bd6:	10a4      	asrs	r4, r4, #2
 8019bd8:	2600      	movs	r6, #0
 8019bda:	42a6      	cmp	r6, r4
 8019bdc:	d105      	bne.n	8019bea <__libc_init_array+0x2e>
 8019bde:	bd70      	pop	{r4, r5, r6, pc}
 8019be0:	f855 3b04 	ldr.w	r3, [r5], #4
 8019be4:	4798      	blx	r3
 8019be6:	3601      	adds	r6, #1
 8019be8:	e7ee      	b.n	8019bc8 <__libc_init_array+0xc>
 8019bea:	f855 3b04 	ldr.w	r3, [r5], #4
 8019bee:	4798      	blx	r3
 8019bf0:	3601      	adds	r6, #1
 8019bf2:	e7f2      	b.n	8019bda <__libc_init_array+0x1e>
 8019bf4:	0801c4a4 	.word	0x0801c4a4
 8019bf8:	0801c4a4 	.word	0x0801c4a4
 8019bfc:	0801c4a4 	.word	0x0801c4a4
 8019c00:	0801c4a8 	.word	0x0801c4a8

08019c04 <__retarget_lock_init_recursive>:
 8019c04:	4770      	bx	lr

08019c06 <__retarget_lock_acquire_recursive>:
 8019c06:	4770      	bx	lr

08019c08 <__retarget_lock_release_recursive>:
 8019c08:	4770      	bx	lr

08019c0a <memcpy>:
 8019c0a:	440a      	add	r2, r1
 8019c0c:	4291      	cmp	r1, r2
 8019c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8019c12:	d100      	bne.n	8019c16 <memcpy+0xc>
 8019c14:	4770      	bx	lr
 8019c16:	b510      	push	{r4, lr}
 8019c18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019c20:	4291      	cmp	r1, r2
 8019c22:	d1f9      	bne.n	8019c18 <memcpy+0xe>
 8019c24:	bd10      	pop	{r4, pc}

08019c26 <quorem>:
 8019c26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c2a:	6903      	ldr	r3, [r0, #16]
 8019c2c:	690c      	ldr	r4, [r1, #16]
 8019c2e:	42a3      	cmp	r3, r4
 8019c30:	4607      	mov	r7, r0
 8019c32:	db7e      	blt.n	8019d32 <quorem+0x10c>
 8019c34:	3c01      	subs	r4, #1
 8019c36:	f101 0814 	add.w	r8, r1, #20
 8019c3a:	00a3      	lsls	r3, r4, #2
 8019c3c:	f100 0514 	add.w	r5, r0, #20
 8019c40:	9300      	str	r3, [sp, #0]
 8019c42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019c46:	9301      	str	r3, [sp, #4]
 8019c48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019c4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019c50:	3301      	adds	r3, #1
 8019c52:	429a      	cmp	r2, r3
 8019c54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019c58:	fbb2 f6f3 	udiv	r6, r2, r3
 8019c5c:	d32e      	bcc.n	8019cbc <quorem+0x96>
 8019c5e:	f04f 0a00 	mov.w	sl, #0
 8019c62:	46c4      	mov	ip, r8
 8019c64:	46ae      	mov	lr, r5
 8019c66:	46d3      	mov	fp, sl
 8019c68:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019c6c:	b298      	uxth	r0, r3
 8019c6e:	fb06 a000 	mla	r0, r6, r0, sl
 8019c72:	0c02      	lsrs	r2, r0, #16
 8019c74:	0c1b      	lsrs	r3, r3, #16
 8019c76:	fb06 2303 	mla	r3, r6, r3, r2
 8019c7a:	f8de 2000 	ldr.w	r2, [lr]
 8019c7e:	b280      	uxth	r0, r0
 8019c80:	b292      	uxth	r2, r2
 8019c82:	1a12      	subs	r2, r2, r0
 8019c84:	445a      	add	r2, fp
 8019c86:	f8de 0000 	ldr.w	r0, [lr]
 8019c8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019c8e:	b29b      	uxth	r3, r3
 8019c90:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019c94:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019c98:	b292      	uxth	r2, r2
 8019c9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019c9e:	45e1      	cmp	r9, ip
 8019ca0:	f84e 2b04 	str.w	r2, [lr], #4
 8019ca4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019ca8:	d2de      	bcs.n	8019c68 <quorem+0x42>
 8019caa:	9b00      	ldr	r3, [sp, #0]
 8019cac:	58eb      	ldr	r3, [r5, r3]
 8019cae:	b92b      	cbnz	r3, 8019cbc <quorem+0x96>
 8019cb0:	9b01      	ldr	r3, [sp, #4]
 8019cb2:	3b04      	subs	r3, #4
 8019cb4:	429d      	cmp	r5, r3
 8019cb6:	461a      	mov	r2, r3
 8019cb8:	d32f      	bcc.n	8019d1a <quorem+0xf4>
 8019cba:	613c      	str	r4, [r7, #16]
 8019cbc:	4638      	mov	r0, r7
 8019cbe:	f001 f97d 	bl	801afbc <__mcmp>
 8019cc2:	2800      	cmp	r0, #0
 8019cc4:	db25      	blt.n	8019d12 <quorem+0xec>
 8019cc6:	4629      	mov	r1, r5
 8019cc8:	2000      	movs	r0, #0
 8019cca:	f858 2b04 	ldr.w	r2, [r8], #4
 8019cce:	f8d1 c000 	ldr.w	ip, [r1]
 8019cd2:	fa1f fe82 	uxth.w	lr, r2
 8019cd6:	fa1f f38c 	uxth.w	r3, ip
 8019cda:	eba3 030e 	sub.w	r3, r3, lr
 8019cde:	4403      	add	r3, r0
 8019ce0:	0c12      	lsrs	r2, r2, #16
 8019ce2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019ce6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019cea:	b29b      	uxth	r3, r3
 8019cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019cf0:	45c1      	cmp	r9, r8
 8019cf2:	f841 3b04 	str.w	r3, [r1], #4
 8019cf6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019cfa:	d2e6      	bcs.n	8019cca <quorem+0xa4>
 8019cfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019d00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019d04:	b922      	cbnz	r2, 8019d10 <quorem+0xea>
 8019d06:	3b04      	subs	r3, #4
 8019d08:	429d      	cmp	r5, r3
 8019d0a:	461a      	mov	r2, r3
 8019d0c:	d30b      	bcc.n	8019d26 <quorem+0x100>
 8019d0e:	613c      	str	r4, [r7, #16]
 8019d10:	3601      	adds	r6, #1
 8019d12:	4630      	mov	r0, r6
 8019d14:	b003      	add	sp, #12
 8019d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d1a:	6812      	ldr	r2, [r2, #0]
 8019d1c:	3b04      	subs	r3, #4
 8019d1e:	2a00      	cmp	r2, #0
 8019d20:	d1cb      	bne.n	8019cba <quorem+0x94>
 8019d22:	3c01      	subs	r4, #1
 8019d24:	e7c6      	b.n	8019cb4 <quorem+0x8e>
 8019d26:	6812      	ldr	r2, [r2, #0]
 8019d28:	3b04      	subs	r3, #4
 8019d2a:	2a00      	cmp	r2, #0
 8019d2c:	d1ef      	bne.n	8019d0e <quorem+0xe8>
 8019d2e:	3c01      	subs	r4, #1
 8019d30:	e7ea      	b.n	8019d08 <quorem+0xe2>
 8019d32:	2000      	movs	r0, #0
 8019d34:	e7ee      	b.n	8019d14 <quorem+0xee>
	...

08019d38 <_dtoa_r>:
 8019d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d3c:	69c7      	ldr	r7, [r0, #28]
 8019d3e:	b097      	sub	sp, #92	@ 0x5c
 8019d40:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019d44:	ec55 4b10 	vmov	r4, r5, d0
 8019d48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8019d4a:	9107      	str	r1, [sp, #28]
 8019d4c:	4681      	mov	r9, r0
 8019d4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019d50:	9311      	str	r3, [sp, #68]	@ 0x44
 8019d52:	b97f      	cbnz	r7, 8019d74 <_dtoa_r+0x3c>
 8019d54:	2010      	movs	r0, #16
 8019d56:	f000 fe09 	bl	801a96c <malloc>
 8019d5a:	4602      	mov	r2, r0
 8019d5c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019d60:	b920      	cbnz	r0, 8019d6c <_dtoa_r+0x34>
 8019d62:	4ba9      	ldr	r3, [pc, #676]	@ (801a008 <_dtoa_r+0x2d0>)
 8019d64:	21ef      	movs	r1, #239	@ 0xef
 8019d66:	48a9      	ldr	r0, [pc, #676]	@ (801a00c <_dtoa_r+0x2d4>)
 8019d68:	f001 fe34 	bl	801b9d4 <__assert_func>
 8019d6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019d70:	6007      	str	r7, [r0, #0]
 8019d72:	60c7      	str	r7, [r0, #12]
 8019d74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019d78:	6819      	ldr	r1, [r3, #0]
 8019d7a:	b159      	cbz	r1, 8019d94 <_dtoa_r+0x5c>
 8019d7c:	685a      	ldr	r2, [r3, #4]
 8019d7e:	604a      	str	r2, [r1, #4]
 8019d80:	2301      	movs	r3, #1
 8019d82:	4093      	lsls	r3, r2
 8019d84:	608b      	str	r3, [r1, #8]
 8019d86:	4648      	mov	r0, r9
 8019d88:	f000 fee6 	bl	801ab58 <_Bfree>
 8019d8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019d90:	2200      	movs	r2, #0
 8019d92:	601a      	str	r2, [r3, #0]
 8019d94:	1e2b      	subs	r3, r5, #0
 8019d96:	bfb9      	ittee	lt
 8019d98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019d9c:	9305      	strlt	r3, [sp, #20]
 8019d9e:	2300      	movge	r3, #0
 8019da0:	6033      	strge	r3, [r6, #0]
 8019da2:	9f05      	ldr	r7, [sp, #20]
 8019da4:	4b9a      	ldr	r3, [pc, #616]	@ (801a010 <_dtoa_r+0x2d8>)
 8019da6:	bfbc      	itt	lt
 8019da8:	2201      	movlt	r2, #1
 8019daa:	6032      	strlt	r2, [r6, #0]
 8019dac:	43bb      	bics	r3, r7
 8019dae:	d112      	bne.n	8019dd6 <_dtoa_r+0x9e>
 8019db0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019db2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019db6:	6013      	str	r3, [r2, #0]
 8019db8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019dbc:	4323      	orrs	r3, r4
 8019dbe:	f000 855a 	beq.w	801a876 <_dtoa_r+0xb3e>
 8019dc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019dc4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801a024 <_dtoa_r+0x2ec>
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	f000 855c 	beq.w	801a886 <_dtoa_r+0xb4e>
 8019dce:	f10a 0303 	add.w	r3, sl, #3
 8019dd2:	f000 bd56 	b.w	801a882 <_dtoa_r+0xb4a>
 8019dd6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8019dda:	2200      	movs	r2, #0
 8019ddc:	ec51 0b17 	vmov	r0, r1, d7
 8019de0:	2300      	movs	r3, #0
 8019de2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8019de6:	f7e6 fe47 	bl	8000a78 <__aeabi_dcmpeq>
 8019dea:	4680      	mov	r8, r0
 8019dec:	b158      	cbz	r0, 8019e06 <_dtoa_r+0xce>
 8019dee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019df0:	2301      	movs	r3, #1
 8019df2:	6013      	str	r3, [r2, #0]
 8019df4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019df6:	b113      	cbz	r3, 8019dfe <_dtoa_r+0xc6>
 8019df8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019dfa:	4b86      	ldr	r3, [pc, #536]	@ (801a014 <_dtoa_r+0x2dc>)
 8019dfc:	6013      	str	r3, [r2, #0]
 8019dfe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 801a028 <_dtoa_r+0x2f0>
 8019e02:	f000 bd40 	b.w	801a886 <_dtoa_r+0xb4e>
 8019e06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8019e0a:	aa14      	add	r2, sp, #80	@ 0x50
 8019e0c:	a915      	add	r1, sp, #84	@ 0x54
 8019e0e:	4648      	mov	r0, r9
 8019e10:	f001 f984 	bl	801b11c <__d2b>
 8019e14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019e18:	9002      	str	r0, [sp, #8]
 8019e1a:	2e00      	cmp	r6, #0
 8019e1c:	d078      	beq.n	8019f10 <_dtoa_r+0x1d8>
 8019e1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019e20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019e24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019e28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019e2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019e30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019e34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019e38:	4619      	mov	r1, r3
 8019e3a:	2200      	movs	r2, #0
 8019e3c:	4b76      	ldr	r3, [pc, #472]	@ (801a018 <_dtoa_r+0x2e0>)
 8019e3e:	f7e6 f9fb 	bl	8000238 <__aeabi_dsub>
 8019e42:	a36b      	add	r3, pc, #428	@ (adr r3, 8019ff0 <_dtoa_r+0x2b8>)
 8019e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e48:	f7e6 fbae 	bl	80005a8 <__aeabi_dmul>
 8019e4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8019ff8 <_dtoa_r+0x2c0>)
 8019e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e52:	f7e6 f9f3 	bl	800023c <__adddf3>
 8019e56:	4604      	mov	r4, r0
 8019e58:	4630      	mov	r0, r6
 8019e5a:	460d      	mov	r5, r1
 8019e5c:	f7e6 fb3a 	bl	80004d4 <__aeabi_i2d>
 8019e60:	a367      	add	r3, pc, #412	@ (adr r3, 801a000 <_dtoa_r+0x2c8>)
 8019e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e66:	f7e6 fb9f 	bl	80005a8 <__aeabi_dmul>
 8019e6a:	4602      	mov	r2, r0
 8019e6c:	460b      	mov	r3, r1
 8019e6e:	4620      	mov	r0, r4
 8019e70:	4629      	mov	r1, r5
 8019e72:	f7e6 f9e3 	bl	800023c <__adddf3>
 8019e76:	4604      	mov	r4, r0
 8019e78:	460d      	mov	r5, r1
 8019e7a:	f7e6 fe45 	bl	8000b08 <__aeabi_d2iz>
 8019e7e:	2200      	movs	r2, #0
 8019e80:	4607      	mov	r7, r0
 8019e82:	2300      	movs	r3, #0
 8019e84:	4620      	mov	r0, r4
 8019e86:	4629      	mov	r1, r5
 8019e88:	f7e6 fe00 	bl	8000a8c <__aeabi_dcmplt>
 8019e8c:	b140      	cbz	r0, 8019ea0 <_dtoa_r+0x168>
 8019e8e:	4638      	mov	r0, r7
 8019e90:	f7e6 fb20 	bl	80004d4 <__aeabi_i2d>
 8019e94:	4622      	mov	r2, r4
 8019e96:	462b      	mov	r3, r5
 8019e98:	f7e6 fdee 	bl	8000a78 <__aeabi_dcmpeq>
 8019e9c:	b900      	cbnz	r0, 8019ea0 <_dtoa_r+0x168>
 8019e9e:	3f01      	subs	r7, #1
 8019ea0:	2f16      	cmp	r7, #22
 8019ea2:	d852      	bhi.n	8019f4a <_dtoa_r+0x212>
 8019ea4:	4b5d      	ldr	r3, [pc, #372]	@ (801a01c <_dtoa_r+0x2e4>)
 8019ea6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019eae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019eb2:	f7e6 fdeb 	bl	8000a8c <__aeabi_dcmplt>
 8019eb6:	2800      	cmp	r0, #0
 8019eb8:	d049      	beq.n	8019f4e <_dtoa_r+0x216>
 8019eba:	3f01      	subs	r7, #1
 8019ebc:	2300      	movs	r3, #0
 8019ebe:	9310      	str	r3, [sp, #64]	@ 0x40
 8019ec0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019ec2:	1b9b      	subs	r3, r3, r6
 8019ec4:	1e5a      	subs	r2, r3, #1
 8019ec6:	bf45      	ittet	mi
 8019ec8:	f1c3 0301 	rsbmi	r3, r3, #1
 8019ecc:	9300      	strmi	r3, [sp, #0]
 8019ece:	2300      	movpl	r3, #0
 8019ed0:	2300      	movmi	r3, #0
 8019ed2:	9206      	str	r2, [sp, #24]
 8019ed4:	bf54      	ite	pl
 8019ed6:	9300      	strpl	r3, [sp, #0]
 8019ed8:	9306      	strmi	r3, [sp, #24]
 8019eda:	2f00      	cmp	r7, #0
 8019edc:	db39      	blt.n	8019f52 <_dtoa_r+0x21a>
 8019ede:	9b06      	ldr	r3, [sp, #24]
 8019ee0:	970d      	str	r7, [sp, #52]	@ 0x34
 8019ee2:	443b      	add	r3, r7
 8019ee4:	9306      	str	r3, [sp, #24]
 8019ee6:	2300      	movs	r3, #0
 8019ee8:	9308      	str	r3, [sp, #32]
 8019eea:	9b07      	ldr	r3, [sp, #28]
 8019eec:	2b09      	cmp	r3, #9
 8019eee:	d863      	bhi.n	8019fb8 <_dtoa_r+0x280>
 8019ef0:	2b05      	cmp	r3, #5
 8019ef2:	bfc4      	itt	gt
 8019ef4:	3b04      	subgt	r3, #4
 8019ef6:	9307      	strgt	r3, [sp, #28]
 8019ef8:	9b07      	ldr	r3, [sp, #28]
 8019efa:	f1a3 0302 	sub.w	r3, r3, #2
 8019efe:	bfcc      	ite	gt
 8019f00:	2400      	movgt	r4, #0
 8019f02:	2401      	movle	r4, #1
 8019f04:	2b03      	cmp	r3, #3
 8019f06:	d863      	bhi.n	8019fd0 <_dtoa_r+0x298>
 8019f08:	e8df f003 	tbb	[pc, r3]
 8019f0c:	2b375452 	.word	0x2b375452
 8019f10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019f14:	441e      	add	r6, r3
 8019f16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019f1a:	2b20      	cmp	r3, #32
 8019f1c:	bfc1      	itttt	gt
 8019f1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019f22:	409f      	lslgt	r7, r3
 8019f24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019f28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019f2c:	bfd6      	itet	le
 8019f2e:	f1c3 0320 	rsble	r3, r3, #32
 8019f32:	ea47 0003 	orrgt.w	r0, r7, r3
 8019f36:	fa04 f003 	lslle.w	r0, r4, r3
 8019f3a:	f7e6 fabb 	bl	80004b4 <__aeabi_ui2d>
 8019f3e:	2201      	movs	r2, #1
 8019f40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019f44:	3e01      	subs	r6, #1
 8019f46:	9212      	str	r2, [sp, #72]	@ 0x48
 8019f48:	e776      	b.n	8019e38 <_dtoa_r+0x100>
 8019f4a:	2301      	movs	r3, #1
 8019f4c:	e7b7      	b.n	8019ebe <_dtoa_r+0x186>
 8019f4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019f50:	e7b6      	b.n	8019ec0 <_dtoa_r+0x188>
 8019f52:	9b00      	ldr	r3, [sp, #0]
 8019f54:	1bdb      	subs	r3, r3, r7
 8019f56:	9300      	str	r3, [sp, #0]
 8019f58:	427b      	negs	r3, r7
 8019f5a:	9308      	str	r3, [sp, #32]
 8019f5c:	2300      	movs	r3, #0
 8019f5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019f60:	e7c3      	b.n	8019eea <_dtoa_r+0x1b2>
 8019f62:	2301      	movs	r3, #1
 8019f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8019f66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019f68:	eb07 0b03 	add.w	fp, r7, r3
 8019f6c:	f10b 0301 	add.w	r3, fp, #1
 8019f70:	2b01      	cmp	r3, #1
 8019f72:	9303      	str	r3, [sp, #12]
 8019f74:	bfb8      	it	lt
 8019f76:	2301      	movlt	r3, #1
 8019f78:	e006      	b.n	8019f88 <_dtoa_r+0x250>
 8019f7a:	2301      	movs	r3, #1
 8019f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019f7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019f80:	2b00      	cmp	r3, #0
 8019f82:	dd28      	ble.n	8019fd6 <_dtoa_r+0x29e>
 8019f84:	469b      	mov	fp, r3
 8019f86:	9303      	str	r3, [sp, #12]
 8019f88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019f8c:	2100      	movs	r1, #0
 8019f8e:	2204      	movs	r2, #4
 8019f90:	f102 0514 	add.w	r5, r2, #20
 8019f94:	429d      	cmp	r5, r3
 8019f96:	d926      	bls.n	8019fe6 <_dtoa_r+0x2ae>
 8019f98:	6041      	str	r1, [r0, #4]
 8019f9a:	4648      	mov	r0, r9
 8019f9c:	f000 fd9c 	bl	801aad8 <_Balloc>
 8019fa0:	4682      	mov	sl, r0
 8019fa2:	2800      	cmp	r0, #0
 8019fa4:	d142      	bne.n	801a02c <_dtoa_r+0x2f4>
 8019fa6:	4b1e      	ldr	r3, [pc, #120]	@ (801a020 <_dtoa_r+0x2e8>)
 8019fa8:	4602      	mov	r2, r0
 8019faa:	f240 11af 	movw	r1, #431	@ 0x1af
 8019fae:	e6da      	b.n	8019d66 <_dtoa_r+0x2e>
 8019fb0:	2300      	movs	r3, #0
 8019fb2:	e7e3      	b.n	8019f7c <_dtoa_r+0x244>
 8019fb4:	2300      	movs	r3, #0
 8019fb6:	e7d5      	b.n	8019f64 <_dtoa_r+0x22c>
 8019fb8:	2401      	movs	r4, #1
 8019fba:	2300      	movs	r3, #0
 8019fbc:	9307      	str	r3, [sp, #28]
 8019fbe:	9409      	str	r4, [sp, #36]	@ 0x24
 8019fc0:	f04f 3bff 	mov.w	fp, #4294967295
 8019fc4:	2200      	movs	r2, #0
 8019fc6:	f8cd b00c 	str.w	fp, [sp, #12]
 8019fca:	2312      	movs	r3, #18
 8019fcc:	920c      	str	r2, [sp, #48]	@ 0x30
 8019fce:	e7db      	b.n	8019f88 <_dtoa_r+0x250>
 8019fd0:	2301      	movs	r3, #1
 8019fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8019fd4:	e7f4      	b.n	8019fc0 <_dtoa_r+0x288>
 8019fd6:	f04f 0b01 	mov.w	fp, #1
 8019fda:	f8cd b00c 	str.w	fp, [sp, #12]
 8019fde:	465b      	mov	r3, fp
 8019fe0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019fe4:	e7d0      	b.n	8019f88 <_dtoa_r+0x250>
 8019fe6:	3101      	adds	r1, #1
 8019fe8:	0052      	lsls	r2, r2, #1
 8019fea:	e7d1      	b.n	8019f90 <_dtoa_r+0x258>
 8019fec:	f3af 8000 	nop.w
 8019ff0:	636f4361 	.word	0x636f4361
 8019ff4:	3fd287a7 	.word	0x3fd287a7
 8019ff8:	8b60c8b3 	.word	0x8b60c8b3
 8019ffc:	3fc68a28 	.word	0x3fc68a28
 801a000:	509f79fb 	.word	0x509f79fb
 801a004:	3fd34413 	.word	0x3fd34413
 801a008:	0801c169 	.word	0x0801c169
 801a00c:	0801c180 	.word	0x0801c180
 801a010:	7ff00000 	.word	0x7ff00000
 801a014:	0801c139 	.word	0x0801c139
 801a018:	3ff80000 	.word	0x3ff80000
 801a01c:	0801c2d0 	.word	0x0801c2d0
 801a020:	0801c1d8 	.word	0x0801c1d8
 801a024:	0801c165 	.word	0x0801c165
 801a028:	0801c138 	.word	0x0801c138
 801a02c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a030:	6018      	str	r0, [r3, #0]
 801a032:	9b03      	ldr	r3, [sp, #12]
 801a034:	2b0e      	cmp	r3, #14
 801a036:	f200 80a1 	bhi.w	801a17c <_dtoa_r+0x444>
 801a03a:	2c00      	cmp	r4, #0
 801a03c:	f000 809e 	beq.w	801a17c <_dtoa_r+0x444>
 801a040:	2f00      	cmp	r7, #0
 801a042:	dd33      	ble.n	801a0ac <_dtoa_r+0x374>
 801a044:	4b9c      	ldr	r3, [pc, #624]	@ (801a2b8 <_dtoa_r+0x580>)
 801a046:	f007 020f 	and.w	r2, r7, #15
 801a04a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a04e:	ed93 7b00 	vldr	d7, [r3]
 801a052:	05f8      	lsls	r0, r7, #23
 801a054:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801a058:	ea4f 1427 	mov.w	r4, r7, asr #4
 801a05c:	d516      	bpl.n	801a08c <_dtoa_r+0x354>
 801a05e:	4b97      	ldr	r3, [pc, #604]	@ (801a2bc <_dtoa_r+0x584>)
 801a060:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801a064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801a068:	f7e6 fbc8 	bl	80007fc <__aeabi_ddiv>
 801a06c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a070:	f004 040f 	and.w	r4, r4, #15
 801a074:	2603      	movs	r6, #3
 801a076:	4d91      	ldr	r5, [pc, #580]	@ (801a2bc <_dtoa_r+0x584>)
 801a078:	b954      	cbnz	r4, 801a090 <_dtoa_r+0x358>
 801a07a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a07e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a082:	f7e6 fbbb 	bl	80007fc <__aeabi_ddiv>
 801a086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a08a:	e028      	b.n	801a0de <_dtoa_r+0x3a6>
 801a08c:	2602      	movs	r6, #2
 801a08e:	e7f2      	b.n	801a076 <_dtoa_r+0x33e>
 801a090:	07e1      	lsls	r1, r4, #31
 801a092:	d508      	bpl.n	801a0a6 <_dtoa_r+0x36e>
 801a094:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a098:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a09c:	f7e6 fa84 	bl	80005a8 <__aeabi_dmul>
 801a0a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a0a4:	3601      	adds	r6, #1
 801a0a6:	1064      	asrs	r4, r4, #1
 801a0a8:	3508      	adds	r5, #8
 801a0aa:	e7e5      	b.n	801a078 <_dtoa_r+0x340>
 801a0ac:	f000 80af 	beq.w	801a20e <_dtoa_r+0x4d6>
 801a0b0:	427c      	negs	r4, r7
 801a0b2:	4b81      	ldr	r3, [pc, #516]	@ (801a2b8 <_dtoa_r+0x580>)
 801a0b4:	4d81      	ldr	r5, [pc, #516]	@ (801a2bc <_dtoa_r+0x584>)
 801a0b6:	f004 020f 	and.w	r2, r4, #15
 801a0ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801a0c6:	f7e6 fa6f 	bl	80005a8 <__aeabi_dmul>
 801a0ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a0ce:	1124      	asrs	r4, r4, #4
 801a0d0:	2300      	movs	r3, #0
 801a0d2:	2602      	movs	r6, #2
 801a0d4:	2c00      	cmp	r4, #0
 801a0d6:	f040 808f 	bne.w	801a1f8 <_dtoa_r+0x4c0>
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d1d3      	bne.n	801a086 <_dtoa_r+0x34e>
 801a0de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a0e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	f000 8094 	beq.w	801a212 <_dtoa_r+0x4da>
 801a0ea:	4b75      	ldr	r3, [pc, #468]	@ (801a2c0 <_dtoa_r+0x588>)
 801a0ec:	2200      	movs	r2, #0
 801a0ee:	4620      	mov	r0, r4
 801a0f0:	4629      	mov	r1, r5
 801a0f2:	f7e6 fccb 	bl	8000a8c <__aeabi_dcmplt>
 801a0f6:	2800      	cmp	r0, #0
 801a0f8:	f000 808b 	beq.w	801a212 <_dtoa_r+0x4da>
 801a0fc:	9b03      	ldr	r3, [sp, #12]
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	f000 8087 	beq.w	801a212 <_dtoa_r+0x4da>
 801a104:	f1bb 0f00 	cmp.w	fp, #0
 801a108:	dd34      	ble.n	801a174 <_dtoa_r+0x43c>
 801a10a:	4620      	mov	r0, r4
 801a10c:	4b6d      	ldr	r3, [pc, #436]	@ (801a2c4 <_dtoa_r+0x58c>)
 801a10e:	2200      	movs	r2, #0
 801a110:	4629      	mov	r1, r5
 801a112:	f7e6 fa49 	bl	80005a8 <__aeabi_dmul>
 801a116:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a11a:	f107 38ff 	add.w	r8, r7, #4294967295
 801a11e:	3601      	adds	r6, #1
 801a120:	465c      	mov	r4, fp
 801a122:	4630      	mov	r0, r6
 801a124:	f7e6 f9d6 	bl	80004d4 <__aeabi_i2d>
 801a128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a12c:	f7e6 fa3c 	bl	80005a8 <__aeabi_dmul>
 801a130:	4b65      	ldr	r3, [pc, #404]	@ (801a2c8 <_dtoa_r+0x590>)
 801a132:	2200      	movs	r2, #0
 801a134:	f7e6 f882 	bl	800023c <__adddf3>
 801a138:	4605      	mov	r5, r0
 801a13a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801a13e:	2c00      	cmp	r4, #0
 801a140:	d16a      	bne.n	801a218 <_dtoa_r+0x4e0>
 801a142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a146:	4b61      	ldr	r3, [pc, #388]	@ (801a2cc <_dtoa_r+0x594>)
 801a148:	2200      	movs	r2, #0
 801a14a:	f7e6 f875 	bl	8000238 <__aeabi_dsub>
 801a14e:	4602      	mov	r2, r0
 801a150:	460b      	mov	r3, r1
 801a152:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a156:	462a      	mov	r2, r5
 801a158:	4633      	mov	r3, r6
 801a15a:	f7e6 fcb5 	bl	8000ac8 <__aeabi_dcmpgt>
 801a15e:	2800      	cmp	r0, #0
 801a160:	f040 8298 	bne.w	801a694 <_dtoa_r+0x95c>
 801a164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a168:	462a      	mov	r2, r5
 801a16a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801a16e:	f7e6 fc8d 	bl	8000a8c <__aeabi_dcmplt>
 801a172:	bb38      	cbnz	r0, 801a1c4 <_dtoa_r+0x48c>
 801a174:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801a178:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801a17c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a17e:	2b00      	cmp	r3, #0
 801a180:	f2c0 8157 	blt.w	801a432 <_dtoa_r+0x6fa>
 801a184:	2f0e      	cmp	r7, #14
 801a186:	f300 8154 	bgt.w	801a432 <_dtoa_r+0x6fa>
 801a18a:	4b4b      	ldr	r3, [pc, #300]	@ (801a2b8 <_dtoa_r+0x580>)
 801a18c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a190:	ed93 7b00 	vldr	d7, [r3]
 801a194:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a196:	2b00      	cmp	r3, #0
 801a198:	ed8d 7b00 	vstr	d7, [sp]
 801a19c:	f280 80e5 	bge.w	801a36a <_dtoa_r+0x632>
 801a1a0:	9b03      	ldr	r3, [sp, #12]
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	f300 80e1 	bgt.w	801a36a <_dtoa_r+0x632>
 801a1a8:	d10c      	bne.n	801a1c4 <_dtoa_r+0x48c>
 801a1aa:	4b48      	ldr	r3, [pc, #288]	@ (801a2cc <_dtoa_r+0x594>)
 801a1ac:	2200      	movs	r2, #0
 801a1ae:	ec51 0b17 	vmov	r0, r1, d7
 801a1b2:	f7e6 f9f9 	bl	80005a8 <__aeabi_dmul>
 801a1b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a1ba:	f7e6 fc7b 	bl	8000ab4 <__aeabi_dcmpge>
 801a1be:	2800      	cmp	r0, #0
 801a1c0:	f000 8266 	beq.w	801a690 <_dtoa_r+0x958>
 801a1c4:	2400      	movs	r4, #0
 801a1c6:	4625      	mov	r5, r4
 801a1c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a1ca:	4656      	mov	r6, sl
 801a1cc:	ea6f 0803 	mvn.w	r8, r3
 801a1d0:	2700      	movs	r7, #0
 801a1d2:	4621      	mov	r1, r4
 801a1d4:	4648      	mov	r0, r9
 801a1d6:	f000 fcbf 	bl	801ab58 <_Bfree>
 801a1da:	2d00      	cmp	r5, #0
 801a1dc:	f000 80bd 	beq.w	801a35a <_dtoa_r+0x622>
 801a1e0:	b12f      	cbz	r7, 801a1ee <_dtoa_r+0x4b6>
 801a1e2:	42af      	cmp	r7, r5
 801a1e4:	d003      	beq.n	801a1ee <_dtoa_r+0x4b6>
 801a1e6:	4639      	mov	r1, r7
 801a1e8:	4648      	mov	r0, r9
 801a1ea:	f000 fcb5 	bl	801ab58 <_Bfree>
 801a1ee:	4629      	mov	r1, r5
 801a1f0:	4648      	mov	r0, r9
 801a1f2:	f000 fcb1 	bl	801ab58 <_Bfree>
 801a1f6:	e0b0      	b.n	801a35a <_dtoa_r+0x622>
 801a1f8:	07e2      	lsls	r2, r4, #31
 801a1fa:	d505      	bpl.n	801a208 <_dtoa_r+0x4d0>
 801a1fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a200:	f7e6 f9d2 	bl	80005a8 <__aeabi_dmul>
 801a204:	3601      	adds	r6, #1
 801a206:	2301      	movs	r3, #1
 801a208:	1064      	asrs	r4, r4, #1
 801a20a:	3508      	adds	r5, #8
 801a20c:	e762      	b.n	801a0d4 <_dtoa_r+0x39c>
 801a20e:	2602      	movs	r6, #2
 801a210:	e765      	b.n	801a0de <_dtoa_r+0x3a6>
 801a212:	9c03      	ldr	r4, [sp, #12]
 801a214:	46b8      	mov	r8, r7
 801a216:	e784      	b.n	801a122 <_dtoa_r+0x3ea>
 801a218:	4b27      	ldr	r3, [pc, #156]	@ (801a2b8 <_dtoa_r+0x580>)
 801a21a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a21c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a220:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a224:	4454      	add	r4, sl
 801a226:	2900      	cmp	r1, #0
 801a228:	d054      	beq.n	801a2d4 <_dtoa_r+0x59c>
 801a22a:	4929      	ldr	r1, [pc, #164]	@ (801a2d0 <_dtoa_r+0x598>)
 801a22c:	2000      	movs	r0, #0
 801a22e:	f7e6 fae5 	bl	80007fc <__aeabi_ddiv>
 801a232:	4633      	mov	r3, r6
 801a234:	462a      	mov	r2, r5
 801a236:	f7e5 ffff 	bl	8000238 <__aeabi_dsub>
 801a23a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a23e:	4656      	mov	r6, sl
 801a240:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a244:	f7e6 fc60 	bl	8000b08 <__aeabi_d2iz>
 801a248:	4605      	mov	r5, r0
 801a24a:	f7e6 f943 	bl	80004d4 <__aeabi_i2d>
 801a24e:	4602      	mov	r2, r0
 801a250:	460b      	mov	r3, r1
 801a252:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a256:	f7e5 ffef 	bl	8000238 <__aeabi_dsub>
 801a25a:	3530      	adds	r5, #48	@ 0x30
 801a25c:	4602      	mov	r2, r0
 801a25e:	460b      	mov	r3, r1
 801a260:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a264:	f806 5b01 	strb.w	r5, [r6], #1
 801a268:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a26c:	f7e6 fc0e 	bl	8000a8c <__aeabi_dcmplt>
 801a270:	2800      	cmp	r0, #0
 801a272:	d172      	bne.n	801a35a <_dtoa_r+0x622>
 801a274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a278:	4911      	ldr	r1, [pc, #68]	@ (801a2c0 <_dtoa_r+0x588>)
 801a27a:	2000      	movs	r0, #0
 801a27c:	f7e5 ffdc 	bl	8000238 <__aeabi_dsub>
 801a280:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a284:	f7e6 fc02 	bl	8000a8c <__aeabi_dcmplt>
 801a288:	2800      	cmp	r0, #0
 801a28a:	f040 80b4 	bne.w	801a3f6 <_dtoa_r+0x6be>
 801a28e:	42a6      	cmp	r6, r4
 801a290:	f43f af70 	beq.w	801a174 <_dtoa_r+0x43c>
 801a294:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a298:	4b0a      	ldr	r3, [pc, #40]	@ (801a2c4 <_dtoa_r+0x58c>)
 801a29a:	2200      	movs	r2, #0
 801a29c:	f7e6 f984 	bl	80005a8 <__aeabi_dmul>
 801a2a0:	4b08      	ldr	r3, [pc, #32]	@ (801a2c4 <_dtoa_r+0x58c>)
 801a2a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a2a6:	2200      	movs	r2, #0
 801a2a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a2ac:	f7e6 f97c 	bl	80005a8 <__aeabi_dmul>
 801a2b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a2b4:	e7c4      	b.n	801a240 <_dtoa_r+0x508>
 801a2b6:	bf00      	nop
 801a2b8:	0801c2d0 	.word	0x0801c2d0
 801a2bc:	0801c2a8 	.word	0x0801c2a8
 801a2c0:	3ff00000 	.word	0x3ff00000
 801a2c4:	40240000 	.word	0x40240000
 801a2c8:	401c0000 	.word	0x401c0000
 801a2cc:	40140000 	.word	0x40140000
 801a2d0:	3fe00000 	.word	0x3fe00000
 801a2d4:	4631      	mov	r1, r6
 801a2d6:	4628      	mov	r0, r5
 801a2d8:	f7e6 f966 	bl	80005a8 <__aeabi_dmul>
 801a2dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a2e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 801a2e2:	4656      	mov	r6, sl
 801a2e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a2e8:	f7e6 fc0e 	bl	8000b08 <__aeabi_d2iz>
 801a2ec:	4605      	mov	r5, r0
 801a2ee:	f7e6 f8f1 	bl	80004d4 <__aeabi_i2d>
 801a2f2:	4602      	mov	r2, r0
 801a2f4:	460b      	mov	r3, r1
 801a2f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a2fa:	f7e5 ff9d 	bl	8000238 <__aeabi_dsub>
 801a2fe:	3530      	adds	r5, #48	@ 0x30
 801a300:	f806 5b01 	strb.w	r5, [r6], #1
 801a304:	4602      	mov	r2, r0
 801a306:	460b      	mov	r3, r1
 801a308:	42a6      	cmp	r6, r4
 801a30a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a30e:	f04f 0200 	mov.w	r2, #0
 801a312:	d124      	bne.n	801a35e <_dtoa_r+0x626>
 801a314:	4baf      	ldr	r3, [pc, #700]	@ (801a5d4 <_dtoa_r+0x89c>)
 801a316:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a31a:	f7e5 ff8f 	bl	800023c <__adddf3>
 801a31e:	4602      	mov	r2, r0
 801a320:	460b      	mov	r3, r1
 801a322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a326:	f7e6 fbcf 	bl	8000ac8 <__aeabi_dcmpgt>
 801a32a:	2800      	cmp	r0, #0
 801a32c:	d163      	bne.n	801a3f6 <_dtoa_r+0x6be>
 801a32e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a332:	49a8      	ldr	r1, [pc, #672]	@ (801a5d4 <_dtoa_r+0x89c>)
 801a334:	2000      	movs	r0, #0
 801a336:	f7e5 ff7f 	bl	8000238 <__aeabi_dsub>
 801a33a:	4602      	mov	r2, r0
 801a33c:	460b      	mov	r3, r1
 801a33e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a342:	f7e6 fba3 	bl	8000a8c <__aeabi_dcmplt>
 801a346:	2800      	cmp	r0, #0
 801a348:	f43f af14 	beq.w	801a174 <_dtoa_r+0x43c>
 801a34c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801a34e:	1e73      	subs	r3, r6, #1
 801a350:	9313      	str	r3, [sp, #76]	@ 0x4c
 801a352:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a356:	2b30      	cmp	r3, #48	@ 0x30
 801a358:	d0f8      	beq.n	801a34c <_dtoa_r+0x614>
 801a35a:	4647      	mov	r7, r8
 801a35c:	e03b      	b.n	801a3d6 <_dtoa_r+0x69e>
 801a35e:	4b9e      	ldr	r3, [pc, #632]	@ (801a5d8 <_dtoa_r+0x8a0>)
 801a360:	f7e6 f922 	bl	80005a8 <__aeabi_dmul>
 801a364:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a368:	e7bc      	b.n	801a2e4 <_dtoa_r+0x5ac>
 801a36a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801a36e:	4656      	mov	r6, sl
 801a370:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a374:	4620      	mov	r0, r4
 801a376:	4629      	mov	r1, r5
 801a378:	f7e6 fa40 	bl	80007fc <__aeabi_ddiv>
 801a37c:	f7e6 fbc4 	bl	8000b08 <__aeabi_d2iz>
 801a380:	4680      	mov	r8, r0
 801a382:	f7e6 f8a7 	bl	80004d4 <__aeabi_i2d>
 801a386:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a38a:	f7e6 f90d 	bl	80005a8 <__aeabi_dmul>
 801a38e:	4602      	mov	r2, r0
 801a390:	460b      	mov	r3, r1
 801a392:	4620      	mov	r0, r4
 801a394:	4629      	mov	r1, r5
 801a396:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801a39a:	f7e5 ff4d 	bl	8000238 <__aeabi_dsub>
 801a39e:	f806 4b01 	strb.w	r4, [r6], #1
 801a3a2:	9d03      	ldr	r5, [sp, #12]
 801a3a4:	eba6 040a 	sub.w	r4, r6, sl
 801a3a8:	42a5      	cmp	r5, r4
 801a3aa:	4602      	mov	r2, r0
 801a3ac:	460b      	mov	r3, r1
 801a3ae:	d133      	bne.n	801a418 <_dtoa_r+0x6e0>
 801a3b0:	f7e5 ff44 	bl	800023c <__adddf3>
 801a3b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a3b8:	4604      	mov	r4, r0
 801a3ba:	460d      	mov	r5, r1
 801a3bc:	f7e6 fb84 	bl	8000ac8 <__aeabi_dcmpgt>
 801a3c0:	b9c0      	cbnz	r0, 801a3f4 <_dtoa_r+0x6bc>
 801a3c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a3c6:	4620      	mov	r0, r4
 801a3c8:	4629      	mov	r1, r5
 801a3ca:	f7e6 fb55 	bl	8000a78 <__aeabi_dcmpeq>
 801a3ce:	b110      	cbz	r0, 801a3d6 <_dtoa_r+0x69e>
 801a3d0:	f018 0f01 	tst.w	r8, #1
 801a3d4:	d10e      	bne.n	801a3f4 <_dtoa_r+0x6bc>
 801a3d6:	9902      	ldr	r1, [sp, #8]
 801a3d8:	4648      	mov	r0, r9
 801a3da:	f000 fbbd 	bl	801ab58 <_Bfree>
 801a3de:	2300      	movs	r3, #0
 801a3e0:	7033      	strb	r3, [r6, #0]
 801a3e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a3e4:	3701      	adds	r7, #1
 801a3e6:	601f      	str	r7, [r3, #0]
 801a3e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	f000 824b 	beq.w	801a886 <_dtoa_r+0xb4e>
 801a3f0:	601e      	str	r6, [r3, #0]
 801a3f2:	e248      	b.n	801a886 <_dtoa_r+0xb4e>
 801a3f4:	46b8      	mov	r8, r7
 801a3f6:	4633      	mov	r3, r6
 801a3f8:	461e      	mov	r6, r3
 801a3fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a3fe:	2a39      	cmp	r2, #57	@ 0x39
 801a400:	d106      	bne.n	801a410 <_dtoa_r+0x6d8>
 801a402:	459a      	cmp	sl, r3
 801a404:	d1f8      	bne.n	801a3f8 <_dtoa_r+0x6c0>
 801a406:	2230      	movs	r2, #48	@ 0x30
 801a408:	f108 0801 	add.w	r8, r8, #1
 801a40c:	f88a 2000 	strb.w	r2, [sl]
 801a410:	781a      	ldrb	r2, [r3, #0]
 801a412:	3201      	adds	r2, #1
 801a414:	701a      	strb	r2, [r3, #0]
 801a416:	e7a0      	b.n	801a35a <_dtoa_r+0x622>
 801a418:	4b6f      	ldr	r3, [pc, #444]	@ (801a5d8 <_dtoa_r+0x8a0>)
 801a41a:	2200      	movs	r2, #0
 801a41c:	f7e6 f8c4 	bl	80005a8 <__aeabi_dmul>
 801a420:	2200      	movs	r2, #0
 801a422:	2300      	movs	r3, #0
 801a424:	4604      	mov	r4, r0
 801a426:	460d      	mov	r5, r1
 801a428:	f7e6 fb26 	bl	8000a78 <__aeabi_dcmpeq>
 801a42c:	2800      	cmp	r0, #0
 801a42e:	d09f      	beq.n	801a370 <_dtoa_r+0x638>
 801a430:	e7d1      	b.n	801a3d6 <_dtoa_r+0x69e>
 801a432:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a434:	2a00      	cmp	r2, #0
 801a436:	f000 80ea 	beq.w	801a60e <_dtoa_r+0x8d6>
 801a43a:	9a07      	ldr	r2, [sp, #28]
 801a43c:	2a01      	cmp	r2, #1
 801a43e:	f300 80cd 	bgt.w	801a5dc <_dtoa_r+0x8a4>
 801a442:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801a444:	2a00      	cmp	r2, #0
 801a446:	f000 80c1 	beq.w	801a5cc <_dtoa_r+0x894>
 801a44a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801a44e:	9c08      	ldr	r4, [sp, #32]
 801a450:	9e00      	ldr	r6, [sp, #0]
 801a452:	9a00      	ldr	r2, [sp, #0]
 801a454:	441a      	add	r2, r3
 801a456:	9200      	str	r2, [sp, #0]
 801a458:	9a06      	ldr	r2, [sp, #24]
 801a45a:	2101      	movs	r1, #1
 801a45c:	441a      	add	r2, r3
 801a45e:	4648      	mov	r0, r9
 801a460:	9206      	str	r2, [sp, #24]
 801a462:	f000 fc2d 	bl	801acc0 <__i2b>
 801a466:	4605      	mov	r5, r0
 801a468:	b166      	cbz	r6, 801a484 <_dtoa_r+0x74c>
 801a46a:	9b06      	ldr	r3, [sp, #24]
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	dd09      	ble.n	801a484 <_dtoa_r+0x74c>
 801a470:	42b3      	cmp	r3, r6
 801a472:	9a00      	ldr	r2, [sp, #0]
 801a474:	bfa8      	it	ge
 801a476:	4633      	movge	r3, r6
 801a478:	1ad2      	subs	r2, r2, r3
 801a47a:	9200      	str	r2, [sp, #0]
 801a47c:	9a06      	ldr	r2, [sp, #24]
 801a47e:	1af6      	subs	r6, r6, r3
 801a480:	1ad3      	subs	r3, r2, r3
 801a482:	9306      	str	r3, [sp, #24]
 801a484:	9b08      	ldr	r3, [sp, #32]
 801a486:	b30b      	cbz	r3, 801a4cc <_dtoa_r+0x794>
 801a488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	f000 80c6 	beq.w	801a61c <_dtoa_r+0x8e4>
 801a490:	2c00      	cmp	r4, #0
 801a492:	f000 80c0 	beq.w	801a616 <_dtoa_r+0x8de>
 801a496:	4629      	mov	r1, r5
 801a498:	4622      	mov	r2, r4
 801a49a:	4648      	mov	r0, r9
 801a49c:	f000 fcc8 	bl	801ae30 <__pow5mult>
 801a4a0:	9a02      	ldr	r2, [sp, #8]
 801a4a2:	4601      	mov	r1, r0
 801a4a4:	4605      	mov	r5, r0
 801a4a6:	4648      	mov	r0, r9
 801a4a8:	f000 fc20 	bl	801acec <__multiply>
 801a4ac:	9902      	ldr	r1, [sp, #8]
 801a4ae:	4680      	mov	r8, r0
 801a4b0:	4648      	mov	r0, r9
 801a4b2:	f000 fb51 	bl	801ab58 <_Bfree>
 801a4b6:	9b08      	ldr	r3, [sp, #32]
 801a4b8:	1b1b      	subs	r3, r3, r4
 801a4ba:	9308      	str	r3, [sp, #32]
 801a4bc:	f000 80b1 	beq.w	801a622 <_dtoa_r+0x8ea>
 801a4c0:	9a08      	ldr	r2, [sp, #32]
 801a4c2:	4641      	mov	r1, r8
 801a4c4:	4648      	mov	r0, r9
 801a4c6:	f000 fcb3 	bl	801ae30 <__pow5mult>
 801a4ca:	9002      	str	r0, [sp, #8]
 801a4cc:	2101      	movs	r1, #1
 801a4ce:	4648      	mov	r0, r9
 801a4d0:	f000 fbf6 	bl	801acc0 <__i2b>
 801a4d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a4d6:	4604      	mov	r4, r0
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	f000 81d8 	beq.w	801a88e <_dtoa_r+0xb56>
 801a4de:	461a      	mov	r2, r3
 801a4e0:	4601      	mov	r1, r0
 801a4e2:	4648      	mov	r0, r9
 801a4e4:	f000 fca4 	bl	801ae30 <__pow5mult>
 801a4e8:	9b07      	ldr	r3, [sp, #28]
 801a4ea:	2b01      	cmp	r3, #1
 801a4ec:	4604      	mov	r4, r0
 801a4ee:	f300 809f 	bgt.w	801a630 <_dtoa_r+0x8f8>
 801a4f2:	9b04      	ldr	r3, [sp, #16]
 801a4f4:	2b00      	cmp	r3, #0
 801a4f6:	f040 8097 	bne.w	801a628 <_dtoa_r+0x8f0>
 801a4fa:	9b05      	ldr	r3, [sp, #20]
 801a4fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a500:	2b00      	cmp	r3, #0
 801a502:	f040 8093 	bne.w	801a62c <_dtoa_r+0x8f4>
 801a506:	9b05      	ldr	r3, [sp, #20]
 801a508:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801a50c:	0d1b      	lsrs	r3, r3, #20
 801a50e:	051b      	lsls	r3, r3, #20
 801a510:	b133      	cbz	r3, 801a520 <_dtoa_r+0x7e8>
 801a512:	9b00      	ldr	r3, [sp, #0]
 801a514:	3301      	adds	r3, #1
 801a516:	9300      	str	r3, [sp, #0]
 801a518:	9b06      	ldr	r3, [sp, #24]
 801a51a:	3301      	adds	r3, #1
 801a51c:	9306      	str	r3, [sp, #24]
 801a51e:	2301      	movs	r3, #1
 801a520:	9308      	str	r3, [sp, #32]
 801a522:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a524:	2b00      	cmp	r3, #0
 801a526:	f000 81b8 	beq.w	801a89a <_dtoa_r+0xb62>
 801a52a:	6923      	ldr	r3, [r4, #16]
 801a52c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a530:	6918      	ldr	r0, [r3, #16]
 801a532:	f000 fb79 	bl	801ac28 <__hi0bits>
 801a536:	f1c0 0020 	rsb	r0, r0, #32
 801a53a:	9b06      	ldr	r3, [sp, #24]
 801a53c:	4418      	add	r0, r3
 801a53e:	f010 001f 	ands.w	r0, r0, #31
 801a542:	f000 8082 	beq.w	801a64a <_dtoa_r+0x912>
 801a546:	f1c0 0320 	rsb	r3, r0, #32
 801a54a:	2b04      	cmp	r3, #4
 801a54c:	dd73      	ble.n	801a636 <_dtoa_r+0x8fe>
 801a54e:	9b00      	ldr	r3, [sp, #0]
 801a550:	f1c0 001c 	rsb	r0, r0, #28
 801a554:	4403      	add	r3, r0
 801a556:	9300      	str	r3, [sp, #0]
 801a558:	9b06      	ldr	r3, [sp, #24]
 801a55a:	4403      	add	r3, r0
 801a55c:	4406      	add	r6, r0
 801a55e:	9306      	str	r3, [sp, #24]
 801a560:	9b00      	ldr	r3, [sp, #0]
 801a562:	2b00      	cmp	r3, #0
 801a564:	dd05      	ble.n	801a572 <_dtoa_r+0x83a>
 801a566:	9902      	ldr	r1, [sp, #8]
 801a568:	461a      	mov	r2, r3
 801a56a:	4648      	mov	r0, r9
 801a56c:	f000 fcba 	bl	801aee4 <__lshift>
 801a570:	9002      	str	r0, [sp, #8]
 801a572:	9b06      	ldr	r3, [sp, #24]
 801a574:	2b00      	cmp	r3, #0
 801a576:	dd05      	ble.n	801a584 <_dtoa_r+0x84c>
 801a578:	4621      	mov	r1, r4
 801a57a:	461a      	mov	r2, r3
 801a57c:	4648      	mov	r0, r9
 801a57e:	f000 fcb1 	bl	801aee4 <__lshift>
 801a582:	4604      	mov	r4, r0
 801a584:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a586:	2b00      	cmp	r3, #0
 801a588:	d061      	beq.n	801a64e <_dtoa_r+0x916>
 801a58a:	9802      	ldr	r0, [sp, #8]
 801a58c:	4621      	mov	r1, r4
 801a58e:	f000 fd15 	bl	801afbc <__mcmp>
 801a592:	2800      	cmp	r0, #0
 801a594:	da5b      	bge.n	801a64e <_dtoa_r+0x916>
 801a596:	2300      	movs	r3, #0
 801a598:	9902      	ldr	r1, [sp, #8]
 801a59a:	220a      	movs	r2, #10
 801a59c:	4648      	mov	r0, r9
 801a59e:	f000 fafd 	bl	801ab9c <__multadd>
 801a5a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a5a4:	9002      	str	r0, [sp, #8]
 801a5a6:	f107 38ff 	add.w	r8, r7, #4294967295
 801a5aa:	2b00      	cmp	r3, #0
 801a5ac:	f000 8177 	beq.w	801a89e <_dtoa_r+0xb66>
 801a5b0:	4629      	mov	r1, r5
 801a5b2:	2300      	movs	r3, #0
 801a5b4:	220a      	movs	r2, #10
 801a5b6:	4648      	mov	r0, r9
 801a5b8:	f000 faf0 	bl	801ab9c <__multadd>
 801a5bc:	f1bb 0f00 	cmp.w	fp, #0
 801a5c0:	4605      	mov	r5, r0
 801a5c2:	dc6f      	bgt.n	801a6a4 <_dtoa_r+0x96c>
 801a5c4:	9b07      	ldr	r3, [sp, #28]
 801a5c6:	2b02      	cmp	r3, #2
 801a5c8:	dc49      	bgt.n	801a65e <_dtoa_r+0x926>
 801a5ca:	e06b      	b.n	801a6a4 <_dtoa_r+0x96c>
 801a5cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a5ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801a5d2:	e73c      	b.n	801a44e <_dtoa_r+0x716>
 801a5d4:	3fe00000 	.word	0x3fe00000
 801a5d8:	40240000 	.word	0x40240000
 801a5dc:	9b03      	ldr	r3, [sp, #12]
 801a5de:	1e5c      	subs	r4, r3, #1
 801a5e0:	9b08      	ldr	r3, [sp, #32]
 801a5e2:	42a3      	cmp	r3, r4
 801a5e4:	db09      	blt.n	801a5fa <_dtoa_r+0x8c2>
 801a5e6:	1b1c      	subs	r4, r3, r4
 801a5e8:	9b03      	ldr	r3, [sp, #12]
 801a5ea:	2b00      	cmp	r3, #0
 801a5ec:	f6bf af30 	bge.w	801a450 <_dtoa_r+0x718>
 801a5f0:	9b00      	ldr	r3, [sp, #0]
 801a5f2:	9a03      	ldr	r2, [sp, #12]
 801a5f4:	1a9e      	subs	r6, r3, r2
 801a5f6:	2300      	movs	r3, #0
 801a5f8:	e72b      	b.n	801a452 <_dtoa_r+0x71a>
 801a5fa:	9b08      	ldr	r3, [sp, #32]
 801a5fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a5fe:	9408      	str	r4, [sp, #32]
 801a600:	1ae3      	subs	r3, r4, r3
 801a602:	441a      	add	r2, r3
 801a604:	9e00      	ldr	r6, [sp, #0]
 801a606:	9b03      	ldr	r3, [sp, #12]
 801a608:	920d      	str	r2, [sp, #52]	@ 0x34
 801a60a:	2400      	movs	r4, #0
 801a60c:	e721      	b.n	801a452 <_dtoa_r+0x71a>
 801a60e:	9c08      	ldr	r4, [sp, #32]
 801a610:	9e00      	ldr	r6, [sp, #0]
 801a612:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801a614:	e728      	b.n	801a468 <_dtoa_r+0x730>
 801a616:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801a61a:	e751      	b.n	801a4c0 <_dtoa_r+0x788>
 801a61c:	9a08      	ldr	r2, [sp, #32]
 801a61e:	9902      	ldr	r1, [sp, #8]
 801a620:	e750      	b.n	801a4c4 <_dtoa_r+0x78c>
 801a622:	f8cd 8008 	str.w	r8, [sp, #8]
 801a626:	e751      	b.n	801a4cc <_dtoa_r+0x794>
 801a628:	2300      	movs	r3, #0
 801a62a:	e779      	b.n	801a520 <_dtoa_r+0x7e8>
 801a62c:	9b04      	ldr	r3, [sp, #16]
 801a62e:	e777      	b.n	801a520 <_dtoa_r+0x7e8>
 801a630:	2300      	movs	r3, #0
 801a632:	9308      	str	r3, [sp, #32]
 801a634:	e779      	b.n	801a52a <_dtoa_r+0x7f2>
 801a636:	d093      	beq.n	801a560 <_dtoa_r+0x828>
 801a638:	9a00      	ldr	r2, [sp, #0]
 801a63a:	331c      	adds	r3, #28
 801a63c:	441a      	add	r2, r3
 801a63e:	9200      	str	r2, [sp, #0]
 801a640:	9a06      	ldr	r2, [sp, #24]
 801a642:	441a      	add	r2, r3
 801a644:	441e      	add	r6, r3
 801a646:	9206      	str	r2, [sp, #24]
 801a648:	e78a      	b.n	801a560 <_dtoa_r+0x828>
 801a64a:	4603      	mov	r3, r0
 801a64c:	e7f4      	b.n	801a638 <_dtoa_r+0x900>
 801a64e:	9b03      	ldr	r3, [sp, #12]
 801a650:	2b00      	cmp	r3, #0
 801a652:	46b8      	mov	r8, r7
 801a654:	dc20      	bgt.n	801a698 <_dtoa_r+0x960>
 801a656:	469b      	mov	fp, r3
 801a658:	9b07      	ldr	r3, [sp, #28]
 801a65a:	2b02      	cmp	r3, #2
 801a65c:	dd1e      	ble.n	801a69c <_dtoa_r+0x964>
 801a65e:	f1bb 0f00 	cmp.w	fp, #0
 801a662:	f47f adb1 	bne.w	801a1c8 <_dtoa_r+0x490>
 801a666:	4621      	mov	r1, r4
 801a668:	465b      	mov	r3, fp
 801a66a:	2205      	movs	r2, #5
 801a66c:	4648      	mov	r0, r9
 801a66e:	f000 fa95 	bl	801ab9c <__multadd>
 801a672:	4601      	mov	r1, r0
 801a674:	4604      	mov	r4, r0
 801a676:	9802      	ldr	r0, [sp, #8]
 801a678:	f000 fca0 	bl	801afbc <__mcmp>
 801a67c:	2800      	cmp	r0, #0
 801a67e:	f77f ada3 	ble.w	801a1c8 <_dtoa_r+0x490>
 801a682:	4656      	mov	r6, sl
 801a684:	2331      	movs	r3, #49	@ 0x31
 801a686:	f806 3b01 	strb.w	r3, [r6], #1
 801a68a:	f108 0801 	add.w	r8, r8, #1
 801a68e:	e59f      	b.n	801a1d0 <_dtoa_r+0x498>
 801a690:	9c03      	ldr	r4, [sp, #12]
 801a692:	46b8      	mov	r8, r7
 801a694:	4625      	mov	r5, r4
 801a696:	e7f4      	b.n	801a682 <_dtoa_r+0x94a>
 801a698:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801a69c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a69e:	2b00      	cmp	r3, #0
 801a6a0:	f000 8101 	beq.w	801a8a6 <_dtoa_r+0xb6e>
 801a6a4:	2e00      	cmp	r6, #0
 801a6a6:	dd05      	ble.n	801a6b4 <_dtoa_r+0x97c>
 801a6a8:	4629      	mov	r1, r5
 801a6aa:	4632      	mov	r2, r6
 801a6ac:	4648      	mov	r0, r9
 801a6ae:	f000 fc19 	bl	801aee4 <__lshift>
 801a6b2:	4605      	mov	r5, r0
 801a6b4:	9b08      	ldr	r3, [sp, #32]
 801a6b6:	2b00      	cmp	r3, #0
 801a6b8:	d05c      	beq.n	801a774 <_dtoa_r+0xa3c>
 801a6ba:	6869      	ldr	r1, [r5, #4]
 801a6bc:	4648      	mov	r0, r9
 801a6be:	f000 fa0b 	bl	801aad8 <_Balloc>
 801a6c2:	4606      	mov	r6, r0
 801a6c4:	b928      	cbnz	r0, 801a6d2 <_dtoa_r+0x99a>
 801a6c6:	4b82      	ldr	r3, [pc, #520]	@ (801a8d0 <_dtoa_r+0xb98>)
 801a6c8:	4602      	mov	r2, r0
 801a6ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a6ce:	f7ff bb4a 	b.w	8019d66 <_dtoa_r+0x2e>
 801a6d2:	692a      	ldr	r2, [r5, #16]
 801a6d4:	3202      	adds	r2, #2
 801a6d6:	0092      	lsls	r2, r2, #2
 801a6d8:	f105 010c 	add.w	r1, r5, #12
 801a6dc:	300c      	adds	r0, #12
 801a6de:	f7ff fa94 	bl	8019c0a <memcpy>
 801a6e2:	2201      	movs	r2, #1
 801a6e4:	4631      	mov	r1, r6
 801a6e6:	4648      	mov	r0, r9
 801a6e8:	f000 fbfc 	bl	801aee4 <__lshift>
 801a6ec:	f10a 0301 	add.w	r3, sl, #1
 801a6f0:	9300      	str	r3, [sp, #0]
 801a6f2:	eb0a 030b 	add.w	r3, sl, fp
 801a6f6:	9308      	str	r3, [sp, #32]
 801a6f8:	9b04      	ldr	r3, [sp, #16]
 801a6fa:	f003 0301 	and.w	r3, r3, #1
 801a6fe:	462f      	mov	r7, r5
 801a700:	9306      	str	r3, [sp, #24]
 801a702:	4605      	mov	r5, r0
 801a704:	9b00      	ldr	r3, [sp, #0]
 801a706:	9802      	ldr	r0, [sp, #8]
 801a708:	4621      	mov	r1, r4
 801a70a:	f103 3bff 	add.w	fp, r3, #4294967295
 801a70e:	f7ff fa8a 	bl	8019c26 <quorem>
 801a712:	4603      	mov	r3, r0
 801a714:	3330      	adds	r3, #48	@ 0x30
 801a716:	9003      	str	r0, [sp, #12]
 801a718:	4639      	mov	r1, r7
 801a71a:	9802      	ldr	r0, [sp, #8]
 801a71c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a71e:	f000 fc4d 	bl	801afbc <__mcmp>
 801a722:	462a      	mov	r2, r5
 801a724:	9004      	str	r0, [sp, #16]
 801a726:	4621      	mov	r1, r4
 801a728:	4648      	mov	r0, r9
 801a72a:	f000 fc63 	bl	801aff4 <__mdiff>
 801a72e:	68c2      	ldr	r2, [r0, #12]
 801a730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a732:	4606      	mov	r6, r0
 801a734:	bb02      	cbnz	r2, 801a778 <_dtoa_r+0xa40>
 801a736:	4601      	mov	r1, r0
 801a738:	9802      	ldr	r0, [sp, #8]
 801a73a:	f000 fc3f 	bl	801afbc <__mcmp>
 801a73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a740:	4602      	mov	r2, r0
 801a742:	4631      	mov	r1, r6
 801a744:	4648      	mov	r0, r9
 801a746:	920c      	str	r2, [sp, #48]	@ 0x30
 801a748:	9309      	str	r3, [sp, #36]	@ 0x24
 801a74a:	f000 fa05 	bl	801ab58 <_Bfree>
 801a74e:	9b07      	ldr	r3, [sp, #28]
 801a750:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a752:	9e00      	ldr	r6, [sp, #0]
 801a754:	ea42 0103 	orr.w	r1, r2, r3
 801a758:	9b06      	ldr	r3, [sp, #24]
 801a75a:	4319      	orrs	r1, r3
 801a75c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a75e:	d10d      	bne.n	801a77c <_dtoa_r+0xa44>
 801a760:	2b39      	cmp	r3, #57	@ 0x39
 801a762:	d027      	beq.n	801a7b4 <_dtoa_r+0xa7c>
 801a764:	9a04      	ldr	r2, [sp, #16]
 801a766:	2a00      	cmp	r2, #0
 801a768:	dd01      	ble.n	801a76e <_dtoa_r+0xa36>
 801a76a:	9b03      	ldr	r3, [sp, #12]
 801a76c:	3331      	adds	r3, #49	@ 0x31
 801a76e:	f88b 3000 	strb.w	r3, [fp]
 801a772:	e52e      	b.n	801a1d2 <_dtoa_r+0x49a>
 801a774:	4628      	mov	r0, r5
 801a776:	e7b9      	b.n	801a6ec <_dtoa_r+0x9b4>
 801a778:	2201      	movs	r2, #1
 801a77a:	e7e2      	b.n	801a742 <_dtoa_r+0xa0a>
 801a77c:	9904      	ldr	r1, [sp, #16]
 801a77e:	2900      	cmp	r1, #0
 801a780:	db04      	blt.n	801a78c <_dtoa_r+0xa54>
 801a782:	9807      	ldr	r0, [sp, #28]
 801a784:	4301      	orrs	r1, r0
 801a786:	9806      	ldr	r0, [sp, #24]
 801a788:	4301      	orrs	r1, r0
 801a78a:	d120      	bne.n	801a7ce <_dtoa_r+0xa96>
 801a78c:	2a00      	cmp	r2, #0
 801a78e:	ddee      	ble.n	801a76e <_dtoa_r+0xa36>
 801a790:	9902      	ldr	r1, [sp, #8]
 801a792:	9300      	str	r3, [sp, #0]
 801a794:	2201      	movs	r2, #1
 801a796:	4648      	mov	r0, r9
 801a798:	f000 fba4 	bl	801aee4 <__lshift>
 801a79c:	4621      	mov	r1, r4
 801a79e:	9002      	str	r0, [sp, #8]
 801a7a0:	f000 fc0c 	bl	801afbc <__mcmp>
 801a7a4:	2800      	cmp	r0, #0
 801a7a6:	9b00      	ldr	r3, [sp, #0]
 801a7a8:	dc02      	bgt.n	801a7b0 <_dtoa_r+0xa78>
 801a7aa:	d1e0      	bne.n	801a76e <_dtoa_r+0xa36>
 801a7ac:	07da      	lsls	r2, r3, #31
 801a7ae:	d5de      	bpl.n	801a76e <_dtoa_r+0xa36>
 801a7b0:	2b39      	cmp	r3, #57	@ 0x39
 801a7b2:	d1da      	bne.n	801a76a <_dtoa_r+0xa32>
 801a7b4:	2339      	movs	r3, #57	@ 0x39
 801a7b6:	f88b 3000 	strb.w	r3, [fp]
 801a7ba:	4633      	mov	r3, r6
 801a7bc:	461e      	mov	r6, r3
 801a7be:	3b01      	subs	r3, #1
 801a7c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a7c4:	2a39      	cmp	r2, #57	@ 0x39
 801a7c6:	d04e      	beq.n	801a866 <_dtoa_r+0xb2e>
 801a7c8:	3201      	adds	r2, #1
 801a7ca:	701a      	strb	r2, [r3, #0]
 801a7cc:	e501      	b.n	801a1d2 <_dtoa_r+0x49a>
 801a7ce:	2a00      	cmp	r2, #0
 801a7d0:	dd03      	ble.n	801a7da <_dtoa_r+0xaa2>
 801a7d2:	2b39      	cmp	r3, #57	@ 0x39
 801a7d4:	d0ee      	beq.n	801a7b4 <_dtoa_r+0xa7c>
 801a7d6:	3301      	adds	r3, #1
 801a7d8:	e7c9      	b.n	801a76e <_dtoa_r+0xa36>
 801a7da:	9a00      	ldr	r2, [sp, #0]
 801a7dc:	9908      	ldr	r1, [sp, #32]
 801a7de:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a7e2:	428a      	cmp	r2, r1
 801a7e4:	d028      	beq.n	801a838 <_dtoa_r+0xb00>
 801a7e6:	9902      	ldr	r1, [sp, #8]
 801a7e8:	2300      	movs	r3, #0
 801a7ea:	220a      	movs	r2, #10
 801a7ec:	4648      	mov	r0, r9
 801a7ee:	f000 f9d5 	bl	801ab9c <__multadd>
 801a7f2:	42af      	cmp	r7, r5
 801a7f4:	9002      	str	r0, [sp, #8]
 801a7f6:	f04f 0300 	mov.w	r3, #0
 801a7fa:	f04f 020a 	mov.w	r2, #10
 801a7fe:	4639      	mov	r1, r7
 801a800:	4648      	mov	r0, r9
 801a802:	d107      	bne.n	801a814 <_dtoa_r+0xadc>
 801a804:	f000 f9ca 	bl	801ab9c <__multadd>
 801a808:	4607      	mov	r7, r0
 801a80a:	4605      	mov	r5, r0
 801a80c:	9b00      	ldr	r3, [sp, #0]
 801a80e:	3301      	adds	r3, #1
 801a810:	9300      	str	r3, [sp, #0]
 801a812:	e777      	b.n	801a704 <_dtoa_r+0x9cc>
 801a814:	f000 f9c2 	bl	801ab9c <__multadd>
 801a818:	4629      	mov	r1, r5
 801a81a:	4607      	mov	r7, r0
 801a81c:	2300      	movs	r3, #0
 801a81e:	220a      	movs	r2, #10
 801a820:	4648      	mov	r0, r9
 801a822:	f000 f9bb 	bl	801ab9c <__multadd>
 801a826:	4605      	mov	r5, r0
 801a828:	e7f0      	b.n	801a80c <_dtoa_r+0xad4>
 801a82a:	f1bb 0f00 	cmp.w	fp, #0
 801a82e:	bfcc      	ite	gt
 801a830:	465e      	movgt	r6, fp
 801a832:	2601      	movle	r6, #1
 801a834:	4456      	add	r6, sl
 801a836:	2700      	movs	r7, #0
 801a838:	9902      	ldr	r1, [sp, #8]
 801a83a:	9300      	str	r3, [sp, #0]
 801a83c:	2201      	movs	r2, #1
 801a83e:	4648      	mov	r0, r9
 801a840:	f000 fb50 	bl	801aee4 <__lshift>
 801a844:	4621      	mov	r1, r4
 801a846:	9002      	str	r0, [sp, #8]
 801a848:	f000 fbb8 	bl	801afbc <__mcmp>
 801a84c:	2800      	cmp	r0, #0
 801a84e:	dcb4      	bgt.n	801a7ba <_dtoa_r+0xa82>
 801a850:	d102      	bne.n	801a858 <_dtoa_r+0xb20>
 801a852:	9b00      	ldr	r3, [sp, #0]
 801a854:	07db      	lsls	r3, r3, #31
 801a856:	d4b0      	bmi.n	801a7ba <_dtoa_r+0xa82>
 801a858:	4633      	mov	r3, r6
 801a85a:	461e      	mov	r6, r3
 801a85c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a860:	2a30      	cmp	r2, #48	@ 0x30
 801a862:	d0fa      	beq.n	801a85a <_dtoa_r+0xb22>
 801a864:	e4b5      	b.n	801a1d2 <_dtoa_r+0x49a>
 801a866:	459a      	cmp	sl, r3
 801a868:	d1a8      	bne.n	801a7bc <_dtoa_r+0xa84>
 801a86a:	2331      	movs	r3, #49	@ 0x31
 801a86c:	f108 0801 	add.w	r8, r8, #1
 801a870:	f88a 3000 	strb.w	r3, [sl]
 801a874:	e4ad      	b.n	801a1d2 <_dtoa_r+0x49a>
 801a876:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a878:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a8d4 <_dtoa_r+0xb9c>
 801a87c:	b11b      	cbz	r3, 801a886 <_dtoa_r+0xb4e>
 801a87e:	f10a 0308 	add.w	r3, sl, #8
 801a882:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a884:	6013      	str	r3, [r2, #0]
 801a886:	4650      	mov	r0, sl
 801a888:	b017      	add	sp, #92	@ 0x5c
 801a88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a88e:	9b07      	ldr	r3, [sp, #28]
 801a890:	2b01      	cmp	r3, #1
 801a892:	f77f ae2e 	ble.w	801a4f2 <_dtoa_r+0x7ba>
 801a896:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a898:	9308      	str	r3, [sp, #32]
 801a89a:	2001      	movs	r0, #1
 801a89c:	e64d      	b.n	801a53a <_dtoa_r+0x802>
 801a89e:	f1bb 0f00 	cmp.w	fp, #0
 801a8a2:	f77f aed9 	ble.w	801a658 <_dtoa_r+0x920>
 801a8a6:	4656      	mov	r6, sl
 801a8a8:	9802      	ldr	r0, [sp, #8]
 801a8aa:	4621      	mov	r1, r4
 801a8ac:	f7ff f9bb 	bl	8019c26 <quorem>
 801a8b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a8b4:	f806 3b01 	strb.w	r3, [r6], #1
 801a8b8:	eba6 020a 	sub.w	r2, r6, sl
 801a8bc:	4593      	cmp	fp, r2
 801a8be:	ddb4      	ble.n	801a82a <_dtoa_r+0xaf2>
 801a8c0:	9902      	ldr	r1, [sp, #8]
 801a8c2:	2300      	movs	r3, #0
 801a8c4:	220a      	movs	r2, #10
 801a8c6:	4648      	mov	r0, r9
 801a8c8:	f000 f968 	bl	801ab9c <__multadd>
 801a8cc:	9002      	str	r0, [sp, #8]
 801a8ce:	e7eb      	b.n	801a8a8 <_dtoa_r+0xb70>
 801a8d0:	0801c1d8 	.word	0x0801c1d8
 801a8d4:	0801c15c 	.word	0x0801c15c

0801a8d8 <_free_r>:
 801a8d8:	b538      	push	{r3, r4, r5, lr}
 801a8da:	4605      	mov	r5, r0
 801a8dc:	2900      	cmp	r1, #0
 801a8de:	d041      	beq.n	801a964 <_free_r+0x8c>
 801a8e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a8e4:	1f0c      	subs	r4, r1, #4
 801a8e6:	2b00      	cmp	r3, #0
 801a8e8:	bfb8      	it	lt
 801a8ea:	18e4      	addlt	r4, r4, r3
 801a8ec:	f000 f8e8 	bl	801aac0 <__malloc_lock>
 801a8f0:	4a1d      	ldr	r2, [pc, #116]	@ (801a968 <_free_r+0x90>)
 801a8f2:	6813      	ldr	r3, [r2, #0]
 801a8f4:	b933      	cbnz	r3, 801a904 <_free_r+0x2c>
 801a8f6:	6063      	str	r3, [r4, #4]
 801a8f8:	6014      	str	r4, [r2, #0]
 801a8fa:	4628      	mov	r0, r5
 801a8fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a900:	f000 b8e4 	b.w	801aacc <__malloc_unlock>
 801a904:	42a3      	cmp	r3, r4
 801a906:	d908      	bls.n	801a91a <_free_r+0x42>
 801a908:	6820      	ldr	r0, [r4, #0]
 801a90a:	1821      	adds	r1, r4, r0
 801a90c:	428b      	cmp	r3, r1
 801a90e:	bf01      	itttt	eq
 801a910:	6819      	ldreq	r1, [r3, #0]
 801a912:	685b      	ldreq	r3, [r3, #4]
 801a914:	1809      	addeq	r1, r1, r0
 801a916:	6021      	streq	r1, [r4, #0]
 801a918:	e7ed      	b.n	801a8f6 <_free_r+0x1e>
 801a91a:	461a      	mov	r2, r3
 801a91c:	685b      	ldr	r3, [r3, #4]
 801a91e:	b10b      	cbz	r3, 801a924 <_free_r+0x4c>
 801a920:	42a3      	cmp	r3, r4
 801a922:	d9fa      	bls.n	801a91a <_free_r+0x42>
 801a924:	6811      	ldr	r1, [r2, #0]
 801a926:	1850      	adds	r0, r2, r1
 801a928:	42a0      	cmp	r0, r4
 801a92a:	d10b      	bne.n	801a944 <_free_r+0x6c>
 801a92c:	6820      	ldr	r0, [r4, #0]
 801a92e:	4401      	add	r1, r0
 801a930:	1850      	adds	r0, r2, r1
 801a932:	4283      	cmp	r3, r0
 801a934:	6011      	str	r1, [r2, #0]
 801a936:	d1e0      	bne.n	801a8fa <_free_r+0x22>
 801a938:	6818      	ldr	r0, [r3, #0]
 801a93a:	685b      	ldr	r3, [r3, #4]
 801a93c:	6053      	str	r3, [r2, #4]
 801a93e:	4408      	add	r0, r1
 801a940:	6010      	str	r0, [r2, #0]
 801a942:	e7da      	b.n	801a8fa <_free_r+0x22>
 801a944:	d902      	bls.n	801a94c <_free_r+0x74>
 801a946:	230c      	movs	r3, #12
 801a948:	602b      	str	r3, [r5, #0]
 801a94a:	e7d6      	b.n	801a8fa <_free_r+0x22>
 801a94c:	6820      	ldr	r0, [r4, #0]
 801a94e:	1821      	adds	r1, r4, r0
 801a950:	428b      	cmp	r3, r1
 801a952:	bf04      	itt	eq
 801a954:	6819      	ldreq	r1, [r3, #0]
 801a956:	685b      	ldreq	r3, [r3, #4]
 801a958:	6063      	str	r3, [r4, #4]
 801a95a:	bf04      	itt	eq
 801a95c:	1809      	addeq	r1, r1, r0
 801a95e:	6021      	streq	r1, [r4, #0]
 801a960:	6054      	str	r4, [r2, #4]
 801a962:	e7ca      	b.n	801a8fa <_free_r+0x22>
 801a964:	bd38      	pop	{r3, r4, r5, pc}
 801a966:	bf00      	nop
 801a968:	20011828 	.word	0x20011828

0801a96c <malloc>:
 801a96c:	4b02      	ldr	r3, [pc, #8]	@ (801a978 <malloc+0xc>)
 801a96e:	4601      	mov	r1, r0
 801a970:	6818      	ldr	r0, [r3, #0]
 801a972:	f000 b825 	b.w	801a9c0 <_malloc_r>
 801a976:	bf00      	nop
 801a978:	20000154 	.word	0x20000154

0801a97c <sbrk_aligned>:
 801a97c:	b570      	push	{r4, r5, r6, lr}
 801a97e:	4e0f      	ldr	r6, [pc, #60]	@ (801a9bc <sbrk_aligned+0x40>)
 801a980:	460c      	mov	r4, r1
 801a982:	6831      	ldr	r1, [r6, #0]
 801a984:	4605      	mov	r5, r0
 801a986:	b911      	cbnz	r1, 801a98e <sbrk_aligned+0x12>
 801a988:	f001 f814 	bl	801b9b4 <_sbrk_r>
 801a98c:	6030      	str	r0, [r6, #0]
 801a98e:	4621      	mov	r1, r4
 801a990:	4628      	mov	r0, r5
 801a992:	f001 f80f 	bl	801b9b4 <_sbrk_r>
 801a996:	1c43      	adds	r3, r0, #1
 801a998:	d103      	bne.n	801a9a2 <sbrk_aligned+0x26>
 801a99a:	f04f 34ff 	mov.w	r4, #4294967295
 801a99e:	4620      	mov	r0, r4
 801a9a0:	bd70      	pop	{r4, r5, r6, pc}
 801a9a2:	1cc4      	adds	r4, r0, #3
 801a9a4:	f024 0403 	bic.w	r4, r4, #3
 801a9a8:	42a0      	cmp	r0, r4
 801a9aa:	d0f8      	beq.n	801a99e <sbrk_aligned+0x22>
 801a9ac:	1a21      	subs	r1, r4, r0
 801a9ae:	4628      	mov	r0, r5
 801a9b0:	f001 f800 	bl	801b9b4 <_sbrk_r>
 801a9b4:	3001      	adds	r0, #1
 801a9b6:	d1f2      	bne.n	801a99e <sbrk_aligned+0x22>
 801a9b8:	e7ef      	b.n	801a99a <sbrk_aligned+0x1e>
 801a9ba:	bf00      	nop
 801a9bc:	20011824 	.word	0x20011824

0801a9c0 <_malloc_r>:
 801a9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a9c4:	1ccd      	adds	r5, r1, #3
 801a9c6:	f025 0503 	bic.w	r5, r5, #3
 801a9ca:	3508      	adds	r5, #8
 801a9cc:	2d0c      	cmp	r5, #12
 801a9ce:	bf38      	it	cc
 801a9d0:	250c      	movcc	r5, #12
 801a9d2:	2d00      	cmp	r5, #0
 801a9d4:	4606      	mov	r6, r0
 801a9d6:	db01      	blt.n	801a9dc <_malloc_r+0x1c>
 801a9d8:	42a9      	cmp	r1, r5
 801a9da:	d904      	bls.n	801a9e6 <_malloc_r+0x26>
 801a9dc:	230c      	movs	r3, #12
 801a9de:	6033      	str	r3, [r6, #0]
 801a9e0:	2000      	movs	r0, #0
 801a9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a9e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801aabc <_malloc_r+0xfc>
 801a9ea:	f000 f869 	bl	801aac0 <__malloc_lock>
 801a9ee:	f8d8 3000 	ldr.w	r3, [r8]
 801a9f2:	461c      	mov	r4, r3
 801a9f4:	bb44      	cbnz	r4, 801aa48 <_malloc_r+0x88>
 801a9f6:	4629      	mov	r1, r5
 801a9f8:	4630      	mov	r0, r6
 801a9fa:	f7ff ffbf 	bl	801a97c <sbrk_aligned>
 801a9fe:	1c43      	adds	r3, r0, #1
 801aa00:	4604      	mov	r4, r0
 801aa02:	d158      	bne.n	801aab6 <_malloc_r+0xf6>
 801aa04:	f8d8 4000 	ldr.w	r4, [r8]
 801aa08:	4627      	mov	r7, r4
 801aa0a:	2f00      	cmp	r7, #0
 801aa0c:	d143      	bne.n	801aa96 <_malloc_r+0xd6>
 801aa0e:	2c00      	cmp	r4, #0
 801aa10:	d04b      	beq.n	801aaaa <_malloc_r+0xea>
 801aa12:	6823      	ldr	r3, [r4, #0]
 801aa14:	4639      	mov	r1, r7
 801aa16:	4630      	mov	r0, r6
 801aa18:	eb04 0903 	add.w	r9, r4, r3
 801aa1c:	f000 ffca 	bl	801b9b4 <_sbrk_r>
 801aa20:	4581      	cmp	r9, r0
 801aa22:	d142      	bne.n	801aaaa <_malloc_r+0xea>
 801aa24:	6821      	ldr	r1, [r4, #0]
 801aa26:	1a6d      	subs	r5, r5, r1
 801aa28:	4629      	mov	r1, r5
 801aa2a:	4630      	mov	r0, r6
 801aa2c:	f7ff ffa6 	bl	801a97c <sbrk_aligned>
 801aa30:	3001      	adds	r0, #1
 801aa32:	d03a      	beq.n	801aaaa <_malloc_r+0xea>
 801aa34:	6823      	ldr	r3, [r4, #0]
 801aa36:	442b      	add	r3, r5
 801aa38:	6023      	str	r3, [r4, #0]
 801aa3a:	f8d8 3000 	ldr.w	r3, [r8]
 801aa3e:	685a      	ldr	r2, [r3, #4]
 801aa40:	bb62      	cbnz	r2, 801aa9c <_malloc_r+0xdc>
 801aa42:	f8c8 7000 	str.w	r7, [r8]
 801aa46:	e00f      	b.n	801aa68 <_malloc_r+0xa8>
 801aa48:	6822      	ldr	r2, [r4, #0]
 801aa4a:	1b52      	subs	r2, r2, r5
 801aa4c:	d420      	bmi.n	801aa90 <_malloc_r+0xd0>
 801aa4e:	2a0b      	cmp	r2, #11
 801aa50:	d917      	bls.n	801aa82 <_malloc_r+0xc2>
 801aa52:	1961      	adds	r1, r4, r5
 801aa54:	42a3      	cmp	r3, r4
 801aa56:	6025      	str	r5, [r4, #0]
 801aa58:	bf18      	it	ne
 801aa5a:	6059      	strne	r1, [r3, #4]
 801aa5c:	6863      	ldr	r3, [r4, #4]
 801aa5e:	bf08      	it	eq
 801aa60:	f8c8 1000 	streq.w	r1, [r8]
 801aa64:	5162      	str	r2, [r4, r5]
 801aa66:	604b      	str	r3, [r1, #4]
 801aa68:	4630      	mov	r0, r6
 801aa6a:	f000 f82f 	bl	801aacc <__malloc_unlock>
 801aa6e:	f104 000b 	add.w	r0, r4, #11
 801aa72:	1d23      	adds	r3, r4, #4
 801aa74:	f020 0007 	bic.w	r0, r0, #7
 801aa78:	1ac2      	subs	r2, r0, r3
 801aa7a:	bf1c      	itt	ne
 801aa7c:	1a1b      	subne	r3, r3, r0
 801aa7e:	50a3      	strne	r3, [r4, r2]
 801aa80:	e7af      	b.n	801a9e2 <_malloc_r+0x22>
 801aa82:	6862      	ldr	r2, [r4, #4]
 801aa84:	42a3      	cmp	r3, r4
 801aa86:	bf0c      	ite	eq
 801aa88:	f8c8 2000 	streq.w	r2, [r8]
 801aa8c:	605a      	strne	r2, [r3, #4]
 801aa8e:	e7eb      	b.n	801aa68 <_malloc_r+0xa8>
 801aa90:	4623      	mov	r3, r4
 801aa92:	6864      	ldr	r4, [r4, #4]
 801aa94:	e7ae      	b.n	801a9f4 <_malloc_r+0x34>
 801aa96:	463c      	mov	r4, r7
 801aa98:	687f      	ldr	r7, [r7, #4]
 801aa9a:	e7b6      	b.n	801aa0a <_malloc_r+0x4a>
 801aa9c:	461a      	mov	r2, r3
 801aa9e:	685b      	ldr	r3, [r3, #4]
 801aaa0:	42a3      	cmp	r3, r4
 801aaa2:	d1fb      	bne.n	801aa9c <_malloc_r+0xdc>
 801aaa4:	2300      	movs	r3, #0
 801aaa6:	6053      	str	r3, [r2, #4]
 801aaa8:	e7de      	b.n	801aa68 <_malloc_r+0xa8>
 801aaaa:	230c      	movs	r3, #12
 801aaac:	6033      	str	r3, [r6, #0]
 801aaae:	4630      	mov	r0, r6
 801aab0:	f000 f80c 	bl	801aacc <__malloc_unlock>
 801aab4:	e794      	b.n	801a9e0 <_malloc_r+0x20>
 801aab6:	6005      	str	r5, [r0, #0]
 801aab8:	e7d6      	b.n	801aa68 <_malloc_r+0xa8>
 801aaba:	bf00      	nop
 801aabc:	20011828 	.word	0x20011828

0801aac0 <__malloc_lock>:
 801aac0:	4801      	ldr	r0, [pc, #4]	@ (801aac8 <__malloc_lock+0x8>)
 801aac2:	f7ff b8a0 	b.w	8019c06 <__retarget_lock_acquire_recursive>
 801aac6:	bf00      	nop
 801aac8:	20011820 	.word	0x20011820

0801aacc <__malloc_unlock>:
 801aacc:	4801      	ldr	r0, [pc, #4]	@ (801aad4 <__malloc_unlock+0x8>)
 801aace:	f7ff b89b 	b.w	8019c08 <__retarget_lock_release_recursive>
 801aad2:	bf00      	nop
 801aad4:	20011820 	.word	0x20011820

0801aad8 <_Balloc>:
 801aad8:	b570      	push	{r4, r5, r6, lr}
 801aada:	69c6      	ldr	r6, [r0, #28]
 801aadc:	4604      	mov	r4, r0
 801aade:	460d      	mov	r5, r1
 801aae0:	b976      	cbnz	r6, 801ab00 <_Balloc+0x28>
 801aae2:	2010      	movs	r0, #16
 801aae4:	f7ff ff42 	bl	801a96c <malloc>
 801aae8:	4602      	mov	r2, r0
 801aaea:	61e0      	str	r0, [r4, #28]
 801aaec:	b920      	cbnz	r0, 801aaf8 <_Balloc+0x20>
 801aaee:	4b18      	ldr	r3, [pc, #96]	@ (801ab50 <_Balloc+0x78>)
 801aaf0:	4818      	ldr	r0, [pc, #96]	@ (801ab54 <_Balloc+0x7c>)
 801aaf2:	216b      	movs	r1, #107	@ 0x6b
 801aaf4:	f000 ff6e 	bl	801b9d4 <__assert_func>
 801aaf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aafc:	6006      	str	r6, [r0, #0]
 801aafe:	60c6      	str	r6, [r0, #12]
 801ab00:	69e6      	ldr	r6, [r4, #28]
 801ab02:	68f3      	ldr	r3, [r6, #12]
 801ab04:	b183      	cbz	r3, 801ab28 <_Balloc+0x50>
 801ab06:	69e3      	ldr	r3, [r4, #28]
 801ab08:	68db      	ldr	r3, [r3, #12]
 801ab0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ab0e:	b9b8      	cbnz	r0, 801ab40 <_Balloc+0x68>
 801ab10:	2101      	movs	r1, #1
 801ab12:	fa01 f605 	lsl.w	r6, r1, r5
 801ab16:	1d72      	adds	r2, r6, #5
 801ab18:	0092      	lsls	r2, r2, #2
 801ab1a:	4620      	mov	r0, r4
 801ab1c:	f000 ff78 	bl	801ba10 <_calloc_r>
 801ab20:	b160      	cbz	r0, 801ab3c <_Balloc+0x64>
 801ab22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ab26:	e00e      	b.n	801ab46 <_Balloc+0x6e>
 801ab28:	2221      	movs	r2, #33	@ 0x21
 801ab2a:	2104      	movs	r1, #4
 801ab2c:	4620      	mov	r0, r4
 801ab2e:	f000 ff6f 	bl	801ba10 <_calloc_r>
 801ab32:	69e3      	ldr	r3, [r4, #28]
 801ab34:	60f0      	str	r0, [r6, #12]
 801ab36:	68db      	ldr	r3, [r3, #12]
 801ab38:	2b00      	cmp	r3, #0
 801ab3a:	d1e4      	bne.n	801ab06 <_Balloc+0x2e>
 801ab3c:	2000      	movs	r0, #0
 801ab3e:	bd70      	pop	{r4, r5, r6, pc}
 801ab40:	6802      	ldr	r2, [r0, #0]
 801ab42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ab46:	2300      	movs	r3, #0
 801ab48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ab4c:	e7f7      	b.n	801ab3e <_Balloc+0x66>
 801ab4e:	bf00      	nop
 801ab50:	0801c169 	.word	0x0801c169
 801ab54:	0801c1e9 	.word	0x0801c1e9

0801ab58 <_Bfree>:
 801ab58:	b570      	push	{r4, r5, r6, lr}
 801ab5a:	69c6      	ldr	r6, [r0, #28]
 801ab5c:	4605      	mov	r5, r0
 801ab5e:	460c      	mov	r4, r1
 801ab60:	b976      	cbnz	r6, 801ab80 <_Bfree+0x28>
 801ab62:	2010      	movs	r0, #16
 801ab64:	f7ff ff02 	bl	801a96c <malloc>
 801ab68:	4602      	mov	r2, r0
 801ab6a:	61e8      	str	r0, [r5, #28]
 801ab6c:	b920      	cbnz	r0, 801ab78 <_Bfree+0x20>
 801ab6e:	4b09      	ldr	r3, [pc, #36]	@ (801ab94 <_Bfree+0x3c>)
 801ab70:	4809      	ldr	r0, [pc, #36]	@ (801ab98 <_Bfree+0x40>)
 801ab72:	218f      	movs	r1, #143	@ 0x8f
 801ab74:	f000 ff2e 	bl	801b9d4 <__assert_func>
 801ab78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ab7c:	6006      	str	r6, [r0, #0]
 801ab7e:	60c6      	str	r6, [r0, #12]
 801ab80:	b13c      	cbz	r4, 801ab92 <_Bfree+0x3a>
 801ab82:	69eb      	ldr	r3, [r5, #28]
 801ab84:	6862      	ldr	r2, [r4, #4]
 801ab86:	68db      	ldr	r3, [r3, #12]
 801ab88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ab8c:	6021      	str	r1, [r4, #0]
 801ab8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ab92:	bd70      	pop	{r4, r5, r6, pc}
 801ab94:	0801c169 	.word	0x0801c169
 801ab98:	0801c1e9 	.word	0x0801c1e9

0801ab9c <__multadd>:
 801ab9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aba0:	690d      	ldr	r5, [r1, #16]
 801aba2:	4607      	mov	r7, r0
 801aba4:	460c      	mov	r4, r1
 801aba6:	461e      	mov	r6, r3
 801aba8:	f101 0c14 	add.w	ip, r1, #20
 801abac:	2000      	movs	r0, #0
 801abae:	f8dc 3000 	ldr.w	r3, [ip]
 801abb2:	b299      	uxth	r1, r3
 801abb4:	fb02 6101 	mla	r1, r2, r1, r6
 801abb8:	0c1e      	lsrs	r6, r3, #16
 801abba:	0c0b      	lsrs	r3, r1, #16
 801abbc:	fb02 3306 	mla	r3, r2, r6, r3
 801abc0:	b289      	uxth	r1, r1
 801abc2:	3001      	adds	r0, #1
 801abc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801abc8:	4285      	cmp	r5, r0
 801abca:	f84c 1b04 	str.w	r1, [ip], #4
 801abce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801abd2:	dcec      	bgt.n	801abae <__multadd+0x12>
 801abd4:	b30e      	cbz	r6, 801ac1a <__multadd+0x7e>
 801abd6:	68a3      	ldr	r3, [r4, #8]
 801abd8:	42ab      	cmp	r3, r5
 801abda:	dc19      	bgt.n	801ac10 <__multadd+0x74>
 801abdc:	6861      	ldr	r1, [r4, #4]
 801abde:	4638      	mov	r0, r7
 801abe0:	3101      	adds	r1, #1
 801abe2:	f7ff ff79 	bl	801aad8 <_Balloc>
 801abe6:	4680      	mov	r8, r0
 801abe8:	b928      	cbnz	r0, 801abf6 <__multadd+0x5a>
 801abea:	4602      	mov	r2, r0
 801abec:	4b0c      	ldr	r3, [pc, #48]	@ (801ac20 <__multadd+0x84>)
 801abee:	480d      	ldr	r0, [pc, #52]	@ (801ac24 <__multadd+0x88>)
 801abf0:	21ba      	movs	r1, #186	@ 0xba
 801abf2:	f000 feef 	bl	801b9d4 <__assert_func>
 801abf6:	6922      	ldr	r2, [r4, #16]
 801abf8:	3202      	adds	r2, #2
 801abfa:	f104 010c 	add.w	r1, r4, #12
 801abfe:	0092      	lsls	r2, r2, #2
 801ac00:	300c      	adds	r0, #12
 801ac02:	f7ff f802 	bl	8019c0a <memcpy>
 801ac06:	4621      	mov	r1, r4
 801ac08:	4638      	mov	r0, r7
 801ac0a:	f7ff ffa5 	bl	801ab58 <_Bfree>
 801ac0e:	4644      	mov	r4, r8
 801ac10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ac14:	3501      	adds	r5, #1
 801ac16:	615e      	str	r6, [r3, #20]
 801ac18:	6125      	str	r5, [r4, #16]
 801ac1a:	4620      	mov	r0, r4
 801ac1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac20:	0801c1d8 	.word	0x0801c1d8
 801ac24:	0801c1e9 	.word	0x0801c1e9

0801ac28 <__hi0bits>:
 801ac28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ac2c:	4603      	mov	r3, r0
 801ac2e:	bf36      	itet	cc
 801ac30:	0403      	lslcc	r3, r0, #16
 801ac32:	2000      	movcs	r0, #0
 801ac34:	2010      	movcc	r0, #16
 801ac36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ac3a:	bf3c      	itt	cc
 801ac3c:	021b      	lslcc	r3, r3, #8
 801ac3e:	3008      	addcc	r0, #8
 801ac40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ac44:	bf3c      	itt	cc
 801ac46:	011b      	lslcc	r3, r3, #4
 801ac48:	3004      	addcc	r0, #4
 801ac4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ac4e:	bf3c      	itt	cc
 801ac50:	009b      	lslcc	r3, r3, #2
 801ac52:	3002      	addcc	r0, #2
 801ac54:	2b00      	cmp	r3, #0
 801ac56:	db05      	blt.n	801ac64 <__hi0bits+0x3c>
 801ac58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ac5c:	f100 0001 	add.w	r0, r0, #1
 801ac60:	bf08      	it	eq
 801ac62:	2020      	moveq	r0, #32
 801ac64:	4770      	bx	lr

0801ac66 <__lo0bits>:
 801ac66:	6803      	ldr	r3, [r0, #0]
 801ac68:	4602      	mov	r2, r0
 801ac6a:	f013 0007 	ands.w	r0, r3, #7
 801ac6e:	d00b      	beq.n	801ac88 <__lo0bits+0x22>
 801ac70:	07d9      	lsls	r1, r3, #31
 801ac72:	d421      	bmi.n	801acb8 <__lo0bits+0x52>
 801ac74:	0798      	lsls	r0, r3, #30
 801ac76:	bf49      	itett	mi
 801ac78:	085b      	lsrmi	r3, r3, #1
 801ac7a:	089b      	lsrpl	r3, r3, #2
 801ac7c:	2001      	movmi	r0, #1
 801ac7e:	6013      	strmi	r3, [r2, #0]
 801ac80:	bf5c      	itt	pl
 801ac82:	6013      	strpl	r3, [r2, #0]
 801ac84:	2002      	movpl	r0, #2
 801ac86:	4770      	bx	lr
 801ac88:	b299      	uxth	r1, r3
 801ac8a:	b909      	cbnz	r1, 801ac90 <__lo0bits+0x2a>
 801ac8c:	0c1b      	lsrs	r3, r3, #16
 801ac8e:	2010      	movs	r0, #16
 801ac90:	b2d9      	uxtb	r1, r3
 801ac92:	b909      	cbnz	r1, 801ac98 <__lo0bits+0x32>
 801ac94:	3008      	adds	r0, #8
 801ac96:	0a1b      	lsrs	r3, r3, #8
 801ac98:	0719      	lsls	r1, r3, #28
 801ac9a:	bf04      	itt	eq
 801ac9c:	091b      	lsreq	r3, r3, #4
 801ac9e:	3004      	addeq	r0, #4
 801aca0:	0799      	lsls	r1, r3, #30
 801aca2:	bf04      	itt	eq
 801aca4:	089b      	lsreq	r3, r3, #2
 801aca6:	3002      	addeq	r0, #2
 801aca8:	07d9      	lsls	r1, r3, #31
 801acaa:	d403      	bmi.n	801acb4 <__lo0bits+0x4e>
 801acac:	085b      	lsrs	r3, r3, #1
 801acae:	f100 0001 	add.w	r0, r0, #1
 801acb2:	d003      	beq.n	801acbc <__lo0bits+0x56>
 801acb4:	6013      	str	r3, [r2, #0]
 801acb6:	4770      	bx	lr
 801acb8:	2000      	movs	r0, #0
 801acba:	4770      	bx	lr
 801acbc:	2020      	movs	r0, #32
 801acbe:	4770      	bx	lr

0801acc0 <__i2b>:
 801acc0:	b510      	push	{r4, lr}
 801acc2:	460c      	mov	r4, r1
 801acc4:	2101      	movs	r1, #1
 801acc6:	f7ff ff07 	bl	801aad8 <_Balloc>
 801acca:	4602      	mov	r2, r0
 801accc:	b928      	cbnz	r0, 801acda <__i2b+0x1a>
 801acce:	4b05      	ldr	r3, [pc, #20]	@ (801ace4 <__i2b+0x24>)
 801acd0:	4805      	ldr	r0, [pc, #20]	@ (801ace8 <__i2b+0x28>)
 801acd2:	f240 1145 	movw	r1, #325	@ 0x145
 801acd6:	f000 fe7d 	bl	801b9d4 <__assert_func>
 801acda:	2301      	movs	r3, #1
 801acdc:	6144      	str	r4, [r0, #20]
 801acde:	6103      	str	r3, [r0, #16]
 801ace0:	bd10      	pop	{r4, pc}
 801ace2:	bf00      	nop
 801ace4:	0801c1d8 	.word	0x0801c1d8
 801ace8:	0801c1e9 	.word	0x0801c1e9

0801acec <__multiply>:
 801acec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801acf0:	4617      	mov	r7, r2
 801acf2:	690a      	ldr	r2, [r1, #16]
 801acf4:	693b      	ldr	r3, [r7, #16]
 801acf6:	429a      	cmp	r2, r3
 801acf8:	bfa8      	it	ge
 801acfa:	463b      	movge	r3, r7
 801acfc:	4689      	mov	r9, r1
 801acfe:	bfa4      	itt	ge
 801ad00:	460f      	movge	r7, r1
 801ad02:	4699      	movge	r9, r3
 801ad04:	693d      	ldr	r5, [r7, #16]
 801ad06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ad0a:	68bb      	ldr	r3, [r7, #8]
 801ad0c:	6879      	ldr	r1, [r7, #4]
 801ad0e:	eb05 060a 	add.w	r6, r5, sl
 801ad12:	42b3      	cmp	r3, r6
 801ad14:	b085      	sub	sp, #20
 801ad16:	bfb8      	it	lt
 801ad18:	3101      	addlt	r1, #1
 801ad1a:	f7ff fedd 	bl	801aad8 <_Balloc>
 801ad1e:	b930      	cbnz	r0, 801ad2e <__multiply+0x42>
 801ad20:	4602      	mov	r2, r0
 801ad22:	4b41      	ldr	r3, [pc, #260]	@ (801ae28 <__multiply+0x13c>)
 801ad24:	4841      	ldr	r0, [pc, #260]	@ (801ae2c <__multiply+0x140>)
 801ad26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ad2a:	f000 fe53 	bl	801b9d4 <__assert_func>
 801ad2e:	f100 0414 	add.w	r4, r0, #20
 801ad32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801ad36:	4623      	mov	r3, r4
 801ad38:	2200      	movs	r2, #0
 801ad3a:	4573      	cmp	r3, lr
 801ad3c:	d320      	bcc.n	801ad80 <__multiply+0x94>
 801ad3e:	f107 0814 	add.w	r8, r7, #20
 801ad42:	f109 0114 	add.w	r1, r9, #20
 801ad46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801ad4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801ad4e:	9302      	str	r3, [sp, #8]
 801ad50:	1beb      	subs	r3, r5, r7
 801ad52:	3b15      	subs	r3, #21
 801ad54:	f023 0303 	bic.w	r3, r3, #3
 801ad58:	3304      	adds	r3, #4
 801ad5a:	3715      	adds	r7, #21
 801ad5c:	42bd      	cmp	r5, r7
 801ad5e:	bf38      	it	cc
 801ad60:	2304      	movcc	r3, #4
 801ad62:	9301      	str	r3, [sp, #4]
 801ad64:	9b02      	ldr	r3, [sp, #8]
 801ad66:	9103      	str	r1, [sp, #12]
 801ad68:	428b      	cmp	r3, r1
 801ad6a:	d80c      	bhi.n	801ad86 <__multiply+0x9a>
 801ad6c:	2e00      	cmp	r6, #0
 801ad6e:	dd03      	ble.n	801ad78 <__multiply+0x8c>
 801ad70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ad74:	2b00      	cmp	r3, #0
 801ad76:	d055      	beq.n	801ae24 <__multiply+0x138>
 801ad78:	6106      	str	r6, [r0, #16]
 801ad7a:	b005      	add	sp, #20
 801ad7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad80:	f843 2b04 	str.w	r2, [r3], #4
 801ad84:	e7d9      	b.n	801ad3a <__multiply+0x4e>
 801ad86:	f8b1 a000 	ldrh.w	sl, [r1]
 801ad8a:	f1ba 0f00 	cmp.w	sl, #0
 801ad8e:	d01f      	beq.n	801add0 <__multiply+0xe4>
 801ad90:	46c4      	mov	ip, r8
 801ad92:	46a1      	mov	r9, r4
 801ad94:	2700      	movs	r7, #0
 801ad96:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ad9a:	f8d9 3000 	ldr.w	r3, [r9]
 801ad9e:	fa1f fb82 	uxth.w	fp, r2
 801ada2:	b29b      	uxth	r3, r3
 801ada4:	fb0a 330b 	mla	r3, sl, fp, r3
 801ada8:	443b      	add	r3, r7
 801adaa:	f8d9 7000 	ldr.w	r7, [r9]
 801adae:	0c12      	lsrs	r2, r2, #16
 801adb0:	0c3f      	lsrs	r7, r7, #16
 801adb2:	fb0a 7202 	mla	r2, sl, r2, r7
 801adb6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801adba:	b29b      	uxth	r3, r3
 801adbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801adc0:	4565      	cmp	r5, ip
 801adc2:	f849 3b04 	str.w	r3, [r9], #4
 801adc6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801adca:	d8e4      	bhi.n	801ad96 <__multiply+0xaa>
 801adcc:	9b01      	ldr	r3, [sp, #4]
 801adce:	50e7      	str	r7, [r4, r3]
 801add0:	9b03      	ldr	r3, [sp, #12]
 801add2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801add6:	3104      	adds	r1, #4
 801add8:	f1b9 0f00 	cmp.w	r9, #0
 801addc:	d020      	beq.n	801ae20 <__multiply+0x134>
 801adde:	6823      	ldr	r3, [r4, #0]
 801ade0:	4647      	mov	r7, r8
 801ade2:	46a4      	mov	ip, r4
 801ade4:	f04f 0a00 	mov.w	sl, #0
 801ade8:	f8b7 b000 	ldrh.w	fp, [r7]
 801adec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801adf0:	fb09 220b 	mla	r2, r9, fp, r2
 801adf4:	4452      	add	r2, sl
 801adf6:	b29b      	uxth	r3, r3
 801adf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801adfc:	f84c 3b04 	str.w	r3, [ip], #4
 801ae00:	f857 3b04 	ldr.w	r3, [r7], #4
 801ae04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ae08:	f8bc 3000 	ldrh.w	r3, [ip]
 801ae0c:	fb09 330a 	mla	r3, r9, sl, r3
 801ae10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801ae14:	42bd      	cmp	r5, r7
 801ae16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ae1a:	d8e5      	bhi.n	801ade8 <__multiply+0xfc>
 801ae1c:	9a01      	ldr	r2, [sp, #4]
 801ae1e:	50a3      	str	r3, [r4, r2]
 801ae20:	3404      	adds	r4, #4
 801ae22:	e79f      	b.n	801ad64 <__multiply+0x78>
 801ae24:	3e01      	subs	r6, #1
 801ae26:	e7a1      	b.n	801ad6c <__multiply+0x80>
 801ae28:	0801c1d8 	.word	0x0801c1d8
 801ae2c:	0801c1e9 	.word	0x0801c1e9

0801ae30 <__pow5mult>:
 801ae30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ae34:	4615      	mov	r5, r2
 801ae36:	f012 0203 	ands.w	r2, r2, #3
 801ae3a:	4607      	mov	r7, r0
 801ae3c:	460e      	mov	r6, r1
 801ae3e:	d007      	beq.n	801ae50 <__pow5mult+0x20>
 801ae40:	4c25      	ldr	r4, [pc, #148]	@ (801aed8 <__pow5mult+0xa8>)
 801ae42:	3a01      	subs	r2, #1
 801ae44:	2300      	movs	r3, #0
 801ae46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ae4a:	f7ff fea7 	bl	801ab9c <__multadd>
 801ae4e:	4606      	mov	r6, r0
 801ae50:	10ad      	asrs	r5, r5, #2
 801ae52:	d03d      	beq.n	801aed0 <__pow5mult+0xa0>
 801ae54:	69fc      	ldr	r4, [r7, #28]
 801ae56:	b97c      	cbnz	r4, 801ae78 <__pow5mult+0x48>
 801ae58:	2010      	movs	r0, #16
 801ae5a:	f7ff fd87 	bl	801a96c <malloc>
 801ae5e:	4602      	mov	r2, r0
 801ae60:	61f8      	str	r0, [r7, #28]
 801ae62:	b928      	cbnz	r0, 801ae70 <__pow5mult+0x40>
 801ae64:	4b1d      	ldr	r3, [pc, #116]	@ (801aedc <__pow5mult+0xac>)
 801ae66:	481e      	ldr	r0, [pc, #120]	@ (801aee0 <__pow5mult+0xb0>)
 801ae68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ae6c:	f000 fdb2 	bl	801b9d4 <__assert_func>
 801ae70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ae74:	6004      	str	r4, [r0, #0]
 801ae76:	60c4      	str	r4, [r0, #12]
 801ae78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ae7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ae80:	b94c      	cbnz	r4, 801ae96 <__pow5mult+0x66>
 801ae82:	f240 2171 	movw	r1, #625	@ 0x271
 801ae86:	4638      	mov	r0, r7
 801ae88:	f7ff ff1a 	bl	801acc0 <__i2b>
 801ae8c:	2300      	movs	r3, #0
 801ae8e:	f8c8 0008 	str.w	r0, [r8, #8]
 801ae92:	4604      	mov	r4, r0
 801ae94:	6003      	str	r3, [r0, #0]
 801ae96:	f04f 0900 	mov.w	r9, #0
 801ae9a:	07eb      	lsls	r3, r5, #31
 801ae9c:	d50a      	bpl.n	801aeb4 <__pow5mult+0x84>
 801ae9e:	4631      	mov	r1, r6
 801aea0:	4622      	mov	r2, r4
 801aea2:	4638      	mov	r0, r7
 801aea4:	f7ff ff22 	bl	801acec <__multiply>
 801aea8:	4631      	mov	r1, r6
 801aeaa:	4680      	mov	r8, r0
 801aeac:	4638      	mov	r0, r7
 801aeae:	f7ff fe53 	bl	801ab58 <_Bfree>
 801aeb2:	4646      	mov	r6, r8
 801aeb4:	106d      	asrs	r5, r5, #1
 801aeb6:	d00b      	beq.n	801aed0 <__pow5mult+0xa0>
 801aeb8:	6820      	ldr	r0, [r4, #0]
 801aeba:	b938      	cbnz	r0, 801aecc <__pow5mult+0x9c>
 801aebc:	4622      	mov	r2, r4
 801aebe:	4621      	mov	r1, r4
 801aec0:	4638      	mov	r0, r7
 801aec2:	f7ff ff13 	bl	801acec <__multiply>
 801aec6:	6020      	str	r0, [r4, #0]
 801aec8:	f8c0 9000 	str.w	r9, [r0]
 801aecc:	4604      	mov	r4, r0
 801aece:	e7e4      	b.n	801ae9a <__pow5mult+0x6a>
 801aed0:	4630      	mov	r0, r6
 801aed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aed6:	bf00      	nop
 801aed8:	0801c29c 	.word	0x0801c29c
 801aedc:	0801c169 	.word	0x0801c169
 801aee0:	0801c1e9 	.word	0x0801c1e9

0801aee4 <__lshift>:
 801aee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aee8:	460c      	mov	r4, r1
 801aeea:	6849      	ldr	r1, [r1, #4]
 801aeec:	6923      	ldr	r3, [r4, #16]
 801aeee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801aef2:	68a3      	ldr	r3, [r4, #8]
 801aef4:	4607      	mov	r7, r0
 801aef6:	4691      	mov	r9, r2
 801aef8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801aefc:	f108 0601 	add.w	r6, r8, #1
 801af00:	42b3      	cmp	r3, r6
 801af02:	db0b      	blt.n	801af1c <__lshift+0x38>
 801af04:	4638      	mov	r0, r7
 801af06:	f7ff fde7 	bl	801aad8 <_Balloc>
 801af0a:	4605      	mov	r5, r0
 801af0c:	b948      	cbnz	r0, 801af22 <__lshift+0x3e>
 801af0e:	4602      	mov	r2, r0
 801af10:	4b28      	ldr	r3, [pc, #160]	@ (801afb4 <__lshift+0xd0>)
 801af12:	4829      	ldr	r0, [pc, #164]	@ (801afb8 <__lshift+0xd4>)
 801af14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801af18:	f000 fd5c 	bl	801b9d4 <__assert_func>
 801af1c:	3101      	adds	r1, #1
 801af1e:	005b      	lsls	r3, r3, #1
 801af20:	e7ee      	b.n	801af00 <__lshift+0x1c>
 801af22:	2300      	movs	r3, #0
 801af24:	f100 0114 	add.w	r1, r0, #20
 801af28:	f100 0210 	add.w	r2, r0, #16
 801af2c:	4618      	mov	r0, r3
 801af2e:	4553      	cmp	r3, sl
 801af30:	db33      	blt.n	801af9a <__lshift+0xb6>
 801af32:	6920      	ldr	r0, [r4, #16]
 801af34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801af38:	f104 0314 	add.w	r3, r4, #20
 801af3c:	f019 091f 	ands.w	r9, r9, #31
 801af40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801af44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801af48:	d02b      	beq.n	801afa2 <__lshift+0xbe>
 801af4a:	f1c9 0e20 	rsb	lr, r9, #32
 801af4e:	468a      	mov	sl, r1
 801af50:	2200      	movs	r2, #0
 801af52:	6818      	ldr	r0, [r3, #0]
 801af54:	fa00 f009 	lsl.w	r0, r0, r9
 801af58:	4310      	orrs	r0, r2
 801af5a:	f84a 0b04 	str.w	r0, [sl], #4
 801af5e:	f853 2b04 	ldr.w	r2, [r3], #4
 801af62:	459c      	cmp	ip, r3
 801af64:	fa22 f20e 	lsr.w	r2, r2, lr
 801af68:	d8f3      	bhi.n	801af52 <__lshift+0x6e>
 801af6a:	ebac 0304 	sub.w	r3, ip, r4
 801af6e:	3b15      	subs	r3, #21
 801af70:	f023 0303 	bic.w	r3, r3, #3
 801af74:	3304      	adds	r3, #4
 801af76:	f104 0015 	add.w	r0, r4, #21
 801af7a:	4560      	cmp	r0, ip
 801af7c:	bf88      	it	hi
 801af7e:	2304      	movhi	r3, #4
 801af80:	50ca      	str	r2, [r1, r3]
 801af82:	b10a      	cbz	r2, 801af88 <__lshift+0xa4>
 801af84:	f108 0602 	add.w	r6, r8, #2
 801af88:	3e01      	subs	r6, #1
 801af8a:	4638      	mov	r0, r7
 801af8c:	612e      	str	r6, [r5, #16]
 801af8e:	4621      	mov	r1, r4
 801af90:	f7ff fde2 	bl	801ab58 <_Bfree>
 801af94:	4628      	mov	r0, r5
 801af96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af9a:	f842 0f04 	str.w	r0, [r2, #4]!
 801af9e:	3301      	adds	r3, #1
 801afa0:	e7c5      	b.n	801af2e <__lshift+0x4a>
 801afa2:	3904      	subs	r1, #4
 801afa4:	f853 2b04 	ldr.w	r2, [r3], #4
 801afa8:	f841 2f04 	str.w	r2, [r1, #4]!
 801afac:	459c      	cmp	ip, r3
 801afae:	d8f9      	bhi.n	801afa4 <__lshift+0xc0>
 801afb0:	e7ea      	b.n	801af88 <__lshift+0xa4>
 801afb2:	bf00      	nop
 801afb4:	0801c1d8 	.word	0x0801c1d8
 801afb8:	0801c1e9 	.word	0x0801c1e9

0801afbc <__mcmp>:
 801afbc:	690a      	ldr	r2, [r1, #16]
 801afbe:	4603      	mov	r3, r0
 801afc0:	6900      	ldr	r0, [r0, #16]
 801afc2:	1a80      	subs	r0, r0, r2
 801afc4:	b530      	push	{r4, r5, lr}
 801afc6:	d10e      	bne.n	801afe6 <__mcmp+0x2a>
 801afc8:	3314      	adds	r3, #20
 801afca:	3114      	adds	r1, #20
 801afcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801afd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801afd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801afd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801afdc:	4295      	cmp	r5, r2
 801afde:	d003      	beq.n	801afe8 <__mcmp+0x2c>
 801afe0:	d205      	bcs.n	801afee <__mcmp+0x32>
 801afe2:	f04f 30ff 	mov.w	r0, #4294967295
 801afe6:	bd30      	pop	{r4, r5, pc}
 801afe8:	42a3      	cmp	r3, r4
 801afea:	d3f3      	bcc.n	801afd4 <__mcmp+0x18>
 801afec:	e7fb      	b.n	801afe6 <__mcmp+0x2a>
 801afee:	2001      	movs	r0, #1
 801aff0:	e7f9      	b.n	801afe6 <__mcmp+0x2a>
	...

0801aff4 <__mdiff>:
 801aff4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aff8:	4689      	mov	r9, r1
 801affa:	4606      	mov	r6, r0
 801affc:	4611      	mov	r1, r2
 801affe:	4648      	mov	r0, r9
 801b000:	4614      	mov	r4, r2
 801b002:	f7ff ffdb 	bl	801afbc <__mcmp>
 801b006:	1e05      	subs	r5, r0, #0
 801b008:	d112      	bne.n	801b030 <__mdiff+0x3c>
 801b00a:	4629      	mov	r1, r5
 801b00c:	4630      	mov	r0, r6
 801b00e:	f7ff fd63 	bl	801aad8 <_Balloc>
 801b012:	4602      	mov	r2, r0
 801b014:	b928      	cbnz	r0, 801b022 <__mdiff+0x2e>
 801b016:	4b3f      	ldr	r3, [pc, #252]	@ (801b114 <__mdiff+0x120>)
 801b018:	f240 2137 	movw	r1, #567	@ 0x237
 801b01c:	483e      	ldr	r0, [pc, #248]	@ (801b118 <__mdiff+0x124>)
 801b01e:	f000 fcd9 	bl	801b9d4 <__assert_func>
 801b022:	2301      	movs	r3, #1
 801b024:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b028:	4610      	mov	r0, r2
 801b02a:	b003      	add	sp, #12
 801b02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b030:	bfbc      	itt	lt
 801b032:	464b      	movlt	r3, r9
 801b034:	46a1      	movlt	r9, r4
 801b036:	4630      	mov	r0, r6
 801b038:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b03c:	bfba      	itte	lt
 801b03e:	461c      	movlt	r4, r3
 801b040:	2501      	movlt	r5, #1
 801b042:	2500      	movge	r5, #0
 801b044:	f7ff fd48 	bl	801aad8 <_Balloc>
 801b048:	4602      	mov	r2, r0
 801b04a:	b918      	cbnz	r0, 801b054 <__mdiff+0x60>
 801b04c:	4b31      	ldr	r3, [pc, #196]	@ (801b114 <__mdiff+0x120>)
 801b04e:	f240 2145 	movw	r1, #581	@ 0x245
 801b052:	e7e3      	b.n	801b01c <__mdiff+0x28>
 801b054:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b058:	6926      	ldr	r6, [r4, #16]
 801b05a:	60c5      	str	r5, [r0, #12]
 801b05c:	f109 0310 	add.w	r3, r9, #16
 801b060:	f109 0514 	add.w	r5, r9, #20
 801b064:	f104 0e14 	add.w	lr, r4, #20
 801b068:	f100 0b14 	add.w	fp, r0, #20
 801b06c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b070:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b074:	9301      	str	r3, [sp, #4]
 801b076:	46d9      	mov	r9, fp
 801b078:	f04f 0c00 	mov.w	ip, #0
 801b07c:	9b01      	ldr	r3, [sp, #4]
 801b07e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b082:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b086:	9301      	str	r3, [sp, #4]
 801b088:	fa1f f38a 	uxth.w	r3, sl
 801b08c:	4619      	mov	r1, r3
 801b08e:	b283      	uxth	r3, r0
 801b090:	1acb      	subs	r3, r1, r3
 801b092:	0c00      	lsrs	r0, r0, #16
 801b094:	4463      	add	r3, ip
 801b096:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b09a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b09e:	b29b      	uxth	r3, r3
 801b0a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b0a4:	4576      	cmp	r6, lr
 801b0a6:	f849 3b04 	str.w	r3, [r9], #4
 801b0aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b0ae:	d8e5      	bhi.n	801b07c <__mdiff+0x88>
 801b0b0:	1b33      	subs	r3, r6, r4
 801b0b2:	3b15      	subs	r3, #21
 801b0b4:	f023 0303 	bic.w	r3, r3, #3
 801b0b8:	3415      	adds	r4, #21
 801b0ba:	3304      	adds	r3, #4
 801b0bc:	42a6      	cmp	r6, r4
 801b0be:	bf38      	it	cc
 801b0c0:	2304      	movcc	r3, #4
 801b0c2:	441d      	add	r5, r3
 801b0c4:	445b      	add	r3, fp
 801b0c6:	461e      	mov	r6, r3
 801b0c8:	462c      	mov	r4, r5
 801b0ca:	4544      	cmp	r4, r8
 801b0cc:	d30e      	bcc.n	801b0ec <__mdiff+0xf8>
 801b0ce:	f108 0103 	add.w	r1, r8, #3
 801b0d2:	1b49      	subs	r1, r1, r5
 801b0d4:	f021 0103 	bic.w	r1, r1, #3
 801b0d8:	3d03      	subs	r5, #3
 801b0da:	45a8      	cmp	r8, r5
 801b0dc:	bf38      	it	cc
 801b0de:	2100      	movcc	r1, #0
 801b0e0:	440b      	add	r3, r1
 801b0e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b0e6:	b191      	cbz	r1, 801b10e <__mdiff+0x11a>
 801b0e8:	6117      	str	r7, [r2, #16]
 801b0ea:	e79d      	b.n	801b028 <__mdiff+0x34>
 801b0ec:	f854 1b04 	ldr.w	r1, [r4], #4
 801b0f0:	46e6      	mov	lr, ip
 801b0f2:	0c08      	lsrs	r0, r1, #16
 801b0f4:	fa1c fc81 	uxtah	ip, ip, r1
 801b0f8:	4471      	add	r1, lr
 801b0fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b0fe:	b289      	uxth	r1, r1
 801b100:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b104:	f846 1b04 	str.w	r1, [r6], #4
 801b108:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b10c:	e7dd      	b.n	801b0ca <__mdiff+0xd6>
 801b10e:	3f01      	subs	r7, #1
 801b110:	e7e7      	b.n	801b0e2 <__mdiff+0xee>
 801b112:	bf00      	nop
 801b114:	0801c1d8 	.word	0x0801c1d8
 801b118:	0801c1e9 	.word	0x0801c1e9

0801b11c <__d2b>:
 801b11c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b120:	460f      	mov	r7, r1
 801b122:	2101      	movs	r1, #1
 801b124:	ec59 8b10 	vmov	r8, r9, d0
 801b128:	4616      	mov	r6, r2
 801b12a:	f7ff fcd5 	bl	801aad8 <_Balloc>
 801b12e:	4604      	mov	r4, r0
 801b130:	b930      	cbnz	r0, 801b140 <__d2b+0x24>
 801b132:	4602      	mov	r2, r0
 801b134:	4b23      	ldr	r3, [pc, #140]	@ (801b1c4 <__d2b+0xa8>)
 801b136:	4824      	ldr	r0, [pc, #144]	@ (801b1c8 <__d2b+0xac>)
 801b138:	f240 310f 	movw	r1, #783	@ 0x30f
 801b13c:	f000 fc4a 	bl	801b9d4 <__assert_func>
 801b140:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b148:	b10d      	cbz	r5, 801b14e <__d2b+0x32>
 801b14a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b14e:	9301      	str	r3, [sp, #4]
 801b150:	f1b8 0300 	subs.w	r3, r8, #0
 801b154:	d023      	beq.n	801b19e <__d2b+0x82>
 801b156:	4668      	mov	r0, sp
 801b158:	9300      	str	r3, [sp, #0]
 801b15a:	f7ff fd84 	bl	801ac66 <__lo0bits>
 801b15e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b162:	b1d0      	cbz	r0, 801b19a <__d2b+0x7e>
 801b164:	f1c0 0320 	rsb	r3, r0, #32
 801b168:	fa02 f303 	lsl.w	r3, r2, r3
 801b16c:	430b      	orrs	r3, r1
 801b16e:	40c2      	lsrs	r2, r0
 801b170:	6163      	str	r3, [r4, #20]
 801b172:	9201      	str	r2, [sp, #4]
 801b174:	9b01      	ldr	r3, [sp, #4]
 801b176:	61a3      	str	r3, [r4, #24]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	bf0c      	ite	eq
 801b17c:	2201      	moveq	r2, #1
 801b17e:	2202      	movne	r2, #2
 801b180:	6122      	str	r2, [r4, #16]
 801b182:	b1a5      	cbz	r5, 801b1ae <__d2b+0x92>
 801b184:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b188:	4405      	add	r5, r0
 801b18a:	603d      	str	r5, [r7, #0]
 801b18c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b190:	6030      	str	r0, [r6, #0]
 801b192:	4620      	mov	r0, r4
 801b194:	b003      	add	sp, #12
 801b196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b19a:	6161      	str	r1, [r4, #20]
 801b19c:	e7ea      	b.n	801b174 <__d2b+0x58>
 801b19e:	a801      	add	r0, sp, #4
 801b1a0:	f7ff fd61 	bl	801ac66 <__lo0bits>
 801b1a4:	9b01      	ldr	r3, [sp, #4]
 801b1a6:	6163      	str	r3, [r4, #20]
 801b1a8:	3020      	adds	r0, #32
 801b1aa:	2201      	movs	r2, #1
 801b1ac:	e7e8      	b.n	801b180 <__d2b+0x64>
 801b1ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b1b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b1b6:	6038      	str	r0, [r7, #0]
 801b1b8:	6918      	ldr	r0, [r3, #16]
 801b1ba:	f7ff fd35 	bl	801ac28 <__hi0bits>
 801b1be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b1c2:	e7e5      	b.n	801b190 <__d2b+0x74>
 801b1c4:	0801c1d8 	.word	0x0801c1d8
 801b1c8:	0801c1e9 	.word	0x0801c1e9

0801b1cc <__ssputs_r>:
 801b1cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b1d0:	688e      	ldr	r6, [r1, #8]
 801b1d2:	461f      	mov	r7, r3
 801b1d4:	42be      	cmp	r6, r7
 801b1d6:	680b      	ldr	r3, [r1, #0]
 801b1d8:	4682      	mov	sl, r0
 801b1da:	460c      	mov	r4, r1
 801b1dc:	4690      	mov	r8, r2
 801b1de:	d82d      	bhi.n	801b23c <__ssputs_r+0x70>
 801b1e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b1e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b1e8:	d026      	beq.n	801b238 <__ssputs_r+0x6c>
 801b1ea:	6965      	ldr	r5, [r4, #20]
 801b1ec:	6909      	ldr	r1, [r1, #16]
 801b1ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b1f2:	eba3 0901 	sub.w	r9, r3, r1
 801b1f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b1fa:	1c7b      	adds	r3, r7, #1
 801b1fc:	444b      	add	r3, r9
 801b1fe:	106d      	asrs	r5, r5, #1
 801b200:	429d      	cmp	r5, r3
 801b202:	bf38      	it	cc
 801b204:	461d      	movcc	r5, r3
 801b206:	0553      	lsls	r3, r2, #21
 801b208:	d527      	bpl.n	801b25a <__ssputs_r+0x8e>
 801b20a:	4629      	mov	r1, r5
 801b20c:	f7ff fbd8 	bl	801a9c0 <_malloc_r>
 801b210:	4606      	mov	r6, r0
 801b212:	b360      	cbz	r0, 801b26e <__ssputs_r+0xa2>
 801b214:	6921      	ldr	r1, [r4, #16]
 801b216:	464a      	mov	r2, r9
 801b218:	f7fe fcf7 	bl	8019c0a <memcpy>
 801b21c:	89a3      	ldrh	r3, [r4, #12]
 801b21e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b226:	81a3      	strh	r3, [r4, #12]
 801b228:	6126      	str	r6, [r4, #16]
 801b22a:	6165      	str	r5, [r4, #20]
 801b22c:	444e      	add	r6, r9
 801b22e:	eba5 0509 	sub.w	r5, r5, r9
 801b232:	6026      	str	r6, [r4, #0]
 801b234:	60a5      	str	r5, [r4, #8]
 801b236:	463e      	mov	r6, r7
 801b238:	42be      	cmp	r6, r7
 801b23a:	d900      	bls.n	801b23e <__ssputs_r+0x72>
 801b23c:	463e      	mov	r6, r7
 801b23e:	6820      	ldr	r0, [r4, #0]
 801b240:	4632      	mov	r2, r6
 801b242:	4641      	mov	r1, r8
 801b244:	f000 fb9c 	bl	801b980 <memmove>
 801b248:	68a3      	ldr	r3, [r4, #8]
 801b24a:	1b9b      	subs	r3, r3, r6
 801b24c:	60a3      	str	r3, [r4, #8]
 801b24e:	6823      	ldr	r3, [r4, #0]
 801b250:	4433      	add	r3, r6
 801b252:	6023      	str	r3, [r4, #0]
 801b254:	2000      	movs	r0, #0
 801b256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b25a:	462a      	mov	r2, r5
 801b25c:	f000 fbfe 	bl	801ba5c <_realloc_r>
 801b260:	4606      	mov	r6, r0
 801b262:	2800      	cmp	r0, #0
 801b264:	d1e0      	bne.n	801b228 <__ssputs_r+0x5c>
 801b266:	6921      	ldr	r1, [r4, #16]
 801b268:	4650      	mov	r0, sl
 801b26a:	f7ff fb35 	bl	801a8d8 <_free_r>
 801b26e:	230c      	movs	r3, #12
 801b270:	f8ca 3000 	str.w	r3, [sl]
 801b274:	89a3      	ldrh	r3, [r4, #12]
 801b276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b27a:	81a3      	strh	r3, [r4, #12]
 801b27c:	f04f 30ff 	mov.w	r0, #4294967295
 801b280:	e7e9      	b.n	801b256 <__ssputs_r+0x8a>
	...

0801b284 <_svfiprintf_r>:
 801b284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b288:	4698      	mov	r8, r3
 801b28a:	898b      	ldrh	r3, [r1, #12]
 801b28c:	061b      	lsls	r3, r3, #24
 801b28e:	b09d      	sub	sp, #116	@ 0x74
 801b290:	4607      	mov	r7, r0
 801b292:	460d      	mov	r5, r1
 801b294:	4614      	mov	r4, r2
 801b296:	d510      	bpl.n	801b2ba <_svfiprintf_r+0x36>
 801b298:	690b      	ldr	r3, [r1, #16]
 801b29a:	b973      	cbnz	r3, 801b2ba <_svfiprintf_r+0x36>
 801b29c:	2140      	movs	r1, #64	@ 0x40
 801b29e:	f7ff fb8f 	bl	801a9c0 <_malloc_r>
 801b2a2:	6028      	str	r0, [r5, #0]
 801b2a4:	6128      	str	r0, [r5, #16]
 801b2a6:	b930      	cbnz	r0, 801b2b6 <_svfiprintf_r+0x32>
 801b2a8:	230c      	movs	r3, #12
 801b2aa:	603b      	str	r3, [r7, #0]
 801b2ac:	f04f 30ff 	mov.w	r0, #4294967295
 801b2b0:	b01d      	add	sp, #116	@ 0x74
 801b2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2b6:	2340      	movs	r3, #64	@ 0x40
 801b2b8:	616b      	str	r3, [r5, #20]
 801b2ba:	2300      	movs	r3, #0
 801b2bc:	9309      	str	r3, [sp, #36]	@ 0x24
 801b2be:	2320      	movs	r3, #32
 801b2c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b2c4:	f8cd 800c 	str.w	r8, [sp, #12]
 801b2c8:	2330      	movs	r3, #48	@ 0x30
 801b2ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b468 <_svfiprintf_r+0x1e4>
 801b2ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b2d2:	f04f 0901 	mov.w	r9, #1
 801b2d6:	4623      	mov	r3, r4
 801b2d8:	469a      	mov	sl, r3
 801b2da:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b2de:	b10a      	cbz	r2, 801b2e4 <_svfiprintf_r+0x60>
 801b2e0:	2a25      	cmp	r2, #37	@ 0x25
 801b2e2:	d1f9      	bne.n	801b2d8 <_svfiprintf_r+0x54>
 801b2e4:	ebba 0b04 	subs.w	fp, sl, r4
 801b2e8:	d00b      	beq.n	801b302 <_svfiprintf_r+0x7e>
 801b2ea:	465b      	mov	r3, fp
 801b2ec:	4622      	mov	r2, r4
 801b2ee:	4629      	mov	r1, r5
 801b2f0:	4638      	mov	r0, r7
 801b2f2:	f7ff ff6b 	bl	801b1cc <__ssputs_r>
 801b2f6:	3001      	adds	r0, #1
 801b2f8:	f000 80a7 	beq.w	801b44a <_svfiprintf_r+0x1c6>
 801b2fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b2fe:	445a      	add	r2, fp
 801b300:	9209      	str	r2, [sp, #36]	@ 0x24
 801b302:	f89a 3000 	ldrb.w	r3, [sl]
 801b306:	2b00      	cmp	r3, #0
 801b308:	f000 809f 	beq.w	801b44a <_svfiprintf_r+0x1c6>
 801b30c:	2300      	movs	r3, #0
 801b30e:	f04f 32ff 	mov.w	r2, #4294967295
 801b312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b316:	f10a 0a01 	add.w	sl, sl, #1
 801b31a:	9304      	str	r3, [sp, #16]
 801b31c:	9307      	str	r3, [sp, #28]
 801b31e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b322:	931a      	str	r3, [sp, #104]	@ 0x68
 801b324:	4654      	mov	r4, sl
 801b326:	2205      	movs	r2, #5
 801b328:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b32c:	484e      	ldr	r0, [pc, #312]	@ (801b468 <_svfiprintf_r+0x1e4>)
 801b32e:	f7e4 ff27 	bl	8000180 <memchr>
 801b332:	9a04      	ldr	r2, [sp, #16]
 801b334:	b9d8      	cbnz	r0, 801b36e <_svfiprintf_r+0xea>
 801b336:	06d0      	lsls	r0, r2, #27
 801b338:	bf44      	itt	mi
 801b33a:	2320      	movmi	r3, #32
 801b33c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b340:	0711      	lsls	r1, r2, #28
 801b342:	bf44      	itt	mi
 801b344:	232b      	movmi	r3, #43	@ 0x2b
 801b346:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b34a:	f89a 3000 	ldrb.w	r3, [sl]
 801b34e:	2b2a      	cmp	r3, #42	@ 0x2a
 801b350:	d015      	beq.n	801b37e <_svfiprintf_r+0xfa>
 801b352:	9a07      	ldr	r2, [sp, #28]
 801b354:	4654      	mov	r4, sl
 801b356:	2000      	movs	r0, #0
 801b358:	f04f 0c0a 	mov.w	ip, #10
 801b35c:	4621      	mov	r1, r4
 801b35e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b362:	3b30      	subs	r3, #48	@ 0x30
 801b364:	2b09      	cmp	r3, #9
 801b366:	d94b      	bls.n	801b400 <_svfiprintf_r+0x17c>
 801b368:	b1b0      	cbz	r0, 801b398 <_svfiprintf_r+0x114>
 801b36a:	9207      	str	r2, [sp, #28]
 801b36c:	e014      	b.n	801b398 <_svfiprintf_r+0x114>
 801b36e:	eba0 0308 	sub.w	r3, r0, r8
 801b372:	fa09 f303 	lsl.w	r3, r9, r3
 801b376:	4313      	orrs	r3, r2
 801b378:	9304      	str	r3, [sp, #16]
 801b37a:	46a2      	mov	sl, r4
 801b37c:	e7d2      	b.n	801b324 <_svfiprintf_r+0xa0>
 801b37e:	9b03      	ldr	r3, [sp, #12]
 801b380:	1d19      	adds	r1, r3, #4
 801b382:	681b      	ldr	r3, [r3, #0]
 801b384:	9103      	str	r1, [sp, #12]
 801b386:	2b00      	cmp	r3, #0
 801b388:	bfbb      	ittet	lt
 801b38a:	425b      	neglt	r3, r3
 801b38c:	f042 0202 	orrlt.w	r2, r2, #2
 801b390:	9307      	strge	r3, [sp, #28]
 801b392:	9307      	strlt	r3, [sp, #28]
 801b394:	bfb8      	it	lt
 801b396:	9204      	strlt	r2, [sp, #16]
 801b398:	7823      	ldrb	r3, [r4, #0]
 801b39a:	2b2e      	cmp	r3, #46	@ 0x2e
 801b39c:	d10a      	bne.n	801b3b4 <_svfiprintf_r+0x130>
 801b39e:	7863      	ldrb	r3, [r4, #1]
 801b3a0:	2b2a      	cmp	r3, #42	@ 0x2a
 801b3a2:	d132      	bne.n	801b40a <_svfiprintf_r+0x186>
 801b3a4:	9b03      	ldr	r3, [sp, #12]
 801b3a6:	1d1a      	adds	r2, r3, #4
 801b3a8:	681b      	ldr	r3, [r3, #0]
 801b3aa:	9203      	str	r2, [sp, #12]
 801b3ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b3b0:	3402      	adds	r4, #2
 801b3b2:	9305      	str	r3, [sp, #20]
 801b3b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b478 <_svfiprintf_r+0x1f4>
 801b3b8:	7821      	ldrb	r1, [r4, #0]
 801b3ba:	2203      	movs	r2, #3
 801b3bc:	4650      	mov	r0, sl
 801b3be:	f7e4 fedf 	bl	8000180 <memchr>
 801b3c2:	b138      	cbz	r0, 801b3d4 <_svfiprintf_r+0x150>
 801b3c4:	9b04      	ldr	r3, [sp, #16]
 801b3c6:	eba0 000a 	sub.w	r0, r0, sl
 801b3ca:	2240      	movs	r2, #64	@ 0x40
 801b3cc:	4082      	lsls	r2, r0
 801b3ce:	4313      	orrs	r3, r2
 801b3d0:	3401      	adds	r4, #1
 801b3d2:	9304      	str	r3, [sp, #16]
 801b3d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b3d8:	4824      	ldr	r0, [pc, #144]	@ (801b46c <_svfiprintf_r+0x1e8>)
 801b3da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b3de:	2206      	movs	r2, #6
 801b3e0:	f7e4 fece 	bl	8000180 <memchr>
 801b3e4:	2800      	cmp	r0, #0
 801b3e6:	d036      	beq.n	801b456 <_svfiprintf_r+0x1d2>
 801b3e8:	4b21      	ldr	r3, [pc, #132]	@ (801b470 <_svfiprintf_r+0x1ec>)
 801b3ea:	bb1b      	cbnz	r3, 801b434 <_svfiprintf_r+0x1b0>
 801b3ec:	9b03      	ldr	r3, [sp, #12]
 801b3ee:	3307      	adds	r3, #7
 801b3f0:	f023 0307 	bic.w	r3, r3, #7
 801b3f4:	3308      	adds	r3, #8
 801b3f6:	9303      	str	r3, [sp, #12]
 801b3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3fa:	4433      	add	r3, r6
 801b3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 801b3fe:	e76a      	b.n	801b2d6 <_svfiprintf_r+0x52>
 801b400:	fb0c 3202 	mla	r2, ip, r2, r3
 801b404:	460c      	mov	r4, r1
 801b406:	2001      	movs	r0, #1
 801b408:	e7a8      	b.n	801b35c <_svfiprintf_r+0xd8>
 801b40a:	2300      	movs	r3, #0
 801b40c:	3401      	adds	r4, #1
 801b40e:	9305      	str	r3, [sp, #20]
 801b410:	4619      	mov	r1, r3
 801b412:	f04f 0c0a 	mov.w	ip, #10
 801b416:	4620      	mov	r0, r4
 801b418:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b41c:	3a30      	subs	r2, #48	@ 0x30
 801b41e:	2a09      	cmp	r2, #9
 801b420:	d903      	bls.n	801b42a <_svfiprintf_r+0x1a6>
 801b422:	2b00      	cmp	r3, #0
 801b424:	d0c6      	beq.n	801b3b4 <_svfiprintf_r+0x130>
 801b426:	9105      	str	r1, [sp, #20]
 801b428:	e7c4      	b.n	801b3b4 <_svfiprintf_r+0x130>
 801b42a:	fb0c 2101 	mla	r1, ip, r1, r2
 801b42e:	4604      	mov	r4, r0
 801b430:	2301      	movs	r3, #1
 801b432:	e7f0      	b.n	801b416 <_svfiprintf_r+0x192>
 801b434:	ab03      	add	r3, sp, #12
 801b436:	9300      	str	r3, [sp, #0]
 801b438:	462a      	mov	r2, r5
 801b43a:	4b0e      	ldr	r3, [pc, #56]	@ (801b474 <_svfiprintf_r+0x1f0>)
 801b43c:	a904      	add	r1, sp, #16
 801b43e:	4638      	mov	r0, r7
 801b440:	f7fd fe72 	bl	8019128 <_printf_float>
 801b444:	1c42      	adds	r2, r0, #1
 801b446:	4606      	mov	r6, r0
 801b448:	d1d6      	bne.n	801b3f8 <_svfiprintf_r+0x174>
 801b44a:	89ab      	ldrh	r3, [r5, #12]
 801b44c:	065b      	lsls	r3, r3, #25
 801b44e:	f53f af2d 	bmi.w	801b2ac <_svfiprintf_r+0x28>
 801b452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b454:	e72c      	b.n	801b2b0 <_svfiprintf_r+0x2c>
 801b456:	ab03      	add	r3, sp, #12
 801b458:	9300      	str	r3, [sp, #0]
 801b45a:	462a      	mov	r2, r5
 801b45c:	4b05      	ldr	r3, [pc, #20]	@ (801b474 <_svfiprintf_r+0x1f0>)
 801b45e:	a904      	add	r1, sp, #16
 801b460:	4638      	mov	r0, r7
 801b462:	f7fe f8f9 	bl	8019658 <_printf_i>
 801b466:	e7ed      	b.n	801b444 <_svfiprintf_r+0x1c0>
 801b468:	0801c242 	.word	0x0801c242
 801b46c:	0801c24c 	.word	0x0801c24c
 801b470:	08019129 	.word	0x08019129
 801b474:	0801b1cd 	.word	0x0801b1cd
 801b478:	0801c248 	.word	0x0801c248

0801b47c <__sfputc_r>:
 801b47c:	6893      	ldr	r3, [r2, #8]
 801b47e:	3b01      	subs	r3, #1
 801b480:	2b00      	cmp	r3, #0
 801b482:	b410      	push	{r4}
 801b484:	6093      	str	r3, [r2, #8]
 801b486:	da08      	bge.n	801b49a <__sfputc_r+0x1e>
 801b488:	6994      	ldr	r4, [r2, #24]
 801b48a:	42a3      	cmp	r3, r4
 801b48c:	db01      	blt.n	801b492 <__sfputc_r+0x16>
 801b48e:	290a      	cmp	r1, #10
 801b490:	d103      	bne.n	801b49a <__sfputc_r+0x1e>
 801b492:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b496:	f000 b9df 	b.w	801b858 <__swbuf_r>
 801b49a:	6813      	ldr	r3, [r2, #0]
 801b49c:	1c58      	adds	r0, r3, #1
 801b49e:	6010      	str	r0, [r2, #0]
 801b4a0:	7019      	strb	r1, [r3, #0]
 801b4a2:	4608      	mov	r0, r1
 801b4a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b4a8:	4770      	bx	lr

0801b4aa <__sfputs_r>:
 801b4aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b4ac:	4606      	mov	r6, r0
 801b4ae:	460f      	mov	r7, r1
 801b4b0:	4614      	mov	r4, r2
 801b4b2:	18d5      	adds	r5, r2, r3
 801b4b4:	42ac      	cmp	r4, r5
 801b4b6:	d101      	bne.n	801b4bc <__sfputs_r+0x12>
 801b4b8:	2000      	movs	r0, #0
 801b4ba:	e007      	b.n	801b4cc <__sfputs_r+0x22>
 801b4bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b4c0:	463a      	mov	r2, r7
 801b4c2:	4630      	mov	r0, r6
 801b4c4:	f7ff ffda 	bl	801b47c <__sfputc_r>
 801b4c8:	1c43      	adds	r3, r0, #1
 801b4ca:	d1f3      	bne.n	801b4b4 <__sfputs_r+0xa>
 801b4cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b4d0 <_vfiprintf_r>:
 801b4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4d4:	460d      	mov	r5, r1
 801b4d6:	b09d      	sub	sp, #116	@ 0x74
 801b4d8:	4614      	mov	r4, r2
 801b4da:	4698      	mov	r8, r3
 801b4dc:	4606      	mov	r6, r0
 801b4de:	b118      	cbz	r0, 801b4e8 <_vfiprintf_r+0x18>
 801b4e0:	6a03      	ldr	r3, [r0, #32]
 801b4e2:	b90b      	cbnz	r3, 801b4e8 <_vfiprintf_r+0x18>
 801b4e4:	f7fe fa62 	bl	80199ac <__sinit>
 801b4e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b4ea:	07d9      	lsls	r1, r3, #31
 801b4ec:	d405      	bmi.n	801b4fa <_vfiprintf_r+0x2a>
 801b4ee:	89ab      	ldrh	r3, [r5, #12]
 801b4f0:	059a      	lsls	r2, r3, #22
 801b4f2:	d402      	bmi.n	801b4fa <_vfiprintf_r+0x2a>
 801b4f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b4f6:	f7fe fb86 	bl	8019c06 <__retarget_lock_acquire_recursive>
 801b4fa:	89ab      	ldrh	r3, [r5, #12]
 801b4fc:	071b      	lsls	r3, r3, #28
 801b4fe:	d501      	bpl.n	801b504 <_vfiprintf_r+0x34>
 801b500:	692b      	ldr	r3, [r5, #16]
 801b502:	b99b      	cbnz	r3, 801b52c <_vfiprintf_r+0x5c>
 801b504:	4629      	mov	r1, r5
 801b506:	4630      	mov	r0, r6
 801b508:	f000 f9e4 	bl	801b8d4 <__swsetup_r>
 801b50c:	b170      	cbz	r0, 801b52c <_vfiprintf_r+0x5c>
 801b50e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b510:	07dc      	lsls	r4, r3, #31
 801b512:	d504      	bpl.n	801b51e <_vfiprintf_r+0x4e>
 801b514:	f04f 30ff 	mov.w	r0, #4294967295
 801b518:	b01d      	add	sp, #116	@ 0x74
 801b51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b51e:	89ab      	ldrh	r3, [r5, #12]
 801b520:	0598      	lsls	r0, r3, #22
 801b522:	d4f7      	bmi.n	801b514 <_vfiprintf_r+0x44>
 801b524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b526:	f7fe fb6f 	bl	8019c08 <__retarget_lock_release_recursive>
 801b52a:	e7f3      	b.n	801b514 <_vfiprintf_r+0x44>
 801b52c:	2300      	movs	r3, #0
 801b52e:	9309      	str	r3, [sp, #36]	@ 0x24
 801b530:	2320      	movs	r3, #32
 801b532:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b536:	f8cd 800c 	str.w	r8, [sp, #12]
 801b53a:	2330      	movs	r3, #48	@ 0x30
 801b53c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b6ec <_vfiprintf_r+0x21c>
 801b540:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b544:	f04f 0901 	mov.w	r9, #1
 801b548:	4623      	mov	r3, r4
 801b54a:	469a      	mov	sl, r3
 801b54c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b550:	b10a      	cbz	r2, 801b556 <_vfiprintf_r+0x86>
 801b552:	2a25      	cmp	r2, #37	@ 0x25
 801b554:	d1f9      	bne.n	801b54a <_vfiprintf_r+0x7a>
 801b556:	ebba 0b04 	subs.w	fp, sl, r4
 801b55a:	d00b      	beq.n	801b574 <_vfiprintf_r+0xa4>
 801b55c:	465b      	mov	r3, fp
 801b55e:	4622      	mov	r2, r4
 801b560:	4629      	mov	r1, r5
 801b562:	4630      	mov	r0, r6
 801b564:	f7ff ffa1 	bl	801b4aa <__sfputs_r>
 801b568:	3001      	adds	r0, #1
 801b56a:	f000 80a7 	beq.w	801b6bc <_vfiprintf_r+0x1ec>
 801b56e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b570:	445a      	add	r2, fp
 801b572:	9209      	str	r2, [sp, #36]	@ 0x24
 801b574:	f89a 3000 	ldrb.w	r3, [sl]
 801b578:	2b00      	cmp	r3, #0
 801b57a:	f000 809f 	beq.w	801b6bc <_vfiprintf_r+0x1ec>
 801b57e:	2300      	movs	r3, #0
 801b580:	f04f 32ff 	mov.w	r2, #4294967295
 801b584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b588:	f10a 0a01 	add.w	sl, sl, #1
 801b58c:	9304      	str	r3, [sp, #16]
 801b58e:	9307      	str	r3, [sp, #28]
 801b590:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b594:	931a      	str	r3, [sp, #104]	@ 0x68
 801b596:	4654      	mov	r4, sl
 801b598:	2205      	movs	r2, #5
 801b59a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b59e:	4853      	ldr	r0, [pc, #332]	@ (801b6ec <_vfiprintf_r+0x21c>)
 801b5a0:	f7e4 fdee 	bl	8000180 <memchr>
 801b5a4:	9a04      	ldr	r2, [sp, #16]
 801b5a6:	b9d8      	cbnz	r0, 801b5e0 <_vfiprintf_r+0x110>
 801b5a8:	06d1      	lsls	r1, r2, #27
 801b5aa:	bf44      	itt	mi
 801b5ac:	2320      	movmi	r3, #32
 801b5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b5b2:	0713      	lsls	r3, r2, #28
 801b5b4:	bf44      	itt	mi
 801b5b6:	232b      	movmi	r3, #43	@ 0x2b
 801b5b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b5bc:	f89a 3000 	ldrb.w	r3, [sl]
 801b5c0:	2b2a      	cmp	r3, #42	@ 0x2a
 801b5c2:	d015      	beq.n	801b5f0 <_vfiprintf_r+0x120>
 801b5c4:	9a07      	ldr	r2, [sp, #28]
 801b5c6:	4654      	mov	r4, sl
 801b5c8:	2000      	movs	r0, #0
 801b5ca:	f04f 0c0a 	mov.w	ip, #10
 801b5ce:	4621      	mov	r1, r4
 801b5d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b5d4:	3b30      	subs	r3, #48	@ 0x30
 801b5d6:	2b09      	cmp	r3, #9
 801b5d8:	d94b      	bls.n	801b672 <_vfiprintf_r+0x1a2>
 801b5da:	b1b0      	cbz	r0, 801b60a <_vfiprintf_r+0x13a>
 801b5dc:	9207      	str	r2, [sp, #28]
 801b5de:	e014      	b.n	801b60a <_vfiprintf_r+0x13a>
 801b5e0:	eba0 0308 	sub.w	r3, r0, r8
 801b5e4:	fa09 f303 	lsl.w	r3, r9, r3
 801b5e8:	4313      	orrs	r3, r2
 801b5ea:	9304      	str	r3, [sp, #16]
 801b5ec:	46a2      	mov	sl, r4
 801b5ee:	e7d2      	b.n	801b596 <_vfiprintf_r+0xc6>
 801b5f0:	9b03      	ldr	r3, [sp, #12]
 801b5f2:	1d19      	adds	r1, r3, #4
 801b5f4:	681b      	ldr	r3, [r3, #0]
 801b5f6:	9103      	str	r1, [sp, #12]
 801b5f8:	2b00      	cmp	r3, #0
 801b5fa:	bfbb      	ittet	lt
 801b5fc:	425b      	neglt	r3, r3
 801b5fe:	f042 0202 	orrlt.w	r2, r2, #2
 801b602:	9307      	strge	r3, [sp, #28]
 801b604:	9307      	strlt	r3, [sp, #28]
 801b606:	bfb8      	it	lt
 801b608:	9204      	strlt	r2, [sp, #16]
 801b60a:	7823      	ldrb	r3, [r4, #0]
 801b60c:	2b2e      	cmp	r3, #46	@ 0x2e
 801b60e:	d10a      	bne.n	801b626 <_vfiprintf_r+0x156>
 801b610:	7863      	ldrb	r3, [r4, #1]
 801b612:	2b2a      	cmp	r3, #42	@ 0x2a
 801b614:	d132      	bne.n	801b67c <_vfiprintf_r+0x1ac>
 801b616:	9b03      	ldr	r3, [sp, #12]
 801b618:	1d1a      	adds	r2, r3, #4
 801b61a:	681b      	ldr	r3, [r3, #0]
 801b61c:	9203      	str	r2, [sp, #12]
 801b61e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b622:	3402      	adds	r4, #2
 801b624:	9305      	str	r3, [sp, #20]
 801b626:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b6fc <_vfiprintf_r+0x22c>
 801b62a:	7821      	ldrb	r1, [r4, #0]
 801b62c:	2203      	movs	r2, #3
 801b62e:	4650      	mov	r0, sl
 801b630:	f7e4 fda6 	bl	8000180 <memchr>
 801b634:	b138      	cbz	r0, 801b646 <_vfiprintf_r+0x176>
 801b636:	9b04      	ldr	r3, [sp, #16]
 801b638:	eba0 000a 	sub.w	r0, r0, sl
 801b63c:	2240      	movs	r2, #64	@ 0x40
 801b63e:	4082      	lsls	r2, r0
 801b640:	4313      	orrs	r3, r2
 801b642:	3401      	adds	r4, #1
 801b644:	9304      	str	r3, [sp, #16]
 801b646:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b64a:	4829      	ldr	r0, [pc, #164]	@ (801b6f0 <_vfiprintf_r+0x220>)
 801b64c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b650:	2206      	movs	r2, #6
 801b652:	f7e4 fd95 	bl	8000180 <memchr>
 801b656:	2800      	cmp	r0, #0
 801b658:	d03f      	beq.n	801b6da <_vfiprintf_r+0x20a>
 801b65a:	4b26      	ldr	r3, [pc, #152]	@ (801b6f4 <_vfiprintf_r+0x224>)
 801b65c:	bb1b      	cbnz	r3, 801b6a6 <_vfiprintf_r+0x1d6>
 801b65e:	9b03      	ldr	r3, [sp, #12]
 801b660:	3307      	adds	r3, #7
 801b662:	f023 0307 	bic.w	r3, r3, #7
 801b666:	3308      	adds	r3, #8
 801b668:	9303      	str	r3, [sp, #12]
 801b66a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b66c:	443b      	add	r3, r7
 801b66e:	9309      	str	r3, [sp, #36]	@ 0x24
 801b670:	e76a      	b.n	801b548 <_vfiprintf_r+0x78>
 801b672:	fb0c 3202 	mla	r2, ip, r2, r3
 801b676:	460c      	mov	r4, r1
 801b678:	2001      	movs	r0, #1
 801b67a:	e7a8      	b.n	801b5ce <_vfiprintf_r+0xfe>
 801b67c:	2300      	movs	r3, #0
 801b67e:	3401      	adds	r4, #1
 801b680:	9305      	str	r3, [sp, #20]
 801b682:	4619      	mov	r1, r3
 801b684:	f04f 0c0a 	mov.w	ip, #10
 801b688:	4620      	mov	r0, r4
 801b68a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b68e:	3a30      	subs	r2, #48	@ 0x30
 801b690:	2a09      	cmp	r2, #9
 801b692:	d903      	bls.n	801b69c <_vfiprintf_r+0x1cc>
 801b694:	2b00      	cmp	r3, #0
 801b696:	d0c6      	beq.n	801b626 <_vfiprintf_r+0x156>
 801b698:	9105      	str	r1, [sp, #20]
 801b69a:	e7c4      	b.n	801b626 <_vfiprintf_r+0x156>
 801b69c:	fb0c 2101 	mla	r1, ip, r1, r2
 801b6a0:	4604      	mov	r4, r0
 801b6a2:	2301      	movs	r3, #1
 801b6a4:	e7f0      	b.n	801b688 <_vfiprintf_r+0x1b8>
 801b6a6:	ab03      	add	r3, sp, #12
 801b6a8:	9300      	str	r3, [sp, #0]
 801b6aa:	462a      	mov	r2, r5
 801b6ac:	4b12      	ldr	r3, [pc, #72]	@ (801b6f8 <_vfiprintf_r+0x228>)
 801b6ae:	a904      	add	r1, sp, #16
 801b6b0:	4630      	mov	r0, r6
 801b6b2:	f7fd fd39 	bl	8019128 <_printf_float>
 801b6b6:	4607      	mov	r7, r0
 801b6b8:	1c78      	adds	r0, r7, #1
 801b6ba:	d1d6      	bne.n	801b66a <_vfiprintf_r+0x19a>
 801b6bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b6be:	07d9      	lsls	r1, r3, #31
 801b6c0:	d405      	bmi.n	801b6ce <_vfiprintf_r+0x1fe>
 801b6c2:	89ab      	ldrh	r3, [r5, #12]
 801b6c4:	059a      	lsls	r2, r3, #22
 801b6c6:	d402      	bmi.n	801b6ce <_vfiprintf_r+0x1fe>
 801b6c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b6ca:	f7fe fa9d 	bl	8019c08 <__retarget_lock_release_recursive>
 801b6ce:	89ab      	ldrh	r3, [r5, #12]
 801b6d0:	065b      	lsls	r3, r3, #25
 801b6d2:	f53f af1f 	bmi.w	801b514 <_vfiprintf_r+0x44>
 801b6d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b6d8:	e71e      	b.n	801b518 <_vfiprintf_r+0x48>
 801b6da:	ab03      	add	r3, sp, #12
 801b6dc:	9300      	str	r3, [sp, #0]
 801b6de:	462a      	mov	r2, r5
 801b6e0:	4b05      	ldr	r3, [pc, #20]	@ (801b6f8 <_vfiprintf_r+0x228>)
 801b6e2:	a904      	add	r1, sp, #16
 801b6e4:	4630      	mov	r0, r6
 801b6e6:	f7fd ffb7 	bl	8019658 <_printf_i>
 801b6ea:	e7e4      	b.n	801b6b6 <_vfiprintf_r+0x1e6>
 801b6ec:	0801c242 	.word	0x0801c242
 801b6f0:	0801c24c 	.word	0x0801c24c
 801b6f4:	08019129 	.word	0x08019129
 801b6f8:	0801b4ab 	.word	0x0801b4ab
 801b6fc:	0801c248 	.word	0x0801c248

0801b700 <__sflush_r>:
 801b700:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b708:	0716      	lsls	r6, r2, #28
 801b70a:	4605      	mov	r5, r0
 801b70c:	460c      	mov	r4, r1
 801b70e:	d454      	bmi.n	801b7ba <__sflush_r+0xba>
 801b710:	684b      	ldr	r3, [r1, #4]
 801b712:	2b00      	cmp	r3, #0
 801b714:	dc02      	bgt.n	801b71c <__sflush_r+0x1c>
 801b716:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b718:	2b00      	cmp	r3, #0
 801b71a:	dd48      	ble.n	801b7ae <__sflush_r+0xae>
 801b71c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b71e:	2e00      	cmp	r6, #0
 801b720:	d045      	beq.n	801b7ae <__sflush_r+0xae>
 801b722:	2300      	movs	r3, #0
 801b724:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b728:	682f      	ldr	r7, [r5, #0]
 801b72a:	6a21      	ldr	r1, [r4, #32]
 801b72c:	602b      	str	r3, [r5, #0]
 801b72e:	d030      	beq.n	801b792 <__sflush_r+0x92>
 801b730:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b732:	89a3      	ldrh	r3, [r4, #12]
 801b734:	0759      	lsls	r1, r3, #29
 801b736:	d505      	bpl.n	801b744 <__sflush_r+0x44>
 801b738:	6863      	ldr	r3, [r4, #4]
 801b73a:	1ad2      	subs	r2, r2, r3
 801b73c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b73e:	b10b      	cbz	r3, 801b744 <__sflush_r+0x44>
 801b740:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b742:	1ad2      	subs	r2, r2, r3
 801b744:	2300      	movs	r3, #0
 801b746:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b748:	6a21      	ldr	r1, [r4, #32]
 801b74a:	4628      	mov	r0, r5
 801b74c:	47b0      	blx	r6
 801b74e:	1c43      	adds	r3, r0, #1
 801b750:	89a3      	ldrh	r3, [r4, #12]
 801b752:	d106      	bne.n	801b762 <__sflush_r+0x62>
 801b754:	6829      	ldr	r1, [r5, #0]
 801b756:	291d      	cmp	r1, #29
 801b758:	d82b      	bhi.n	801b7b2 <__sflush_r+0xb2>
 801b75a:	4a2a      	ldr	r2, [pc, #168]	@ (801b804 <__sflush_r+0x104>)
 801b75c:	40ca      	lsrs	r2, r1
 801b75e:	07d6      	lsls	r6, r2, #31
 801b760:	d527      	bpl.n	801b7b2 <__sflush_r+0xb2>
 801b762:	2200      	movs	r2, #0
 801b764:	6062      	str	r2, [r4, #4]
 801b766:	04d9      	lsls	r1, r3, #19
 801b768:	6922      	ldr	r2, [r4, #16]
 801b76a:	6022      	str	r2, [r4, #0]
 801b76c:	d504      	bpl.n	801b778 <__sflush_r+0x78>
 801b76e:	1c42      	adds	r2, r0, #1
 801b770:	d101      	bne.n	801b776 <__sflush_r+0x76>
 801b772:	682b      	ldr	r3, [r5, #0]
 801b774:	b903      	cbnz	r3, 801b778 <__sflush_r+0x78>
 801b776:	6560      	str	r0, [r4, #84]	@ 0x54
 801b778:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b77a:	602f      	str	r7, [r5, #0]
 801b77c:	b1b9      	cbz	r1, 801b7ae <__sflush_r+0xae>
 801b77e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b782:	4299      	cmp	r1, r3
 801b784:	d002      	beq.n	801b78c <__sflush_r+0x8c>
 801b786:	4628      	mov	r0, r5
 801b788:	f7ff f8a6 	bl	801a8d8 <_free_r>
 801b78c:	2300      	movs	r3, #0
 801b78e:	6363      	str	r3, [r4, #52]	@ 0x34
 801b790:	e00d      	b.n	801b7ae <__sflush_r+0xae>
 801b792:	2301      	movs	r3, #1
 801b794:	4628      	mov	r0, r5
 801b796:	47b0      	blx	r6
 801b798:	4602      	mov	r2, r0
 801b79a:	1c50      	adds	r0, r2, #1
 801b79c:	d1c9      	bne.n	801b732 <__sflush_r+0x32>
 801b79e:	682b      	ldr	r3, [r5, #0]
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	d0c6      	beq.n	801b732 <__sflush_r+0x32>
 801b7a4:	2b1d      	cmp	r3, #29
 801b7a6:	d001      	beq.n	801b7ac <__sflush_r+0xac>
 801b7a8:	2b16      	cmp	r3, #22
 801b7aa:	d11e      	bne.n	801b7ea <__sflush_r+0xea>
 801b7ac:	602f      	str	r7, [r5, #0]
 801b7ae:	2000      	movs	r0, #0
 801b7b0:	e022      	b.n	801b7f8 <__sflush_r+0xf8>
 801b7b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b7b6:	b21b      	sxth	r3, r3
 801b7b8:	e01b      	b.n	801b7f2 <__sflush_r+0xf2>
 801b7ba:	690f      	ldr	r7, [r1, #16]
 801b7bc:	2f00      	cmp	r7, #0
 801b7be:	d0f6      	beq.n	801b7ae <__sflush_r+0xae>
 801b7c0:	0793      	lsls	r3, r2, #30
 801b7c2:	680e      	ldr	r6, [r1, #0]
 801b7c4:	bf08      	it	eq
 801b7c6:	694b      	ldreq	r3, [r1, #20]
 801b7c8:	600f      	str	r7, [r1, #0]
 801b7ca:	bf18      	it	ne
 801b7cc:	2300      	movne	r3, #0
 801b7ce:	eba6 0807 	sub.w	r8, r6, r7
 801b7d2:	608b      	str	r3, [r1, #8]
 801b7d4:	f1b8 0f00 	cmp.w	r8, #0
 801b7d8:	dde9      	ble.n	801b7ae <__sflush_r+0xae>
 801b7da:	6a21      	ldr	r1, [r4, #32]
 801b7dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b7de:	4643      	mov	r3, r8
 801b7e0:	463a      	mov	r2, r7
 801b7e2:	4628      	mov	r0, r5
 801b7e4:	47b0      	blx	r6
 801b7e6:	2800      	cmp	r0, #0
 801b7e8:	dc08      	bgt.n	801b7fc <__sflush_r+0xfc>
 801b7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b7ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b7f2:	81a3      	strh	r3, [r4, #12]
 801b7f4:	f04f 30ff 	mov.w	r0, #4294967295
 801b7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b7fc:	4407      	add	r7, r0
 801b7fe:	eba8 0800 	sub.w	r8, r8, r0
 801b802:	e7e7      	b.n	801b7d4 <__sflush_r+0xd4>
 801b804:	20400001 	.word	0x20400001

0801b808 <_fflush_r>:
 801b808:	b538      	push	{r3, r4, r5, lr}
 801b80a:	690b      	ldr	r3, [r1, #16]
 801b80c:	4605      	mov	r5, r0
 801b80e:	460c      	mov	r4, r1
 801b810:	b913      	cbnz	r3, 801b818 <_fflush_r+0x10>
 801b812:	2500      	movs	r5, #0
 801b814:	4628      	mov	r0, r5
 801b816:	bd38      	pop	{r3, r4, r5, pc}
 801b818:	b118      	cbz	r0, 801b822 <_fflush_r+0x1a>
 801b81a:	6a03      	ldr	r3, [r0, #32]
 801b81c:	b90b      	cbnz	r3, 801b822 <_fflush_r+0x1a>
 801b81e:	f7fe f8c5 	bl	80199ac <__sinit>
 801b822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b826:	2b00      	cmp	r3, #0
 801b828:	d0f3      	beq.n	801b812 <_fflush_r+0xa>
 801b82a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b82c:	07d0      	lsls	r0, r2, #31
 801b82e:	d404      	bmi.n	801b83a <_fflush_r+0x32>
 801b830:	0599      	lsls	r1, r3, #22
 801b832:	d402      	bmi.n	801b83a <_fflush_r+0x32>
 801b834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b836:	f7fe f9e6 	bl	8019c06 <__retarget_lock_acquire_recursive>
 801b83a:	4628      	mov	r0, r5
 801b83c:	4621      	mov	r1, r4
 801b83e:	f7ff ff5f 	bl	801b700 <__sflush_r>
 801b842:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b844:	07da      	lsls	r2, r3, #31
 801b846:	4605      	mov	r5, r0
 801b848:	d4e4      	bmi.n	801b814 <_fflush_r+0xc>
 801b84a:	89a3      	ldrh	r3, [r4, #12]
 801b84c:	059b      	lsls	r3, r3, #22
 801b84e:	d4e1      	bmi.n	801b814 <_fflush_r+0xc>
 801b850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b852:	f7fe f9d9 	bl	8019c08 <__retarget_lock_release_recursive>
 801b856:	e7dd      	b.n	801b814 <_fflush_r+0xc>

0801b858 <__swbuf_r>:
 801b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b85a:	460e      	mov	r6, r1
 801b85c:	4614      	mov	r4, r2
 801b85e:	4605      	mov	r5, r0
 801b860:	b118      	cbz	r0, 801b86a <__swbuf_r+0x12>
 801b862:	6a03      	ldr	r3, [r0, #32]
 801b864:	b90b      	cbnz	r3, 801b86a <__swbuf_r+0x12>
 801b866:	f7fe f8a1 	bl	80199ac <__sinit>
 801b86a:	69a3      	ldr	r3, [r4, #24]
 801b86c:	60a3      	str	r3, [r4, #8]
 801b86e:	89a3      	ldrh	r3, [r4, #12]
 801b870:	071a      	lsls	r2, r3, #28
 801b872:	d501      	bpl.n	801b878 <__swbuf_r+0x20>
 801b874:	6923      	ldr	r3, [r4, #16]
 801b876:	b943      	cbnz	r3, 801b88a <__swbuf_r+0x32>
 801b878:	4621      	mov	r1, r4
 801b87a:	4628      	mov	r0, r5
 801b87c:	f000 f82a 	bl	801b8d4 <__swsetup_r>
 801b880:	b118      	cbz	r0, 801b88a <__swbuf_r+0x32>
 801b882:	f04f 37ff 	mov.w	r7, #4294967295
 801b886:	4638      	mov	r0, r7
 801b888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b88a:	6823      	ldr	r3, [r4, #0]
 801b88c:	6922      	ldr	r2, [r4, #16]
 801b88e:	1a98      	subs	r0, r3, r2
 801b890:	6963      	ldr	r3, [r4, #20]
 801b892:	b2f6      	uxtb	r6, r6
 801b894:	4283      	cmp	r3, r0
 801b896:	4637      	mov	r7, r6
 801b898:	dc05      	bgt.n	801b8a6 <__swbuf_r+0x4e>
 801b89a:	4621      	mov	r1, r4
 801b89c:	4628      	mov	r0, r5
 801b89e:	f7ff ffb3 	bl	801b808 <_fflush_r>
 801b8a2:	2800      	cmp	r0, #0
 801b8a4:	d1ed      	bne.n	801b882 <__swbuf_r+0x2a>
 801b8a6:	68a3      	ldr	r3, [r4, #8]
 801b8a8:	3b01      	subs	r3, #1
 801b8aa:	60a3      	str	r3, [r4, #8]
 801b8ac:	6823      	ldr	r3, [r4, #0]
 801b8ae:	1c5a      	adds	r2, r3, #1
 801b8b0:	6022      	str	r2, [r4, #0]
 801b8b2:	701e      	strb	r6, [r3, #0]
 801b8b4:	6962      	ldr	r2, [r4, #20]
 801b8b6:	1c43      	adds	r3, r0, #1
 801b8b8:	429a      	cmp	r2, r3
 801b8ba:	d004      	beq.n	801b8c6 <__swbuf_r+0x6e>
 801b8bc:	89a3      	ldrh	r3, [r4, #12]
 801b8be:	07db      	lsls	r3, r3, #31
 801b8c0:	d5e1      	bpl.n	801b886 <__swbuf_r+0x2e>
 801b8c2:	2e0a      	cmp	r6, #10
 801b8c4:	d1df      	bne.n	801b886 <__swbuf_r+0x2e>
 801b8c6:	4621      	mov	r1, r4
 801b8c8:	4628      	mov	r0, r5
 801b8ca:	f7ff ff9d 	bl	801b808 <_fflush_r>
 801b8ce:	2800      	cmp	r0, #0
 801b8d0:	d0d9      	beq.n	801b886 <__swbuf_r+0x2e>
 801b8d2:	e7d6      	b.n	801b882 <__swbuf_r+0x2a>

0801b8d4 <__swsetup_r>:
 801b8d4:	b538      	push	{r3, r4, r5, lr}
 801b8d6:	4b29      	ldr	r3, [pc, #164]	@ (801b97c <__swsetup_r+0xa8>)
 801b8d8:	4605      	mov	r5, r0
 801b8da:	6818      	ldr	r0, [r3, #0]
 801b8dc:	460c      	mov	r4, r1
 801b8de:	b118      	cbz	r0, 801b8e8 <__swsetup_r+0x14>
 801b8e0:	6a03      	ldr	r3, [r0, #32]
 801b8e2:	b90b      	cbnz	r3, 801b8e8 <__swsetup_r+0x14>
 801b8e4:	f7fe f862 	bl	80199ac <__sinit>
 801b8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b8ec:	0719      	lsls	r1, r3, #28
 801b8ee:	d422      	bmi.n	801b936 <__swsetup_r+0x62>
 801b8f0:	06da      	lsls	r2, r3, #27
 801b8f2:	d407      	bmi.n	801b904 <__swsetup_r+0x30>
 801b8f4:	2209      	movs	r2, #9
 801b8f6:	602a      	str	r2, [r5, #0]
 801b8f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b8fc:	81a3      	strh	r3, [r4, #12]
 801b8fe:	f04f 30ff 	mov.w	r0, #4294967295
 801b902:	e033      	b.n	801b96c <__swsetup_r+0x98>
 801b904:	0758      	lsls	r0, r3, #29
 801b906:	d512      	bpl.n	801b92e <__swsetup_r+0x5a>
 801b908:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b90a:	b141      	cbz	r1, 801b91e <__swsetup_r+0x4a>
 801b90c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b910:	4299      	cmp	r1, r3
 801b912:	d002      	beq.n	801b91a <__swsetup_r+0x46>
 801b914:	4628      	mov	r0, r5
 801b916:	f7fe ffdf 	bl	801a8d8 <_free_r>
 801b91a:	2300      	movs	r3, #0
 801b91c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b91e:	89a3      	ldrh	r3, [r4, #12]
 801b920:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b924:	81a3      	strh	r3, [r4, #12]
 801b926:	2300      	movs	r3, #0
 801b928:	6063      	str	r3, [r4, #4]
 801b92a:	6923      	ldr	r3, [r4, #16]
 801b92c:	6023      	str	r3, [r4, #0]
 801b92e:	89a3      	ldrh	r3, [r4, #12]
 801b930:	f043 0308 	orr.w	r3, r3, #8
 801b934:	81a3      	strh	r3, [r4, #12]
 801b936:	6923      	ldr	r3, [r4, #16]
 801b938:	b94b      	cbnz	r3, 801b94e <__swsetup_r+0x7a>
 801b93a:	89a3      	ldrh	r3, [r4, #12]
 801b93c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b944:	d003      	beq.n	801b94e <__swsetup_r+0x7a>
 801b946:	4621      	mov	r1, r4
 801b948:	4628      	mov	r0, r5
 801b94a:	f000 f8fb 	bl	801bb44 <__smakebuf_r>
 801b94e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b952:	f013 0201 	ands.w	r2, r3, #1
 801b956:	d00a      	beq.n	801b96e <__swsetup_r+0x9a>
 801b958:	2200      	movs	r2, #0
 801b95a:	60a2      	str	r2, [r4, #8]
 801b95c:	6962      	ldr	r2, [r4, #20]
 801b95e:	4252      	negs	r2, r2
 801b960:	61a2      	str	r2, [r4, #24]
 801b962:	6922      	ldr	r2, [r4, #16]
 801b964:	b942      	cbnz	r2, 801b978 <__swsetup_r+0xa4>
 801b966:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b96a:	d1c5      	bne.n	801b8f8 <__swsetup_r+0x24>
 801b96c:	bd38      	pop	{r3, r4, r5, pc}
 801b96e:	0799      	lsls	r1, r3, #30
 801b970:	bf58      	it	pl
 801b972:	6962      	ldrpl	r2, [r4, #20]
 801b974:	60a2      	str	r2, [r4, #8]
 801b976:	e7f4      	b.n	801b962 <__swsetup_r+0x8e>
 801b978:	2000      	movs	r0, #0
 801b97a:	e7f7      	b.n	801b96c <__swsetup_r+0x98>
 801b97c:	20000154 	.word	0x20000154

0801b980 <memmove>:
 801b980:	4288      	cmp	r0, r1
 801b982:	b510      	push	{r4, lr}
 801b984:	eb01 0402 	add.w	r4, r1, r2
 801b988:	d902      	bls.n	801b990 <memmove+0x10>
 801b98a:	4284      	cmp	r4, r0
 801b98c:	4623      	mov	r3, r4
 801b98e:	d807      	bhi.n	801b9a0 <memmove+0x20>
 801b990:	1e43      	subs	r3, r0, #1
 801b992:	42a1      	cmp	r1, r4
 801b994:	d008      	beq.n	801b9a8 <memmove+0x28>
 801b996:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b99a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b99e:	e7f8      	b.n	801b992 <memmove+0x12>
 801b9a0:	4402      	add	r2, r0
 801b9a2:	4601      	mov	r1, r0
 801b9a4:	428a      	cmp	r2, r1
 801b9a6:	d100      	bne.n	801b9aa <memmove+0x2a>
 801b9a8:	bd10      	pop	{r4, pc}
 801b9aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b9ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b9b2:	e7f7      	b.n	801b9a4 <memmove+0x24>

0801b9b4 <_sbrk_r>:
 801b9b4:	b538      	push	{r3, r4, r5, lr}
 801b9b6:	4d06      	ldr	r5, [pc, #24]	@ (801b9d0 <_sbrk_r+0x1c>)
 801b9b8:	2300      	movs	r3, #0
 801b9ba:	4604      	mov	r4, r0
 801b9bc:	4608      	mov	r0, r1
 801b9be:	602b      	str	r3, [r5, #0]
 801b9c0:	f7e7 fb40 	bl	8003044 <_sbrk>
 801b9c4:	1c43      	adds	r3, r0, #1
 801b9c6:	d102      	bne.n	801b9ce <_sbrk_r+0x1a>
 801b9c8:	682b      	ldr	r3, [r5, #0]
 801b9ca:	b103      	cbz	r3, 801b9ce <_sbrk_r+0x1a>
 801b9cc:	6023      	str	r3, [r4, #0]
 801b9ce:	bd38      	pop	{r3, r4, r5, pc}
 801b9d0:	2001181c 	.word	0x2001181c

0801b9d4 <__assert_func>:
 801b9d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b9d6:	4614      	mov	r4, r2
 801b9d8:	461a      	mov	r2, r3
 801b9da:	4b09      	ldr	r3, [pc, #36]	@ (801ba00 <__assert_func+0x2c>)
 801b9dc:	681b      	ldr	r3, [r3, #0]
 801b9de:	4605      	mov	r5, r0
 801b9e0:	68d8      	ldr	r0, [r3, #12]
 801b9e2:	b14c      	cbz	r4, 801b9f8 <__assert_func+0x24>
 801b9e4:	4b07      	ldr	r3, [pc, #28]	@ (801ba04 <__assert_func+0x30>)
 801b9e6:	9100      	str	r1, [sp, #0]
 801b9e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b9ec:	4906      	ldr	r1, [pc, #24]	@ (801ba08 <__assert_func+0x34>)
 801b9ee:	462b      	mov	r3, r5
 801b9f0:	f000 f870 	bl	801bad4 <fiprintf>
 801b9f4:	f000 f904 	bl	801bc00 <abort>
 801b9f8:	4b04      	ldr	r3, [pc, #16]	@ (801ba0c <__assert_func+0x38>)
 801b9fa:	461c      	mov	r4, r3
 801b9fc:	e7f3      	b.n	801b9e6 <__assert_func+0x12>
 801b9fe:	bf00      	nop
 801ba00:	20000154 	.word	0x20000154
 801ba04:	0801c25d 	.word	0x0801c25d
 801ba08:	0801c26a 	.word	0x0801c26a
 801ba0c:	0801c298 	.word	0x0801c298

0801ba10 <_calloc_r>:
 801ba10:	b570      	push	{r4, r5, r6, lr}
 801ba12:	fba1 5402 	umull	r5, r4, r1, r2
 801ba16:	b934      	cbnz	r4, 801ba26 <_calloc_r+0x16>
 801ba18:	4629      	mov	r1, r5
 801ba1a:	f7fe ffd1 	bl	801a9c0 <_malloc_r>
 801ba1e:	4606      	mov	r6, r0
 801ba20:	b928      	cbnz	r0, 801ba2e <_calloc_r+0x1e>
 801ba22:	4630      	mov	r0, r6
 801ba24:	bd70      	pop	{r4, r5, r6, pc}
 801ba26:	220c      	movs	r2, #12
 801ba28:	6002      	str	r2, [r0, #0]
 801ba2a:	2600      	movs	r6, #0
 801ba2c:	e7f9      	b.n	801ba22 <_calloc_r+0x12>
 801ba2e:	462a      	mov	r2, r5
 801ba30:	4621      	mov	r1, r4
 801ba32:	f7fe f86a 	bl	8019b0a <memset>
 801ba36:	e7f4      	b.n	801ba22 <_calloc_r+0x12>

0801ba38 <__ascii_mbtowc>:
 801ba38:	b082      	sub	sp, #8
 801ba3a:	b901      	cbnz	r1, 801ba3e <__ascii_mbtowc+0x6>
 801ba3c:	a901      	add	r1, sp, #4
 801ba3e:	b142      	cbz	r2, 801ba52 <__ascii_mbtowc+0x1a>
 801ba40:	b14b      	cbz	r3, 801ba56 <__ascii_mbtowc+0x1e>
 801ba42:	7813      	ldrb	r3, [r2, #0]
 801ba44:	600b      	str	r3, [r1, #0]
 801ba46:	7812      	ldrb	r2, [r2, #0]
 801ba48:	1e10      	subs	r0, r2, #0
 801ba4a:	bf18      	it	ne
 801ba4c:	2001      	movne	r0, #1
 801ba4e:	b002      	add	sp, #8
 801ba50:	4770      	bx	lr
 801ba52:	4610      	mov	r0, r2
 801ba54:	e7fb      	b.n	801ba4e <__ascii_mbtowc+0x16>
 801ba56:	f06f 0001 	mvn.w	r0, #1
 801ba5a:	e7f8      	b.n	801ba4e <__ascii_mbtowc+0x16>

0801ba5c <_realloc_r>:
 801ba5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba60:	4607      	mov	r7, r0
 801ba62:	4614      	mov	r4, r2
 801ba64:	460d      	mov	r5, r1
 801ba66:	b921      	cbnz	r1, 801ba72 <_realloc_r+0x16>
 801ba68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ba6c:	4611      	mov	r1, r2
 801ba6e:	f7fe bfa7 	b.w	801a9c0 <_malloc_r>
 801ba72:	b92a      	cbnz	r2, 801ba80 <_realloc_r+0x24>
 801ba74:	f7fe ff30 	bl	801a8d8 <_free_r>
 801ba78:	4625      	mov	r5, r4
 801ba7a:	4628      	mov	r0, r5
 801ba7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ba80:	f000 f8c5 	bl	801bc0e <_malloc_usable_size_r>
 801ba84:	4284      	cmp	r4, r0
 801ba86:	4606      	mov	r6, r0
 801ba88:	d802      	bhi.n	801ba90 <_realloc_r+0x34>
 801ba8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ba8e:	d8f4      	bhi.n	801ba7a <_realloc_r+0x1e>
 801ba90:	4621      	mov	r1, r4
 801ba92:	4638      	mov	r0, r7
 801ba94:	f7fe ff94 	bl	801a9c0 <_malloc_r>
 801ba98:	4680      	mov	r8, r0
 801ba9a:	b908      	cbnz	r0, 801baa0 <_realloc_r+0x44>
 801ba9c:	4645      	mov	r5, r8
 801ba9e:	e7ec      	b.n	801ba7a <_realloc_r+0x1e>
 801baa0:	42b4      	cmp	r4, r6
 801baa2:	4622      	mov	r2, r4
 801baa4:	4629      	mov	r1, r5
 801baa6:	bf28      	it	cs
 801baa8:	4632      	movcs	r2, r6
 801baaa:	f7fe f8ae 	bl	8019c0a <memcpy>
 801baae:	4629      	mov	r1, r5
 801bab0:	4638      	mov	r0, r7
 801bab2:	f7fe ff11 	bl	801a8d8 <_free_r>
 801bab6:	e7f1      	b.n	801ba9c <_realloc_r+0x40>

0801bab8 <__ascii_wctomb>:
 801bab8:	4603      	mov	r3, r0
 801baba:	4608      	mov	r0, r1
 801babc:	b141      	cbz	r1, 801bad0 <__ascii_wctomb+0x18>
 801babe:	2aff      	cmp	r2, #255	@ 0xff
 801bac0:	d904      	bls.n	801bacc <__ascii_wctomb+0x14>
 801bac2:	228a      	movs	r2, #138	@ 0x8a
 801bac4:	601a      	str	r2, [r3, #0]
 801bac6:	f04f 30ff 	mov.w	r0, #4294967295
 801baca:	4770      	bx	lr
 801bacc:	700a      	strb	r2, [r1, #0]
 801bace:	2001      	movs	r0, #1
 801bad0:	4770      	bx	lr
	...

0801bad4 <fiprintf>:
 801bad4:	b40e      	push	{r1, r2, r3}
 801bad6:	b503      	push	{r0, r1, lr}
 801bad8:	4601      	mov	r1, r0
 801bada:	ab03      	add	r3, sp, #12
 801badc:	4805      	ldr	r0, [pc, #20]	@ (801baf4 <fiprintf+0x20>)
 801bade:	f853 2b04 	ldr.w	r2, [r3], #4
 801bae2:	6800      	ldr	r0, [r0, #0]
 801bae4:	9301      	str	r3, [sp, #4]
 801bae6:	f7ff fcf3 	bl	801b4d0 <_vfiprintf_r>
 801baea:	b002      	add	sp, #8
 801baec:	f85d eb04 	ldr.w	lr, [sp], #4
 801baf0:	b003      	add	sp, #12
 801baf2:	4770      	bx	lr
 801baf4:	20000154 	.word	0x20000154

0801baf8 <__swhatbuf_r>:
 801baf8:	b570      	push	{r4, r5, r6, lr}
 801bafa:	460c      	mov	r4, r1
 801bafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bb00:	2900      	cmp	r1, #0
 801bb02:	b096      	sub	sp, #88	@ 0x58
 801bb04:	4615      	mov	r5, r2
 801bb06:	461e      	mov	r6, r3
 801bb08:	da0d      	bge.n	801bb26 <__swhatbuf_r+0x2e>
 801bb0a:	89a3      	ldrh	r3, [r4, #12]
 801bb0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801bb10:	f04f 0100 	mov.w	r1, #0
 801bb14:	bf14      	ite	ne
 801bb16:	2340      	movne	r3, #64	@ 0x40
 801bb18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801bb1c:	2000      	movs	r0, #0
 801bb1e:	6031      	str	r1, [r6, #0]
 801bb20:	602b      	str	r3, [r5, #0]
 801bb22:	b016      	add	sp, #88	@ 0x58
 801bb24:	bd70      	pop	{r4, r5, r6, pc}
 801bb26:	466a      	mov	r2, sp
 801bb28:	f000 f848 	bl	801bbbc <_fstat_r>
 801bb2c:	2800      	cmp	r0, #0
 801bb2e:	dbec      	blt.n	801bb0a <__swhatbuf_r+0x12>
 801bb30:	9901      	ldr	r1, [sp, #4]
 801bb32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801bb36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801bb3a:	4259      	negs	r1, r3
 801bb3c:	4159      	adcs	r1, r3
 801bb3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801bb42:	e7eb      	b.n	801bb1c <__swhatbuf_r+0x24>

0801bb44 <__smakebuf_r>:
 801bb44:	898b      	ldrh	r3, [r1, #12]
 801bb46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bb48:	079d      	lsls	r5, r3, #30
 801bb4a:	4606      	mov	r6, r0
 801bb4c:	460c      	mov	r4, r1
 801bb4e:	d507      	bpl.n	801bb60 <__smakebuf_r+0x1c>
 801bb50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801bb54:	6023      	str	r3, [r4, #0]
 801bb56:	6123      	str	r3, [r4, #16]
 801bb58:	2301      	movs	r3, #1
 801bb5a:	6163      	str	r3, [r4, #20]
 801bb5c:	b003      	add	sp, #12
 801bb5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bb60:	ab01      	add	r3, sp, #4
 801bb62:	466a      	mov	r2, sp
 801bb64:	f7ff ffc8 	bl	801baf8 <__swhatbuf_r>
 801bb68:	9f00      	ldr	r7, [sp, #0]
 801bb6a:	4605      	mov	r5, r0
 801bb6c:	4639      	mov	r1, r7
 801bb6e:	4630      	mov	r0, r6
 801bb70:	f7fe ff26 	bl	801a9c0 <_malloc_r>
 801bb74:	b948      	cbnz	r0, 801bb8a <__smakebuf_r+0x46>
 801bb76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb7a:	059a      	lsls	r2, r3, #22
 801bb7c:	d4ee      	bmi.n	801bb5c <__smakebuf_r+0x18>
 801bb7e:	f023 0303 	bic.w	r3, r3, #3
 801bb82:	f043 0302 	orr.w	r3, r3, #2
 801bb86:	81a3      	strh	r3, [r4, #12]
 801bb88:	e7e2      	b.n	801bb50 <__smakebuf_r+0xc>
 801bb8a:	89a3      	ldrh	r3, [r4, #12]
 801bb8c:	6020      	str	r0, [r4, #0]
 801bb8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bb92:	81a3      	strh	r3, [r4, #12]
 801bb94:	9b01      	ldr	r3, [sp, #4]
 801bb96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801bb9a:	b15b      	cbz	r3, 801bbb4 <__smakebuf_r+0x70>
 801bb9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bba0:	4630      	mov	r0, r6
 801bba2:	f000 f81d 	bl	801bbe0 <_isatty_r>
 801bba6:	b128      	cbz	r0, 801bbb4 <__smakebuf_r+0x70>
 801bba8:	89a3      	ldrh	r3, [r4, #12]
 801bbaa:	f023 0303 	bic.w	r3, r3, #3
 801bbae:	f043 0301 	orr.w	r3, r3, #1
 801bbb2:	81a3      	strh	r3, [r4, #12]
 801bbb4:	89a3      	ldrh	r3, [r4, #12]
 801bbb6:	431d      	orrs	r5, r3
 801bbb8:	81a5      	strh	r5, [r4, #12]
 801bbba:	e7cf      	b.n	801bb5c <__smakebuf_r+0x18>

0801bbbc <_fstat_r>:
 801bbbc:	b538      	push	{r3, r4, r5, lr}
 801bbbe:	4d07      	ldr	r5, [pc, #28]	@ (801bbdc <_fstat_r+0x20>)
 801bbc0:	2300      	movs	r3, #0
 801bbc2:	4604      	mov	r4, r0
 801bbc4:	4608      	mov	r0, r1
 801bbc6:	4611      	mov	r1, r2
 801bbc8:	602b      	str	r3, [r5, #0]
 801bbca:	f7e7 fa13 	bl	8002ff4 <_fstat>
 801bbce:	1c43      	adds	r3, r0, #1
 801bbd0:	d102      	bne.n	801bbd8 <_fstat_r+0x1c>
 801bbd2:	682b      	ldr	r3, [r5, #0]
 801bbd4:	b103      	cbz	r3, 801bbd8 <_fstat_r+0x1c>
 801bbd6:	6023      	str	r3, [r4, #0]
 801bbd8:	bd38      	pop	{r3, r4, r5, pc}
 801bbda:	bf00      	nop
 801bbdc:	2001181c 	.word	0x2001181c

0801bbe0 <_isatty_r>:
 801bbe0:	b538      	push	{r3, r4, r5, lr}
 801bbe2:	4d06      	ldr	r5, [pc, #24]	@ (801bbfc <_isatty_r+0x1c>)
 801bbe4:	2300      	movs	r3, #0
 801bbe6:	4604      	mov	r4, r0
 801bbe8:	4608      	mov	r0, r1
 801bbea:	602b      	str	r3, [r5, #0]
 801bbec:	f7e7 fa12 	bl	8003014 <_isatty>
 801bbf0:	1c43      	adds	r3, r0, #1
 801bbf2:	d102      	bne.n	801bbfa <_isatty_r+0x1a>
 801bbf4:	682b      	ldr	r3, [r5, #0]
 801bbf6:	b103      	cbz	r3, 801bbfa <_isatty_r+0x1a>
 801bbf8:	6023      	str	r3, [r4, #0]
 801bbfa:	bd38      	pop	{r3, r4, r5, pc}
 801bbfc:	2001181c 	.word	0x2001181c

0801bc00 <abort>:
 801bc00:	b508      	push	{r3, lr}
 801bc02:	2006      	movs	r0, #6
 801bc04:	f000 f834 	bl	801bc70 <raise>
 801bc08:	2001      	movs	r0, #1
 801bc0a:	f7e7 f9a3 	bl	8002f54 <_exit>

0801bc0e <_malloc_usable_size_r>:
 801bc0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bc12:	1f18      	subs	r0, r3, #4
 801bc14:	2b00      	cmp	r3, #0
 801bc16:	bfbc      	itt	lt
 801bc18:	580b      	ldrlt	r3, [r1, r0]
 801bc1a:	18c0      	addlt	r0, r0, r3
 801bc1c:	4770      	bx	lr

0801bc1e <_raise_r>:
 801bc1e:	291f      	cmp	r1, #31
 801bc20:	b538      	push	{r3, r4, r5, lr}
 801bc22:	4605      	mov	r5, r0
 801bc24:	460c      	mov	r4, r1
 801bc26:	d904      	bls.n	801bc32 <_raise_r+0x14>
 801bc28:	2316      	movs	r3, #22
 801bc2a:	6003      	str	r3, [r0, #0]
 801bc2c:	f04f 30ff 	mov.w	r0, #4294967295
 801bc30:	bd38      	pop	{r3, r4, r5, pc}
 801bc32:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bc34:	b112      	cbz	r2, 801bc3c <_raise_r+0x1e>
 801bc36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bc3a:	b94b      	cbnz	r3, 801bc50 <_raise_r+0x32>
 801bc3c:	4628      	mov	r0, r5
 801bc3e:	f000 f831 	bl	801bca4 <_getpid_r>
 801bc42:	4622      	mov	r2, r4
 801bc44:	4601      	mov	r1, r0
 801bc46:	4628      	mov	r0, r5
 801bc48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bc4c:	f000 b818 	b.w	801bc80 <_kill_r>
 801bc50:	2b01      	cmp	r3, #1
 801bc52:	d00a      	beq.n	801bc6a <_raise_r+0x4c>
 801bc54:	1c59      	adds	r1, r3, #1
 801bc56:	d103      	bne.n	801bc60 <_raise_r+0x42>
 801bc58:	2316      	movs	r3, #22
 801bc5a:	6003      	str	r3, [r0, #0]
 801bc5c:	2001      	movs	r0, #1
 801bc5e:	e7e7      	b.n	801bc30 <_raise_r+0x12>
 801bc60:	2100      	movs	r1, #0
 801bc62:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bc66:	4620      	mov	r0, r4
 801bc68:	4798      	blx	r3
 801bc6a:	2000      	movs	r0, #0
 801bc6c:	e7e0      	b.n	801bc30 <_raise_r+0x12>
	...

0801bc70 <raise>:
 801bc70:	4b02      	ldr	r3, [pc, #8]	@ (801bc7c <raise+0xc>)
 801bc72:	4601      	mov	r1, r0
 801bc74:	6818      	ldr	r0, [r3, #0]
 801bc76:	f7ff bfd2 	b.w	801bc1e <_raise_r>
 801bc7a:	bf00      	nop
 801bc7c:	20000154 	.word	0x20000154

0801bc80 <_kill_r>:
 801bc80:	b538      	push	{r3, r4, r5, lr}
 801bc82:	4d07      	ldr	r5, [pc, #28]	@ (801bca0 <_kill_r+0x20>)
 801bc84:	2300      	movs	r3, #0
 801bc86:	4604      	mov	r4, r0
 801bc88:	4608      	mov	r0, r1
 801bc8a:	4611      	mov	r1, r2
 801bc8c:	602b      	str	r3, [r5, #0]
 801bc8e:	f7e7 f951 	bl	8002f34 <_kill>
 801bc92:	1c43      	adds	r3, r0, #1
 801bc94:	d102      	bne.n	801bc9c <_kill_r+0x1c>
 801bc96:	682b      	ldr	r3, [r5, #0]
 801bc98:	b103      	cbz	r3, 801bc9c <_kill_r+0x1c>
 801bc9a:	6023      	str	r3, [r4, #0]
 801bc9c:	bd38      	pop	{r3, r4, r5, pc}
 801bc9e:	bf00      	nop
 801bca0:	2001181c 	.word	0x2001181c

0801bca4 <_getpid_r>:
 801bca4:	f7e7 b93e 	b.w	8002f24 <_getpid>

0801bca8 <_init>:
 801bca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bcaa:	bf00      	nop
 801bcac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bcae:	bc08      	pop	{r3}
 801bcb0:	469e      	mov	lr, r3
 801bcb2:	4770      	bx	lr

0801bcb4 <_fini>:
 801bcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bcb6:	bf00      	nop
 801bcb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bcba:	bc08      	pop	{r3}
 801bcbc:	469e      	mov	lr, r3
 801bcbe:	4770      	bx	lr
