<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="MemBench/src/ddrbenchmark.cpp:8:9" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="MemBench/src/ddrbenchmark.cpp:8:9" LoopName="count" ParentFunc="countCycles(hls::stream&lt;long long, 0&gt;&amp;, unsigned long long*)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="MemBench/src/ddrbenchmark.cpp:17:13" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.i.store.8," ID="memseq" BundleName="gmem" VarName="mem" LoopLoc="MemBench/src/ddrbenchmark.cpp:17:13" LoopName="dataWrite" ParentFunc="runBench(ap_uint&lt;32&gt;*, hls::stream&lt;long long, 0&gt;&amp;, int, bool)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="MemBench/src/ddrbenchmark.cpp:24:12" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.i8.load.8," ID="memseq1" BundleName="gmem" VarName="mem" LoopLoc="MemBench/src/ddrbenchmark.cpp:24:12" LoopName="dataRead" ParentFunc="runBench(ap_uint&lt;32&gt;*, hls::stream&lt;long long, 0&gt;&amp;, int, bool)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="MemBench/src/ddrbenchmark.cpp:17:13" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="memseq" BundleName="gmem" VarName="mem" LoopLoc="MemBench/src/ddrbenchmark.cpp:17:13" LoopName="dataWrite" ParentFunc="runBench(ap_uint&lt;32&gt;*, hls::stream&lt;long long, 0&gt;&amp;, int, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="MemBench/src/ddrbenchmark.cpp:24:12" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="memseq1" BundleName="gmem" VarName="mem" LoopLoc="MemBench/src/ddrbenchmark.cpp:24:12" LoopName="dataRead" ParentFunc="runBench(ap_uint&lt;32&gt;*, hls::stream&lt;long long, 0&gt;&amp;, int, bool)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="MemBench/src/ddrbenchmark.cpp:17:13" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'dataWrite' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="MemBench/src/ddrbenchmark.cpp:17:13" LoopName="dataWrite" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="MemBench/src/ddrbenchmark.cpp:24:12" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'dataRead' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="MemBench/src/ddrbenchmark.cpp:24:12" LoopName="dataRead" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

