--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1954 paths analyzed, 1334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.942ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y11.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.083 - 1.032)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y57.AMUX       Tshcko                0.465   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(75)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF
    RAMB36_X1Y11.DIBDI3     net (fanout=1)        1.786   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(74)
    RAMB36_X1Y11.CLKBWRCLKL Trdck_DIB             0.707   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         2.958ns (1.172ns logic, 1.786ns route)
                                                          (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y11.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[175].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.083 - 1.008)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[175].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y59.AQ         Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(172)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[175].I_SRLT_NE_0.FF
    RAMB36_X1Y11.DIBDI21    net (fanout=1)        1.879   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(175)
    RAMB36_X1Y11.CLKBWRCLKL Trdck_DIB             0.707   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         2.967ns (1.088ns logic, 1.879ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y10.DIPBDIP2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (1.088 - 1.041)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y49.CMUX       Tshcko                0.467   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(109)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF
    RAMB36_X1Y10.DIPBDIP2   net (fanout=1)        1.735   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(106)
    RAMB36_X1Y10.CLKBWRCLKL Trdck_DIPB            0.707   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         2.909ns (1.174ns logic, 1.735ns route)
                                                          (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y11.DIBDI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.585 - 0.423)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y59.BQ         Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(172)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF
    RAMB36_X1Y11.DIBDI20    net (fanout=1)        0.264   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(174)
    RAMB36_X1Y11.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.181ns (-0.083ns logic, 0.264ns route)
                                                          (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y11.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.585 - 0.423)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y59.CMUX       Tshcko                0.147   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(172)
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF
    RAMB36_X1Y11.DIPBDIP1   net (fanout=1)        0.233   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(88)
    RAMB36_X1Y11.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.182ns (-0.051ns logic, 0.233ns route)
                                                          (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y8.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.617 - 0.456)
  Source Clock:         clk_200MHz_BUFG rising at 5.000ns
  Destination Clock:    clk_200MHz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y42.CQ        Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(118)
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF
    RAMB36_X0Y8.DIBDI19    net (fanout=1)        0.265   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA(119)
    RAMB36_X0Y8.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.182ns (-0.083ns logic, 0.265ns route)
                                                         (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200MHz" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y9.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "userclk_66MHz_IBUF" PERIOD = 15.015015 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_54e96cfd = PERIOD TIMEGRP "clk_54e96cfd" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_54e96cfd = PERIOD TIMEGRP "clk_54e96cfd" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Location pin: RAMB36_X8Y22.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKBWRCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36_2.ramb36_i/CLKBWRCLKL
  Location pin: RAMB36_X8Y22.CLKBWRCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36_2.ramb36_i/CLKARDCLKL
  Location pin: RAMB36_X7Y29.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3659 paths analyzed, 577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.228ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (SLICE_X44Y74.A1), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y12.DOADO6  Trcko_DO              2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X22Y61.D1      net (fanout=1)        0.802   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(60)
    SLICE_X22Y61.D       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X13Y49.A4      net (fanout=1)        1.122   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X13Y49.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/fifo_data_in_out(67)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X21Y51.D2      net (fanout=1)        0.905   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X21Y51.CMUX    Topdc                 0.348   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/iTRIG_IN(91)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X35Y62.B3      net (fanout=1)        1.290   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X35Y62.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y74.A1      net (fanout=1)        1.419   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X44Y74.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.655ns logic, 5.538ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y12.DOADO1  Trcko_DO              2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X14Y49.A1      net (fanout=1)        1.588   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(55)
    SLICE_X14Y49.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/iTRIG_IN(151)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X13Y49.A6      net (fanout=1)        0.228   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X13Y49.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/fifo_data_in_out(67)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X21Y51.D2      net (fanout=1)        0.905   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X21Y51.CMUX    Topdc                 0.348   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/iTRIG_IN(91)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X35Y62.B3      net (fanout=1)        1.290   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X35Y62.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y74.A1      net (fanout=1)        1.419   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X44Y74.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (2.655ns logic, 5.430ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.055ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO3  Trcko_DOA             2.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X22Y50.A2      net (fanout=1)        0.912   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(93)
    SLICE_X22Y50.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/iTRIG_IN(15)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X23Y56.C1      net (fanout=1)        0.739   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X23Y56.CMUX    Tilo                  0.352   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X21Y51.C3      net (fanout=1)        0.752   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X21Y51.CMUX    Tilo                  0.352   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/iTRIG_IN(91)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X35Y62.B3      net (fanout=1)        1.290   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X35Y62.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X44Y74.A1      net (fanout=1)        1.419   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(3)
    SLICE_X44Y74.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.055ns (2.943ns logic, 5.112ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X12Y50.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDI_reg (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDI_reg to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.BQ     Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDI_reg
    SLICE_X12Y50.DI      net (fanout=15)       5.940   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(1)
    SLICE_X12Y50.CLK     Tds                   0.249   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (0.586ns logic, 5.940ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y8.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y82.DQ        Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y82.D3        net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X52Y82.D         Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y62.A4        net (fanout=11)       1.944   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y62.AMUX      Tilo                  0.186   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y8.ENARDENL   net (fanout=18)       3.037   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(6)
    RAMB36_X0Y8.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.478ns (1.036ns logic, 5.442ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y71.BMUX      Tshcko                0.468   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X35Y65.D1        net (fanout=8)        1.327   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(9)
    SLICE_X35Y65.DMUX      Tilo                  0.192   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN(1)
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X35Y62.A3        net (fanout=1)        0.585   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(2)
    SLICE_X35Y62.AMUX      Tilo                  0.182   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y8.ENARDENL   net (fanout=18)       3.037   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(6)
    RAMB36_X0Y8.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.192ns (1.243ns logic, 4.949ns route)
                                                         (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y74.CQ        Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X42Y71.A1        net (fanout=4)        0.784   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X42Y71.A         Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y62.A2        net (fanout=11)       1.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X35Y62.AMUX      Tilo                  0.194   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y8.ENARDENL   net (fanout=18)       3.037   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(6)
    RAMB36_X0Y8.CLKARDCLKL Trcck_RDEN            0.401   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.158ns (1.000ns logic, 5.158ns route)
                                                         (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (SLICE_X44Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.BQ      Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X44Y74.A6      net (fanout=4)        0.049   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(1)
    SLICE_X44Y74.CLK     Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iTDO
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X40Y71.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X40Y71.B5      net (fanout=8)        0.075   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(10)
    SLICE_X40Y71.CLK     Tah         (-Th)     0.099   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(10)_rt
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X34Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y61.BQ      Tcko                  0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X34Y61.AX      net (fanout=1)        0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT(1)
    SLICE_X34Y61.CLK     Tckdi       (-Th)     0.089   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.184ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X40Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y86.A4      net (fanout=3)        0.927   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X56Y86.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y71.CE      net (fanout=2)        1.489   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y71.CLK     Tceck                 0.284   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.733ns logic, 2.416ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X40Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y86.A4      net (fanout=3)        0.927   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X56Y86.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y71.CE      net (fanout=2)        1.489   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y71.CLK     Tceck                 0.284   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.733ns logic, 2.416ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X40Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y86.A4      net (fanout=3)        0.927   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X56Y86.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y71.CE      net (fanout=2)        1.489   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y71.CLK     Tceck                 0.284   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.733ns logic, 2.416ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X54Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y86.D4      net (fanout=3)        0.462   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X57Y86.D       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X54Y82.SR      net (fanout=2)        0.235   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X54Y82.CLK     Tcksr       (-Th)    -0.049   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.198ns logic, 0.697ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X55Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y86.D4      net (fanout=3)        0.462   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X57Y86.D       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y82.SR      net (fanout=2)        0.235   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y82.CLK     Tcksr       (-Th)    -0.065   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iSYNC_WORD(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.214ns logic, 0.697ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X55Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y86.D4      net (fanout=3)        0.462   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X57Y86.D       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y82.SR      net (fanout=2)        0.235   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y82.CLK     Tcksr       (-Th)    -0.065   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/iSYNC_WORD(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.214ns logic, 0.697ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.642ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y92.A5      net (fanout=3)        0.196   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X64Y92.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.411ns logic, 0.196ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.AQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y92.A5      net (fanout=3)        0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
    SLICE_X64Y92.CLK     Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iDATA_CMD
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD_n
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2285 paths analyzed, 269 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG (SLICE_X15Y45.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.671ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG (FF)
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y82.D3      net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X52Y82.D       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y59.B2      net (fanout=11)       2.431   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (0.938ns logic, 4.698ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.970ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG (FF)
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X33Y64.A2      net (fanout=8)        1.441   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
    SLICE_X33Y64.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X33Y59.B1      net (fanout=1)        0.750   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.938ns logic, 3.997ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.956ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG (FF)
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.CQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X42Y71.A1      net (fanout=4)        0.784   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X42Y71.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y59.B4      net (fanout=11)       1.437   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[40].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (0.894ns logic, 4.027ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG (SLICE_X15Y45.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.671ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG (FF)
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y82.D3      net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X52Y82.D       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y59.B2      net (fanout=11)       2.431   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (0.938ns logic, 4.698ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.970ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG (FF)
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X33Y64.A2      net (fanout=8)        1.441   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
    SLICE_X33Y64.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X33Y59.B1      net (fanout=1)        0.750   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.938ns logic, 3.997ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.956ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG (FF)
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.CQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X42Y71.A1      net (fanout=4)        0.784   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X42Y71.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y59.B4      net (fanout=11)       1.437   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[41].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (0.894ns logic, 4.027ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG (SLICE_X15Y45.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.671ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG (FF)
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y82.D3      net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X52Y82.D       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y59.B2      net (fanout=11)       2.431   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (0.938ns logic, 4.698ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.970ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG (FF)
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X33Y64.A2      net (fanout=8)        1.441   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
    SLICE_X33Y64.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(10)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X33Y59.B1      net (fanout=1)        0.750   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(5)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.938ns logic, 3.997ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.956ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG (FF)
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.CQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X42Y71.A1      net (fanout=4)        0.784   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID(2)
    SLICE_X42Y71.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y59.B4      net (fanout=11)       1.437   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCORE_ID_SEL(0)
    SLICE_X33Y59.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X15Y45.SR      net (fanout=17)       1.806   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(25)
    SLICE_X15Y45.CLK     Trck                  0.421   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/gand_dly(43)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_INPUT_REG_NE0.G_GAND_DLY[42].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (0.894ns logic, 4.027ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X28Y57.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.101ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.DQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(4)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X28Y57.D6      net (fanout=2)        0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(4)
    SLICE_X28Y57.CLK     Tah         (-Th)     0.077   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.038ns logic, 0.098ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X28Y57.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.103ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.AQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(4)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X28Y57.A6      net (fanout=2)        0.099   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec(1)
    SLICE_X28Y57.CLK     Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.039ns logic, 0.099ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X35Y65.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.103ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Destination Clock:    clk_200MHz_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.BQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X35Y65.AX      net (fanout=1)        0.099   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X35Y65.CLK     Tckdi       (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.039ns logic, 0.099ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 356 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y61.C1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.875ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.840ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.BQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X33Y59.A4      net (fanout=1)        0.451   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
    SLICE_X33Y59.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(9)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X34Y61.A2      net (fanout=1)        0.868   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X34Y61.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X34Y61.B3      net (fanout=1)        0.340   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X34Y61.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X36Y61.C1      net (fanout=1)        0.610   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X36Y61.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.571ns logic, 2.269ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.698ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.663ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y57.DQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X30Y57.C2      net (fanout=1)        0.475   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
    SLICE_X30Y57.C       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y61.A3      net (fanout=1)        0.667   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y61.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X34Y61.B3      net (fanout=1)        0.340   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X34Y61.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X36Y61.C1      net (fanout=1)        0.610   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X36Y61.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.571ns logic, 2.092ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.684ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.649ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y57.CQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(3)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X30Y57.C3      net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat(2)
    SLICE_X30Y57.C       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y61.A3      net (fanout=1)        0.667   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y61.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X34Y61.B3      net (fanout=1)        0.340   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/N42
    SLICE_X34Y61.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X36Y61.C1      net (fanout=1)        0.610   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X36Y61.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.571ns logic, 2.078ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X37Y66.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.678ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AQ      Tcko                  0.337   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly(2)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X37Y66.A1      net (fanout=1)        0.586   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly(2)
    SLICE_X37Y66.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y66.SR      net (fanout=3)        0.357   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y66.CLK     Trck                  0.295   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.700ns logic, 0.943ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (SLICE_X34Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.566ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz_BUFG rising
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.CQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD
    SLICE_X34Y65.A3      net (fanout=1)        0.476   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly(4)
    SLICE_X34Y65.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X34Y65.SR      net (fanout=3)        0.358   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X34Y65.CLK     Trck                  0.248   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.697ns logic, 0.834ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y61.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.001ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.966ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.380   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.456   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y62.A1      net (fanout=2)        0.858   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y62.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X34Y61.B5      net (fanout=1)        0.428   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X34Y61.B       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X36Y61.C1      net (fanout=1)        0.610   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X36Y61.CLK     Tas                   0.030   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (0.614ns logic, 2.352ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X36Y64.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.202ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.380   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.456   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X36Y64.AX      net (fanout=2)        0.248   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y64.CLK     Tdick                 0.015   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.463ns logic, 0.704ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X37Y65.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.944ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.380   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.456   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.CLK     Tas                   0.073   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.453ns logic, 0.456ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X37Y65.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.188ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.118   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.160   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.CLK     Tah         (-Th)     0.055   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.063ns logic, 0.160ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X36Y64.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.286ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.118   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.160   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.A       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X36Y64.AX      net (fanout=2)        0.098   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y64.CLK     Tckdi       (-Th)     0.089   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.063ns logic, 0.258ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y61.C1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.959ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.994ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcklo                 0.118   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X37Y65.A3      net (fanout=1)        0.160   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X37Y65.A       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y62.A1      net (fanout=2)        0.317   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y62.A       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat(1)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X34Y61.B5      net (fanout=1)        0.155   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X34Y61.B       Tilo                  0.034   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X36Y61.C1      net (fanout=1)        0.218   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X36Y61.CLK     Tah         (-Th)     0.076   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.144ns logic, 0.850ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y65.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.397ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.397ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y82.D3      net (fanout=1)        0.461   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iSYNC
    SLICE_X52Y82.D       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y66.B2      net (fanout=11)       1.748   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y66.BMUX    Tilo                  0.222   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y65.CLK     net (fanout=4)        0.517   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.671ns logic, 2.726ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.922ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.922ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.AMUX    Tshcko                0.465   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X36Y65.A1      net (fanout=8)        1.071   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(8)
    SLICE_X36Y65.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y66.B1      net (fanout=1)        0.579   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(9)
    SLICE_X37Y66.BMUX    Tilo                  0.222   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y65.CLK     net (fanout=4)        0.517   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.755ns logic, 2.167ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.892ns (data path)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.892ns (Levels of Logic = 2)
  Source Clock:         LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(0) rising at 0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.BMUX    Tshcko                0.468   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(11)
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X36Y65.A4      net (fanout=8)        1.038   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/iTARGET(9)
    SLICE_X36Y65.A       Tilo                  0.068   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y66.B1      net (fanout=1)        0.579   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/iCOMMAND_SEL(9)
    SLICE_X37Y66.BMUX    Tilo                  0.222   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y65.CLK     net (fanout=4)        0.517   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.758ns logic, 2.134ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.878ns (data path - clock path skew + uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.122ns (Levels of Logic = 0)
  Clock Path Skew:      -1.721ns (1.876 - 3.597)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.DQ      Tcko                  0.381   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X36Y65.SR      net (fanout=9)        0.487   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X36Y65.CLK     Trck                  0.254   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.635ns logic, 0.487ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.276ns (datapath - clock path skew - uncertainty)
  Source:               LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.612 - 1.554)
  Source Clock:         clk_200MHz_BUFG rising at 0.000ns
  Destination Clock:    LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/control(13) falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.DQ      Tcko                  0.115   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X36Y65.SR      net (fanout=9)        0.200   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X36Y65.CLK     Tremck      (-Th)    -0.054   LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.169ns logic, 0.200ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_5cc36873 = PERIOD TIMEGRP "clk_5cc36873" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_5cc36873 = PERIOD TIMEGRP "clk_5cc36873" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: LoopBack_Off_UserLogic.pcie_userlogic_00_x0/top_level_1/user_logic_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y9.CLKBWRCLKL
  Clock network: clk_200MHz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.MGTREFCLKRX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.MGTREFCLKTX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.MGTREFCLKRX0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 816 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.692ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3 (SLICE_X148Y147.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (2.454 - 2.595)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y139.BQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1
    SLICE_X149Y139.D4    net (fanout=1)        0.701   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
    SLICE_X149Y139.D     Tilo                  0.068   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/clock_locked_v6pcie1
    SLICE_X153Y141.C2    net (fanout=7)        0.764   make4Lanes.pcieCore/clock_locked
    SLICE_X153Y141.C     Tilo                  0.068   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv1_INV_0
    SLICE_X148Y147.SR    net (fanout=5)        0.657   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv
    SLICE_X148Y147.CLK   Tsrck                 0.455   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.928ns logic, 2.122ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2 (SLICE_X152Y129.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (2.459 - 2.595)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y139.BQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1
    SLICE_X149Y139.D4    net (fanout=1)        0.701   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
    SLICE_X149Y139.D     Tilo                  0.068   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/clock_locked_v6pcie1
    SLICE_X149Y135.A6    net (fanout=7)        0.402   make4Lanes.pcieCore/clock_locked
    SLICE_X149Y135.A     Tilo                  0.068   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv1_INV_0
    SLICE_X152Y129.SR    net (fanout=6)        0.942   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv
    SLICE_X152Y129.CLK   Tsrck                 0.455   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.928ns logic, 2.045ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated (SLICE_X146Y142.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (2.444 - 2.595)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y139.BQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked_1
    SLICE_X149Y139.D4    net (fanout=1)        0.701   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
    SLICE_X149Y139.D     Tilo                  0.068   make4Lanes.pcieCore/pcie_clocking_i/reg_clock_locked<1>
                                                       make4Lanes.pcieCore/pcie_clocking_i/clock_locked_v6pcie1
    SLICE_X153Y141.C2    net (fanout=7)        0.764   make4Lanes.pcieCore/clock_locked
    SLICE_X153Y141.C     Tilo                  0.068   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv1_INV_0
    SLICE_X146Y142.SR    net (fanout=5)        0.559   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/Reset_n_inv
    SLICE_X146Y142.CLK   Tsrck                 0.455   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.928ns logic, 2.024ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd4 (SLICE_X155Y144.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y144.BQ    Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
    SLICE_X155Y144.A6    net (fanout=10)       0.063   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd3
    SLICE_X155Y144.CLK   Tah         (-Th)     0.055   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd2
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd4-In2
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.043ns logic, 0.063ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (GTXE1_X0Y13.DADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_v6pcie_1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 0)
  Clock Path Skew:      0.433ns (1.406 - 0.973)
  Source Clock:         make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_v6pcie_1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y138.DQ    Tcko                  0.270   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/daddr<17>
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_v6pcie_1
    GTXE1_X0Y13.DADDR1   net (fanout=9)        0.780   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/daddr<17>
    GTXE1_X0Y13.DCLK     Tgtxckc_DADDR(-Th)     0.519   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (-0.249ns logic, 0.780ns route)
                                                       (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1 (SLICE_X155Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1 to make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y146.AQ    Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
    SLICE_X155Y146.A5    net (fanout=8)        0.071   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
    SLICE_X155Y146.CLK   Tah         (-Th)     0.055   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1-In
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_v6pcie_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: make4Lanes.pcieCore/drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.059ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (SLICE_X137Y126.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.961 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.DQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X138Y126.B2    net (fanout=2)        0.600   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CE    net (fanout=2)        0.367   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CLK   Tceck                 0.318   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.927ns logic, 2.029ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y126.AQ    Tcko                  0.337   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X138Y126.A1    net (fanout=7)        0.750   make4Lanes.pcieCore/sys_reset_n_d
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CE    net (fanout=2)        0.367   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CLK   Tceck                 0.318   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.859ns logic, 2.055ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.961 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.CQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X138Y126.B3    net (fanout=2)        0.472   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<2>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CE    net (fanout=2)        0.367   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y126.CLK   Tceck                 0.318   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.927ns logic, 1.901ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (SLICE_X137Y125.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.962 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.DQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X138Y126.B2    net (fanout=2)        0.600   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.927ns logic, 1.914ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y126.AQ    Tcko                  0.337   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X138Y126.A1    net (fanout=7)        0.750   make4Lanes.pcieCore/sys_reset_n_d
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.859ns logic, 1.940ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.962 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.CQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X138Y126.B3    net (fanout=2)        0.472   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<2>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.927ns logic, 1.786ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1 (SLICE_X137Y125.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.962 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.DQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X138Y126.B2    net (fanout=2)        0.600   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.927ns logic, 1.914ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y126.AQ    Tcko                  0.337   make4Lanes.pcieCore/sys_reset_n_d
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X138Y126.A1    net (fanout=7)        0.750   make4Lanes.pcieCore/sys_reset_n_d
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.859ns logic, 1.940ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.962 - 1.029)
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.CQ    Tcko                  0.337   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X138Y126.B3    net (fanout=2)        0.472   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<2>
    SLICE_X138Y126.B     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X138Y126.A6    net (fanout=1)        0.124   make4Lanes.pcieCore/pcie_reset_delay_i/N01
    SLICE_X138Y126.A     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D3    net (fanout=3)        0.462   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv1
    SLICE_X138Y125.D     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X138Y125.C2    net (fanout=1)        0.476   make4Lanes.pcieCore/pcie_reset_delay_i/N2
    SLICE_X138Y125.C     Tilo                  0.068   theTlpControl/rx_Itf/CplD_Channel/trn_rd_r1<11>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CE    net (fanout=2)        0.252   make4Lanes.pcieCore/pcie_reset_delay_i/_n0046_inv
    SLICE_X137Y125.CLK   Tceck                 0.318   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.927ns logic, 1.786ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (SLICE_X137Y125.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y125.AQ    Tcko                  0.098   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    SLICE_X137Y125.A5    net (fanout=1)        0.062   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<0>
    SLICE_X137Y125.CLK   Tah         (-Th)     0.017   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/Mcount_reg_count_23_16_lut<0>_INV_0
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/Mcount_reg_count_23_16_cy<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0 (SLICE_X139Y125.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y125.AQ    Tcko                  0.098   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0
    SLICE_X139Y125.A5    net (fanout=2)        0.066   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<0>
    SLICE_X139Y125.CLK   Tah         (-Th)     0.017   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/Mcount_reg_count_7_0_lut<0>_INV_0
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/Mcount_reg_count_7_0_cy<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2 (SLICE_X137Y125.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Destination:          make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Destination Clock:    make4Lanes.pcieCore/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2 to make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y125.CQ    Tcko                  0.098   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2
    SLICE_X137Y125.C5    net (fanout=1)        0.062   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<2>
    SLICE_X137Y125.CLK   Tah         (-Th)     0.013   make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16<2>_rt
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/Mcount_reg_count_23_16_cy<3>
                                                       make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.085ns logic, 0.062ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>/SR
  Logical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_0/SR
  Location pin: SLICE_X139Y125.SR
  Clock network: make4Lanes.pcieCore/pcie_reset_delay_i/sys_reset_n_inv
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>/SR
  Logical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_1/SR
  Location pin: SLICE_X139Y125.SR
  Clock network: make4Lanes.pcieCore/pcie_reset_delay_i/sys_reset_n_inv
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0<3>/SR
  Logical resource: make4Lanes.pcieCore/pcie_reset_delay_i/reg_count_7_0_2/SR
  Location pin: SLICE_X139Y125.SR
  Clock network: make4Lanes.pcieCore/pcie_reset_delay_i/sys_reset_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 71230 paths analyzed, 29559 endpoints analyzed, 63 failing endpoints
 63 timing errors detected. (63 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.426ns.
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (SLICE_X95Y171.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (1.532 - 1.700)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y35.DOBDO0  Trcko_DOB             2.073   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y171.D6     net (fanout=1)        1.906   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0>
    SLICE_X95Y171.CLK    Tas                   0.214   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (2.287ns logic, 1.906ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_22 (SLICE_X95Y174.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_22 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (1.530 - 1.700)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y35.DOBDO3  Trcko_DOB             2.073   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y174.D6     net (fanout=1)        1.895   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<3>
    SLICE_X95Y174.CLK    Tas                   0.214   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<22>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_413
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_12
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_22
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (2.287ns logic, 1.895ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_24 (SLICE_X97Y176.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.525 - 1.706)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y34.DOBDO5  Trcko_DOB             2.073   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X97Y176.C6     net (fanout=1)        1.837   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<5>
    SLICE_X97Y176.CLK    Tas                   0.218   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<24>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_24
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (2.291ns logic, 1.837ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX3DATA11), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X151Y123.DQ       Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11
    SLICE_X149Y122.A4       net (fanout=2)        0.150   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
    SLICE_X149Y122.A        Tilo                  0.034   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<9>
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>21
    PCIE_X0Y1.PIPERX3DATA11 net (fanout=1)        0.257   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<11>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.442   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.097ns (-0.310ns logic, 0.407ns route)
                                                          (-319.6% logic, 419.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X150Y122.DMUX     Tshcko                0.129   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X149Y122.A2       net (fanout=4)        0.215   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X149Y122.A        Tilo                  0.034   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<9>
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>21
    PCIE_X0Y1.PIPERX3DATA11 net (fanout=1)        0.257   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<11>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.442   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.193ns (-0.279ns logic, 0.472ns route)
                                                          (-144.6% logic, 244.6% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.TRNTEOFN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/trn_teof_n_i (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.533 - 0.432)
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/trn_teof_n_i to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y139.DQ    Tcko                  0.115   trn_teof_n
                                                       theTlpControl/tx_Itf/trn_teof_n_i
    PCIE_X0Y1.TRNTEOFN   net (fanout=4)        0.402   trn_teof_n
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.398   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                       make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-0.283ns logic, 0.402ns route)
                                                       (-237.8% logic, 337.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX3DATA4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X151Y122.AQ      Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<7>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4
    SLICE_X150Y121.C3      net (fanout=2)        0.173   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<4>
    SLICE_X150Y121.CMUX    Tilo                  0.078   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<5>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX3DATA4 net (fanout=1)        0.192   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.440   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.101ns (-0.264ns logic, 0.365ns route)
                                                         (-261.4% logic, 361.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Destination:          make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.533 - 0.453)
  Source Clock:         make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q to make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X150Y122.DQ      Tcko                  0.098   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X150Y121.C2      net (fanout=4)        0.219   make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X150Y121.CMUX    Tilo                  0.073   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<5>
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX3DATA4 net (fanout=1)        0.192   make4Lanes.pcieCore/pcie_2_0_i/PIPERX3DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.440   make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
                                                         make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.142ns (-0.269ns logic, 0.411ns route)
                                                         (-189.4% logic, 289.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: make4Lanes.pcieCore/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: make4Lanes.pcieCore/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: make4Lanes.pcieCore/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: make4Lanes.pcieCore/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RESETN = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP 
"FFS(trn_reset_n_i)" 8 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.994ns.
--------------------------------------------------------------------------------

Paths for end point trn_reset_n_i (SLICE_X111Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/trn_reset_n_i (FF)
  Destination:          trn_reset_n_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.988 - 1.032)
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/trn_reset_n_i to trn_reset_n_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y131.DMUX  Tshcko                0.422   make4Lanes.pcieCore/trn_reset_n_int1
                                                       make4Lanes.pcieCore/trn_reset_n_i
    SLICE_X111Y131.AX    net (fanout=1)        1.429   trn_reset_n_int1
    SLICE_X111Y131.CLK   Tdick                 0.034   trn_reset_n
                                                       trn_reset_n_i
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.456ns logic, 1.429ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RESETN = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS(trn_reset_n_i)" 8 ns;
--------------------------------------------------------------------------------

Paths for end point trn_reset_n_i (SLICE_X111Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/trn_reset_n_i (FF)
  Destination:          trn_reset_n_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.488 - 0.444)
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/trn_reset_n_i to trn_reset_n_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y131.DMUX  Tshcko                0.129   make4Lanes.pcieCore/trn_reset_n_int1
                                                       make4Lanes.pcieCore/trn_reset_n_i
    SLICE_X111Y131.AX    net (fanout=1)        0.654   trn_reset_n_int1
    SLICE_X111Y131.CLK   Tckdi       (-Th)     0.076   trn_reset_n
                                                       trn_reset_n_i
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.053ns logic, 0.654ns route)
                                                       (7.5% logic, 92.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 300 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Logical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Location pin: RAMB36_X6Y29.CLKBWRCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138326 paths analyzed, 4386 endpoints analyzed, 910 failing endpoints
 910 timing errors detected. (910 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.560ns.
--------------------------------------------------------------------------------

Paths for end point ad9467_1/real_data_out_24 (SLICE_X77Y167.CE), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/count_1 (FF)
  Destination:          ad9467_1/real_data_out_24 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.561ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (1.658 - 1.622)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/count_1 to ad9467_1/real_data_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y147.DQ     Tcko                  0.337   ad9467_1/count<1>
                                                       ad9467_1/count_1
    SLICE_X88Y145.A1     net (fanout=9)        1.093   ad9467_1/count<1>
    SLICE_X88Y145.COUT   Topcya                0.410   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X77Y167.CE     net (fanout=6)        0.526   ad9467_1/_n1139_inv
    SLICE_X77Y167.CLK    Tceck                 0.318   user_wr_dinA<24>
                                                       ad9467_1/real_data_out_24
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (1.600ns logic, 2.961ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_8 (FF)
  Destination:          ad9467_1/real_data_out_24 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.379ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (1.658 - 1.621)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_8 to ad9467_1/real_data_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y145.AQ     Tcko                  0.337   ad9467_1/reflength_counter<11>
                                                       ad9467_1/reflength_counter_8
    SLICE_X88Y145.C2     net (fanout=4)        0.981   ad9467_1/reflength_counter<8>
    SLICE_X88Y145.COUT   Topcyc                0.340   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<2>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X77Y167.CE     net (fanout=6)        0.526   ad9467_1/_n1139_inv
    SLICE_X77Y167.CLK    Tceck                 0.318   user_wr_dinA<24>
                                                       ad9467_1/real_data_out_24
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.530ns logic, 2.849ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_5 (FF)
  Destination:          ad9467_1/real_data_out_24 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.376ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (1.658 - 1.619)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_5 to ad9467_1/real_data_out_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y144.BQ     Tcko                  0.337   ad9467_1/reflength_counter<7>
                                                       ad9467_1/reflength_counter_5
    SLICE_X88Y145.B4     net (fanout=4)        0.912   ad9467_1/reflength_counter<5>
    SLICE_X88Y145.COUT   Topcyb                0.406   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<1>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X77Y167.CE     net (fanout=6)        0.526   ad9467_1/_n1139_inv
    SLICE_X77Y167.CLK    Tceck                 0.318   user_wr_dinA<24>
                                                       ad9467_1/real_data_out_24
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.596ns logic, 2.780ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/real_data_out_28 (SLICE_X76Y160.CE), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/count_1 (FF)
  Destination:          ad9467_1/real_data_out_28 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.550ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (1.659 - 1.622)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/count_1 to ad9467_1/real_data_out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y147.DQ     Tcko                  0.337   ad9467_1/count<1>
                                                       ad9467_1/count_1
    SLICE_X88Y145.A1     net (fanout=9)        1.093   ad9467_1/count<1>
    SLICE_X88Y145.COUT   Topcya                0.410   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_28
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.600ns logic, 2.950ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_8 (FF)
  Destination:          ad9467_1/real_data_out_28 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.368ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (1.659 - 1.621)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_8 to ad9467_1/real_data_out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y145.AQ     Tcko                  0.337   ad9467_1/reflength_counter<11>
                                                       ad9467_1/reflength_counter_8
    SLICE_X88Y145.C2     net (fanout=4)        0.981   ad9467_1/reflength_counter<8>
    SLICE_X88Y145.COUT   Topcyc                0.340   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<2>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_28
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.530ns logic, 2.838ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_5 (FF)
  Destination:          ad9467_1/real_data_out_28 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (1.659 - 1.619)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_5 to ad9467_1/real_data_out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y144.BQ     Tcko                  0.337   ad9467_1/reflength_counter<7>
                                                       ad9467_1/reflength_counter_5
    SLICE_X88Y145.B4     net (fanout=4)        0.912   ad9467_1/reflength_counter<5>
    SLICE_X88Y145.COUT   Topcyb                0.406   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<1>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_28
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.596ns logic, 2.769ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/real_data_out_29 (SLICE_X76Y160.CE), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/count_1 (FF)
  Destination:          ad9467_1/real_data_out_29 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.550ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (1.659 - 1.622)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/count_1 to ad9467_1/real_data_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y147.DQ     Tcko                  0.337   ad9467_1/count<1>
                                                       ad9467_1/count_1
    SLICE_X88Y145.A1     net (fanout=9)        1.093   ad9467_1/count<1>
    SLICE_X88Y145.COUT   Topcya                0.410   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_29
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.600ns logic, 2.950ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_8 (FF)
  Destination:          ad9467_1/real_data_out_29 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.368ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (1.659 - 1.621)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_8 to ad9467_1/real_data_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y145.AQ     Tcko                  0.337   ad9467_1/reflength_counter<11>
                                                       ad9467_1/reflength_counter_8
    SLICE_X88Y145.C2     net (fanout=4)        0.981   ad9467_1/reflength_counter<8>
    SLICE_X88Y145.COUT   Topcyc                0.340   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<2>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_29
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.530ns logic, 2.838ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/reflength_counter_5 (FF)
  Destination:          ad9467_1/real_data_out_29 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (1.659 - 1.619)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/reflength_counter_5 to ad9467_1/real_data_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y144.BQ     Tcko                  0.337   ad9467_1/reflength_counter<7>
                                                       ad9467_1/reflength_counter_5
    SLICE_X88Y145.B4     net (fanout=4)        0.912   ad9467_1/reflength_counter<5>
    SLICE_X88Y145.COUT   Topcyb                0.406   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_lut<1>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<3>
    SLICE_X88Y146.COUT   Tbyp                  0.078   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CIN    net (fanout=1)        0.000   ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<7>
    SLICE_X88Y147.CMUX   Tcinc                 0.264   theTlpControl/Memory_Space/reg06_rd_r<0>
                                                       ad9467_1/Mcompar_reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o_cy<10>
    SLICE_X75Y163.A5     net (fanout=107)      1.342   ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_61_o
    SLICE_X75Y163.AMUX   Tilo                  0.193   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       ad9467_1/_n1139_inv11
    SLICE_X76Y160.CE     net (fanout=6)        0.515   ad9467_1/_n1139_inv
    SLICE_X76Y160.CLK    Tceck                 0.318   user_wr_dinA<31>
                                                       ad9467_1/real_data_out_29
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.596ns logic, 2.769ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (SLICE_X73Y162.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.801 - 0.688)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y158.DQ     Tcko                  0.098   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11
    SLICE_X73Y162.BX     net (fanout=2)        0.164   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>
    SLICE_X73Y162.CLK    Tckdi       (-Th)     0.076   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.022ns logic, 0.164ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8 (SLICE_X64Y152.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y153.AQ     Tcko                  0.115   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8
    SLICE_X64Y152.AX     net (fanout=1)        0.093   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<8>
    SLICE_X64Y152.CLK    Tckdi       (-Th)     0.113   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8
    -------------------------------------------------  ---------------------------
    Total                                      0.095ns (0.002ns logic, 0.093ns route)
                                                       (2.1% logic, 97.9% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (SLICE_X68Y157.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         fifowr_clk rising at 3.333ns
  Destination Clock:    fifowr_clk rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y156.AQ     Tcko                  0.115   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    SLICE_X68Y157.AX     net (fanout=3)        0.103   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>
    SLICE_X68Y157.CLK    Tckdi       (-Th)     0.113   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.002ns logic, 0.103ns route)
                                                       (1.9% logic, 98.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Logical resource: DDRs_ctrl_module/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL
  Location pin: RAMB36_X6Y29.CLKBWRCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.106ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns make4Lanes.pcieCore/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     11.065ns|            0|           63|            0|        72046|
| TS_CLK_125                    |      8.000ns|      7.692ns|          N/A|            0|            0|          816|            0|
| TS_CLK_250                    |      4.000ns|      4.426ns|          N/A|           63|            0|        71230|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc_clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    4.560|         |         |         |
adc_clk_in_p   |    4.560|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    4.560|         |         |         |
adc_clk_in_p   |    4.560|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk_200MHz_n
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
userclk_200MHz_n|    2.942|         |         |         |
userclk_200MHz_p|    2.942|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk_200MHz_p
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
userclk_200MHz_n|    2.942|         |         |         |
userclk_200MHz_p|    2.942|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 973  Score: 326645  (Setup/Max: 326645, Hold: 0)

Constraints cover 218913 paths, 0 nets, and 42023 connections

Design statistics:
   Minimum period:   8.228ns{1}   (Maximum frequency: 121.536MHz)
   Maximum path delay from/to any node:   3.184ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 06 13:09:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 819 MB



