/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* use_dsp = "yes" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:4.23-53.10" *)
module mult_accum(dataa, datab, clk, aclr, clken, sload, mac_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$5  = 0;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:35.4-52.9" *)
  reg [7:0] _0_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:35.4-52.9" *)
  reg [7:0] _1_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:35.4-52.9" *)
  reg [28:0] _2_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:26.4-32.9" *)
  reg [28:0] _3_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:35.4-52.9" *)
  reg _4_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:50.18-50.36" *)
  wire [28:0] _5_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:23.19-23.40" *)
  wire [28:0] _6_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:11.23-11.27" *)
  input aclr;
  wire aclr;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:11.18-11.21" *)
  input clk;
  wire clk;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:11.29-11.34" *)
  input clken;
  wire clken;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:9.35-9.40" *)
  input [7:0] dataa;
  wire [7:0] dataa;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:16.32-16.41" *)
  reg [7:0] dataa_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:10.35-10.40" *)
  input [7:0] datab;
  wire [7:0] datab;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:17.32-17.41" *)
  reg [7:0] datab_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:12.38-12.45" *)
  output [28:0] mac_out;
  reg [28:0] mac_out;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:20.36-20.41" *)
  wire [28:0] multa;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:19.35-19.45" *)
  reg [28:0] old_result;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:11.36-11.41" *)
  input sload;
  wire sload;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:18.16-18.25" *)
  reg sload_reg;
  assign _5_ = old_result + (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:50.18-50.36" *) multa;
  assign _6_ = dataa_reg * (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:23.19-23.40" *) datab_reg;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    _3_ = old_result;
    (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:28.2-31.26" *)
    casez (sload_reg)
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:28.6-28.15" */
      1'h1:
          _3_ = 29'h00000000;
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:30.2-30.6" */
      default:
          _3_ = mac_out;
    endcase
  end
  always @* begin
      old_result <= _3_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    _2_ = mac_out;
    _0_ = dataa_reg;
    _1_ = datab_reg;
    _4_ = sload_reg;
    (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:37.2-51.7" *)
    casez (aclr)
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:37.6-37.10" */
      1'h1:
        begin
          _0_ = 8'h00;
          _1_ = 8'h00;
          _4_ = 1'h0;
          _2_ = 29'h00000000;
        end
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:45.2-45.6" */
      default:
          (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:45.7-51.7" *)
          casez (clken)
            /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/mult_accum.v:45.11-45.16" */
            1'h1:
              begin
                _0_ = dataa;
                _1_ = datab;
                _4_ = sload;
                _2_ = _5_;
              end
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      mac_out <= _2_;
      dataa_reg <= _0_;
      datab_reg <= _1_;
      sload_reg <= _4_;
  end
  always @(posedge aclr) begin
      mac_out <= _2_;
      dataa_reg <= _0_;
      datab_reg <= _1_;
      sload_reg <= _4_;
  end
  assign multa = _6_;
endmodule
