$date
	Sat Oct 22 19:35:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#415165
b111 !
1"
#415166
b111 &
b111 %
1$
#415167
0"
#415170
b10110 &
b10110 %
#415174
b1011 &
b1011 %
#415178
b100010 &
b100010 %
#415182
b10001 &
b10001 %
#415186
b110100 &
b110100 %
#415190
b11010 &
b11010 %
#415194
b1101 &
b1101 %
#415198
b101000 &
b101000 %
#415202
b10100 &
b10100 %
#415206
b1010 &
b1010 %
#415210
b101 &
b101 %
#415214
b10000 &
b10000 %
#415218
b1000 &
b1000 %
#415222
b100 &
b100 %
#415226
b10 &
b10 %
#415230
b1 &
1#
b1 %
#415234
b0 &
b0 %
0#
0$
#1382902
b1111 &
b1111 %
1$
b1111 !
1"
#1382903
0"
#1382906
b101110 &
b101110 %
#1382910
b10111 &
b10111 %
#1382914
b1000110 &
b1000110 %
#1382918
b100011 &
b100011 %
#1382922
b1101010 &
b1101010 %
#1382926
b110101 &
b110101 %
#1382930
b10100000 &
b10100000 %
#1382934
b1010000 &
b1010000 %
#1382938
b101000 &
b101000 %
#1382942
b10100 &
b10100 %
#1382946
b1010 &
b1010 %
#1382950
b101 &
b101 %
#1382954
b10000 &
b10000 %
#1382958
b1000 &
b1000 %
#1382962
b100 &
b100 %
#1382966
b10 &
b10 %
#1382970
b1 &
b1 %
1#
#1382974
b0 &
0#
b0 %
0$
#2414514
b1 &
b1 %
1$
b1 !
1"
#2414515
0"
#2414518
1#
#2414522
b0 &
b0 %
0#
0$
#4500012
