output_buffer.v,verilog,xil_defaultlib,../../../../image_processing.gen/sources_1/ip/output_buffer/sim/output_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
