Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: i2c.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : i2c
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit i2c_v1_00_a/i2c is now defined in a different file.  It was defined in "C:/hlocal/I2C/EDK/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd".
WARNING:HDLParsers:3607 - Unit i2c_v1_00_a/i2c/IMP is now defined in a different file.  It was defined in "C:/hlocal/I2C/EDK/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd".
WARNING:HDLParsers:3607 - Unit i2c_v1_00_a/user_logic is now defined in a different file.  It was defined in "C:/hlocal/SE/I2C_memoria/EDK/pcores/i2c_v1_00_a/hdl/vhdl/user_logic.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:HDLParsers:3607 - Unit i2c_v1_00_a/user_logic/IMP is now defined in a different file.  It was defined in "C:/hlocal/SE/I2C_memoria/EDK/pcores/i2c_v1_00_a/hdl/vhdl/user_logic.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:HDLParsers:3607 - Unit work/i2c_master is now defined in a different file.  It was defined in "C:/hlocal/SE/I2C_memoria/EDK/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd".
WARNING:HDLParsers:3607 - Unit work/i2c_master/logic is now defined in a different file.  It was defined in "C:/hlocal/SE/I2C_memoria/EDK/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd", and is now defined in "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd".
Compiling vhdl file "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd" in Library work.
Entity <i2c_master> compiled.
WARNING:HDLParsers:817 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd" Line 82. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd" Line 85. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c_master.vhd" Line 88. Choice .TO. is not a locally static expression.
Entity <i2c_master> (Architecture <logic>) compiled.
Compiling vhdl file "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/user_logic.vhd" in Library i2c_v1_00_a.
Architecture imp of Entity user_logic is up to date.
Compiling vhdl file "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" in Library i2c_v1_00_a.
Entity <i2c> compiled.
Entity <i2c> (Architecture <imp>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <i2c> in library <i2c_v1_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex6"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
	bus_clk = 100000
	input_clk = 50000000
WARNING:Xst:821 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex6"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <soft_reset> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32

Analyzing hierarchy for entity <rdpfifo_top> in library <rdpfifo_v4_02_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FAMILY = "virtex6"
	C_FIFO_DEPTH_LOG2X = 5
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false

Analyzing hierarchy for entity <wrpfifo_top> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FAMILY = "virtex6"
	C_FIFO_DEPTH_LOG2X = 5
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false

Analyzing hierarchy for entity <user_logic> in library <i2c_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
	bus_clk = 100000
	input_clk = 50000000

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex6"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <ipif_control_rd> in library <rdpfifo_v4_02_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 5
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 2
	C_VERSION_REV = 0

Analyzing hierarchy for entity <rdpfifo_dp_cntl> in library <rdpfifo_v4_02_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 5
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_OPB_PROTOCOL = false

Analyzing hierarchy for entity <blkmem_wrapper> in library <rdpfifo_v4_02_a> (architecture <implementation>) with generics.
	C_ADDR_WIDTH = 5
	C_DATA_WIDTH = 32
	C_FAMILY = "virtex6"

Analyzing hierarchy for entity <ipif_control_wr_dre> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 5
	C_FAMILY = "virtex6"
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 5
	C_VERSION_MINOR = 1
	C_VERSION_REV = 0

Analyzing hierarchy for entity <wrpfifo_dp_cntl> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 5
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false

Analyzing hierarchy for entity <blkmem_wrapper> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_ADDR_WIDTH = 5
	C_DATA_WIDTH = 32
	C_FAMILY = "virtex6"

Analyzing hierarchy for entity <i2c_master> in library <work> (architecture <logic>) with generics.
	bus_clk = 100000
	input_clk = 50000000

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 6

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <blk_mem_gen_wrapper> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	c_addra_width = 5
	c_addrb_width = 5
	c_algorithm = 1
	c_byte_size = 8
	c_common_clk = 1
	c_default_data = "0"
	c_disable_warn_bhv_coll = 0
	c_disable_warn_bhv_range = 0
	c_family = "virtex6"
	c_has_ena = 1
	c_has_enb = 1
	c_has_mem_output_regs_a = 0
	c_has_mem_output_regs_b = 0
	c_has_mux_output_regs_a = 0
	c_has_mux_output_regs_b = 0
	c_has_regcea = 0
	c_has_regceb = 0
	c_has_ssra = 0
	c_has_ssrb = 0
	c_init_file_name = "no_coe_file_loaded"
	c_load_init_file = 0
	c_mem_type = 2
	c_mux_pipeline_stages = 0
	c_prim_type = 5
	c_read_depth_a = 32
	c_read_depth_b = 32
	c_read_width_a = 32
	c_read_width_b = 32
	c_sim_collision_check = "All"
	c_sinita_val = "0"
	c_sinitb_val = "0"
	c_use_byte_wea = 0
	c_use_byte_web = 0
	c_use_default_data = 0
	c_use_ecc = 0
	c_use_ramb16bwer_rst_bhv = 0
	c_wea_width = 1
	c_web_width = 1
	c_write_depth_a = 32
	c_write_depth_b = 32
	c_write_mode_a = "WRITE_FIRST"
	c_write_mode_b = "WRITE_FIRST"
	c_write_width_a = 32
	c_write_width_b = 32
	c_xdevicefamily = "virtex6"

Analyzing hierarchy for entity <pf_dly1_mux> in library <wrpfifo_v5_01_a> (architecture <implementation>) with generics.
	C_MUX_WIDTH = 8

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <pf_occ_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 6

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 6

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <i2c> in library <i2c_v1_00_a> (Architecture <imp>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex6"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
	bus_clk = 100000
	input_clk = 50000000
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 520: Unconnected output port 'Reset2Bus_ToutSup' of component 'soft_reset'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'RFIFO2IP_Vacancy' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'RFIFO2DMA_AlmostEmpty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'RFIFO2DMA_Empty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'RFIFO2DMA_Occupancy' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'FIFO2IRPT_DeadLock' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'FIFO2Bus_Retry' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 542: Unconnected output port 'FIFO2Bus_ToutSup' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'WFIFO2IP_Occupancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'WFIFO2DMA_AlmostFull' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'WFIFO2DMA_Full' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'WFIFO2DMA_Vacancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'FIFO2IRPT_DeadLock' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'FIFO2Bus_Retry' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/hlocal/Pr5/pcores/i2c_v1_00_a/hdl/vhdl/i2c.vhd" line 593: Unconnected output port 'FIFO2Bus_ToutSup' of component 'wrpfifo_top'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <i2c> analyzed. Unit <i2c> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex6"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
INFO:Xst:1561 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex6"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,1,4,1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 6
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 212: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 222: Instantiating black box module <MUXCY>.
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <soft_reset> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[0].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[1].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[2].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[3].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <FF_WRACK> in unit <soft_reset>.
Entity <soft_reset> analyzed. Unit <soft_reset> generated.

Analyzing generic Entity <rdpfifo_top> in library <rdpfifo_v4_02_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FAMILY = "virtex6"
	C_FIFO_DEPTH_LOG2X = 5
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
Entity <rdpfifo_top> analyzed. Unit <rdpfifo_top> generated.

Analyzing generic Entity <ipif_control_rd> in library <rdpfifo_v4_02_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 5
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 2
	C_VERSION_REV = 0
Entity <ipif_control_rd> analyzed. Unit <ipif_control_rd> generated.

Analyzing generic Entity <rdpfifo_dp_cntl> in library <rdpfifo_v4_02_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 5
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_OPB_PROTOCOL = false
Entity <rdpfifo_dp_cntl> analyzed. Unit <rdpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 6
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 6
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 207: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 235: Instantiating black box module <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v3_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 243: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 250: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 256: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <proc_common_v3_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <blkmem_wrapper.1> in library <rdpfifo_v4_02_a> (Architecture <implementation>).
	C_ADDR_WIDTH = 5
	C_DATA_WIDTH = 32
	C_FAMILY = "virtex6"
WARNING:Xst:753 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_02_a/hdl/vhdl/blkmem_wrapper.vhd" line 221: Unconnected output port 'douta' of component 'blk_mem_gen_wrapper'.
WARNING:Xst:753 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_02_a/hdl/vhdl/blkmem_wrapper.vhd" line 221: Unconnected output port 'dbiterr' of component 'blk_mem_gen_wrapper'.
WARNING:Xst:753 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_02_a/hdl/vhdl/blkmem_wrapper.vhd" line 221: Unconnected output port 'sbiterr' of component 'blk_mem_gen_wrapper'.
Entity <blkmem_wrapper.1> analyzed. Unit <blkmem_wrapper.1> generated.

Analyzing generic Entity <blk_mem_gen_wrapper> in library <proc_common_v3_00_a> (Architecture <implementation>).
	c_addra_width = 5
	c_addrb_width = 5
	c_algorithm = 1
	c_byte_size = 8
	c_common_clk = 1
	c_default_data = "0"
	c_disable_warn_bhv_coll = 0
	c_disable_warn_bhv_range = 0
	c_family = "virtex6"
	c_has_ena = 1
	c_has_enb = 1
	c_has_mem_output_regs_a = 0
	c_has_mem_output_regs_b = 0
	c_has_mux_output_regs_a = 0
	c_has_mux_output_regs_b = 0
	c_has_regcea = 0
	c_has_regceb = 0
	c_has_ssra = 0
	c_has_ssrb = 0
	c_init_file_name = "no_coe_file_loaded"
	c_load_init_file = 0
	c_mem_type = 2
	c_mux_pipeline_stages = 0
	c_prim_type = 5
	c_read_depth_a = 32
	c_read_depth_b = 32
	c_read_width_a = 32
	c_read_width_b = 32
	c_sim_collision_check = "All"
	c_sinita_val = "0"
	c_sinitb_val = "0"
	c_use_byte_wea = 0
	c_use_byte_web = 0
	c_use_default_data = 0
	c_use_ecc = 0
	c_use_ramb16bwer_rst_bhv = 0
	c_wea_width = 1
	c_web_width = 1
	c_write_depth_a = 32
	c_write_depth_b = 32
	c_write_mode_a = "WRITE_FIRST"
	c_write_mode_b = "WRITE_FIRST"
	c_write_width_a = 32
	c_write_width_b = 32
	c_xdevicefamily = "virtex6"
ERROR:Xst:779 - "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: 'Others' is in unconstrained array aggregate.
--> 

Total memory usage is 4809264 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    1 (   0 filtered)

