<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: LDMA_TypeDef Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>LDMA_TypeDef Struct Reference<br>
<small>
[<a class="el" href="group__EFM32PG1B__LDMA.html">EFM32PG1B_LDMA</a>]</small>
</h1><!-- doxytag: class="LDMA_TypeDef" --><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#82cb1d545cd008659ddba3690ef471a7">CTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#e3130ae090135e57dd63e237b4a96d43">STATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#9bc8aadb81debe646e0aeb4244a5f07e">SYNC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#42505e5f2c5006fb4a8d7408fc014b40">RESERVED0</a> [5]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#9f3d01c401f1086bdbed82b03095356a">CHEN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#9df68603ff0e56d193368fd319754475">CHBUSY</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#b04d7942ff81d0197e0f2183cebd8efa">CHDONE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#b9e151a075d916e729924d13702d0a37">DBGHALT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#a96b7ab83359bf4eb0e149d39e13dba1">SWREQ</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#8c7e2a01c4fac47edb2e664799f49c79">REQDIS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#aae84e9fd60094de34deb0300aa92d0c">REQPEND</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#2dbb81ef321a0637410901a5f30127c3">LINKLOAD</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#15a7b10f1be8070cc9f8bd89b3b6a766">REQCLEAR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#dd66c6f8fe20b28fc81dee2736e0edf8">RESERVED1</a> [7]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#271c1acdb0f9303d73d6fd1b5eaeacd5">IF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#1e323902e52fc78fc9872d138b536de7">IFS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#4bf98447a78c5db27029562396f079e3">IFC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#f435be6b0da4b54103f9a2abaa009f78">IEN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#560b1a4af39f770688895c88d18e335b">RESERVED2</a> [4]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structLDMA__CH__TypeDef.html">LDMA_CH_TypeDef</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLDMA__TypeDef.html#d7e340b662a0bf9177fc47a079aeb8a1">CH</a> [8]</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>

<p>

<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00037">37</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="d7e340b662a0bf9177fc47a079aeb8a1"></a><!-- doxytag: member="LDMA_TypeDef::CH" ref="d7e340b662a0bf9177fc47a079aeb8a1" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structLDMA__CH__TypeDef.html">LDMA_CH_TypeDef</a> <a class="el" href="structLDMA__TypeDef.html#d7e340b662a0bf9177fc47a079aeb8a1">LDMA_TypeDef::CH</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Registers 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00059">59</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="9df68603ff0e56d193368fd319754475"></a><!-- doxytag: member="LDMA_TypeDef::CHBUSY" ref="9df68603ff0e56d193368fd319754475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLDMA__TypeDef.html#9df68603ff0e56d193368fd319754475">LDMA_TypeDef::CHBUSY</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Busy Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00044">44</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="b04d7942ff81d0197e0f2183cebd8efa"></a><!-- doxytag: member="LDMA_TypeDef::CHDONE" ref="b04d7942ff81d0197e0f2183cebd8efa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#b04d7942ff81d0197e0f2183cebd8efa">LDMA_TypeDef::CHDONE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Linking Done Register (Single-Cycle RMW) 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00045">45</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="9f3d01c401f1086bdbed82b03095356a"></a><!-- doxytag: member="LDMA_TypeDef::CHEN" ref="9f3d01c401f1086bdbed82b03095356a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#9f3d01c401f1086bdbed82b03095356a">LDMA_TypeDef::CHEN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Enable Register (Single-Cycle RMW) 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00043">43</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="82cb1d545cd008659ddba3690ef471a7"></a><!-- doxytag: member="LDMA_TypeDef::CTRL" ref="82cb1d545cd008659ddba3690ef471a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#82cb1d545cd008659ddba3690ef471a7">LDMA_TypeDef::CTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Control Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00039">39</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="b9e151a075d916e729924d13702d0a37"></a><!-- doxytag: member="LDMA_TypeDef::DBGHALT" ref="b9e151a075d916e729924d13702d0a37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#b9e151a075d916e729924d13702d0a37">LDMA_TypeDef::DBGHALT</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Debug Halt Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00046">46</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="f435be6b0da4b54103f9a2abaa009f78"></a><!-- doxytag: member="LDMA_TypeDef::IEN" ref="f435be6b0da4b54103f9a2abaa009f78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#f435be6b0da4b54103f9a2abaa009f78">LDMA_TypeDef::IEN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00056">56</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="271c1acdb0f9303d73d6fd1b5eaeacd5"></a><!-- doxytag: member="LDMA_TypeDef::IF" ref="271c1acdb0f9303d73d6fd1b5eaeacd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLDMA__TypeDef.html#271c1acdb0f9303d73d6fd1b5eaeacd5">LDMA_TypeDef::IF</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00053">53</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="4bf98447a78c5db27029562396f079e3"></a><!-- doxytag: member="LDMA_TypeDef::IFC" ref="4bf98447a78c5db27029562396f079e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#4bf98447a78c5db27029562396f079e3">LDMA_TypeDef::IFC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Clear Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00055">55</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="1e323902e52fc78fc9872d138b536de7"></a><!-- doxytag: member="LDMA_TypeDef::IFS" ref="1e323902e52fc78fc9872d138b536de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#1e323902e52fc78fc9872d138b536de7">LDMA_TypeDef::IFS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Set Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00054">54</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="2dbb81ef321a0637410901a5f30127c3"></a><!-- doxytag: member="LDMA_TypeDef::LINKLOAD" ref="2dbb81ef321a0637410901a5f30127c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#2dbb81ef321a0637410901a5f30127c3">LDMA_TypeDef::LINKLOAD</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Link Load Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00050">50</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="15a7b10f1be8070cc9f8bd89b3b6a766"></a><!-- doxytag: member="LDMA_TypeDef::REQCLEAR" ref="15a7b10f1be8070cc9f8bd89b3b6a766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#15a7b10f1be8070cc9f8bd89b3b6a766">LDMA_TypeDef::REQCLEAR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Request Clear Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00051">51</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="8c7e2a01c4fac47edb2e664799f49c79"></a><!-- doxytag: member="LDMA_TypeDef::REQDIS" ref="8c7e2a01c4fac47edb2e664799f49c79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#8c7e2a01c4fac47edb2e664799f49c79">LDMA_TypeDef::REQDIS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Request Disable Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00048">48</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="aae84e9fd60094de34deb0300aa92d0c"></a><!-- doxytag: member="LDMA_TypeDef::REQPEND" ref="aae84e9fd60094de34deb0300aa92d0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLDMA__TypeDef.html#aae84e9fd60094de34deb0300aa92d0c">LDMA_TypeDef::REQPEND</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Requests Pending Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00049">49</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="42505e5f2c5006fb4a8d7408fc014b40"></a><!-- doxytag: member="LDMA_TypeDef::RESERVED0" ref="42505e5f2c5006fb4a8d7408fc014b40" args="[5]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLDMA__TypeDef.html#42505e5f2c5006fb4a8d7408fc014b40">LDMA_TypeDef::RESERVED0</a>[5]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00042">42</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="dd66c6f8fe20b28fc81dee2736e0edf8"></a><!-- doxytag: member="LDMA_TypeDef::RESERVED1" ref="dd66c6f8fe20b28fc81dee2736e0edf8" args="[7]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLDMA__TypeDef.html#dd66c6f8fe20b28fc81dee2736e0edf8">LDMA_TypeDef::RESERVED1</a>[7]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00052">52</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="560b1a4af39f770688895c88d18e335b"></a><!-- doxytag: member="LDMA_TypeDef::RESERVED2" ref="560b1a4af39f770688895c88d18e335b" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structLDMA__TypeDef.html#560b1a4af39f770688895c88d18e335b">LDMA_TypeDef::RESERVED2</a>[4]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved registers 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00058">58</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="e3130ae090135e57dd63e237b4a96d43"></a><!-- doxytag: member="LDMA_TypeDef::STATUS" ref="e3130ae090135e57dd63e237b4a96d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structLDMA__TypeDef.html#e3130ae090135e57dd63e237b4a96d43">LDMA_TypeDef::STATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Status Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00040">40</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="a96b7ab83359bf4eb0e149d39e13dba1"></a><!-- doxytag: member="LDMA_TypeDef::SWREQ" ref="a96b7ab83359bf4eb0e149d39e13dba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#a96b7ab83359bf4eb0e149d39e13dba1">LDMA_TypeDef::SWREQ</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel Software Transfer Request Register 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00047">47</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<a class="anchor" name="9bc8aadb81debe646e0aeb4244a5f07e"></a><!-- doxytag: member="LDMA_TypeDef::SYNC" ref="9bc8aadb81debe646e0aeb4244a5f07e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structLDMA__TypeDef.html#9bc8aadb81debe646e0aeb4244a5f07e">LDMA_TypeDef::SYNC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Synchronization Trigger Register (Single-Cycle RMW) 
<p>
Definition at line <a class="el" href="efm32pg1b__ldma_8h-source.html#l00041">41</a> of file <a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>release/EM_CMSIS_P2_4.1.0/Device/SiliconLabs/EFM32PG1B/Include/<a class="el" href="efm32pg1b__ldma_8h-source.html">efm32pg1b_ldma.h</a></ul>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 11:30:49 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
