file "db/GBCPStat_XV.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV }
{SCL31,	-BL01:,		CM01,	-XV8101:}
{SCL31,	-BL01:,		CM01,	-XV8102:}
{SCL31,	-BL01:,		CM02,	-XV8101:}
{SCL31,	-BL01:,		CM02,	-XV8102:}
{SCL31,	-BL01:,		CM01,	-XV8103:}
{SCL31,	-BL01:,		CM02,	-XV8103:}
{SCL31,	-BL01:,		CM01,	-XV8111:}
{SCL31,	-BL01:,		CM01,	-XV8112:}
{SCL31,	-BL01:,		CM02,	-XV8113:}
{SCL31,	-BL01:,		CM02,	-XV8114:}
{SCL31,	-BL01:,		CM03,	-XV8101:}
{SCL31,	-BL01:,		CM03,	-XV8102:}
{SCL31,	-BL01:,		CM04,	-XV8101:}
{SCL31,	-BL01:,		CM04,	-XV8102:}
{SCL31,	-BL01:,		CM03,	-XV8103:}
{SCL31,	-BL01:,		CM04,	-XV8103:}
{SCL31,	-BL01:,		CM03,	-XV8111:}
{SCL31,	-BL01:,		CM03,	-XV8112:}
{SCL31,	-BL01:,		CM04,	-XV8113:}
{SCL31,	-BL01:,		CM04,	-XV8114:}
{SCL31,	-BL01:,		CM05,	-XV8101:}
{SCL31,	-BL01:,		CM05,	-XV8102:}
{SCL31,	-BL01:,		CM06,	-XV8101:}
{SCL31,	-BL01:,		CM06,	-XV8102:}
{SCL31,	-BL01:,		CM05,	-XV8103:}
{SCL31,	-BL01:,		CM06,	-XV8103:}
{SCL31,	-BL01:,		CM05,	-XV8111:}
{SCL31,	-BL01:,		CM05,	-XV8112:}
{SCL31,	-BL01:,		CM06,	-XV8113:}
{SCL31,	-BL01:,		CM06,	-XV8114:}
{SCL31,	-BL01:,		CM07,	-XV8101:}
{SCL31,	-BL01:,		CM07,	-XV8102:}
{SCL31,	-BL01:,		CM08,	-XV8101:}
{SCL31,	-BL01:,		CM08,	-XV8102:}
{SCL31,	-BL01:,		CM07,	-XV8103:}
{SCL31,	-BL01:,		CM08,	-XV8103:}
{SCL31,	-BL01:,		CM07,	-XV8111:}
{SCL31,	-BL01:,		CM07,	-XV8112:}
{SCL31,	-BL01:,		CM08,	-XV8113:}
{SCL31,	-BL01:,		CM08,	-XV8114:}
{SCL31,	-BL01:,		CM09,	-XV8101:}
{SCL31,	-BL01:,		CM09,	-XV8102:}
{SCL31,	-BL01:,		CM10,	-XV8101:}
{SCL31,	-BL01:,		CM10,	-XV8102:}
{SCL31,	-BL01:,		CM09,	-XV8103:}
{SCL31,	-BL01:,		CM10,	-XV8103:}
{SCL31,	-BL01:,		CM09,	-XV8111:}
{SCL31,	-BL01:,		CM09,	-XV8112:}
{SCL31,	-BL01:,		CM10,	-XV8113:}
{SCL31,	-BL01:,		CM10,	-XV8114:}
{SCL31,	-BL01:,		CM11,	-XV8101:}
{SCL31,	-BL01:,		CM11,	-XV8102:}
{SCL31,	-BL01:,		CM12,	-XV8101:}
{SCL31,	-BL01:,		CM12,	-XV8102:}
{SCL31,	-BL01:,		CM11,	-XV8103:}
{SCL31,	-BL01:,		CM12,	-XV8103:}
{SCL31,	-BL01:,		CM11,	-XV8111:}
{SCL31,	-BL01:,		CM11,	-XV8112:}
{SCL31,	-BL01:,		CM12,	-XV8113:}
{SCL31,	-BL01:,		CM12,	-XV8114:}
{SCL31,	-BL01:,		CM13,	-XV8101:}
{SCL31,	-BL01:,		CM13,	-XV8102:}
{SCL31,	-BL01:,		CM14,	-XV8101:}
{SCL31,	-BL01:,		CM14,	-XV8102:}
{SCL31,	-BL01:,		CM13,	-XV8103:}
{SCL31,	-BL01:,		CM14,	-XV8103:}
{SCL31,	-BL01:,		CM13,	-XV8111:}
{SCL31,	-BL01:,		CM13,	-XV8112:}
{SCL31,	-BL01:,		CM14,	-XV8113:}
{SCL31,	-BL01:,		CM14,	-XV8114:}
{SCL31,	-BL01:,		CM15,	-XV8101:}
{SCL31,	-BL01:,		CM15,	-XV8102:}
{SCL31,	-BL01:,		CM16,	-XV8101:}
{SCL31,	-BL01:,		CM16,	-XV8102:}
{SCL31,	-BL01:,		CM15,	-XV8103:}
{SCL31,	-BL01:,		CM16,	-XV8103:}
{SCL31,	-BL01:,		CM15,	-XV8111:}
{SCL31,	-BL01:,		CM15,	-XV8112:}
{SCL31,	-BL01:,		CM16,	-XV8113:}
{SCL31,	-BL01:,		CM16,	-XV8114:}
{SCL31,	-BL01:,		CM17,	-XV8101:}
{SCL31,	-BL01:,		CM17,	-XV8102:}
{SCL31,	-BL01:,		CM18,	-XV8101:}
{SCL31,	-BL01:,		CM18,	-XV8102:}
{SCL31,	-BL01:,		CM17,	-XV8103:}
{SCL31,	-BL01:,		CM18,	-XV8103:}
{SCL31,	-BL01:,		CM17,	-XV8111:}
{SCL31,	-BL01:,		CM17,	-XV8112:}
{SCL31,	-BL01:,		CM18,	-XV8113:}
{SCL31,	-BL01:,		CM18,	-XV8114:}
{SCL31,	-BL01:,		CM19,	-XV8101:}
{SCL31,	-BL01:,		CM19,	-XV8102:}
{SCL31,	-BL01:,		CM20,	-XV8101:}
{SCL31,	-BL01:,		CM20,	-XV8102:}
{SCL31,	-BL01:,		CM19,	-XV8103:}
{SCL31,	-BL01:,		CM20,	-XV8103:}
{SCL31,	-BL01:,		CM19,	-XV8111:}
{SCL31,	-BL01:,		CM19,	-XV8112:}
{SCL31,	-BL01:,		CM20,	-XV8113:}
{SCL31,	-BL01:,		CM20,	-XV8114:}
{SCL31,	-BL01:,		CM21,	-XV8101:}
{SCL31,	-BL01:,		CM21,	-XV8102:}
{SCL31,	-BL01:,		CM22,	-XV8101:}
{SCL31,	-BL01:,		CM22,	-XV8102:}
{SCL31,	-BL01:,		CM21,	-XV8103:}
{SCL31,	-BL01:,		CM22,	-XV8103:}
{SCL31,	-BL01:,		CM21,	-XV8111:}
{SCL31,	-BL01:,		CM21,	-XV8112:}
{SCL31,	-BL01:,		CM22,	-XV8113:}
{SCL31,	-BL01:,		CM22,	-XV8114:}
{SCL32,	-BL02:,		CM01,	-XV8101:}
{SCL32,	-BL02:,		CM01,	-XV8102:}
{SCL32,	-BL02:,		CM01,	-XV8103:}
{SCL32,	-BL02:,		CM01,	-XV8111:}
{SCL32,	-BL02:,		CM01,	-XV8112:}
{SCL32,	-BL02:,		CM01,	-XV8113:}
{SCL32,	-BL02:,		CM01,	-XV8114:}
{SCL32,	-BL02:,		CM02,	-XV8101:}
{SCL32,	-BL02:,		CM02,	-XV8102:}
{SCL32,	-BL02:,		CM02,	-XV8103:}
{SCL32,	-BL02:,		CM02,	-XV8111:}
{SCL32,	-BL02:,		CM02,	-XV8112:}
{SCL32,	-BL02:,		CM02,	-XV8113:}
{SCL32,	-BL02:,		CM02,	-XV8114:}
{SCL32,	-BL02:,		CM03,	-XV8101:}
{SCL32,	-BL02:,		CM03,	-XV8102:}
{SCL32,	-BL02:,		CM03,	-XV8103:}
{SCL32,	-BL02:,		CM03,	-XV8111:}
{SCL32,	-BL02:,		CM03,	-XV8112:}
{SCL32,	-BL02:,		CM03,	-XV8113:}
{SCL32,	-BL02:,		CM03,	-XV8114:}
{SCL32,	-BL02:,		CM04,	-XV8101:}
{SCL32,	-BL02:,		CM04,	-XV8102:}
{SCL32,	-BL02:,		CM04,	-XV8103:}
{SCL32,	-BL02:,		CM04,	-XV8111:}
{SCL32,	-BL02:,		CM04,	-XV8112:}
{SCL32,	-BL02:,		CM04,	-XV8113:}
{SCL32,	-BL02:,		CM04,	-XV8114:}
{SCL32,	-BL02:,		CM05,	-XV8101:}
{SCL32,	-BL02:,		CM05,	-XV8102:}
{SCL32,	-BL02:,		CM05,	-XV8103:}
{SCL32,	-BL02:,		CM05,	-XV8111:}
{SCL32,	-BL02:,		CM05,	-XV8112:}
{SCL32,	-BL02:,		CM05,	-XV8113:}
{SCL32,	-BL02:,		CM05,	-XV8114:}
{SCL32,	-BL02:,		CM06,	-XV8101:}
{SCL32,	-BL02:,		CM06,	-XV8102:}
{SCL32,	-BL02:,		CM06,	-XV8103:}
{SCL32,	-BL02:,		CM06,	-XV8111:}
{SCL32,	-BL02:,		CM06,	-XV8112:}
{SCL32,	-BL02:,		CM06,	-XV8113:}
{SCL32,	-BL02:,		CM06,	-XV8114:}
{SCL32,	-BL02:,		CM07,	-XV8101:}
{SCL32,	-BL02:,		CM07,	-XV8102:}
{SCL32,	-BL02:,		CM07,	-XV8103:}
{SCL32,	-BL02:,		CM07,	-XV8111:}
{SCL32,	-BL02:,		CM07,	-XV8112:}
{SCL32,	-BL02:,		CM07,	-XV8113:}
{SCL32,	-BL02:,		CM07,	-XV8114:}
{SCL32,	-BL02:,		CM08,	-XV8101:}
{SCL32,	-BL02:,		CM08,	-XV8102:}
{SCL32,	-BL02:,		CM08,	-XV8103:}
{SCL32,	-BL02:,		CM08,	-XV8111:}
{SCL32,	-BL02:,		CM08,	-XV8112:}
{SCL32,	-BL02:,		CM08,	-XV8113:}
{SCL32,	-BL02:,		CM08,	-XV8114:}
{SCL32,	-BL02:,		CM09,	-XV8101:}
{SCL32,	-BL02:,		CM09,	-XV8102:}
{SCL32,	-BL02:,		CM09,	-XV8103:}
{SCL32,	-BL02:,		CM09,	-XV8111:}
{SCL32,	-BL02:,		CM09,	-XV8112:}
{SCL32,	-BL02:,		CM09,	-XV8113:}
{SCL32,	-BL02:,		CM09,	-XV8114:}
{SCL32,	-BL02:,		CM10,	-XV8101:}
{SCL32,	-BL02:,		CM10,	-XV8102:}
{SCL32,	-BL02:,		CM10,	-XV8103:}
{SCL32,	-BL02:,		CM10,	-XV8111:}
{SCL32,	-BL02:,		CM10,	-XV8112:}
{SCL32,	-BL02:,		CM10,	-XV8113:}
{SCL32,	-BL02:,		CM10,	-XV8114:}
{SCL32,	-BL02:,		CM11,	-XV8101:}
{SCL32,	-BL02:,		CM11,	-XV8102:}
{SCL32,	-BL02:,		CM11,	-XV8103:}
{SCL32,	-BL02:,		CM11,	-XV8111:}
{SCL32,	-BL02:,		CM11,	-XV8112:}
{SCL32,	-BL02:,		CM11,	-XV8113:}
{SCL32,	-BL02:,		CM11,	-XV8114:}
{SCL32,	-BL02:,		CM12,	-XV8101:}
{SCL32,	-BL02:,		CM12,	-XV8102:}
{SCL32,	-BL02:,		CM12,	-XV8103:}
{SCL32,	-BL02:,		CM12,	-XV8111:}
{SCL32,	-BL02:,		CM12,	-XV8112:}
{SCL32,	-BL02:,		CM12,	-XV8113:}
{SCL32,	-BL02:,		CM12,	-XV8114:}
{SCL32,	-BL02:,		CM13,	-XV8101:}
{SCL32,	-BL02:,		CM13,	-XV8102:}
{SCL32,	-BL02:,		CM13,	-XV8103:}
{SCL32,	-BL02:,		CM13,	-XV8111:}
{SCL32,	-BL02:,		CM13,	-XV8112:}
{SCL32,	-BL02:,		CM13,	-XV8113:}
{SCL32,	-BL02:,		CM13,	-XV8114:}
{SCL32,	-BL03:,		CM01,	-XV8101:}
{SCL32,	-BL03:,		CM01,	-XV8102:}
{SCL32,	-BL03:,		CM01,	-XV8103:}
{SCL32,	-BL03:,		CM01,	-XV8111:}
{SCL32,	-BL03:,		CM01,	-XV8112:}
{SCL32,	-BL03:,		CM01,	-XV8113:}
{SCL32,	-BL03:,		CM01,	-XV8114:}
{SCL32,	-BL03:,		CM02,	-XV8101:}
{SCL32,	-BL03:,		CM02,	-XV8102:}
{SCL32,	-BL03:,		CM02,	-XV8103:}
{SCL32,	-BL03:,		CM02,	-XV8111:}
{SCL32,	-BL03:,		CM02,	-XV8112:}
{SCL32,	-BL03:,		CM02,	-XV8113:}
{SCL32,	-BL03:,		CM02,	-XV8114:}
{SCL32,	-BL03:,		CM03,	-XV8101:}
{SCL32,	-BL03:,		CM03,	-XV8102:}
{SCL32,	-BL03:,		CM03,	-XV8103:}
{SCL32,	-BL03:,		CM03,	-XV8111:}
{SCL32,	-BL03:,		CM03,	-XV8112:}
{SCL32,	-BL03:,		CM03,	-XV8113:}
{SCL32,	-BL03:,		CM03,	-XV8114:}
{SCL32,	-BL03:,		CM04,	-XV8101:}
{SCL32,	-BL03:,		CM04,	-XV8102:}
{SCL32,	-BL03:,		CM04,	-XV8103:}
{SCL32,	-BL03:,		CM04,	-XV8111:}
{SCL32,	-BL03:,		CM04,	-XV8112:}
{SCL32,	-BL03:,		CM04,	-XV8113:}
{SCL32,	-BL03:,		CM04,	-XV8114:}
{SCL32,	-BL03:,		CM05,	-XV8101:}
{SCL32,	-BL03:,		CM05,	-XV8102:}
{SCL32,	-BL03:,		CM05,	-XV8103:}
{SCL32,	-BL03:,		CM05,	-XV8111:}
{SCL32,	-BL03:,		CM05,	-XV8112:}
{SCL32,	-BL03:,		CM05,	-XV8113:}
{SCL32,	-BL03:,		CM05,	-XV8114:}
{SCL32,	-BL03:,		CM06,	-XV8101:}
{SCL32,	-BL03:,		CM06,	-XV8102:}
{SCL32,	-BL03:,		CM06,	-XV8103:}
{SCL32,	-BL03:,		CM06,	-XV8111:}
{SCL32,	-BL03:,		CM06,	-XV8112:}
{SCL32,	-BL03:,		CM06,	-XV8113:}
{SCL32,	-BL03:,		CM06,	-XV8114:}
{SCL32,	-BL03:,		CM07,	-XV8101:}
{SCL32,	-BL03:,		CM07,	-XV8102:}
{SCL32,	-BL03:,		CM07,	-XV8103:}
{SCL32,	-BL03:,		CM07,	-XV8111:}
{SCL32,	-BL03:,		CM07,	-XV8112:}
{SCL32,	-BL03:,		CM07,	-XV8113:}
{SCL32,	-BL03:,		CM07,	-XV8114:}
{SCL32,	-BL03:,		CM08,	-XV8101:}
{SCL32,	-BL03:,		CM08,	-XV8102:}
{SCL32,	-BL03:,		CM08,	-XV8103:}
{SCL32,	-BL03:,		CM08,	-XV8111:}
{SCL32,	-BL03:,		CM08,	-XV8112:}
{SCL32,	-BL03:,		CM08,	-XV8113:}
{SCL32,	-BL03:,		CM08,	-XV8114:}
{SCL32,	-BL03:,		CM09,	-XV8101:}
{SCL32,	-BL03:,		CM09,	-XV8102:}
{SCL32,	-BL03:,		CM09,	-XV8103:}
{SCL32,	-BL03:,		CM09,	-XV8111:}
{SCL32,	-BL03:,		CM09,	-XV8112:}
{SCL32,	-BL03:,		CM09,	-XV8113:}
{SCL32,	-BL03:,		CM09,	-XV8114:}
{SCL32,	-BL03:,		CM10,	-XV8101:}
{SCL32,	-BL03:,		CM10,	-XV8102:}
{SCL32,	-BL03:,		CM10,	-XV8103:}
{SCL32,	-BL03:,		CM10,	-XV8111:}
{SCL32,	-BL03:,		CM10,	-XV8112:}
{SCL32,	-BL03:,		CM10,	-XV8113:}
{SCL32,	-BL03:,		CM10,	-XV8114:}
{SCL32,	-BL03:,		CM11,	-XV8101:}
{SCL32,	-BL03:,		CM11,	-XV8102:}
{SCL32,	-BL03:,		CM11,	-XV8103:}
{SCL32,	-BL03:,		CM11,	-XV8111:}
{SCL32,	-BL03:,		CM11,	-XV8112:}
{SCL32,	-BL03:,		CM11,	-XV8113:}
{SCL32,	-BL03:,		CM11,	-XV8114:}
{SCL32,	-BL03:,		CM12,	-XV8101:}
{SCL32,	-BL03:,		CM12,	-XV8102:}
{SCL32,	-BL03:,		CM12,	-XV8103:}
{SCL32,	-BL03:,		CM12,	-XV8111:}
{SCL32,	-BL03:,		CM12,	-XV8112:}
{SCL32,	-BL03:,		CM12,	-XV8113:}
{SCL32,	-BL03:,		CM12,	-XV8114:}
{SCL32,	-BL03:,		CM13,	-XV8101:}
{SCL32,	-BL03:,		CM13,	-XV8102:}
{SCL32,	-BL03:,		CM13,	-XV8103:}
{SCL32,	-BL03:,		CM13,	-XV8111:}
{SCL32,	-BL03:,		CM13,	-XV8112:}
{SCL32,	-BL03:,		CM13,	-XV8113:}
{SCL32,	-BL03:,		CM13,	-XV8114:}
{SCL32,	-BL03:,		CM14,	-XV8101:}
{SCL32,	-BL03:,		CM14,	-XV8102:}
{SCL32,	-BL03:,		CM14,	-XV8103:}
{SCL32,	-BL03:,		CM14,	-XV8111:}
{SCL32,	-BL03:,		CM14,	-XV8112:}
{SCL32,	-BL03:,		CM14,	-XV8113:}
{SCL32,	-BL03:,		CM14,	-XV8114:}
{SCL32,	-BL03:,		CM15,	-XV8101:}
{SCL32,	-BL03:,		CM15,	-XV8102:}
{SCL32,	-BL03:,		CM15,	-XV8103:}
{SCL32,	-BL03:,		CM15,	-XV8111:}
{SCL32,	-BL03:,		CM15,	-XV8112:}
{SCL32,	-BL03:,		CM15,	-XV8113:}
{SCL32,	-BL03:,		CM15,	-XV8114:}
{SCL32,	-BL03:,		CM16,	-XV8101:}
{SCL32,	-BL03:,		CM16,	-XV8102:}
{SCL32,	-BL03:,		CM16,	-XV8103:}
{SCL32,	-BL03:,		CM16,	-XV8111:}
{SCL32,	-BL03:,		CM16,	-XV8112:}
{SCL32,	-BL03:,		CM16,	-XV8113:}
{SCL32,	-BL03:,		CM16,	-XV8114:}
{SCL32,	-BL03:,		CM17,	-XV8101:}
{SCL32,	-BL03:,		CM17,	-XV8102:}
{SCL32,	-BL03:,		CM17,	-XV8103:}
{SCL32,	-BL03:,		CM17,	-XV8111:}
{SCL32,	-BL03:,		CM17,	-XV8112:}
{SCL32,	-BL03:,		CM17,	-XV8113:}
{SCL32,	-BL03:,		CM17,	-XV8114:}
{SCL32,	-BL03:,		CM18,	-XV8101:}
{SCL32,	-BL03:,		CM18,	-XV8102:}
{SCL32,	-BL03:,		CM18,	-XV8103:}
{SCL32,	-BL03:,		CM18,	-XV8111:}
{SCL32,	-BL03:,		CM18,	-XV8112:}
{SCL32,	-BL03:,		CM18,	-XV8113:}
{SCL32,	-BL03:,		CM18,	-XV8114:}
{SCL32,	-BL03:,		CM19,	-XV8101:}
{SCL32,	-BL03:,		CM19,	-XV8102:}
{SCL32,	-BL03:,		CM19,	-XV8103:}
{SCL32,	-BL03:,		CM19,	-XV8111:}
{SCL32,	-BL03:,		CM19,	-XV8112:}
{SCL32,	-BL03:,		CM19,	-XV8113:}
{SCL32,	-BL03:,		CM19,	-XV8114:}
{SCL31,	-CDL01:,	VBx02,	-XV7501:}
{SCL31,	-CDL01:,	VBx02,	-XV7502:}
{SCL31,	-CDL01:,	VBx02,	-XV7301:}
{SCL31,	-CDL01:,	VBx02,	-XV0004:}
{SCL31,	-CDL01:,	VBx02,	-XV0005:}
{SCL31,	-CDL01:,	VBx02,	-XV0006:}
{SCL31,	-CDL01:,	VBx04,	-XV7501:}
{SCL31,	-CDL01:,	VBx04,	-XV7502:}
{SCL31,	-CDL01:,	VBx04,	-XV7301:}
{SCL31,	-CDL01:,	VBx04,	-XV0004:}
{SCL31,	-CDL01:,	VBx04,	-XV0005:}
{SCL31,	-CDL01:,	VBx04,	-XV0006:}
{SCL31,	-CDL01:,	VBx06,	-XV7501:}
{SCL31,	-CDL01:,	VBx06,	-XV7502:}
{SCL31,	-CDL01:,	VBx06,	-XV7301:}
{SCL31,	-CDL01:,	VBx06,	-XV0004:}
{SCL31,	-CDL01:,	VBx06,	-XV0005:}
{SCL31,	-CDL01:,	VBx06,	-XV0006:}
{SCL31,	-CDL01:,	VBx08,	-XV7501:}
{SCL31,	-CDL01:,	VBx08,	-XV7502:}
{SCL31,	-CDL01:,	VBx08,	-XV7301:}
{SCL31,	-CDL01:,	VBx08,	-XV0004:}
{SCL31,	-CDL01:,	VBx08,	-XV0005:}
{SCL31,	-CDL01:,	VBx08,	-XV0006:}
{SCL31,	-CDL01:,	VBx10,	-XV7501:}
{SCL31,	-CDL01:,	VBx10,	-XV7502:}
{SCL31,	-CDL01:,	VBx10,	-XV7301:}
{SCL31,	-CDL01:,	VBx10,	-XV0004:}
{SCL31,	-CDL01:,	VBx10,	-XV0005:}
{SCL31,	-CDL01:,	VBx10,	-XV0006:}
{SCL31,	-CDL01:,	VBx12,	-XV7501:}
{SCL31,	-CDL01:,	VBx12,	-XV7502:}
{SCL31,	-CDL01:,	VBx12,	-XV7301:}
{SCL31,	-CDL01:,	VBx12,	-XV0004:}
{SCL31,	-CDL01:,	VBx12,	-XV0005:}
{SCL31,	-CDL01:,	VBx12,	-XV0006:}
{SCL31,	-CDL01:,	VBx14,	-XV7501:}
{SCL31,	-CDL01:,	VBx14,	-XV7502:}
{SCL31,	-CDL01:,	VBx14,	-XV7301:}
{SCL31,	-CDL01:,	VBx14,	-XV0004:}
{SCL31,	-CDL01:,	VBx14,	-XV0005:}
{SCL31,	-CDL01:,	VBx14,	-XV0006:}
{SCL31,	-CDL01:,	VBx16,	-XV7501:}
{SCL31,	-CDL01:,	VBx16,	-XV7502:}
{SCL31,	-CDL01:,	VBx16,	-XV7301:}
{SCL31,	-CDL01:,	VBx16,	-XV0004:}
{SCL31,	-CDL01:,	VBx16,	-XV0005:}
{SCL31,	-CDL01:,	VBx16,	-XV0006:}
{SCL31,	-CDL01:,	VBx18,	-XV7501:}
{SCL31,	-CDL01:,	VBx18,	-XV7502:}
{SCL31,	-CDL01:,	VBx18,	-XV7301:}
{SCL31,	-CDL01:,	VBx18,	-XV0004:}
{SCL31,	-CDL01:,	VBx18,	-XV0005:}
{SCL31,	-CDL01:,	VBx18,	-XV0006:}
{SCL31,	-CDL01:,	VBx20,	-XV7501:}
{SCL31,	-CDL01:,	VBx20,	-XV7502:}
{SCL31,	-CDL01:,	VBx20,	-XV7301:}
{SCL31,	-CDL01:,	VBx20,	-XV0004:}
{SCL31,	-CDL01:,	VBx20,	-XV0005:}
{SCL31,	-CDL01:,	VBx20,	-XV0006:}
{SCL31,	-CDL01:,	VBx22,	-XV7501:}
{SCL31,	-CDL01:,	VBx22,	-XV7502:}
{SCL31,	-CDL01:,	VBx22,	-XV7301:}
{SCL31,	-CDL01:,	VBx22,	-XV0004:}
{SCL31,	-CDL01:,	VBx22,	-XV0005:}
{SCL31,	-CDL01:,	VBx22,	-XV0006:}
{SCL32,	-CDL02:,	VBx01,	-XV7501:}
{SCL32,	-CDL02:,	VBx01,	-XV7502:}
{SCL32,	-CDL02:,	VBx01,	-XV7201:}
{SCL32,	-CDL02:,	VBx01,	-XV7301:}
{SCL32,	-CDL02:,	VBx01,	-XV0005:}
{SCL32,	-CDL02:,	VBx01,	-XV0006:}
{SCL32,	-CDL02:,	VBx02,	-XV7501:}
{SCL32,	-CDL02:,	VBx02,	-XV7502:}
{SCL32,	-CDL02:,	VBx02,	-XV7201:}
{SCL32,	-CDL02:,	VBx02,	-XV7301:}
{SCL32,	-CDL02:,	VBx02,	-XV0005:}
{SCL32,	-CDL02:,	VBx02,	-XV0006:}
{SCL32,	-CDL02:,	VBx03,	-XV7501:}
{SCL32,	-CDL02:,	VBx03,	-XV7502:}
{SCL32,	-CDL02:,	VBx03,	-XV7201:}
{SCL32,	-CDL02:,	VBx03,	-XV7301:}
{SCL32,	-CDL02:,	VBx03,	-XV0005:}
{SCL32,	-CDL02:,	VBx03,	-XV0006:}
{SCL32,	-CDL02:,	VBx04,	-XV7501:}
{SCL32,	-CDL02:,	VBx04,	-XV7502:}
{SCL32,	-CDL02:,	VBx04,	-XV7201:}
{SCL32,	-CDL02:,	VBx04,	-XV7301:}
{SCL32,	-CDL02:,	VBx04,	-XV0005:}
{SCL32,	-CDL02:,	VBx04,	-XV0006:}
{SCL32,	-CDL02:,	VBx05,	-XV7501:}
{SCL32,	-CDL02:,	VBx05,	-XV7502:}
{SCL32,	-CDL02:,	VBx05,	-XV7201:}
{SCL32,	-CDL02:,	VBx05,	-XV7301:}
{SCL32,	-CDL02:,	VBx05,	-XV0005:}
{SCL32,	-CDL02:,	VBx05,	-XV0006:}
{SCL32,	-CDL02:,	VBx06,	-XV7501:}
{SCL32,	-CDL02:,	VBx06,	-XV7502:}
{SCL32,	-CDL02:,	VBx06,	-XV7201:}
{SCL32,	-CDL02:,	VBx06,	-XV7301:}
{SCL32,	-CDL02:,	VBx06,	-XV0005:}
{SCL32,	-CDL02:,	VBx06,	-XV0006:}
{SCL32,	-CDL02:,	VBx07,	-XV7501:}
{SCL32,	-CDL02:,	VBx07,	-XV7502:}
{SCL32,	-CDL02:,	VBx07,	-XV7201:}
{SCL32,	-CDL02:,	VBx07,	-XV7301:}
{SCL32,	-CDL02:,	VBx07,	-XV0005:}
{SCL32,	-CDL02:,	VBx07,	-XV0006:}
{SCL32,	-CDL02:,	VBx08,	-XV7501:}
{SCL32,	-CDL02:,	VBx08,	-XV7502:}
{SCL32,	-CDL02:,	VBx08,	-XV7201:}
{SCL32,	-CDL02:,	VBx08,	-XV7301:}
{SCL32,	-CDL02:,	VBx08,	-XV0005:}
{SCL32,	-CDL02:,	VBx08,	-XV0006:}
{SCL32,	-CDL02:,	VBx09,	-XV7501:}
{SCL32,	-CDL02:,	VBx09,	-XV7502:}
{SCL32,	-CDL02:,	VBx09,	-XV7201:}
{SCL32,	-CDL02:,	VBx09,	-XV7301:}
{SCL32,	-CDL02:,	VBx09,	-XV0005:}
{SCL32,	-CDL02:,	VBx09,	-XV0006:}
{SCL32,	-CDL02:,	VBx10,	-XV7501:}
{SCL32,	-CDL02:,	VBx10,	-XV7502:}
{SCL32,	-CDL02:,	VBx10,	-XV7201:}
{SCL32,	-CDL02:,	VBx10,	-XV7301:}
{SCL32,	-CDL02:,	VBx10,	-XV0005:}
{SCL32,	-CDL02:,	VBx10,	-XV0006:}
{SCL32,	-CDL02:,	VBx11,	-XV7501:}
{SCL32,	-CDL02:,	VBx11,	-XV7502:}
{SCL32,	-CDL02:,	VBx11,	-XV7201:}
{SCL32,	-CDL02:,	VBx11,	-XV7301:}
{SCL32,	-CDL02:,	VBx11,	-XV0005:}
{SCL32,	-CDL02:,	VBx11,	-XV0006:}
{SCL32,	-CDL02:,	VBx12,	-XV7501:}
{SCL32,	-CDL02:,	VBx12,	-XV7502:}
{SCL32,	-CDL02:,	VBx12,	-XV7201:}
{SCL32,	-CDL02:,	VBx12,	-XV7301:}
{SCL32,	-CDL02:,	VBx12,	-XV0005:}
{SCL32,	-CDL02:,	VBx12,	-XV0006:}
{SCL32,	-CDL02:,	VBx13,	-XV7501:}
{SCL32,	-CDL02:,	VBx13,	-XV7502:}
{SCL32,	-CDL02:,	VBx13,	-XV7201:}
{SCL32,	-CDL02:,	VBx13,	-XV7301:}
{SCL32,	-CDL02:,	VBx13,	-XV0005:}
{SCL32,	-CDL02:,	VBx13,	-XV0006:}
{SCL32,	-CDL03:,	VBx01,	-XV7501:}
{SCL32,	-CDL03:,	VBx01,	-XV7502:}
{SCL32,	-CDL03:,	VBx01,	-XV7201:}
{SCL32,	-CDL03:,	VBx01,	-XV7301:}
{SCL32,	-CDL03:,	VBx01,	-XV0005:}
{SCL32,	-CDL03:,	VBx01,	-XV0006:}
{SCL32,	-CDL03:,	VBx02,	-XV7501:}
{SCL32,	-CDL03:,	VBx02,	-XV7502:}
{SCL32,	-CDL03:,	VBx02,	-XV7201:}
{SCL32,	-CDL03:,	VBx02,	-XV7301:}
{SCL32,	-CDL03:,	VBx02,	-XV0005:}
{SCL32,	-CDL03:,	VBx02,	-XV0006:}
{SCL32,	-CDL03:,	VBx03,	-XV7501:}
{SCL32,	-CDL03:,	VBx03,	-XV7502:}
{SCL32,	-CDL03:,	VBx03,	-XV7201:}
{SCL32,	-CDL03:,	VBx03,	-XV7301:}
{SCL32,	-CDL03:,	VBx03,	-XV0005:}
{SCL32,	-CDL03:,	VBx03,	-XV0006:}
{SCL32,	-CDL03:,	VBx04,	-XV7501:}
{SCL32,	-CDL03:,	VBx04,	-XV7502:}
{SCL32,	-CDL03:,	VBx04,	-XV7201:}
{SCL32,	-CDL03:,	VBx04,	-XV7301:}
{SCL32,	-CDL03:,	VBx04,	-XV0005:}
{SCL32,	-CDL03:,	VBx04,	-XV0006:}
{SCL32,	-CDL03:,	VBx05,	-XV7501:}
{SCL32,	-CDL03:,	VBx05,	-XV7502:}
{SCL32,	-CDL03:,	VBx05,	-XV7201:}
{SCL32,	-CDL03:,	VBx05,	-XV7301:}
{SCL32,	-CDL03:,	VBx05,	-XV0005:}
{SCL32,	-CDL03:,	VBx05,	-XV0006:}
{SCL32,	-CDL03:,	VBx06,	-XV7501:}
{SCL32,	-CDL03:,	VBx06,	-XV7502:}
{SCL32,	-CDL03:,	VBx06,	-XV7201:}
{SCL32,	-CDL03:,	VBx06,	-XV7301:}
{SCL32,	-CDL03:,	VBx06,	-XV0005:}
{SCL32,	-CDL03:,	VBx06,	-XV0006:}
{SCL32,	-CDL03:,	VBx07,	-XV7501:}
{SCL32,	-CDL03:,	VBx07,	-XV7502:}
{SCL32,	-CDL03:,	VBx07,	-XV7201:}
{SCL32,	-CDL03:,	VBx07,	-XV7301:}
{SCL32,	-CDL03:,	VBx07,	-XV0005:}
{SCL32,	-CDL03:,	VBx07,	-XV0006:}
{SCL32,	-CDL03:,	VBx08,	-XV7501:}
{SCL32,	-CDL03:,	VBx08,	-XV7502:}
{SCL32,	-CDL03:,	VBx08,	-XV7201:}
{SCL32,	-CDL03:,	VBx08,	-XV7301:}
{SCL32,	-CDL03:,	VBx08,	-XV0005:}
{SCL32,	-CDL03:,	VBx08,	-XV0006:}
{SCL32,	-CDL03:,	VBx09,	-XV7501:}
{SCL32,	-CDL03:,	VBx09,	-XV7502:}
{SCL32,	-CDL03:,	VBx09,	-XV7201:}
{SCL32,	-CDL03:,	VBx09,	-XV7301:}
{SCL32,	-CDL03:,	VBx09,	-XV0005:}
{SCL32,	-CDL03:,	VBx09,	-XV0006:}
{SCL32,	-CDL03:,	VBx10,	-XV7501:}
{SCL32,	-CDL03:,	VBx10,	-XV7502:}
{SCL32,	-CDL03:,	VBx10,	-XV7201:}
{SCL32,	-CDL03:,	VBx10,	-XV7301:}
{SCL32,	-CDL03:,	VBx10,	-XV0005:}
{SCL32,	-CDL03:,	VBx10,	-XV0006:}
{SCL32,	-CDL03:,	VBx11,	-XV7501:}
{SCL32,	-CDL03:,	VBx11,	-XV7502:}
{SCL32,	-CDL03:,	VBx11,	-XV7201:}
{SCL32,	-CDL03:,	VBx11,	-XV7301:}
{SCL32,	-CDL03:,	VBx11,	-XV0005:}
{SCL32,	-CDL03:,	VBx11,	-XV0006:}
{SCL32,	-CDL03:,	VBx12,	-XV7501:}
{SCL32,	-CDL03:,	VBx12,	-XV7502:}
{SCL32,	-CDL03:,	VBx12,	-XV7201:}
{SCL32,	-CDL03:,	VBx12,	-XV7301:}
{SCL32,	-CDL03:,	VBx12,	-XV0005:}
{SCL32,	-CDL03:,	VBx12,	-XV0006:}
{SCL32,	-CDL03:,	VBx13,	-XV7501:}
{SCL32,	-CDL03:,	VBx13,	-XV7502:}
{SCL32,	-CDL03:,	VBx13,	-XV7201:}
{SCL32,	-CDL03:,	VBx13,	-XV7301:}
{SCL32,	-CDL03:,	VBx13,	-XV0005:}
{SCL32,	-CDL03:,	VBx13,	-XV0006:}
{SCL32,	-CDL03:,	VBx14,	-XV7501:}
{SCL32,	-CDL03:,	VBx14,	-XV7502:}
{SCL32,	-CDL03:,	VBx14,	-XV7201:}
{SCL32,	-CDL03:,	VBx14,	-XV7301:}
{SCL32,	-CDL03:,	VBx14,	-XV0005:}
{SCL32,	-CDL03:,	VBx14,	-XV0006:}
{SCL32,	-CDL03:,	VBx15,	-XV7501:}
{SCL32,	-CDL03:,	VBx15,	-XV7502:}
{SCL32,	-CDL03:,	VBx15,	-XV7201:}
{SCL32,	-CDL03:,	VBx15,	-XV7301:}
{SCL32,	-CDL03:,	VBx15,	-XV0005:}
{SCL32,	-CDL03:,	VBx15,	-XV0006:}
{SCL32,	-CDL03:,	VBx16,	-XV7501:}
{SCL32,	-CDL03:,	VBx16,	-XV7502:}
{SCL32,	-CDL03:,	VBx16,	-XV7201:}
{SCL32,	-CDL03:,	VBx16,	-XV7301:}
{SCL32,	-CDL03:,	VBx16,	-XV0005:}
{SCL32,	-CDL03:,	VBx16,	-XV0006:}
{SCL32,	-CDL03:,	VBx17,	-XV7501:}
{SCL32,	-CDL03:,	VBx17,	-XV7502:}
{SCL32,	-CDL03:,	VBx17,	-XV7201:}
{SCL32,	-CDL03:,	VBx17,	-XV7301:}
{SCL32,	-CDL03:,	VBx17,	-XV0005:}
{SCL32,	-CDL03:,	VBx17,	-XV0006:}
{SCL32,	-CDL03:,	VBx18,	-XV7501:}
{SCL32,	-CDL03:,	VBx18,	-XV7502:}
{SCL32,	-CDL03:,	VBx18,	-XV7201:}
{SCL32,	-CDL03:,	VBx18,	-XV7301:}
{SCL32,	-CDL03:,	VBx18,	-XV0005:}
{SCL32,	-CDL03:,	VBx18,	-XV0006:}
{SCL32,	-CDL03:,	VBx19,	-XV7501:}
{SCL32,	-CDL03:,	VBx19,	-XV7502:}
{SCL32,	-CDL03:,	VBx19,	-XV7201:}
{SCL32,	-CDL03:,	VBx19,	-XV7301:}
{SCL32,	-CDL03:,	VBx19,	-XV0005:}
{SCL32,	-CDL03:,	VBx19,	-XV0006:}
}

file "db/GBCPStat_CV.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV}
{SCL31,	-BL01:,		CM01,	-CV8402:}
{SCL31,	-BL01:,		CM01,	-CV8401:}
{SCL31,	-BL01:,		CM02,	-CV8402:}
{SCL31,	-BL01:,		CM02,	-CV8401:}
{SCL31,	-BL01:,		CM03,	-CV8402:}
{SCL31,	-BL01:,		CM03,	-CV8401:}
{SCL31,	-BL01:,		CM04,	-CV8402:}
{SCL31,	-BL01:,		CM04,	-CV8401:}
{SCL31,	-BL01:,		CM05,	-CV8402:}
{SCL31,	-BL01:,		CM05,	-CV8401:}
{SCL31,	-BL01:,		CM06,	-CV8402:}
{SCL31,	-BL01:,		CM06,	-CV8401:}
{SCL31,	-BL01:,		CM07,	-CV8402:}
{SCL31,	-BL01:,		CM07,	-CV8401:}
{SCL31,	-BL01:,		CM08,	-CV8402:}
{SCL31,	-BL01:,		CM08,	-CV8401:}
{SCL31,	-BL01:,		CM09,	-CV8402:}
{SCL31,	-BL01:,		CM09,	-CV8401:}
{SCL31,	-BL01:,		CM10,	-CV8402:}
{SCL31,	-BL01:,		CM10,	-CV8401:}
{SCL31,	-BL01:,		CM11,	-CV8402:}
{SCL31,	-BL01:,		CM11,	-CV8401:}
{SCL31,	-BL01:,		CM12,	-CV8402:}
{SCL31,	-BL01:,		CM12,	-CV8401:}
{SCL31,	-BL01:,		CM13,	-CV8402:}
{SCL31,	-BL01:,		CM13,	-CV8401:}
{SCL31,	-BL01:,		CM14,	-CV8402:}
{SCL31,	-BL01:,		CM14,	-CV8401:}
{SCL31,	-BL01:,		CM15,	-CV8402:}
{SCL31,	-BL01:,		CM15,	-CV8401:}
{SCL31,	-BL01:,		CM16,	-CV8402:}
{SCL31,	-BL01:,		CM16,	-CV8401:}
{SCL31,	-BL01:,		CM17,	-CV8402:}
{SCL31,	-BL01:,		CM17,	-CV8401:}
{SCL31,	-BL01:,		CM18,	-CV8402:}
{SCL31,	-BL01:,		CM18,	-CV8401:}
{SCL31,	-BL01:,		CM19,	-CV8402:}
{SCL31,	-BL01:,		CM19,	-CV8401:}
{SCL31,	-BL01:,		CM20,	-CV8402:}
{SCL31,	-BL01:,		CM20,	-CV8401:}
{SCL31,	-BL01:,		CM21,	-CV8402:}
{SCL31,	-BL01:,		CM21,	-CV8401:}
{SCL31,	-BL01:,		CM22,	-CV8402:}
{SCL31,	-BL01:,		CM22,	-CV8401:}
{SCL32,	-BL02:,		CM01,	-CV8403:}
{SCL32,	-BL02:,		CM01,	-CV8401:}
{SCL32,	-BL02:,		CM01,	-CV8402:}
{SCL32,	-BL02:,		CM02,	-CV8403:}
{SCL32,	-BL02:,		CM02,	-CV8401:}
{SCL32,	-BL02:,		CM02,	-CV8402:}
{SCL32,	-BL02:,		CM03,	-CV8403:}
{SCL32,	-BL02:,		CM03,	-CV8401:}
{SCL32,	-BL02:,		CM03,	-CV8402:}
{SCL32,	-BL02:,		CM04,	-CV8403:}
{SCL32,	-BL02:,		CM04,	-CV8401:}
{SCL32,	-BL02:,		CM04,	-CV8402:}
{SCL32,	-BL02:,		CM05,	-CV8403:}
{SCL32,	-BL02:,		CM05,	-CV8401:}
{SCL32,	-BL02:,		CM05,	-CV8402:}
{SCL32,	-BL02:,		CM06,	-CV8403:}
{SCL32,	-BL02:,		CM06,	-CV8401:}
{SCL32,	-BL02:,		CM06,	-CV8402:}
{SCL32,	-BL02:,		CM07,	-CV8403:}
{SCL32,	-BL02:,		CM07,	-CV8401:}
{SCL32,	-BL02:,		CM07,	-CV8402:}
{SCL32,	-BL02:,		CM08,	-CV8403:}
{SCL32,	-BL02:,		CM08,	-CV8401:}
{SCL32,	-BL02:,		CM08,	-CV8402:}
{SCL32,	-BL02:,		CM09,	-CV8403:}
{SCL32,	-BL02:,		CM09,	-CV8401:}
{SCL32,	-BL02:,		CM09,	-CV8402:}
{SCL32,	-BL02:,		CM10,	-CV8403:}
{SCL32,	-BL02:,		CM10,	-CV8401:}
{SCL32,	-BL02:,		CM10,	-CV8402:}
{SCL32,	-BL02:,		CM11,	-CV8403:}
{SCL32,	-BL02:,		CM11,	-CV8401:}
{SCL32,	-BL02:,		CM11,	-CV8402:}
{SCL32,	-BL02:,		CM12,	-CV8403:}
{SCL32,	-BL02:,		CM12,	-CV8401:}
{SCL32,	-BL02:,		CM12,	-CV8402:}
{SCL32,	-BL02:,		CM13,	-CV8403:}
{SCL32,	-BL02:,		CM13,	-CV8401:}
{SCL32,	-BL02:,		CM13,	-CV8402:}
{SCL32,	-BL03:,		CM01,	-CV8403:}
{SCL32,	-BL03:,		CM01,	-CV8401:}
{SCL32,	-BL03:,		CM01,	-CV8402:}
{SCL32,	-BL03:,		CM02,	-CV8403:}
{SCL32,	-BL03:,		CM02,	-CV8401:}
{SCL32,	-BL03:,		CM02,	-CV8402:}
{SCL32,	-BL03:,		CM03,	-CV8403:}
{SCL32,	-BL03:,		CM03,	-CV8401:}
{SCL32,	-BL03:,		CM03,	-CV8402:}
{SCL32,	-BL03:,		CM04,	-CV8403:}
{SCL32,	-BL03:,		CM04,	-CV8401:}
{SCL32,	-BL03:,		CM04,	-CV8402:}
{SCL32,	-BL03:,		CM05,	-CV8403:}
{SCL32,	-BL03:,		CM05,	-CV8401:}
{SCL32,	-BL03:,		CM05,	-CV8402:}
{SCL32,	-BL03:,		CM06,	-CV8403:}
{SCL32,	-BL03:,		CM06,	-CV8401:}
{SCL32,	-BL03:,		CM06,	-CV8402:}
{SCL32,	-BL03:,		CM07,	-CV8403:}
{SCL32,	-BL03:,		CM07,	-CV8401:}
{SCL32,	-BL03:,		CM07,	-CV8402:}
{SCL32,	-BL03:,		CM08,	-CV8403:}
{SCL32,	-BL03:,		CM08,	-CV8401:}
{SCL32,	-BL03:,		CM08,	-CV8402:}
{SCL32,	-BL03:,		CM09,	-CV8403:}
{SCL32,	-BL03:,		CM09,	-CV8401:}
{SCL32,	-BL03:,		CM09,	-CV8402:}
{SCL32,	-BL03:,		CM10,	-CV8403:}
{SCL32,	-BL03:,		CM10,	-CV8401:}
{SCL32,	-BL03:,		CM10,	-CV8402:}
{SCL32,	-BL03:,		CM11,	-CV8403:}
{SCL32,	-BL03:,		CM11,	-CV8401:}
{SCL32,	-BL03:,		CM11,	-CV8402:}
{SCL32,	-BL03:,		CM12,	-CV8403:}
{SCL32,	-BL03:,		CM12,	-CV8401:}
{SCL32,	-BL03:,		CM12,	-CV8402:}
{SCL32,	-BL03:,		CM13,	-CV8403:}
{SCL32,	-BL03:,		CM13,	-CV8401:}
{SCL32,	-BL03:,		CM13,	-CV8402:}
{SCL32,	-BL03:,		CM14,	-CV8403:}
{SCL32,	-BL03:,		CM14,	-CV8401:}
{SCL32,	-BL03:,		CM14,	-CV8402:}
{SCL32,	-BL03:,		CM15,	-CV8403:}
{SCL32,	-BL03:,		CM15,	-CV8401:}
{SCL32,	-BL03:,		CM15,	-CV8402:}
{SCL32,	-BL03:,		CM16,	-CV8403:}
{SCL32,	-BL03:,		CM16,	-CV8401:}
{SCL32,	-BL03:,		CM16,	-CV8402:}
{SCL32,	-BL03:,		CM17,	-CV8403:}
{SCL32,	-BL03:,		CM17,	-CV8401:}
{SCL32,	-BL03:,		CM17,	-CV8402:}
{SCL32,	-BL03:,		CM18,	-CV8403:}
{SCL32,	-BL03:,		CM18,	-CV8401:}
{SCL32,	-BL03:,		CM18,	-CV8402:}
{SCL32,	-BL03:,		CM19,	-CV8403:}
{SCL32,	-BL03:,		CM19,	-CV8401:}
{SCL32,	-BL03:,		CM19,	-CV8402:}

{SCL31,	-CDL01:		VBx02,	-CV7501:}
{SCL31,	-CDL01:		VBx02,	-CV7502:}
{SCL31,	-CDL01:		VBx02,	-CV7503:}
{SCL31,	-CDL01:		VBx02,	-CV7504:}
{SCL31,	-CDL01:		VBx02,	-CV7505:}
{SCL31,	-CDL01:		VBx02,	-CV7401:}
{SCL31,	-CDL01:		VBx02,	-CV7301:}
{SCL31,	-CDL01:		VBx04,	-CV7501:}
{SCL31,	-CDL01:		VBx04,	-CV7502:}
{SCL31,	-CDL01:		VBx04,	-CV7503:}
{SCL31,	-CDL01:		VBx04,	-CV7504:}
{SCL31,	-CDL01:		VBx04,	-CV7505:}
{SCL31,	-CDL01:		VBx04,	-CV7401:}
{SCL31,	-CDL01:		VBx04,	-CV7301:}
{SCL31,	-CDL01:		VBx06,	-CV7501:}
{SCL31,	-CDL01:		VBx06,	-CV7502:}
{SCL31,	-CDL01:		VBx06,	-CV7503:}
{SCL31,	-CDL01:		VBx06,	-CV7504:}
{SCL31,	-CDL01:		VBx06,	-CV7505:}
{SCL31,	-CDL01:		VBx06,	-CV7401:}
{SCL31,	-CDL01:		VBx06,	-CV7301:}
{SCL31,	-CDL01:		VBx08,	-CV7501:}
{SCL31,	-CDL01:		VBx08,	-CV7502:}
{SCL31,	-CDL01:		VBx08,	-CV7503:}
{SCL31,	-CDL01:		VBx08,	-CV7504:}
{SCL31,	-CDL01:		VBx08,	-CV7505:}
{SCL31,	-CDL01:		VBx08,	-CV7401:}
{SCL31,	-CDL01:		VBx08,	-CV7301:}
{SCL31,	-CDL01:		VBx10,	-CV7501:}
{SCL31,	-CDL01:		VBx10,	-CV7502:}
{SCL31,	-CDL01:		VBx10,	-CV7503:}
{SCL31,	-CDL01:		VBx10,	-CV7504:}
{SCL31,	-CDL01:		VBx10,	-CV7505:}
{SCL31,	-CDL01:		VBx10,	-CV7401:}
{SCL31,	-CDL01:		VBx10,	-CV7301:}
{SCL31,	-CDL01:		VBx12,	-CV7501:}
{SCL31,	-CDL01:		VBx12,	-CV7502:}
{SCL31,	-CDL01:		VBx12,	-CV7503:}
{SCL31,	-CDL01:		VBx12,	-CV7504:}
{SCL31,	-CDL01:		VBx12,	-CV7505:}
{SCL31,	-CDL01:		VBx12,	-CV7401:}
{SCL31,	-CDL01:		VBx12,	-CV7301:}
{SCL31,	-CDL01:		VBx14,	-CV7501:}
{SCL31,	-CDL01:		VBx14,	-CV7502:}
{SCL31,	-CDL01:		VBx14,	-CV7503:}
{SCL31,	-CDL01:		VBx14,	-CV7504:}
{SCL31,	-CDL01:		VBx14,	-CV7505:}
{SCL31,	-CDL01:		VBx14,	-CV7401:}
{SCL31,	-CDL01:		VBx14,	-CV7301:}
{SCL31,	-CDL01:		VBx16,	-CV7501:}
{SCL31,	-CDL01:		VBx16,	-CV7502:}
{SCL31,	-CDL01:		VBx16,	-CV7503:}
{SCL31,	-CDL01:		VBx16,	-CV7504:}
{SCL31,	-CDL01:		VBx16,	-CV7505:}
{SCL31,	-CDL01:		VBx16,	-CV7401:}
{SCL31,	-CDL01:		VBx16,	-CV7301:}
{SCL31,	-CDL01:		VBx18,	-CV7501:}
{SCL31,	-CDL01:		VBx18,	-CV7502:}
{SCL31,	-CDL01:		VBx18,	-CV7503:}
{SCL31,	-CDL01:		VBx18,	-CV7504:}
{SCL31,	-CDL01:		VBx18,	-CV7505:}
{SCL31,	-CDL01:		VBx18,	-CV7401:}
{SCL31,	-CDL01:		VBx18,	-CV7301:}
{SCL31,	-CDL01:		VBx20,	-CV7501:}
{SCL31,	-CDL01:		VBx20,	-CV7502:}
{SCL31,	-CDL01:		VBx20,	-CV7503:}
{SCL31,	-CDL01:		VBx20,	-CV7504:}
{SCL31,	-CDL01:		VBx20,	-CV7505:}
{SCL31,	-CDL01:		VBx20,	-CV7401:}
{SCL31,	-CDL01:		VBx20,	-CV7301:}
{SCL31,	-CDL01:		VBx22,	-CV7501:}
{SCL31,	-CDL01:		VBx22,	-CV7502:}
{SCL31,	-CDL01:		VBx22,	-CV7503:}
{SCL31,	-CDL01:		VBx22,	-CV7504:}
{SCL31,	-CDL01:		VBx22,	-CV7505:}
{SCL31,	-CDL01:		VBx22,	-CV7401:}
{SCL31,	-CDL01:		VBx22,	-CV7301:}
{SCL32,	-CDL02:		VBx01,	-CV7501:}
{SCL32,	-CDL02:		VBx01,	-CV7502:}
{SCL32,	-CDL02:		VBx01,	-CV7503:}
{SCL32,	-CDL02:		VBx01,	-CV7401:}
{SCL32,	-CDL02:		VBx01,	-CV7301:}
{SCL32,	-CDL02:		VBx01,	-CV7201:}
{SCL32,	-CDL02:		VBx01,	-CV7302:}
{SCL32,	-CDL02:		VBx02,	-CV7501:}
{SCL32,	-CDL02:		VBx02,	-CV7502:}
{SCL32,	-CDL02:		VBx02,	-CV7503:}
{SCL32,	-CDL02:		VBx02,	-CV7401:}
{SCL32,	-CDL02:		VBx02,	-CV7301:}
{SCL32,	-CDL02:		VBx02,	-CV7201:}
{SCL32,	-CDL02:		VBx02,	-CV7302:}
{SCL32,	-CDL02:		VBx03,	-CV7501:}
{SCL32,	-CDL02:		VBx03,	-CV7502:}
{SCL32,	-CDL02:		VBx03,	-CV7503:}
{SCL32,	-CDL02:		VBx03,	-CV7401:}
{SCL32,	-CDL02:		VBx03,	-CV7301:}
{SCL32,	-CDL02:		VBx03,	-CV7201:}
{SCL32,	-CDL02:		VBx03,	-CV7302:}
{SCL32,	-CDL02:		VBx04,	-CV7501:}
{SCL32,	-CDL02:		VBx04,	-CV7502:}
{SCL32,	-CDL02:		VBx04,	-CV7503:}
{SCL32,	-CDL02:		VBx04,	-CV7401:}
{SCL32,	-CDL02:		VBx04,	-CV7301:}
{SCL32,	-CDL02:		VBx04,	-CV7201:}
{SCL32,	-CDL02:		VBx04,	-CV7302:}
{SCL32,	-CDL02:		VBx05,	-CV7501:}
{SCL32,	-CDL02:		VBx05,	-CV7502:}
{SCL32,	-CDL02:		VBx05,	-CV7503:}
{SCL32,	-CDL02:		VBx05,	-CV7401:}
{SCL32,	-CDL02:		VBx05,	-CV7301:}
{SCL32,	-CDL02:		VBx05,	-CV7201:}
{SCL32,	-CDL02:		VBx05,	-CV7302:}
{SCL32,	-CDL02:		VBx06,	-CV7501:}
{SCL32,	-CDL02:		VBx06,	-CV7502:}
{SCL32,	-CDL02:		VBx06,	-CV7503:}
{SCL32,	-CDL02:		VBx06,	-CV7401:}
{SCL32,	-CDL02:		VBx06,	-CV7301:}
{SCL32,	-CDL02:		VBx06,	-CV7201:}
{SCL32,	-CDL02:		VBx06,	-CV7302:}
{SCL32,	-CDL02:		VBx07,	-CV7501:}
{SCL32,	-CDL02:		VBx07,	-CV7502:}
{SCL32,	-CDL02:		VBx07,	-CV7503:}
{SCL32,	-CDL02:		VBx07,	-CV7401:}
{SCL32,	-CDL02:		VBx07,	-CV7301:}
{SCL32,	-CDL02:		VBx07,	-CV7201:}
{SCL32,	-CDL02:		VBx07,	-CV7302:}
{SCL32,	-CDL02:		VBx08,	-CV7501:}
{SCL32,	-CDL02:		VBx08,	-CV7502:}
{SCL32,	-CDL02:		VBx08,	-CV7503:}
{SCL32,	-CDL02:		VBx08,	-CV7401:}
{SCL32,	-CDL02:		VBx08,	-CV7301:}
{SCL32,	-CDL02:		VBx08,	-CV7201:}
{SCL32,	-CDL02:		VBx08,	-CV7302:}
{SCL32,	-CDL02:		VBx09,	-CV7501:}
{SCL32,	-CDL02:		VBx09,	-CV7502:}
{SCL32,	-CDL02:		VBx09,	-CV7503:}
{SCL32,	-CDL02:		VBx09,	-CV7401:}
{SCL32,	-CDL02:		VBx09,	-CV7301:}
{SCL32,	-CDL02:		VBx09,	-CV7201:}
{SCL32,	-CDL02:		VBx09,	-CV7302:}
{SCL32,	-CDL02:		VBx10,	-CV7501:}
{SCL32,	-CDL02:		VBx10,	-CV7502:}
{SCL32,	-CDL02:		VBx10,	-CV7503:}
{SCL32,	-CDL02:		VBx10,	-CV7401:}
{SCL32,	-CDL02:		VBx10,	-CV7301:}
{SCL32,	-CDL02:		VBx10,	-CV7201:}
{SCL32,	-CDL02:		VBx10,	-CV7302:}
{SCL32,	-CDL02:		VBx11,	-CV7501:}
{SCL32,	-CDL02:		VBx11,	-CV7502:}
{SCL32,	-CDL02:		VBx11,	-CV7503:}
{SCL32,	-CDL02:		VBx11,	-CV7401:}
{SCL32,	-CDL02:		VBx11,	-CV7301:}
{SCL32,	-CDL02:		VBx11,	-CV7201:}
{SCL32,	-CDL02:		VBx11,	-CV7302:}
{SCL32,	-CDL02:		VBx12,	-CV7501:}
{SCL32,	-CDL02:		VBx12,	-CV7502:}
{SCL32,	-CDL02:		VBx12,	-CV7503:}
{SCL32,	-CDL02:		VBx12,	-CV7401:}
{SCL32,	-CDL02:		VBx12,	-CV7301:}
{SCL32,	-CDL02:		VBx12,	-CV7201:}
{SCL32,	-CDL02:		VBx12,	-CV7302:}
{SCL32,	-CDL02:		VBx13,	-CV7501:}
{SCL32,	-CDL02:		VBx13,	-CV7502:}
{SCL32,	-CDL02:		VBx13,	-CV7503:}
{SCL32,	-CDL02:		VBx13,	-CV7401:}
{SCL32,	-CDL02:		VBx13,	-CV7301:}
{SCL32,	-CDL02:		VBx13,	-CV7201:}
{SCL32,	-CDL02:		VBx13,	-CV7302:}
{SCL32,	-CDL03:		VBx01,	-CV7501:}
{SCL32,	-CDL03:		VBx01,	-CV7502:}
{SCL32,	-CDL03:		VBx01,	-CV7503:}
{SCL32,	-CDL03:		VBx01,	-CV7401:}
{SCL32,	-CDL03:		VBx01,	-CV7301:}
{SCL32,	-CDL03:		VBx01,	-CV7201:}
{SCL32,	-CDL03:		VBx01,	-CV7302:}
{SCL32,	-CDL03:		VBx02,	-CV7501:}
{SCL32,	-CDL03:		VBx02,	-CV7502:}
{SCL32,	-CDL03:		VBx02,	-CV7503:}
{SCL32,	-CDL03:		VBx02,	-CV7401:}
{SCL32,	-CDL03:		VBx02,	-CV7301:}
{SCL32,	-CDL03:		VBx02,	-CV7201:}
{SCL32,	-CDL03:		VBx02,	-CV7302:}
{SCL32,	-CDL03:		VBx03,	-CV7501:}
{SCL32,	-CDL03:		VBx03,	-CV7502:}
{SCL32,	-CDL03:		VBx03,	-CV7503:}
{SCL32,	-CDL03:		VBx03,	-CV7401:}
{SCL32,	-CDL03:		VBx03,	-CV7301:}
{SCL32,	-CDL03:		VBx03,	-CV7201:}
{SCL32,	-CDL03:		VBx03,	-CV7302:}
{SCL32,	-CDL03:		VBx04,	-CV7501:}
{SCL32,	-CDL03:		VBx04,	-CV7502:}
{SCL32,	-CDL03:		VBx04,	-CV7503:}
{SCL32,	-CDL03:		VBx04,	-CV7401:}
{SCL32,	-CDL03:		VBx04,	-CV7301:}
{SCL32,	-CDL03:		VBx04,	-CV7201:}
{SCL32,	-CDL03:		VBx04,	-CV7302:}
{SCL32,	-CDL03:		VBx05,	-CV7501:}
{SCL32,	-CDL03:		VBx05,	-CV7502:}
{SCL32,	-CDL03:		VBx05,	-CV7503:}
{SCL32,	-CDL03:		VBx05,	-CV7401:}
{SCL32,	-CDL03:		VBx05,	-CV7301:}
{SCL32,	-CDL03:		VBx05,	-CV7201:}
{SCL32,	-CDL03:		VBx05,	-CV7302:}
{SCL32,	-CDL03:		VBx06,	-CV7501:}
{SCL32,	-CDL03:		VBx06,	-CV7502:}
{SCL32,	-CDL03:		VBx06,	-CV7503:}
{SCL32,	-CDL03:		VBx06,	-CV7401:}
{SCL32,	-CDL03:		VBx06,	-CV7301:}
{SCL32,	-CDL03:		VBx06,	-CV7201:}
{SCL32,	-CDL03:		VBx06,	-CV7302:}
{SCL32,	-CDL03:		VBx07,	-CV7501:}
{SCL32,	-CDL03:		VBx07,	-CV7502:}
{SCL32,	-CDL03:		VBx07,	-CV7503:}
{SCL32,	-CDL03:		VBx07,	-CV7401:}
{SCL32,	-CDL03:		VBx07,	-CV7301:}
{SCL32,	-CDL03:		VBx07,	-CV7201:}
{SCL32,	-CDL03:		VBx07,	-CV7302:}
{SCL32,	-CDL03:		VBx08,	-CV7501:}
{SCL32,	-CDL03:		VBx08,	-CV7502:}
{SCL32,	-CDL03:		VBx08,	-CV7503:}
{SCL32,	-CDL03:		VBx08,	-CV7401:}
{SCL32,	-CDL03:		VBx08,	-CV7301:}
{SCL32,	-CDL03:		VBx08,	-CV7201:}
{SCL32,	-CDL03:		VBx08,	-CV7302:}
{SCL32,	-CDL03:		VBx09,	-CV7501:}
{SCL32,	-CDL03:		VBx09,	-CV7502:}
{SCL32,	-CDL03:		VBx09,	-CV7503:}
{SCL32,	-CDL03:		VBx09,	-CV7401:}
{SCL32,	-CDL03:		VBx09,	-CV7301:}
{SCL32,	-CDL03:		VBx09,	-CV7201:}
{SCL32,	-CDL03:		VBx09,	-CV7302:}
{SCL32,	-CDL03:		VBx10,	-CV7501:}
{SCL32,	-CDL03:		VBx10,	-CV7502:}
{SCL32,	-CDL03:		VBx10,	-CV7503:}
{SCL32,	-CDL03:		VBx10,	-CV7401:}
{SCL32,	-CDL03:		VBx10,	-CV7301:}
{SCL32,	-CDL03:		VBx10,	-CV7201:}
{SCL32,	-CDL03:		VBx10,	-CV7302:}
{SCL32,	-CDL03:		VBx11,	-CV7501:}
{SCL32,	-CDL03:		VBx11,	-CV7502:}
{SCL32,	-CDL03:		VBx11,	-CV7503:}
{SCL32,	-CDL03:		VBx11,	-CV7401:}
{SCL32,	-CDL03:		VBx11,	-CV7301:}
{SCL32,	-CDL03:		VBx11,	-CV7201:}
{SCL32,	-CDL03:		VBx11,	-CV7302:}
{SCL32,	-CDL03:		VBx12,	-CV7501:}
{SCL32,	-CDL03:		VBx12,	-CV7502:}
{SCL32,	-CDL03:		VBx12,	-CV7503:}
{SCL32,	-CDL03:		VBx12,	-CV7401:}
{SCL32,	-CDL03:		VBx12,	-CV7301:}
{SCL32,	-CDL03:		VBx12,	-CV7201:}
{SCL32,	-CDL03:		VBx12,	-CV7302:}
{SCL32,	-CDL03:		VBx13,	-CV7501:}
{SCL32,	-CDL03:		VBx13,	-CV7502:}
{SCL32,	-CDL03:		VBx13,	-CV7503:}
{SCL32,	-CDL03:		VBx13,	-CV7401:}
{SCL32,	-CDL03:		VBx13,	-CV7301:}
{SCL32,	-CDL03:		VBx13,	-CV7201:}
{SCL32,	-CDL03:		VBx13,	-CV7302:}
{SCL32,	-CDL03:		VBx14,	-CV7501:}
{SCL32,	-CDL03:		VBx14,	-CV7502:}
{SCL32,	-CDL03:		VBx14,	-CV7503:}
{SCL32,	-CDL03:		VBx14,	-CV7401:}
{SCL32,	-CDL03:		VBx14,	-CV7301:}
{SCL32,	-CDL03:		VBx14,	-CV7201:}
{SCL32,	-CDL03:		VBx14,	-CV7302:}
{SCL32,	-CDL03:		VBx15,	-CV7501:}
{SCL32,	-CDL03:		VBx15,	-CV7502:}
{SCL32,	-CDL03:		VBx15,	-CV7503:}
{SCL32,	-CDL03:		VBx15,	-CV7401:}
{SCL32,	-CDL03:		VBx15,	-CV7301:}
{SCL32,	-CDL03:		VBx15,	-CV7201:}
{SCL32,	-CDL03:		VBx15,	-CV7302:}
{SCL32,	-CDL03:		VBx16,	-CV7501:}
{SCL32,	-CDL03:		VBx16,	-CV7502:}
{SCL32,	-CDL03:		VBx16,	-CV7503:}
{SCL32,	-CDL03:		VBx16,	-CV7401:}
{SCL32,	-CDL03:		VBx16,	-CV7301:}
{SCL32,	-CDL03:		VBx16,	-CV7201:}
{SCL32,	-CDL03:		VBx16,	-CV7302:}
{SCL32,	-CDL03:		VBx17,	-CV7501:}
{SCL32,	-CDL03:		VBx17,	-CV7502:}
{SCL32,	-CDL03:		VBx17,	-CV7503:}
{SCL32,	-CDL03:		VBx17,	-CV7401:}
{SCL32,	-CDL03:		VBx17,	-CV7301:}
{SCL32,	-CDL03:		VBx17,	-CV7201:}
{SCL32,	-CDL03:		VBx17,	-CV7302:}
{SCL32,	-CDL03:		VBx18,	-CV7501:}
{SCL32,	-CDL03:		VBx18,	-CV7502:}
{SCL32,	-CDL03:		VBx18,	-CV7503:}
{SCL32,	-CDL03:		VBx18,	-CV7401:}
{SCL32,	-CDL03:		VBx18,	-CV7301:}
{SCL32,	-CDL03:		VBx18,	-CV7201:}
{SCL32,	-CDL03:		VBx18,	-CV7302:}
{SCL32,	-CDL03:		VBx19,	-CV7501:}
{SCL32,	-CDL03:		VBx19,	-CV7502:}
{SCL32,	-CDL03:		VBx19,	-CV7503:}
{SCL32,	-CDL03:		VBx19,	-CV7401:}
{SCL32,	-CDL03:		VBx19,	-CV7301:}
{SCL32,	-CDL03:		VBx19,	-CV7201:}
{SCL32,	-CDL03:		VBx19,	-CV7302:}
}
##leesi


