Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Thu Sep 29 13:30:45 2016
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file PICO_ICS_FDD_control_sets_placed.rpt
| Design       : PICO_ICS_FDD
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   299 |
| Minimum Number of register sites lost to control set restrictions |   743 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             873 |          284 |
| No           | No                    | Yes                    |            1126 |          474 |
| No           | Yes                   | No                     |            1076 |          389 |
| Yes          | No                    | No                     |            1665 |          575 |
| Yes          | No                    | Yes                    |             346 |          111 |
| Yes          | Yes                   | No                     |             211 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                               Enable Signal                                                                                               |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp |                                                                                                                                                                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART4_RX_FILTER/Rom_addr_rep[6]_i_1__0_n_0                                                                                                                            | U_RESET/AR[0]                                                                                                                                                                                       |                1 |              1 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                                     |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART9_ENSM/Config_addr_1byte[9]_i_1_n_0                                                                                                                               | U_RESET/Config_end_reg[1]                                                                                                                                                                           |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                    |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                    |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                    |                1 |              1 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART18_ADC_TUNE/Config_addr_1byte_rep[9]_i_1_n_0                                                                                                                      | U_RESET/AR[3]                                                                                                                                                                                       |                2 |              2 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                   |                                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                        |                                                                                                                                                                                                     |                1 |              3 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART18_ADC_TUNE/Config_addr_1byte_rep[9]_i_1_n_0                                                                                                                      | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |                2 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        |                                                                                                                                                                                                     |                2 |              3 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART12_RX_GAIN_TABLE/Config_addr_1byte[5]_i_1__7_n_0                                                                                                                  | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |                2 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                         |                1 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART5_PARALLEL_PORT/Config_addr_1byte[4]_i_1__1_n_0                                                                                                                   | U_RESET/Config_end_reg[0]                                                                                                                                                                           |                1 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART3_TX_FILTER/Config_addr_1byte[5]_i_1__1_n_0                                                                                                                       | U_RESET/Config_end_reg[0]                                                                                                                                                                           |                2 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART4_RX_FILTER/Config_addr_1byte[7]_i_1__0_n_0                                                                                                                       | U_RESET/Config_data_wr_1byte_reg[0]_0                                                                                                                                                               |                3 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART11_MIXER_SUBTABLE/Config_addr_1byte[3]_i_1__5_n_0                                                                                                                 | U_RESET/Config_end_reg[1]                                                                                                                                                                           |                1 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART11_MIXER_SUBTABLE/Addr_index[3]_i_1_n_0                                                                                                                           | U_RESET/AR[0]                                                                                                                                                                                       |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                          |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                          |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                          |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                          |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                          |                                                                                                                                                                                                     |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[3][0]                                                                                                                                       |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                2 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                |                1 |              4 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U1_AD80305_SPI_READ_WRITE/Config_data_rd0                                                                                                                                              | U_RESET/Current_state_reg_reg[0][0]                                                                                                                                                                 |                3 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U1_AD80305_SPI_READ_WRITE/Cnt_num[4]_i_1_n_0                                                                                                                                           | U_RESET/AR[1]                                                                                                                                                                                       |                2 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART18_ADC_TUNE/Config_addr_1byte_rep[9]_i_1_n_0                                                                                                                      | U_RESET/AR[1]                                                                                                                                                                                       |                1 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART18_ADC_TUNE/Config_addr_1byte_rep[9]_i_1_n_0                                                                                                                      | U_RESET/AR[2]                                                                                                                                                                                       |                1 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART21_RSSI_POWER_MEASURE/Config_addr_1byte[6]_i_1__3_n_0                                                                                                             | U_RESET/Current_state_reg_reg[0][0]                                                                                                                                                                 |                2 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART20_TX_ATT/Config_addr_1byte[5]_i_1__12_n_0                                                                                                                        | U_RESET/Cnt_100ms_2_reg[1][0]                                                                                                                                                                       |                2 |              5 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART15_TX_BB_FILTER_TUNE/Config_addr_1byte[7]_i_1__4_n_0                                                                                                              | U_RESET/Config_end_reg[1]                                                                                                                                                                           |                2 |              5 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                |                4 |              6 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART6_AUXDAC_AUXADC/Config_addr_1byte[5]_i_1__2_n_0                                                                                                                   | U_RESET/Config_data_wr_1byte_reg[0]_0                                                                                                                                                               |                2 |              6 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART4_RX_FILTER/Rom_addr_rep[6]_i_1__0_n_0                                                                                                                            | U_RESET/AR[3]                                                                                                                                                                                       |                2 |              6 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                           |                4 |              6 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                           |                4 |              6 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1_n_0                                                                                                                            |                1 |              6 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                            | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state_reg[0]                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[5][0]                                                                                                                                             |                2 |              6 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART8_GPO/Config_addr_1byte[5]_i_1__4_n_0                                                                                                                             | U_RESET/Config_data_wr_1byte_reg[0]_0                                                                                                                                                               |                1 |              6 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART14_RX_BB_FILTER_TUNE/Config_addr_1byte[7]_i_1__8_n_0                                                                                                              | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |                4 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART3_TX_FILTER/Rom_addr_rep[6]_i_1_n_0                                                                                                                               | U_RESET/AR[0]                                                                                                                                                                                       |                2 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART12_RX_GAIN_TABLE/Addr_index[6]_i_1_n_0                                                                                                                            | U_RESET/AR[3]                                                                                                                                                                                       |                2 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_I_MAPPER/I_Q_Data[11]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_PLL_LD_DEJITTER/p_1_in[23]                                                                                                                                                                        |                2 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_Q_MAPPER/I_Q_Data[11]_i_1_n_0                                                                                                                                                                     |                1 |              7 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG.u_adv_trig/p_0_in13_out                                                                                                                                           |                                                                                                                                                                                                     |                2 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                           |                3 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART4_RX_FILTER/Rom_addr_rep[6]_i_1__0_n_0                                                                                                                            | U_RESET/AR[2]                                                                                                                                                                                       |                2 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART16_RX_TIA/Config_addr_1byte[7]_i_1__5_n_0                                                                                                                         | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |                2 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART2_BBPLL/Config_addr_1byte[6]_i_1_n_0                                                                                                                              | U_RESET/Config_data_wr_1byte_reg[0]_0                                                                                                                                                               |                4 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                4 |              7 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                           |                3 |              7 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART3_TX_FILTER/Rom_addr_rep[6]_i_1_n_0                                                                                                                               | U_RESET/AR[1]                                                                                                                                                                                       |                2 |              7 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                      |                3 |              8 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART1/Config_addr_1byte[7]_i_1_n_0                                                                                                                                    | U_RESET/Config_end_reg[0]                                                                                                                                                                           |                4 |              8 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Cnt1[7]_i_2_n_0                                                                                                                                                                            | U_FREQ_SET_40M/Rx_dividend1_sub1                                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                2 |              8 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                         |                2 |              8 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                              |                                                                                                                                                                                                     |                3 |              8 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[3][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART13_RX_MANUAL_GAIN/Config_addr_1byte[8]_i_1_n_0                                                                                                                    | U_RESET/Config_end_reg[1]                                                                                                                                                                           |                3 |              8 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U1_AD80305_SPI_READ_WRITE/Config_data_rd_tmp0                                                                                                                                          | U_RESET/Current_state_reg_reg[0][0]                                                                                                                                                                 |                2 |              8 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART9_ENSM/Config_addr_1byte[9]_i_1_n_0                                                                                                                               | U_RESET/Config_end_reg[0]                                                                                                                                                                           |                4 |              8 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART19_TX_QUAD_CAL/Config_addr_1byte[8]_i_1__0_n_0                                                                                                                    | U_RESET/Current_state_reg_reg[0][0]                                                                                                                                                                 |                6 |              9 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART10_RFVCO/Config_addr_1byte[9]_i_1__0_n_0                                                                                                                          | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |                5 |              9 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                2 |             10 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Rx_sub1_cnt[10]_i_1_n_0                                                                                                                                                                    | U_FREQ_SET_40M/Rx_dividend1_sub1                                                                                                                                                                    |                2 |             11 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Tx_sub1_cnt[10]_i_1_n_0                                                                                                                                                                    | U_FREQ_SET_40M/Rx_dividend1_sub1                                                                                                                                                                    |                5 |             11 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                7 |             11 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                3 |             12 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/U_AD80305_CONFIG_PART18_ADC_TUNE/Config_addr_1byte_rep[9]_i_1_n_0                                                                                                                      | U_RESET/Cnt_100ms_2_reg[1][0]                                                                                                                                                                       |                5 |             13 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                            | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                |                4 |             13 |
|  Fpga_clk1_BUFG           |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                8 |             13 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                                                | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                               |                4 |             13 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                     |                4 |             13 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                      |                                                                                                                                                                                                     |                3 |             13 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[0]                                                                                                              |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/current_state[0]                                                                                                                    |                7 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state[0]                                                                                                                    |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state[0]                                                                                                               |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/current_state[0]                                                                                                                     |                7 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/current_state[0]                                                                                                                     |                7 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state[0]                                                                                                               |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/current_state[0]                                                                                                               |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]                                                                                                                     |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/current_state[0]                                                                                                                    |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/current_state[0]                                                                                                                    |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/current_state[0]                                                                                                               |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/current_state[0]                                                                                                                    |                7 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                              |                4 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/current_state[0]                                                                                                                     |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state[0]                                                                                                                     |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/current_state[0]                                                                                                                     |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state[0]                                                                                                                    |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/current_state[0]                                                                                                                     |                4 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state[0]                                                                                                                     |                7 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/current_state[0]                                                                                                                    |                6 |             15 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/current_state[0]                                                                                                                    |                5 |             15 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                      |                                                                                                                                                                                                     |                5 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                              |                                                                                                                                                                                                     |               10 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                     |                8 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                     |                5 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                     |                7 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                               |                                                                                                                                                                                                     |                9 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                             |                                                                                                                                                                                                     |                6 |             16 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                              |                5 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                     |                9 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                4 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                4 |             16 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                5 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                     |                4 |             16 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0]                                                                                                                                |                                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15]       |                                                                                                                                                                                                     |                4 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                    |                                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                     |                4 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                          |                                                                                                                                                                                                     |                4 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                              |                                                                                                                                                                                                     |                9 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                     |                9 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                              |                                                                                                                                                                                                     |               10 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                     |                7 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                     |                7 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                     |               10 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                |                                                                                                                                                                                                     |                7 |             16 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                                     |                8 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                3 |             18 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                3 |             18 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             18 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_PLL_LD_DEJITTER/p_1_in[21]                                                                                                                                                                        |                7 |             18 |
|  U_PLL/inst/clk_out1      | U_AD80305_SPI_INTF/Config_en_spi_reg_n_0                                                                                                                                                                  | U_RESET/AR[1]                                                                                                                                                                                       |                5 |             19 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_1                                                                                                               |                8 |             20 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                     |                6 |             20 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                     |                6 |             20 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                     |                5 |             20 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                     |                5 |             20 |
|  U_PLL/inst/clk_out1      | sel                                                                                                                                                                                                       |                                                                                                                                                                                                     |                5 |             20 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Rx_sub2_cnt[0]_i_1_n_0                                                                                                                                                                     | U_FREQ_SET_40M/Frac_ind_reg_n_0                                                                                                                                                                     |                6 |             23 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Tx_sub2_cnt[0]_i_1_n_0                                                                                                                                                                     | U_FREQ_SET_40M/Frac_ind_reg_n_0                                                                                                                                                                     |                6 |             23 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                     |                3 |             24 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              |                                                                                                                                                                                                     |                3 |             24 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |               11 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                6 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |               10 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                6 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                          |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Tx_dividend1_sub[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |               11 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                9 |             25 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Rx_dividend1_sub[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                6 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                |                                                                                                                                                                                                     |                7 |             25 |
|  Fpga_clk1_BUFG           | U_RESET/Cnt_reset[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                     |                7 |             26 |
|  U_PLL/inst/clk_out2      |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                7 |             26 |
|  U_PLL/inst/clk_out3      |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                7 |             27 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |               13 |             27 |
|  U_PLL/inst/clk_out1      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                6 |             28 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                4 |             28 |
|  U_PLL/inst/clk_out4      |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                8 |             28 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0                                                                                                                                      |                                                                                                                                                                                                     |                5 |             31 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[4]                                                                                                                                                |                8 |             32 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             33 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                7 |             33 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                |               33 |             33 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                |               12 |             33 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             33 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                     |                8 |             33 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                |               14 |             34 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                     |               11 |             35 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                           |                                                                                                                                                                                                     |               13 |             37 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                           |                                                                                                                                                                                                     |               12 |             37 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                           |                                                                                                                                                                                                     |               13 |             37 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                           |                                                                                                                                                                                                     |               12 |             37 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Tx_freq_reg_reg[30][0]                                                                                                                                                                      |               26 |             39 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Rx_dividend2_sub[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                     |               11 |             40 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Tx_dividend2_sub[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                     |               11 |             40 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Reconfig_freq1                                                                                                                                                                             |                                                                                                                                                                                                     |               12 |             46 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                 |                                                                                                                                                                                                     |               16 |             64 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                   |                                                                                                                                                                                                     |               16 |             64 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/AR[1]                                                                                                                                                                                       |               30 |             82 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Config_data_wr_1byte_reg[0][0]                                                                                                                                                              |               38 |             88 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Current_state_reg_reg[0][0]                                                                                                                                                                 |               43 |             91 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Config_end_reg[0]                                                                                                                                                                           |               33 |             94 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Config_data_wr_1byte_reg[0]_0                                                                                                                                                               |               47 |             95 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Cnt_100ms_2_reg[1][0]                                                                                                                                                                       |               37 |            100 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/Config_end_reg[1]                                                                                                                                                                           |               51 |            100 |
|  U_PLL/inst/clk_out1      | U_ILA_RX_IQ/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                          |                                                                                                                                                                                                     |               27 |            102 |
|  U_PLL/inst/clk_out1      | U_FREQ_SET_40M/Frac_ind                                                                                                                                                                                   |                                                                                                                                                                                                     |               29 |            102 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/AR[3]                                                                                                                                                                                       |               41 |            103 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/AR[2]                                                                                                                                                                                       |               33 |            106 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           | U_RESET/AR[0]                                                                                                                                                                                       |               49 |            106 |
|  U_PLL/inst/clk_out1      |                                                                                                                                                                                                           |                                                                                                                                                                                                     |              254 |            796 |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


