// Seed: 4024670133
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2
    , id_12,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    output supply1 id_10
);
  wire id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    output wire id_0,
    input supply1 _id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output wand id_5,
    output wor id_6,
    output supply0 id_7
);
  wire [1 : -1] id_9;
  wire id_10;
  wire [1 : -1] id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_7,
      id_3,
      id_4,
      id_2
  );
  wire [id_1 : id_1] id_13;
  logic id_14;
endmodule
