#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 22 17:57:44 2019
# Process ID: 18613
# Current directory: /home/phoenix8899/ECE
# Command line: vivado
# Log file: /home/phoenix8899/ECE/vivado.log
# Journal file: /home/phoenix8899/ECE/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phoenix8899/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_sigTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj PWM_sigTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.srcs/sources_1/new/PWM_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.srcs/sim_1/new/PWM_sigTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_sigTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/phoenix8899/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d8c6c9b69362491abf422805b66f3e12 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_sigTest_behav xil_defaultlib.PWM_sigTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM_signal
Compiling module xil_defaultlib.PWM_sigTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot PWM_sigTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/phoenix8899/ECE/Spring2019/ECE3700/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_sigTest_behav -key {Behavioral:sim_1:Functional:PWM_sigTest} -tclbatch {PWM_sigTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source PWM_sigTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_sigTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 17:58:24 2019...
