{"vcs1":{"timestamp_begin":1737544669.725982387, "rt":0.22, "ut":0.07, "st":0.10}}
{"vcselab":{"timestamp_begin":1737544670.024978841, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737544670.260652733, "rt":0.19, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737544669.469362919}
{"VCS_COMP_START_TIME": 1737544669.469362919}
{"VCS_COMP_END_TIME": 1737544670.523082953}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261560}}
{"vcselab": {"peak_mem": 133952}}
