#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Feb 09 00:07:17 2021
# Process ID: 26560
# Log file: C:/Users/fjsda/Studying/FPGA/ALU/planAhead_run_1/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/ALU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/FPGA/ALU/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {DOUT[7]} {DOUT[6]} {DOUT[5]} {DOUT[4]} {DOUT[3]} {DOUT[2]} {DOUT[1]} {DOUT[0]}]]
startgroup
set_property package_pin P126 [get_ports {DOUT[7]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DOUT[6]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {DOUT[5]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DOUT[4]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DOUT[3]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {DOUT[2]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {DOUT[1]}]
endgroup
startgroup
set_property package_pin P124 [get_ports {DOUT[0]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list CLK]]
set_property iostandard LVCMOS25 [get_ports [list SW2]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS25 [get_ports [list SIG1]]
set_property iostandard LVCMOS33 [get_ports [list SIG1]]
set_property iostandard LVCMOS33 [get_ports [list SIG2]]
set_property iostandard LVCMOS33 [get_ports [list SW1]]
set_property iostandard LVCMOS33 [get_ports [list SW7]]
set_property iostandard LVCMOS33 [get_ports [list SW6]]
set_property iostandard LVCMOS33 [get_ports [list SW5]]
set_property iostandard LVCMOS33 [get_ports [list SW4]]
set_property iostandard LVCMOS33 [get_ports [list SW3]]
set_property iostandard LVCMOS33 [get_ports [list SW2]]
set_property iostandard LVCMOS33 [get_ports [list SW8]]
set_property iostandard LVCMOS33 [get_ports [list SW17]]
set_property iostandard LVCMOS33 [get_ports [list SW18]]
set_property iostandard LVCMOS33 [get_ports [list SW22]]
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  SIG1]]
startgroup
set_property package_pin P115 [get_ports {DOUT[0]}]
endgroup
startgroup
set_property package_pin P120 [get_ports {DOUT[1]}]
endgroup
startgroup
set_property package_pin P123 [get_ports {DOUT[2]}]
endgroup
startgroup
set_property package_pin P124 [get_ports SIG1]
endgroup
startgroup
set_property package_pin P118 [get_ports SIG2]
endgroup
startgroup
set_property package_pin P98 [get_ports SW1]
endgroup
startgroup
set_property package_pin P93 [get_ports SW2]
endgroup
startgroup
set_property package_pin P95 [get_ports SW3]
endgroup
startgroup
set_property package_pin P88 [get_ports SW4]
endgroup
startgroup
set_property package_pin P59 [get_ports SW5]
endgroup
startgroup
set_property package_pin P58 [get_ports SW6]
endgroup
startgroup
set_property package_pin P57 [get_ports SW7]
endgroup
startgroup
set_property package_pin P41 [get_ports SW8]
endgroup
startgroup
set_property package_pin P51 [get_ports SW17]
endgroup
startgroup
set_property package_pin P50 [get_ports SW18]
endgroup
startgroup
set_property package_pin P101 [get_ports SW22]
endgroup
save_constraints
