xpm_cdc.sv,systemverilog,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/hdl/verilog"
ila_axi_reg.v,verilog,xil_defaultlib,../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/sim/ila_axi_reg.v,incdir="../../../../dfx_genesys.gen/sources_1/ip/ila_axi_reg/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
