// Seed: 2108732009
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd5,
    parameter id_6 = 32'd66
) (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  wire _id_5;
  supply1 _id_6 = 1;
  integer [1 : -1] id_7;
  logic id_8;
  ;
  wire id_9;
  logic [-1 : 1 'b0] id_10[id_6 : id_5] = id_4;
  module_0 modCall_1 ();
  logic id_11;
  ;
endmodule
