#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 24 18:44:10 2025
# Process ID: 8488
# Current directory: E:/Works/com_labs/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 E:\Works\com_labs\lab3\lab3.xpr
# Log file: E:/Works/com_labs/lab3/vivado.log
# Journal file: E:/Works/com_labs/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Works/com_labs/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 747.602 ; gain = 139.984
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/Works/com_labs/teacher/test.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Works/com_labs/teacher/test.coe' provided. It will be converted relative to IP Instance files '../../../../../teacher/test.coe'
generate_target all [get_files  E:/Works/com_labs/lab3/lab3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Works/com_labs/lab3/lab3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 10 dist_mem_gen_0_synth_1
[Mon Feb 24 18:45:17 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Works/com_labs/lab3/lab3.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Works/com_labs/lab3/lab3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Works/com_labs/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir E:/Works/com_labs/lab3/lab3.ip_user_files -ipstatic_source_dir E:/Works/com_labs/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Works/com_labs/lab3/lab3.cache/compile_simlib/modelsim} {questa=E:/Works/com_labs/lab3/lab3.cache/compile_simlib/questa} {riviera=E:/Works/com_labs/lab3/lab3.cache/compile_simlib/riviera} {activehdl=E:/Works/com_labs/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Feb 24 18:53:25 2025] Launched synth_1...
Run output will be captured here: E:/Works/com_labs/lab3/lab3.runs/synth_1/runme.log
[Mon Feb 24 18:53:25 2025] Launched impl_1...
Run output will be captured here: E:/Works/com_labs/lab3/lab3.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61D7BA
set_property PROGRAM.FILE {E:/Works/com_labs/lab3/lab3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Works/com_labs/lab3/lab3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B61D7BA
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:06:22 2025...
