#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xbc0df0 .scope module, "test" "test" 2 295;
 .timescale -9 -9;
L_0xc03820 .functor AND 1, v0xbe66b0_0, v0xbe5760_0, C4<1>, C4<1>;
L_0xc04da0 .functor BUFT 32, L_0xc04cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f7ae35a2188 .functor BUFZ 1, C4<z>; HiZ drive
v0xbf06f0_0 .net "ALUSrc", 0 0, o0x7f7ae35a2188;  0 drivers
v0xbf07b0_0 .net *"_s10", 0 0, L_0xc03820;  1 drivers
L_0x7f7ae3552210 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0xbf0870_0 .net *"_s12", 31 0, L_0x7f7ae3552210;  1 drivers
v0xbf0960_0 .net *"_s23", 4 0, L_0xc049e0;  1 drivers
v0xbf0a40_0 .net *"_s25", 4 0, L_0xc04a80;  1 drivers
L_0x7f7ae3552258 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0xbf0b70_0 .net *"_s28", 31 0, L_0x7f7ae3552258;  1 drivers
v0xbf0c50_0 .net *"_s3", 3 0, L_0xc03400;  1 drivers
v0xbf0d30_0 .net *"_s32", 31 0, L_0xc04cb0;  1 drivers
v0xbf0e10_0 .net *"_s37", 0 0, L_0xc04f70;  1 drivers
v0xbf0f80_0 .net *"_s38", 15 0, L_0xc050d0;  1 drivers
v0xbf1060_0 .net *"_s41", 15 0, L_0xc05200;  1 drivers
v0xbf1140_0 .net *"_s42", 31 0, L_0xc055b0;  1 drivers
v0xbf1220_0 .net *"_s47", 0 0, L_0xc05860;  1 drivers
v0xbf1300_0 .net *"_s48", 15 0, L_0xc059c0;  1 drivers
v0xbf13e0_0 .net *"_s5", 25 0, L_0xc03560;  1 drivers
v0xbf14c0_0 .net *"_s51", 15 0, L_0xc05b90;  1 drivers
v0xbf15a0_0 .net *"_s52", 31 0, L_0xc05ea0;  1 drivers
v0xbf1750_0 .net *"_s56", 29 0, L_0xc05af0;  1 drivers
L_0x7f7ae3552180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbf17f0_0 .net *"_s58", 1 0, L_0x7f7ae3552180;  1 drivers
L_0x7f7ae3552060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbf18d0_0 .net/2u *"_s6", 1 0, L_0x7f7ae3552060;  1 drivers
v0xbf19b0_0 .net "alu_out", 31 0, L_0xc04eb0;  1 drivers
v0xbf1a70_0 .net "alu_out_2", 31 0, L_0xc031b0;  1 drivers
v0xbf1b30_0 .net "aluop", 2 0, v0xbe65c0_0;  1 drivers
v0xbf1c20_0 .net "alusrc", 0 0, v0xbe64e0_0;  1 drivers
v0xbf1cc0_0 .net "brnch", 0 0, v0xbe66b0_0;  1 drivers
v0xbf1d60_0 .var "clk", 0 0;
v0xbf1e30_0 .net "curr_addr", 31 0, L_0xbf2c00;  1 drivers
v0xbf1f20_0 .net "data_out", 31 0, L_0xc03ac0;  1 drivers
v0xbf1fc0_0 .net "discard", 0 0, v0xbe5ff0_0;  1 drivers
v0xbf2090_0 .net "instruction", 31 0, L_0xbf2d60;  1 drivers
v0xbf2180_0 .net "jump", 0 0, v0xbe6780_0;  1 drivers
v0xbf2270_0 .net "memread", 0 0, v0xbe6820_0;  1 drivers
v0xbf2360_0 .net "memtoreg", 0 0, v0xbe6930_0;  1 drivers
v0xbf1640_0 .net "memwrite", 0 0, v0xbe69f0_0;  1 drivers
v0xbf2610_0 .net "next_addr", 31 0, L_0xc032e0;  1 drivers
v0xbf2700_0 .net "pc_plus4", 31 0, L_0xbf2cc0;  1 drivers
v0xbf27f0_0 .net "reg_out_1", 31 0, L_0xc03e20;  1 drivers
v0xbf28e0_0 .net "reg_out_2", 31 0, L_0xc041d0;  1 drivers
v0xbf29d0_0 .net "regdst", 0 0, v0xbe6ab0_0;  1 drivers
v0xbf2a70_0 .net "regwrite", 0 0, v0xbe6b70_0;  1 drivers
v0xbf2b60_0 .net "zero", 0 0, v0xbe5760_0;  1 drivers
L_0xc03070 .part L_0xbf2c00, 2, 30;
L_0xc03400 .part L_0xbf2cc0, 28, 4;
L_0xc03560 .part L_0xbf2d60, 0, 26;
L_0xc03660 .concat [ 2 26 4 0], L_0x7f7ae3552060, L_0xc03560, L_0xc03400;
L_0xc03930 .functor MUXZ 32, L_0x7f7ae3552210, L_0xc031b0, L_0xc03820, C4<>;
L_0xc046d0 .part L_0xbf2d60, 21, 5;
L_0xc04830 .part L_0xbf2d60, 16, 5;
L_0xc049e0 .part L_0xbf2d60, 11, 5;
L_0xc04a80 .part L_0xbf2d60, 16, 5;
L_0xc04b20 .functor MUXZ 5, L_0xc04a80, L_0xc049e0, v0xbe6ab0_0, C4<>;
L_0xc04cb0 .functor MUXZ 32, L_0x7f7ae3552258, L_0xc03ac0, v0xbe6930_0, C4<>;
L_0xc04f70 .part L_0xbf2d60, 15, 1;
LS_0xc050d0_0_0 .concat [ 1 1 1 1], L_0xc04f70, L_0xc04f70, L_0xc04f70, L_0xc04f70;
LS_0xc050d0_0_4 .concat [ 1 1 1 1], L_0xc04f70, L_0xc04f70, L_0xc04f70, L_0xc04f70;
LS_0xc050d0_0_8 .concat [ 1 1 1 1], L_0xc04f70, L_0xc04f70, L_0xc04f70, L_0xc04f70;
LS_0xc050d0_0_12 .concat [ 1 1 1 1], L_0xc04f70, L_0xc04f70, L_0xc04f70, L_0xc04f70;
L_0xc050d0 .concat [ 4 4 4 4], LS_0xc050d0_0_0, LS_0xc050d0_0_4, LS_0xc050d0_0_8, LS_0xc050d0_0_12;
L_0xc05200 .part L_0xbf2d60, 0, 16;
L_0xc055b0 .concat [ 16 16 0 0], L_0xc05200, L_0xc050d0;
L_0xc05650 .functor MUXZ 32, L_0xc041d0, L_0xc055b0, o0x7f7ae35a2188, C4<>;
L_0xc05860 .part L_0xbf2d60, 15, 1;
LS_0xc059c0_0_0 .concat [ 1 1 1 1], L_0xc05860, L_0xc05860, L_0xc05860, L_0xc05860;
LS_0xc059c0_0_4 .concat [ 1 1 1 1], L_0xc05860, L_0xc05860, L_0xc05860, L_0xc05860;
LS_0xc059c0_0_8 .concat [ 1 1 1 1], L_0xc05860, L_0xc05860, L_0xc05860, L_0xc05860;
LS_0xc059c0_0_12 .concat [ 1 1 1 1], L_0xc05860, L_0xc05860, L_0xc05860, L_0xc05860;
L_0xc059c0 .concat [ 4 4 4 4], LS_0xc059c0_0_0, LS_0xc059c0_0_4, LS_0xc059c0_0_8, LS_0xc059c0_0_12;
L_0xc05b90 .part L_0xbf2d60, 0, 16;
L_0xc05ea0 .concat [ 16 16 0 0], L_0xc05b90, L_0xc059c0;
L_0xc05af0 .part L_0xc05ea0, 0, 30;
L_0xc05ff0 .concat [ 2 30 0 0], L_0x7f7ae3552180, L_0xc05af0;
S_0xbae220 .scope module, "alu" "ALU" 2 350, 2 219 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "ALU_result"
L_0xc04eb0/d .functor BUFZ 32, v0xbe5630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc04eb0 .delay 32 (120,120,120) L_0xc04eb0/d;
v0xb86300_0 .net "ALU_control", 2 0, v0xbe65c0_0;  alias, 1 drivers
v0xbe5380_0 .net "ALU_result", 31 0, L_0xc04eb0;  alias, 1 drivers
v0xbe5460_0 .net "read_data_1", 31 0, L_0xc03e20;  alias, 1 drivers
v0xbe5550_0 .net "read_data_2_or_immediate", 31 0, L_0xc05650;  1 drivers
v0xbe5630_0 .var "temp", 31 0;
v0xbe5760_0 .var "zero", 0 0;
S_0xbe58c0 .scope module, "alu_2" "ALU" 2 355, 2 219 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "ALU_result"
L_0xc031b0/d .functor BUFZ 32, v0xbe5ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc031b0 .delay 32 (120,120,120) L_0xc031b0/d;
L_0x7f7ae35521c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xbe5b30_0 .net "ALU_control", 2 0, L_0x7f7ae35521c8;  1 drivers
v0xbe5c10_0 .net "ALU_result", 31 0, L_0xc031b0;  alias, 1 drivers
v0xbe5cf0_0 .net "read_data_1", 31 0, L_0xbf2cc0;  alias, 1 drivers
v0xbe5de0_0 .net "read_data_2_or_immediate", 31 0, L_0xc05ff0;  1 drivers
v0xbe5ec0_0 .var "temp", 31 0;
v0xbe5ff0_0 .var "zero", 0 0;
S_0xbe6150 .scope module, "cm" "control" 2 324, 2 62 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemToReg"
    .port_info 6 /OUTPUT 3 "ALUop"
    .port_info 7 /OUTPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "MemWrite"
v0xbe64e0_0 .var "ALUSrc", 0 0;
v0xbe65c0_0 .var "ALUop", 2 0;
v0xbe66b0_0 .var "Branch", 0 0;
v0xbe6780_0 .var "Jump", 0 0;
v0xbe6820_0 .var "MemRead", 0 0;
v0xbe6930_0 .var "MemToReg", 0 0;
v0xbe69f0_0 .var "MemWrite", 0 0;
v0xbe6ab0_0 .var "RegDst", 0 0;
v0xbe6b70_0 .var "RegWrite", 0 0;
v0xbe6cc0_0 .net "funct", 5 0, L_0xc03240;  1 drivers
v0xbe6da0_0 .net "instruction", 31 0, L_0xbf2d60;  alias, 1 drivers
v0xbe6e80_0 .net "opcode", 5 0, L_0xc03110;  1 drivers
E_0xbe6480 .event edge, v0xbe6da0_0;
L_0xc03110 .part L_0xbf2d60, 26, 6;
L_0xc03240 .part L_0xbf2d60, 0, 6;
S_0xbe7100 .scope module, "dm" "data_memory" 2 338, 2 254 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "mem_write"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /OUTPUT 32 "read_data"
L_0xc03ac0/d .functor BUFZ 32, v0xbea7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc03ac0 .delay 32 (350,350,350) L_0xc03ac0/d;
v0xbe7ba0_0 .net "address", 31 0, L_0xc04eb0;  alias, 1 drivers
v0xbe7c70_0 .net "mem_read", 0 0, v0xbe6820_0;  alias, 1 drivers
v0xbe7d40_0 .net "mem_write", 0 0, v0xbe69f0_0;  alias, 1 drivers
v0xbe7e40 .array "mymem", 1048832 1048576, 31 0;
v0xbea690_0 .net "read_data", 31 0, L_0xc03ac0;  alias, 1 drivers
v0xbea7c0_0 .var "temp", 31 0;
v0xbea8a0_0 .net "write_data", 31 0, L_0xc041d0;  alias, 1 drivers
v0xbe7e40_0 .array/port v0xbe7e40, 0;
v0xbe7e40_1 .array/port v0xbe7e40, 1;
E_0xbe7300/0 .event edge, v0xbe6820_0, v0xbe5380_0, v0xbe7e40_0, v0xbe7e40_1;
v0xbe7e40_2 .array/port v0xbe7e40, 2;
v0xbe7e40_3 .array/port v0xbe7e40, 3;
v0xbe7e40_4 .array/port v0xbe7e40, 4;
v0xbe7e40_5 .array/port v0xbe7e40, 5;
E_0xbe7300/1 .event edge, v0xbe7e40_2, v0xbe7e40_3, v0xbe7e40_4, v0xbe7e40_5;
v0xbe7e40_6 .array/port v0xbe7e40, 6;
v0xbe7e40_7 .array/port v0xbe7e40, 7;
v0xbe7e40_8 .array/port v0xbe7e40, 8;
v0xbe7e40_9 .array/port v0xbe7e40, 9;
E_0xbe7300/2 .event edge, v0xbe7e40_6, v0xbe7e40_7, v0xbe7e40_8, v0xbe7e40_9;
v0xbe7e40_10 .array/port v0xbe7e40, 10;
v0xbe7e40_11 .array/port v0xbe7e40, 11;
v0xbe7e40_12 .array/port v0xbe7e40, 12;
v0xbe7e40_13 .array/port v0xbe7e40, 13;
E_0xbe7300/3 .event edge, v0xbe7e40_10, v0xbe7e40_11, v0xbe7e40_12, v0xbe7e40_13;
v0xbe7e40_14 .array/port v0xbe7e40, 14;
v0xbe7e40_15 .array/port v0xbe7e40, 15;
v0xbe7e40_16 .array/port v0xbe7e40, 16;
v0xbe7e40_17 .array/port v0xbe7e40, 17;
E_0xbe7300/4 .event edge, v0xbe7e40_14, v0xbe7e40_15, v0xbe7e40_16, v0xbe7e40_17;
v0xbe7e40_18 .array/port v0xbe7e40, 18;
v0xbe7e40_19 .array/port v0xbe7e40, 19;
v0xbe7e40_20 .array/port v0xbe7e40, 20;
v0xbe7e40_21 .array/port v0xbe7e40, 21;
E_0xbe7300/5 .event edge, v0xbe7e40_18, v0xbe7e40_19, v0xbe7e40_20, v0xbe7e40_21;
v0xbe7e40_22 .array/port v0xbe7e40, 22;
v0xbe7e40_23 .array/port v0xbe7e40, 23;
v0xbe7e40_24 .array/port v0xbe7e40, 24;
v0xbe7e40_25 .array/port v0xbe7e40, 25;
E_0xbe7300/6 .event edge, v0xbe7e40_22, v0xbe7e40_23, v0xbe7e40_24, v0xbe7e40_25;
v0xbe7e40_26 .array/port v0xbe7e40, 26;
v0xbe7e40_27 .array/port v0xbe7e40, 27;
v0xbe7e40_28 .array/port v0xbe7e40, 28;
v0xbe7e40_29 .array/port v0xbe7e40, 29;
E_0xbe7300/7 .event edge, v0xbe7e40_26, v0xbe7e40_27, v0xbe7e40_28, v0xbe7e40_29;
v0xbe7e40_30 .array/port v0xbe7e40, 30;
v0xbe7e40_31 .array/port v0xbe7e40, 31;
v0xbe7e40_32 .array/port v0xbe7e40, 32;
v0xbe7e40_33 .array/port v0xbe7e40, 33;
E_0xbe7300/8 .event edge, v0xbe7e40_30, v0xbe7e40_31, v0xbe7e40_32, v0xbe7e40_33;
v0xbe7e40_34 .array/port v0xbe7e40, 34;
v0xbe7e40_35 .array/port v0xbe7e40, 35;
v0xbe7e40_36 .array/port v0xbe7e40, 36;
v0xbe7e40_37 .array/port v0xbe7e40, 37;
E_0xbe7300/9 .event edge, v0xbe7e40_34, v0xbe7e40_35, v0xbe7e40_36, v0xbe7e40_37;
v0xbe7e40_38 .array/port v0xbe7e40, 38;
v0xbe7e40_39 .array/port v0xbe7e40, 39;
v0xbe7e40_40 .array/port v0xbe7e40, 40;
v0xbe7e40_41 .array/port v0xbe7e40, 41;
E_0xbe7300/10 .event edge, v0xbe7e40_38, v0xbe7e40_39, v0xbe7e40_40, v0xbe7e40_41;
v0xbe7e40_42 .array/port v0xbe7e40, 42;
v0xbe7e40_43 .array/port v0xbe7e40, 43;
v0xbe7e40_44 .array/port v0xbe7e40, 44;
v0xbe7e40_45 .array/port v0xbe7e40, 45;
E_0xbe7300/11 .event edge, v0xbe7e40_42, v0xbe7e40_43, v0xbe7e40_44, v0xbe7e40_45;
v0xbe7e40_46 .array/port v0xbe7e40, 46;
v0xbe7e40_47 .array/port v0xbe7e40, 47;
v0xbe7e40_48 .array/port v0xbe7e40, 48;
v0xbe7e40_49 .array/port v0xbe7e40, 49;
E_0xbe7300/12 .event edge, v0xbe7e40_46, v0xbe7e40_47, v0xbe7e40_48, v0xbe7e40_49;
v0xbe7e40_50 .array/port v0xbe7e40, 50;
v0xbe7e40_51 .array/port v0xbe7e40, 51;
v0xbe7e40_52 .array/port v0xbe7e40, 52;
v0xbe7e40_53 .array/port v0xbe7e40, 53;
E_0xbe7300/13 .event edge, v0xbe7e40_50, v0xbe7e40_51, v0xbe7e40_52, v0xbe7e40_53;
v0xbe7e40_54 .array/port v0xbe7e40, 54;
v0xbe7e40_55 .array/port v0xbe7e40, 55;
v0xbe7e40_56 .array/port v0xbe7e40, 56;
v0xbe7e40_57 .array/port v0xbe7e40, 57;
E_0xbe7300/14 .event edge, v0xbe7e40_54, v0xbe7e40_55, v0xbe7e40_56, v0xbe7e40_57;
v0xbe7e40_58 .array/port v0xbe7e40, 58;
v0xbe7e40_59 .array/port v0xbe7e40, 59;
v0xbe7e40_60 .array/port v0xbe7e40, 60;
v0xbe7e40_61 .array/port v0xbe7e40, 61;
E_0xbe7300/15 .event edge, v0xbe7e40_58, v0xbe7e40_59, v0xbe7e40_60, v0xbe7e40_61;
v0xbe7e40_62 .array/port v0xbe7e40, 62;
v0xbe7e40_63 .array/port v0xbe7e40, 63;
v0xbe7e40_64 .array/port v0xbe7e40, 64;
v0xbe7e40_65 .array/port v0xbe7e40, 65;
E_0xbe7300/16 .event edge, v0xbe7e40_62, v0xbe7e40_63, v0xbe7e40_64, v0xbe7e40_65;
v0xbe7e40_66 .array/port v0xbe7e40, 66;
v0xbe7e40_67 .array/port v0xbe7e40, 67;
v0xbe7e40_68 .array/port v0xbe7e40, 68;
v0xbe7e40_69 .array/port v0xbe7e40, 69;
E_0xbe7300/17 .event edge, v0xbe7e40_66, v0xbe7e40_67, v0xbe7e40_68, v0xbe7e40_69;
v0xbe7e40_70 .array/port v0xbe7e40, 70;
v0xbe7e40_71 .array/port v0xbe7e40, 71;
v0xbe7e40_72 .array/port v0xbe7e40, 72;
v0xbe7e40_73 .array/port v0xbe7e40, 73;
E_0xbe7300/18 .event edge, v0xbe7e40_70, v0xbe7e40_71, v0xbe7e40_72, v0xbe7e40_73;
v0xbe7e40_74 .array/port v0xbe7e40, 74;
v0xbe7e40_75 .array/port v0xbe7e40, 75;
v0xbe7e40_76 .array/port v0xbe7e40, 76;
v0xbe7e40_77 .array/port v0xbe7e40, 77;
E_0xbe7300/19 .event edge, v0xbe7e40_74, v0xbe7e40_75, v0xbe7e40_76, v0xbe7e40_77;
v0xbe7e40_78 .array/port v0xbe7e40, 78;
v0xbe7e40_79 .array/port v0xbe7e40, 79;
v0xbe7e40_80 .array/port v0xbe7e40, 80;
v0xbe7e40_81 .array/port v0xbe7e40, 81;
E_0xbe7300/20 .event edge, v0xbe7e40_78, v0xbe7e40_79, v0xbe7e40_80, v0xbe7e40_81;
v0xbe7e40_82 .array/port v0xbe7e40, 82;
v0xbe7e40_83 .array/port v0xbe7e40, 83;
v0xbe7e40_84 .array/port v0xbe7e40, 84;
v0xbe7e40_85 .array/port v0xbe7e40, 85;
E_0xbe7300/21 .event edge, v0xbe7e40_82, v0xbe7e40_83, v0xbe7e40_84, v0xbe7e40_85;
v0xbe7e40_86 .array/port v0xbe7e40, 86;
v0xbe7e40_87 .array/port v0xbe7e40, 87;
v0xbe7e40_88 .array/port v0xbe7e40, 88;
v0xbe7e40_89 .array/port v0xbe7e40, 89;
E_0xbe7300/22 .event edge, v0xbe7e40_86, v0xbe7e40_87, v0xbe7e40_88, v0xbe7e40_89;
v0xbe7e40_90 .array/port v0xbe7e40, 90;
v0xbe7e40_91 .array/port v0xbe7e40, 91;
v0xbe7e40_92 .array/port v0xbe7e40, 92;
v0xbe7e40_93 .array/port v0xbe7e40, 93;
E_0xbe7300/23 .event edge, v0xbe7e40_90, v0xbe7e40_91, v0xbe7e40_92, v0xbe7e40_93;
v0xbe7e40_94 .array/port v0xbe7e40, 94;
v0xbe7e40_95 .array/port v0xbe7e40, 95;
v0xbe7e40_96 .array/port v0xbe7e40, 96;
v0xbe7e40_97 .array/port v0xbe7e40, 97;
E_0xbe7300/24 .event edge, v0xbe7e40_94, v0xbe7e40_95, v0xbe7e40_96, v0xbe7e40_97;
v0xbe7e40_98 .array/port v0xbe7e40, 98;
v0xbe7e40_99 .array/port v0xbe7e40, 99;
v0xbe7e40_100 .array/port v0xbe7e40, 100;
v0xbe7e40_101 .array/port v0xbe7e40, 101;
E_0xbe7300/25 .event edge, v0xbe7e40_98, v0xbe7e40_99, v0xbe7e40_100, v0xbe7e40_101;
v0xbe7e40_102 .array/port v0xbe7e40, 102;
v0xbe7e40_103 .array/port v0xbe7e40, 103;
v0xbe7e40_104 .array/port v0xbe7e40, 104;
v0xbe7e40_105 .array/port v0xbe7e40, 105;
E_0xbe7300/26 .event edge, v0xbe7e40_102, v0xbe7e40_103, v0xbe7e40_104, v0xbe7e40_105;
v0xbe7e40_106 .array/port v0xbe7e40, 106;
v0xbe7e40_107 .array/port v0xbe7e40, 107;
v0xbe7e40_108 .array/port v0xbe7e40, 108;
v0xbe7e40_109 .array/port v0xbe7e40, 109;
E_0xbe7300/27 .event edge, v0xbe7e40_106, v0xbe7e40_107, v0xbe7e40_108, v0xbe7e40_109;
v0xbe7e40_110 .array/port v0xbe7e40, 110;
v0xbe7e40_111 .array/port v0xbe7e40, 111;
v0xbe7e40_112 .array/port v0xbe7e40, 112;
v0xbe7e40_113 .array/port v0xbe7e40, 113;
E_0xbe7300/28 .event edge, v0xbe7e40_110, v0xbe7e40_111, v0xbe7e40_112, v0xbe7e40_113;
v0xbe7e40_114 .array/port v0xbe7e40, 114;
v0xbe7e40_115 .array/port v0xbe7e40, 115;
v0xbe7e40_116 .array/port v0xbe7e40, 116;
v0xbe7e40_117 .array/port v0xbe7e40, 117;
E_0xbe7300/29 .event edge, v0xbe7e40_114, v0xbe7e40_115, v0xbe7e40_116, v0xbe7e40_117;
v0xbe7e40_118 .array/port v0xbe7e40, 118;
v0xbe7e40_119 .array/port v0xbe7e40, 119;
v0xbe7e40_120 .array/port v0xbe7e40, 120;
v0xbe7e40_121 .array/port v0xbe7e40, 121;
E_0xbe7300/30 .event edge, v0xbe7e40_118, v0xbe7e40_119, v0xbe7e40_120, v0xbe7e40_121;
v0xbe7e40_122 .array/port v0xbe7e40, 122;
v0xbe7e40_123 .array/port v0xbe7e40, 123;
v0xbe7e40_124 .array/port v0xbe7e40, 124;
v0xbe7e40_125 .array/port v0xbe7e40, 125;
E_0xbe7300/31 .event edge, v0xbe7e40_122, v0xbe7e40_123, v0xbe7e40_124, v0xbe7e40_125;
v0xbe7e40_126 .array/port v0xbe7e40, 126;
v0xbe7e40_127 .array/port v0xbe7e40, 127;
v0xbe7e40_128 .array/port v0xbe7e40, 128;
v0xbe7e40_129 .array/port v0xbe7e40, 129;
E_0xbe7300/32 .event edge, v0xbe7e40_126, v0xbe7e40_127, v0xbe7e40_128, v0xbe7e40_129;
v0xbe7e40_130 .array/port v0xbe7e40, 130;
v0xbe7e40_131 .array/port v0xbe7e40, 131;
v0xbe7e40_132 .array/port v0xbe7e40, 132;
v0xbe7e40_133 .array/port v0xbe7e40, 133;
E_0xbe7300/33 .event edge, v0xbe7e40_130, v0xbe7e40_131, v0xbe7e40_132, v0xbe7e40_133;
v0xbe7e40_134 .array/port v0xbe7e40, 134;
v0xbe7e40_135 .array/port v0xbe7e40, 135;
v0xbe7e40_136 .array/port v0xbe7e40, 136;
v0xbe7e40_137 .array/port v0xbe7e40, 137;
E_0xbe7300/34 .event edge, v0xbe7e40_134, v0xbe7e40_135, v0xbe7e40_136, v0xbe7e40_137;
v0xbe7e40_138 .array/port v0xbe7e40, 138;
v0xbe7e40_139 .array/port v0xbe7e40, 139;
v0xbe7e40_140 .array/port v0xbe7e40, 140;
v0xbe7e40_141 .array/port v0xbe7e40, 141;
E_0xbe7300/35 .event edge, v0xbe7e40_138, v0xbe7e40_139, v0xbe7e40_140, v0xbe7e40_141;
v0xbe7e40_142 .array/port v0xbe7e40, 142;
v0xbe7e40_143 .array/port v0xbe7e40, 143;
v0xbe7e40_144 .array/port v0xbe7e40, 144;
v0xbe7e40_145 .array/port v0xbe7e40, 145;
E_0xbe7300/36 .event edge, v0xbe7e40_142, v0xbe7e40_143, v0xbe7e40_144, v0xbe7e40_145;
v0xbe7e40_146 .array/port v0xbe7e40, 146;
v0xbe7e40_147 .array/port v0xbe7e40, 147;
v0xbe7e40_148 .array/port v0xbe7e40, 148;
v0xbe7e40_149 .array/port v0xbe7e40, 149;
E_0xbe7300/37 .event edge, v0xbe7e40_146, v0xbe7e40_147, v0xbe7e40_148, v0xbe7e40_149;
v0xbe7e40_150 .array/port v0xbe7e40, 150;
v0xbe7e40_151 .array/port v0xbe7e40, 151;
v0xbe7e40_152 .array/port v0xbe7e40, 152;
v0xbe7e40_153 .array/port v0xbe7e40, 153;
E_0xbe7300/38 .event edge, v0xbe7e40_150, v0xbe7e40_151, v0xbe7e40_152, v0xbe7e40_153;
v0xbe7e40_154 .array/port v0xbe7e40, 154;
v0xbe7e40_155 .array/port v0xbe7e40, 155;
v0xbe7e40_156 .array/port v0xbe7e40, 156;
v0xbe7e40_157 .array/port v0xbe7e40, 157;
E_0xbe7300/39 .event edge, v0xbe7e40_154, v0xbe7e40_155, v0xbe7e40_156, v0xbe7e40_157;
v0xbe7e40_158 .array/port v0xbe7e40, 158;
v0xbe7e40_159 .array/port v0xbe7e40, 159;
v0xbe7e40_160 .array/port v0xbe7e40, 160;
v0xbe7e40_161 .array/port v0xbe7e40, 161;
E_0xbe7300/40 .event edge, v0xbe7e40_158, v0xbe7e40_159, v0xbe7e40_160, v0xbe7e40_161;
v0xbe7e40_162 .array/port v0xbe7e40, 162;
v0xbe7e40_163 .array/port v0xbe7e40, 163;
v0xbe7e40_164 .array/port v0xbe7e40, 164;
v0xbe7e40_165 .array/port v0xbe7e40, 165;
E_0xbe7300/41 .event edge, v0xbe7e40_162, v0xbe7e40_163, v0xbe7e40_164, v0xbe7e40_165;
v0xbe7e40_166 .array/port v0xbe7e40, 166;
v0xbe7e40_167 .array/port v0xbe7e40, 167;
v0xbe7e40_168 .array/port v0xbe7e40, 168;
v0xbe7e40_169 .array/port v0xbe7e40, 169;
E_0xbe7300/42 .event edge, v0xbe7e40_166, v0xbe7e40_167, v0xbe7e40_168, v0xbe7e40_169;
v0xbe7e40_170 .array/port v0xbe7e40, 170;
v0xbe7e40_171 .array/port v0xbe7e40, 171;
v0xbe7e40_172 .array/port v0xbe7e40, 172;
v0xbe7e40_173 .array/port v0xbe7e40, 173;
E_0xbe7300/43 .event edge, v0xbe7e40_170, v0xbe7e40_171, v0xbe7e40_172, v0xbe7e40_173;
v0xbe7e40_174 .array/port v0xbe7e40, 174;
v0xbe7e40_175 .array/port v0xbe7e40, 175;
v0xbe7e40_176 .array/port v0xbe7e40, 176;
v0xbe7e40_177 .array/port v0xbe7e40, 177;
E_0xbe7300/44 .event edge, v0xbe7e40_174, v0xbe7e40_175, v0xbe7e40_176, v0xbe7e40_177;
v0xbe7e40_178 .array/port v0xbe7e40, 178;
v0xbe7e40_179 .array/port v0xbe7e40, 179;
v0xbe7e40_180 .array/port v0xbe7e40, 180;
v0xbe7e40_181 .array/port v0xbe7e40, 181;
E_0xbe7300/45 .event edge, v0xbe7e40_178, v0xbe7e40_179, v0xbe7e40_180, v0xbe7e40_181;
v0xbe7e40_182 .array/port v0xbe7e40, 182;
v0xbe7e40_183 .array/port v0xbe7e40, 183;
v0xbe7e40_184 .array/port v0xbe7e40, 184;
v0xbe7e40_185 .array/port v0xbe7e40, 185;
E_0xbe7300/46 .event edge, v0xbe7e40_182, v0xbe7e40_183, v0xbe7e40_184, v0xbe7e40_185;
v0xbe7e40_186 .array/port v0xbe7e40, 186;
v0xbe7e40_187 .array/port v0xbe7e40, 187;
v0xbe7e40_188 .array/port v0xbe7e40, 188;
v0xbe7e40_189 .array/port v0xbe7e40, 189;
E_0xbe7300/47 .event edge, v0xbe7e40_186, v0xbe7e40_187, v0xbe7e40_188, v0xbe7e40_189;
v0xbe7e40_190 .array/port v0xbe7e40, 190;
v0xbe7e40_191 .array/port v0xbe7e40, 191;
v0xbe7e40_192 .array/port v0xbe7e40, 192;
v0xbe7e40_193 .array/port v0xbe7e40, 193;
E_0xbe7300/48 .event edge, v0xbe7e40_190, v0xbe7e40_191, v0xbe7e40_192, v0xbe7e40_193;
v0xbe7e40_194 .array/port v0xbe7e40, 194;
v0xbe7e40_195 .array/port v0xbe7e40, 195;
v0xbe7e40_196 .array/port v0xbe7e40, 196;
v0xbe7e40_197 .array/port v0xbe7e40, 197;
E_0xbe7300/49 .event edge, v0xbe7e40_194, v0xbe7e40_195, v0xbe7e40_196, v0xbe7e40_197;
v0xbe7e40_198 .array/port v0xbe7e40, 198;
v0xbe7e40_199 .array/port v0xbe7e40, 199;
v0xbe7e40_200 .array/port v0xbe7e40, 200;
v0xbe7e40_201 .array/port v0xbe7e40, 201;
E_0xbe7300/50 .event edge, v0xbe7e40_198, v0xbe7e40_199, v0xbe7e40_200, v0xbe7e40_201;
v0xbe7e40_202 .array/port v0xbe7e40, 202;
v0xbe7e40_203 .array/port v0xbe7e40, 203;
v0xbe7e40_204 .array/port v0xbe7e40, 204;
v0xbe7e40_205 .array/port v0xbe7e40, 205;
E_0xbe7300/51 .event edge, v0xbe7e40_202, v0xbe7e40_203, v0xbe7e40_204, v0xbe7e40_205;
v0xbe7e40_206 .array/port v0xbe7e40, 206;
v0xbe7e40_207 .array/port v0xbe7e40, 207;
v0xbe7e40_208 .array/port v0xbe7e40, 208;
v0xbe7e40_209 .array/port v0xbe7e40, 209;
E_0xbe7300/52 .event edge, v0xbe7e40_206, v0xbe7e40_207, v0xbe7e40_208, v0xbe7e40_209;
v0xbe7e40_210 .array/port v0xbe7e40, 210;
v0xbe7e40_211 .array/port v0xbe7e40, 211;
v0xbe7e40_212 .array/port v0xbe7e40, 212;
v0xbe7e40_213 .array/port v0xbe7e40, 213;
E_0xbe7300/53 .event edge, v0xbe7e40_210, v0xbe7e40_211, v0xbe7e40_212, v0xbe7e40_213;
v0xbe7e40_214 .array/port v0xbe7e40, 214;
v0xbe7e40_215 .array/port v0xbe7e40, 215;
v0xbe7e40_216 .array/port v0xbe7e40, 216;
v0xbe7e40_217 .array/port v0xbe7e40, 217;
E_0xbe7300/54 .event edge, v0xbe7e40_214, v0xbe7e40_215, v0xbe7e40_216, v0xbe7e40_217;
v0xbe7e40_218 .array/port v0xbe7e40, 218;
v0xbe7e40_219 .array/port v0xbe7e40, 219;
v0xbe7e40_220 .array/port v0xbe7e40, 220;
v0xbe7e40_221 .array/port v0xbe7e40, 221;
E_0xbe7300/55 .event edge, v0xbe7e40_218, v0xbe7e40_219, v0xbe7e40_220, v0xbe7e40_221;
v0xbe7e40_222 .array/port v0xbe7e40, 222;
v0xbe7e40_223 .array/port v0xbe7e40, 223;
v0xbe7e40_224 .array/port v0xbe7e40, 224;
v0xbe7e40_225 .array/port v0xbe7e40, 225;
E_0xbe7300/56 .event edge, v0xbe7e40_222, v0xbe7e40_223, v0xbe7e40_224, v0xbe7e40_225;
v0xbe7e40_226 .array/port v0xbe7e40, 226;
v0xbe7e40_227 .array/port v0xbe7e40, 227;
v0xbe7e40_228 .array/port v0xbe7e40, 228;
v0xbe7e40_229 .array/port v0xbe7e40, 229;
E_0xbe7300/57 .event edge, v0xbe7e40_226, v0xbe7e40_227, v0xbe7e40_228, v0xbe7e40_229;
v0xbe7e40_230 .array/port v0xbe7e40, 230;
v0xbe7e40_231 .array/port v0xbe7e40, 231;
v0xbe7e40_232 .array/port v0xbe7e40, 232;
v0xbe7e40_233 .array/port v0xbe7e40, 233;
E_0xbe7300/58 .event edge, v0xbe7e40_230, v0xbe7e40_231, v0xbe7e40_232, v0xbe7e40_233;
v0xbe7e40_234 .array/port v0xbe7e40, 234;
v0xbe7e40_235 .array/port v0xbe7e40, 235;
v0xbe7e40_236 .array/port v0xbe7e40, 236;
v0xbe7e40_237 .array/port v0xbe7e40, 237;
E_0xbe7300/59 .event edge, v0xbe7e40_234, v0xbe7e40_235, v0xbe7e40_236, v0xbe7e40_237;
v0xbe7e40_238 .array/port v0xbe7e40, 238;
v0xbe7e40_239 .array/port v0xbe7e40, 239;
v0xbe7e40_240 .array/port v0xbe7e40, 240;
v0xbe7e40_241 .array/port v0xbe7e40, 241;
E_0xbe7300/60 .event edge, v0xbe7e40_238, v0xbe7e40_239, v0xbe7e40_240, v0xbe7e40_241;
v0xbe7e40_242 .array/port v0xbe7e40, 242;
v0xbe7e40_243 .array/port v0xbe7e40, 243;
v0xbe7e40_244 .array/port v0xbe7e40, 244;
v0xbe7e40_245 .array/port v0xbe7e40, 245;
E_0xbe7300/61 .event edge, v0xbe7e40_242, v0xbe7e40_243, v0xbe7e40_244, v0xbe7e40_245;
v0xbe7e40_246 .array/port v0xbe7e40, 246;
v0xbe7e40_247 .array/port v0xbe7e40, 247;
v0xbe7e40_248 .array/port v0xbe7e40, 248;
v0xbe7e40_249 .array/port v0xbe7e40, 249;
E_0xbe7300/62 .event edge, v0xbe7e40_246, v0xbe7e40_247, v0xbe7e40_248, v0xbe7e40_249;
v0xbe7e40_250 .array/port v0xbe7e40, 250;
v0xbe7e40_251 .array/port v0xbe7e40, 251;
v0xbe7e40_252 .array/port v0xbe7e40, 252;
v0xbe7e40_253 .array/port v0xbe7e40, 253;
E_0xbe7300/63 .event edge, v0xbe7e40_250, v0xbe7e40_251, v0xbe7e40_252, v0xbe7e40_253;
v0xbe7e40_254 .array/port v0xbe7e40, 254;
v0xbe7e40_255 .array/port v0xbe7e40, 255;
v0xbe7e40_256 .array/port v0xbe7e40, 256;
E_0xbe7300/64 .event edge, v0xbe7e40_254, v0xbe7e40_255, v0xbe7e40_256, v0xbe69f0_0;
E_0xbe7300/65 .event edge, v0xbea8a0_0, v0xbea690_0;
E_0xbe7300 .event/or E_0xbe7300/0, E_0xbe7300/1, E_0xbe7300/2, E_0xbe7300/3, E_0xbe7300/4, E_0xbe7300/5, E_0xbe7300/6, E_0xbe7300/7, E_0xbe7300/8, E_0xbe7300/9, E_0xbe7300/10, E_0xbe7300/11, E_0xbe7300/12, E_0xbe7300/13, E_0xbe7300/14, E_0xbe7300/15, E_0xbe7300/16, E_0xbe7300/17, E_0xbe7300/18, E_0xbe7300/19, E_0xbe7300/20, E_0xbe7300/21, E_0xbe7300/22, E_0xbe7300/23, E_0xbe7300/24, E_0xbe7300/25, E_0xbe7300/26, E_0xbe7300/27, E_0xbe7300/28, E_0xbe7300/29, E_0xbe7300/30, E_0xbe7300/31, E_0xbe7300/32, E_0xbe7300/33, E_0xbe7300/34, E_0xbe7300/35, E_0xbe7300/36, E_0xbe7300/37, E_0xbe7300/38, E_0xbe7300/39, E_0xbe7300/40, E_0xbe7300/41, E_0xbe7300/42, E_0xbe7300/43, E_0xbe7300/44, E_0xbe7300/45, E_0xbe7300/46, E_0xbe7300/47, E_0xbe7300/48, E_0xbe7300/49, E_0xbe7300/50, E_0xbe7300/51, E_0xbe7300/52, E_0xbe7300/53, E_0xbe7300/54, E_0xbe7300/55, E_0xbe7300/56, E_0xbe7300/57, E_0xbe7300/58, E_0xbe7300/59, E_0xbe7300/60, E_0xbe7300/61, E_0xbe7300/62, E_0xbe7300/63, E_0xbe7300/64, E_0xbe7300/65;
S_0xbeaa20 .scope module, "jump_mux" "mux" 2 334, 2 284 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0xbeacb0_0 .net "in1", 31 0, L_0xc03660;  1 drivers
v0xbeadb0_0 .net "in2", 31 0, L_0xc03930;  1 drivers
v0xbeae90_0 .net "out", 31 0, L_0xc032e0;  alias, 1 drivers
v0xbeaf50_0 .net "select", 0 0, v0xbe6780_0;  alias, 1 drivers
L_0xc032e0 .delay 32 (30,30,30) L_0xc032e0/d;
L_0xc032e0/d .functor MUXZ 32, L_0xc03930, L_0xc03660, v0xbe6780_0, C4<>;
S_0xbeb0b0 .scope module, "regis" "registers" 2 343, 2 196 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "read_reg_1"
    .port_info 1 /INPUT 5 "read_reg_2"
    .port_info 2 /INPUT 5 "write_reg"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 1 "reg_write"
    .port_info 5 /OUTPUT 32 "read_data_1"
    .port_info 6 /OUTPUT 32 "read_data_2"
L_0xc03e20/d .functor BUFZ 32, L_0xc03bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc03e20 .delay 32 (200,200,200) L_0xc03e20/d;
L_0xc041d0/d .functor BUFZ 32, L_0xc03f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc041d0 .delay 32 (200,200,200) L_0xc041d0/d;
L_0xc045c0/d .functor BUFZ 32, L_0xc042e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc045c0 .delay 32 (200,200,200) L_0xc045c0/d;
v0xbeb3f0_0 .net *"_s0", 31 0, L_0xc03bd0;  1 drivers
v0xbeb4f0_0 .net *"_s10", 6 0, L_0xc04090;  1 drivers
L_0x7f7ae35520f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbeb5d0_0 .net *"_s13", 1 0, L_0x7f7ae35520f0;  1 drivers
v0xbeb690_0 .net *"_s16", 31 0, L_0xc042e0;  1 drivers
v0xbeb770_0 .net *"_s18", 6 0, L_0xc04440;  1 drivers
v0xbeb8a0_0 .net *"_s2", 6 0, L_0xc03d30;  1 drivers
L_0x7f7ae3552138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbeb980_0 .net *"_s21", 1 0, L_0x7f7ae3552138;  1 drivers
L_0x7f7ae35520a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbeba60_0 .net *"_s5", 1 0, L_0x7f7ae35520a8;  1 drivers
v0xbebb40_0 .net *"_s8", 31 0, L_0xc03f30;  1 drivers
v0xbebcb0_0 .net "read_data_1", 31 0, L_0xc03e20;  alias, 1 drivers
v0xbebd70_0 .net "read_data_2", 31 0, L_0xc041d0;  alias, 1 drivers
v0xbebe40_0 .net "read_reg_1", 4 0, L_0xc046d0;  1 drivers
v0xbebf00_0 .net "read_reg_2", 4 0, L_0xc04830;  1 drivers
v0xbebfe0_0 .net "reg_write", 0 0, v0xbe6b70_0;  alias, 1 drivers
v0xbec0b0 .array "register_file", 0 31, 31 0;
RS_0x7f7ae359ed38 .resolv tri, L_0xc045c0, L_0xc04da0;
v0xbec150_0 .net8 "write_data", 31 0, RS_0x7f7ae359ed38;  2 drivers
v0xbec230_0 .net "write_reg", 4 0, L_0xc04b20;  1 drivers
E_0xbeb370 .event edge, v0xbe6b70_0, v0xbec150_0, v0xbec230_0;
L_0xc03bd0 .array/port v0xbec0b0, L_0xc03d30;
L_0xc03d30 .concat [ 5 2 0 0], L_0xc046d0, L_0x7f7ae35520a8;
L_0xc03f30 .array/port v0xbec0b0, L_0xc04090;
L_0xc04090 .concat [ 5 2 0 0], L_0xc046d0, L_0x7f7ae35520f0;
L_0xc042e0 .array/port v0xbec0b0, L_0xc04440;
L_0xc04440 .concat [ 5 2 0 0], L_0xc04b20, L_0x7f7ae3552138;
S_0xbec4c0 .scope module, "theADDR" "add4" 2 320, 2 30 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
L_0x7f7ae3552018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xbec660_0 .net/2u *"_s0", 31 0, L_0x7f7ae3552018;  1 drivers
v0xbec760_0 .net "inval", 31 0, L_0xbf2c00;  alias, 1 drivers
v0xbec840_0 .net "outval", 31 0, L_0xbf2cc0;  alias, 1 drivers
L_0xbf2cc0 .delay 32 (100,100,100) L_0xbf2cc0/d;
L_0xbf2cc0/d .arith/sum 32, L_0xbf2c00, L_0x7f7ae3552018;
S_0xbec980 .scope module, "theMEM" "inst_memory" 2 322, 2 38 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0xbf2d60/d .functor BUFZ 32, v0xbefee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbf2d60 .delay 32 (250,250,250) L_0xbf2d60/d;
v0xbed410_0 .net "memout", 31 0, L_0xbf2d60;  alias, 1 drivers
v0xbed520 .array "mymem", 1048832 1048576, 31 0;
v0xbefdf0_0 .net "read_addr", 29 0, L_0xc03070;  1 drivers
v0xbefee0_0 .var "temp", 31 0;
v0xbed520_0 .array/port v0xbed520, 0;
v0xbed520_1 .array/port v0xbed520, 1;
v0xbed520_2 .array/port v0xbed520, 2;
E_0xbecb90/0 .event edge, v0xbefdf0_0, v0xbed520_0, v0xbed520_1, v0xbed520_2;
v0xbed520_3 .array/port v0xbed520, 3;
v0xbed520_4 .array/port v0xbed520, 4;
v0xbed520_5 .array/port v0xbed520, 5;
v0xbed520_6 .array/port v0xbed520, 6;
E_0xbecb90/1 .event edge, v0xbed520_3, v0xbed520_4, v0xbed520_5, v0xbed520_6;
v0xbed520_7 .array/port v0xbed520, 7;
v0xbed520_8 .array/port v0xbed520, 8;
v0xbed520_9 .array/port v0xbed520, 9;
v0xbed520_10 .array/port v0xbed520, 10;
E_0xbecb90/2 .event edge, v0xbed520_7, v0xbed520_8, v0xbed520_9, v0xbed520_10;
v0xbed520_11 .array/port v0xbed520, 11;
v0xbed520_12 .array/port v0xbed520, 12;
v0xbed520_13 .array/port v0xbed520, 13;
v0xbed520_14 .array/port v0xbed520, 14;
E_0xbecb90/3 .event edge, v0xbed520_11, v0xbed520_12, v0xbed520_13, v0xbed520_14;
v0xbed520_15 .array/port v0xbed520, 15;
v0xbed520_16 .array/port v0xbed520, 16;
v0xbed520_17 .array/port v0xbed520, 17;
v0xbed520_18 .array/port v0xbed520, 18;
E_0xbecb90/4 .event edge, v0xbed520_15, v0xbed520_16, v0xbed520_17, v0xbed520_18;
v0xbed520_19 .array/port v0xbed520, 19;
v0xbed520_20 .array/port v0xbed520, 20;
v0xbed520_21 .array/port v0xbed520, 21;
v0xbed520_22 .array/port v0xbed520, 22;
E_0xbecb90/5 .event edge, v0xbed520_19, v0xbed520_20, v0xbed520_21, v0xbed520_22;
v0xbed520_23 .array/port v0xbed520, 23;
v0xbed520_24 .array/port v0xbed520, 24;
v0xbed520_25 .array/port v0xbed520, 25;
v0xbed520_26 .array/port v0xbed520, 26;
E_0xbecb90/6 .event edge, v0xbed520_23, v0xbed520_24, v0xbed520_25, v0xbed520_26;
v0xbed520_27 .array/port v0xbed520, 27;
v0xbed520_28 .array/port v0xbed520, 28;
v0xbed520_29 .array/port v0xbed520, 29;
v0xbed520_30 .array/port v0xbed520, 30;
E_0xbecb90/7 .event edge, v0xbed520_27, v0xbed520_28, v0xbed520_29, v0xbed520_30;
v0xbed520_31 .array/port v0xbed520, 31;
v0xbed520_32 .array/port v0xbed520, 32;
v0xbed520_33 .array/port v0xbed520, 33;
v0xbed520_34 .array/port v0xbed520, 34;
E_0xbecb90/8 .event edge, v0xbed520_31, v0xbed520_32, v0xbed520_33, v0xbed520_34;
v0xbed520_35 .array/port v0xbed520, 35;
v0xbed520_36 .array/port v0xbed520, 36;
v0xbed520_37 .array/port v0xbed520, 37;
v0xbed520_38 .array/port v0xbed520, 38;
E_0xbecb90/9 .event edge, v0xbed520_35, v0xbed520_36, v0xbed520_37, v0xbed520_38;
v0xbed520_39 .array/port v0xbed520, 39;
v0xbed520_40 .array/port v0xbed520, 40;
v0xbed520_41 .array/port v0xbed520, 41;
v0xbed520_42 .array/port v0xbed520, 42;
E_0xbecb90/10 .event edge, v0xbed520_39, v0xbed520_40, v0xbed520_41, v0xbed520_42;
v0xbed520_43 .array/port v0xbed520, 43;
v0xbed520_44 .array/port v0xbed520, 44;
v0xbed520_45 .array/port v0xbed520, 45;
v0xbed520_46 .array/port v0xbed520, 46;
E_0xbecb90/11 .event edge, v0xbed520_43, v0xbed520_44, v0xbed520_45, v0xbed520_46;
v0xbed520_47 .array/port v0xbed520, 47;
v0xbed520_48 .array/port v0xbed520, 48;
v0xbed520_49 .array/port v0xbed520, 49;
v0xbed520_50 .array/port v0xbed520, 50;
E_0xbecb90/12 .event edge, v0xbed520_47, v0xbed520_48, v0xbed520_49, v0xbed520_50;
v0xbed520_51 .array/port v0xbed520, 51;
v0xbed520_52 .array/port v0xbed520, 52;
v0xbed520_53 .array/port v0xbed520, 53;
v0xbed520_54 .array/port v0xbed520, 54;
E_0xbecb90/13 .event edge, v0xbed520_51, v0xbed520_52, v0xbed520_53, v0xbed520_54;
v0xbed520_55 .array/port v0xbed520, 55;
v0xbed520_56 .array/port v0xbed520, 56;
v0xbed520_57 .array/port v0xbed520, 57;
v0xbed520_58 .array/port v0xbed520, 58;
E_0xbecb90/14 .event edge, v0xbed520_55, v0xbed520_56, v0xbed520_57, v0xbed520_58;
v0xbed520_59 .array/port v0xbed520, 59;
v0xbed520_60 .array/port v0xbed520, 60;
v0xbed520_61 .array/port v0xbed520, 61;
v0xbed520_62 .array/port v0xbed520, 62;
E_0xbecb90/15 .event edge, v0xbed520_59, v0xbed520_60, v0xbed520_61, v0xbed520_62;
v0xbed520_63 .array/port v0xbed520, 63;
v0xbed520_64 .array/port v0xbed520, 64;
v0xbed520_65 .array/port v0xbed520, 65;
v0xbed520_66 .array/port v0xbed520, 66;
E_0xbecb90/16 .event edge, v0xbed520_63, v0xbed520_64, v0xbed520_65, v0xbed520_66;
v0xbed520_67 .array/port v0xbed520, 67;
v0xbed520_68 .array/port v0xbed520, 68;
v0xbed520_69 .array/port v0xbed520, 69;
v0xbed520_70 .array/port v0xbed520, 70;
E_0xbecb90/17 .event edge, v0xbed520_67, v0xbed520_68, v0xbed520_69, v0xbed520_70;
v0xbed520_71 .array/port v0xbed520, 71;
v0xbed520_72 .array/port v0xbed520, 72;
v0xbed520_73 .array/port v0xbed520, 73;
v0xbed520_74 .array/port v0xbed520, 74;
E_0xbecb90/18 .event edge, v0xbed520_71, v0xbed520_72, v0xbed520_73, v0xbed520_74;
v0xbed520_75 .array/port v0xbed520, 75;
v0xbed520_76 .array/port v0xbed520, 76;
v0xbed520_77 .array/port v0xbed520, 77;
v0xbed520_78 .array/port v0xbed520, 78;
E_0xbecb90/19 .event edge, v0xbed520_75, v0xbed520_76, v0xbed520_77, v0xbed520_78;
v0xbed520_79 .array/port v0xbed520, 79;
v0xbed520_80 .array/port v0xbed520, 80;
v0xbed520_81 .array/port v0xbed520, 81;
v0xbed520_82 .array/port v0xbed520, 82;
E_0xbecb90/20 .event edge, v0xbed520_79, v0xbed520_80, v0xbed520_81, v0xbed520_82;
v0xbed520_83 .array/port v0xbed520, 83;
v0xbed520_84 .array/port v0xbed520, 84;
v0xbed520_85 .array/port v0xbed520, 85;
v0xbed520_86 .array/port v0xbed520, 86;
E_0xbecb90/21 .event edge, v0xbed520_83, v0xbed520_84, v0xbed520_85, v0xbed520_86;
v0xbed520_87 .array/port v0xbed520, 87;
v0xbed520_88 .array/port v0xbed520, 88;
v0xbed520_89 .array/port v0xbed520, 89;
v0xbed520_90 .array/port v0xbed520, 90;
E_0xbecb90/22 .event edge, v0xbed520_87, v0xbed520_88, v0xbed520_89, v0xbed520_90;
v0xbed520_91 .array/port v0xbed520, 91;
v0xbed520_92 .array/port v0xbed520, 92;
v0xbed520_93 .array/port v0xbed520, 93;
v0xbed520_94 .array/port v0xbed520, 94;
E_0xbecb90/23 .event edge, v0xbed520_91, v0xbed520_92, v0xbed520_93, v0xbed520_94;
v0xbed520_95 .array/port v0xbed520, 95;
v0xbed520_96 .array/port v0xbed520, 96;
v0xbed520_97 .array/port v0xbed520, 97;
v0xbed520_98 .array/port v0xbed520, 98;
E_0xbecb90/24 .event edge, v0xbed520_95, v0xbed520_96, v0xbed520_97, v0xbed520_98;
v0xbed520_99 .array/port v0xbed520, 99;
v0xbed520_100 .array/port v0xbed520, 100;
v0xbed520_101 .array/port v0xbed520, 101;
v0xbed520_102 .array/port v0xbed520, 102;
E_0xbecb90/25 .event edge, v0xbed520_99, v0xbed520_100, v0xbed520_101, v0xbed520_102;
v0xbed520_103 .array/port v0xbed520, 103;
v0xbed520_104 .array/port v0xbed520, 104;
v0xbed520_105 .array/port v0xbed520, 105;
v0xbed520_106 .array/port v0xbed520, 106;
E_0xbecb90/26 .event edge, v0xbed520_103, v0xbed520_104, v0xbed520_105, v0xbed520_106;
v0xbed520_107 .array/port v0xbed520, 107;
v0xbed520_108 .array/port v0xbed520, 108;
v0xbed520_109 .array/port v0xbed520, 109;
v0xbed520_110 .array/port v0xbed520, 110;
E_0xbecb90/27 .event edge, v0xbed520_107, v0xbed520_108, v0xbed520_109, v0xbed520_110;
v0xbed520_111 .array/port v0xbed520, 111;
v0xbed520_112 .array/port v0xbed520, 112;
v0xbed520_113 .array/port v0xbed520, 113;
v0xbed520_114 .array/port v0xbed520, 114;
E_0xbecb90/28 .event edge, v0xbed520_111, v0xbed520_112, v0xbed520_113, v0xbed520_114;
v0xbed520_115 .array/port v0xbed520, 115;
v0xbed520_116 .array/port v0xbed520, 116;
v0xbed520_117 .array/port v0xbed520, 117;
v0xbed520_118 .array/port v0xbed520, 118;
E_0xbecb90/29 .event edge, v0xbed520_115, v0xbed520_116, v0xbed520_117, v0xbed520_118;
v0xbed520_119 .array/port v0xbed520, 119;
v0xbed520_120 .array/port v0xbed520, 120;
v0xbed520_121 .array/port v0xbed520, 121;
v0xbed520_122 .array/port v0xbed520, 122;
E_0xbecb90/30 .event edge, v0xbed520_119, v0xbed520_120, v0xbed520_121, v0xbed520_122;
v0xbed520_123 .array/port v0xbed520, 123;
v0xbed520_124 .array/port v0xbed520, 124;
v0xbed520_125 .array/port v0xbed520, 125;
v0xbed520_126 .array/port v0xbed520, 126;
E_0xbecb90/31 .event edge, v0xbed520_123, v0xbed520_124, v0xbed520_125, v0xbed520_126;
v0xbed520_127 .array/port v0xbed520, 127;
v0xbed520_128 .array/port v0xbed520, 128;
v0xbed520_129 .array/port v0xbed520, 129;
v0xbed520_130 .array/port v0xbed520, 130;
E_0xbecb90/32 .event edge, v0xbed520_127, v0xbed520_128, v0xbed520_129, v0xbed520_130;
v0xbed520_131 .array/port v0xbed520, 131;
v0xbed520_132 .array/port v0xbed520, 132;
v0xbed520_133 .array/port v0xbed520, 133;
v0xbed520_134 .array/port v0xbed520, 134;
E_0xbecb90/33 .event edge, v0xbed520_131, v0xbed520_132, v0xbed520_133, v0xbed520_134;
v0xbed520_135 .array/port v0xbed520, 135;
v0xbed520_136 .array/port v0xbed520, 136;
v0xbed520_137 .array/port v0xbed520, 137;
v0xbed520_138 .array/port v0xbed520, 138;
E_0xbecb90/34 .event edge, v0xbed520_135, v0xbed520_136, v0xbed520_137, v0xbed520_138;
v0xbed520_139 .array/port v0xbed520, 139;
v0xbed520_140 .array/port v0xbed520, 140;
v0xbed520_141 .array/port v0xbed520, 141;
v0xbed520_142 .array/port v0xbed520, 142;
E_0xbecb90/35 .event edge, v0xbed520_139, v0xbed520_140, v0xbed520_141, v0xbed520_142;
v0xbed520_143 .array/port v0xbed520, 143;
v0xbed520_144 .array/port v0xbed520, 144;
v0xbed520_145 .array/port v0xbed520, 145;
v0xbed520_146 .array/port v0xbed520, 146;
E_0xbecb90/36 .event edge, v0xbed520_143, v0xbed520_144, v0xbed520_145, v0xbed520_146;
v0xbed520_147 .array/port v0xbed520, 147;
v0xbed520_148 .array/port v0xbed520, 148;
v0xbed520_149 .array/port v0xbed520, 149;
v0xbed520_150 .array/port v0xbed520, 150;
E_0xbecb90/37 .event edge, v0xbed520_147, v0xbed520_148, v0xbed520_149, v0xbed520_150;
v0xbed520_151 .array/port v0xbed520, 151;
v0xbed520_152 .array/port v0xbed520, 152;
v0xbed520_153 .array/port v0xbed520, 153;
v0xbed520_154 .array/port v0xbed520, 154;
E_0xbecb90/38 .event edge, v0xbed520_151, v0xbed520_152, v0xbed520_153, v0xbed520_154;
v0xbed520_155 .array/port v0xbed520, 155;
v0xbed520_156 .array/port v0xbed520, 156;
v0xbed520_157 .array/port v0xbed520, 157;
v0xbed520_158 .array/port v0xbed520, 158;
E_0xbecb90/39 .event edge, v0xbed520_155, v0xbed520_156, v0xbed520_157, v0xbed520_158;
v0xbed520_159 .array/port v0xbed520, 159;
v0xbed520_160 .array/port v0xbed520, 160;
v0xbed520_161 .array/port v0xbed520, 161;
v0xbed520_162 .array/port v0xbed520, 162;
E_0xbecb90/40 .event edge, v0xbed520_159, v0xbed520_160, v0xbed520_161, v0xbed520_162;
v0xbed520_163 .array/port v0xbed520, 163;
v0xbed520_164 .array/port v0xbed520, 164;
v0xbed520_165 .array/port v0xbed520, 165;
v0xbed520_166 .array/port v0xbed520, 166;
E_0xbecb90/41 .event edge, v0xbed520_163, v0xbed520_164, v0xbed520_165, v0xbed520_166;
v0xbed520_167 .array/port v0xbed520, 167;
v0xbed520_168 .array/port v0xbed520, 168;
v0xbed520_169 .array/port v0xbed520, 169;
v0xbed520_170 .array/port v0xbed520, 170;
E_0xbecb90/42 .event edge, v0xbed520_167, v0xbed520_168, v0xbed520_169, v0xbed520_170;
v0xbed520_171 .array/port v0xbed520, 171;
v0xbed520_172 .array/port v0xbed520, 172;
v0xbed520_173 .array/port v0xbed520, 173;
v0xbed520_174 .array/port v0xbed520, 174;
E_0xbecb90/43 .event edge, v0xbed520_171, v0xbed520_172, v0xbed520_173, v0xbed520_174;
v0xbed520_175 .array/port v0xbed520, 175;
v0xbed520_176 .array/port v0xbed520, 176;
v0xbed520_177 .array/port v0xbed520, 177;
v0xbed520_178 .array/port v0xbed520, 178;
E_0xbecb90/44 .event edge, v0xbed520_175, v0xbed520_176, v0xbed520_177, v0xbed520_178;
v0xbed520_179 .array/port v0xbed520, 179;
v0xbed520_180 .array/port v0xbed520, 180;
v0xbed520_181 .array/port v0xbed520, 181;
v0xbed520_182 .array/port v0xbed520, 182;
E_0xbecb90/45 .event edge, v0xbed520_179, v0xbed520_180, v0xbed520_181, v0xbed520_182;
v0xbed520_183 .array/port v0xbed520, 183;
v0xbed520_184 .array/port v0xbed520, 184;
v0xbed520_185 .array/port v0xbed520, 185;
v0xbed520_186 .array/port v0xbed520, 186;
E_0xbecb90/46 .event edge, v0xbed520_183, v0xbed520_184, v0xbed520_185, v0xbed520_186;
v0xbed520_187 .array/port v0xbed520, 187;
v0xbed520_188 .array/port v0xbed520, 188;
v0xbed520_189 .array/port v0xbed520, 189;
v0xbed520_190 .array/port v0xbed520, 190;
E_0xbecb90/47 .event edge, v0xbed520_187, v0xbed520_188, v0xbed520_189, v0xbed520_190;
v0xbed520_191 .array/port v0xbed520, 191;
v0xbed520_192 .array/port v0xbed520, 192;
v0xbed520_193 .array/port v0xbed520, 193;
v0xbed520_194 .array/port v0xbed520, 194;
E_0xbecb90/48 .event edge, v0xbed520_191, v0xbed520_192, v0xbed520_193, v0xbed520_194;
v0xbed520_195 .array/port v0xbed520, 195;
v0xbed520_196 .array/port v0xbed520, 196;
v0xbed520_197 .array/port v0xbed520, 197;
v0xbed520_198 .array/port v0xbed520, 198;
E_0xbecb90/49 .event edge, v0xbed520_195, v0xbed520_196, v0xbed520_197, v0xbed520_198;
v0xbed520_199 .array/port v0xbed520, 199;
v0xbed520_200 .array/port v0xbed520, 200;
v0xbed520_201 .array/port v0xbed520, 201;
v0xbed520_202 .array/port v0xbed520, 202;
E_0xbecb90/50 .event edge, v0xbed520_199, v0xbed520_200, v0xbed520_201, v0xbed520_202;
v0xbed520_203 .array/port v0xbed520, 203;
v0xbed520_204 .array/port v0xbed520, 204;
v0xbed520_205 .array/port v0xbed520, 205;
v0xbed520_206 .array/port v0xbed520, 206;
E_0xbecb90/51 .event edge, v0xbed520_203, v0xbed520_204, v0xbed520_205, v0xbed520_206;
v0xbed520_207 .array/port v0xbed520, 207;
v0xbed520_208 .array/port v0xbed520, 208;
v0xbed520_209 .array/port v0xbed520, 209;
v0xbed520_210 .array/port v0xbed520, 210;
E_0xbecb90/52 .event edge, v0xbed520_207, v0xbed520_208, v0xbed520_209, v0xbed520_210;
v0xbed520_211 .array/port v0xbed520, 211;
v0xbed520_212 .array/port v0xbed520, 212;
v0xbed520_213 .array/port v0xbed520, 213;
v0xbed520_214 .array/port v0xbed520, 214;
E_0xbecb90/53 .event edge, v0xbed520_211, v0xbed520_212, v0xbed520_213, v0xbed520_214;
v0xbed520_215 .array/port v0xbed520, 215;
v0xbed520_216 .array/port v0xbed520, 216;
v0xbed520_217 .array/port v0xbed520, 217;
v0xbed520_218 .array/port v0xbed520, 218;
E_0xbecb90/54 .event edge, v0xbed520_215, v0xbed520_216, v0xbed520_217, v0xbed520_218;
v0xbed520_219 .array/port v0xbed520, 219;
v0xbed520_220 .array/port v0xbed520, 220;
v0xbed520_221 .array/port v0xbed520, 221;
v0xbed520_222 .array/port v0xbed520, 222;
E_0xbecb90/55 .event edge, v0xbed520_219, v0xbed520_220, v0xbed520_221, v0xbed520_222;
v0xbed520_223 .array/port v0xbed520, 223;
v0xbed520_224 .array/port v0xbed520, 224;
v0xbed520_225 .array/port v0xbed520, 225;
v0xbed520_226 .array/port v0xbed520, 226;
E_0xbecb90/56 .event edge, v0xbed520_223, v0xbed520_224, v0xbed520_225, v0xbed520_226;
v0xbed520_227 .array/port v0xbed520, 227;
v0xbed520_228 .array/port v0xbed520, 228;
v0xbed520_229 .array/port v0xbed520, 229;
v0xbed520_230 .array/port v0xbed520, 230;
E_0xbecb90/57 .event edge, v0xbed520_227, v0xbed520_228, v0xbed520_229, v0xbed520_230;
v0xbed520_231 .array/port v0xbed520, 231;
v0xbed520_232 .array/port v0xbed520, 232;
v0xbed520_233 .array/port v0xbed520, 233;
v0xbed520_234 .array/port v0xbed520, 234;
E_0xbecb90/58 .event edge, v0xbed520_231, v0xbed520_232, v0xbed520_233, v0xbed520_234;
v0xbed520_235 .array/port v0xbed520, 235;
v0xbed520_236 .array/port v0xbed520, 236;
v0xbed520_237 .array/port v0xbed520, 237;
v0xbed520_238 .array/port v0xbed520, 238;
E_0xbecb90/59 .event edge, v0xbed520_235, v0xbed520_236, v0xbed520_237, v0xbed520_238;
v0xbed520_239 .array/port v0xbed520, 239;
v0xbed520_240 .array/port v0xbed520, 240;
v0xbed520_241 .array/port v0xbed520, 241;
v0xbed520_242 .array/port v0xbed520, 242;
E_0xbecb90/60 .event edge, v0xbed520_239, v0xbed520_240, v0xbed520_241, v0xbed520_242;
v0xbed520_243 .array/port v0xbed520, 243;
v0xbed520_244 .array/port v0xbed520, 244;
v0xbed520_245 .array/port v0xbed520, 245;
v0xbed520_246 .array/port v0xbed520, 246;
E_0xbecb90/61 .event edge, v0xbed520_243, v0xbed520_244, v0xbed520_245, v0xbed520_246;
v0xbed520_247 .array/port v0xbed520, 247;
v0xbed520_248 .array/port v0xbed520, 248;
v0xbed520_249 .array/port v0xbed520, 249;
v0xbed520_250 .array/port v0xbed520, 250;
E_0xbecb90/62 .event edge, v0xbed520_247, v0xbed520_248, v0xbed520_249, v0xbed520_250;
v0xbed520_251 .array/port v0xbed520, 251;
v0xbed520_252 .array/port v0xbed520, 252;
v0xbed520_253 .array/port v0xbed520, 253;
v0xbed520_254 .array/port v0xbed520, 254;
E_0xbecb90/63 .event edge, v0xbed520_251, v0xbed520_252, v0xbed520_253, v0xbed520_254;
v0xbed520_255 .array/port v0xbed520, 255;
v0xbed520_256 .array/port v0xbed520, 256;
E_0xbecb90/64 .event edge, v0xbed520_255, v0xbed520_256, v0xbe6da0_0;
E_0xbecb90 .event/or E_0xbecb90/0, E_0xbecb90/1, E_0xbecb90/2, E_0xbecb90/3, E_0xbecb90/4, E_0xbecb90/5, E_0xbecb90/6, E_0xbecb90/7, E_0xbecb90/8, E_0xbecb90/9, E_0xbecb90/10, E_0xbecb90/11, E_0xbecb90/12, E_0xbecb90/13, E_0xbecb90/14, E_0xbecb90/15, E_0xbecb90/16, E_0xbecb90/17, E_0xbecb90/18, E_0xbecb90/19, E_0xbecb90/20, E_0xbecb90/21, E_0xbecb90/22, E_0xbecb90/23, E_0xbecb90/24, E_0xbecb90/25, E_0xbecb90/26, E_0xbecb90/27, E_0xbecb90/28, E_0xbecb90/29, E_0xbecb90/30, E_0xbecb90/31, E_0xbecb90/32, E_0xbecb90/33, E_0xbecb90/34, E_0xbecb90/35, E_0xbecb90/36, E_0xbecb90/37, E_0xbecb90/38, E_0xbecb90/39, E_0xbecb90/40, E_0xbecb90/41, E_0xbecb90/42, E_0xbecb90/43, E_0xbecb90/44, E_0xbecb90/45, E_0xbecb90/46, E_0xbecb90/47, E_0xbecb90/48, E_0xbecb90/49, E_0xbecb90/50, E_0xbecb90/51, E_0xbecb90/52, E_0xbecb90/53, E_0xbecb90/54, E_0xbecb90/55, E_0xbecb90/56, E_0xbecb90/57, E_0xbecb90/58, E_0xbecb90/59, E_0xbecb90/60, E_0xbecb90/61, E_0xbecb90/62, E_0xbecb90/63, E_0xbecb90/64;
S_0xbf0020 .scope module, "thePC" "pc" 2 317, 2 15 0, S_0xbc0df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
L_0xbf2c00/d .functor BUFZ 32, v0xbf05d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbf2c00 .delay 32 (5,5,5) L_0xbf2c00/d;
v0xbf0300_0 .net "clk", 0 0, v0xbf1d60_0;  1 drivers
v0xbf03e0_0 .net "currPC", 31 0, L_0xbf2c00;  alias, 1 drivers
v0xbf04d0_0 .net "nextPC", 31 0, L_0xc032e0;  alias, 1 drivers
v0xbf05d0_0 .var "temp", 31 0;
E_0xbf0280 .event posedge, v0xbf0300_0;
    .scope S_0xbf0020;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0xbf05d0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0xbf0020;
T_1 ;
    %wait E_0xbf0280;
    %load/vec4 v0xbf04d0_0;
    %store/vec4 v0xbf05d0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0xbec980;
T_2 ;
    %vpi_call 2 45 "$readmemh", "add_test.v", v0xbed520 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xbec980;
T_3 ;
    %wait E_0xbecb90;
    %load/vec4 v0xbefdf0_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0xbed520, 4;
    %store/vec4 v0xbefee0_0, 0, 32;
    %load/vec4 v0xbed410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 52 "$strobe", "Found null op at addr %08x.", v0xbefdf0_0 {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xbe6150;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe66b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbe65c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe64e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe69f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xbe6150;
T_5 ;
    %wait E_0xbe6480;
    %load/vec4 v0xbe6e80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %vpi_call 2 188 "$display", "%b: That's not a supported instruction!", v0xbe6e80_0 {0 0 0};
    %jmp T_5.12;
T_5.0 ;
    %vpi_call 2 89 "$display", "%b: ADDI", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %jmp T_5.12;
T_5.1 ;
    %vpi_call 2 95 "$display", "%b: ORI", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %jmp T_5.12;
T_5.2 ;
    %vpi_call 2 101 "$display", "%b: LW", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6820_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6930_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %jmp T_5.12;
T_5.3 ;
    %vpi_call 2 109 "$display", "%b: SW", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe69f0_0, 0;
    %jmp T_5.12;
T_5.4 ;
    %vpi_call 2 115 "$display", "%b: BEQ", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe66b0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %jmp T_5.12;
T_5.5 ;
    %vpi_call 2 120 "$display", "%b: BNE", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe66b0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %vpi_call 2 125 "$display", "%b: J", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6780_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %vpi_call 2 129 "$display", "%b: JAL", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6780_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %vpi_call 2 133 "$display", "%b: ADDIU", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %jmp T_5.12;
T_5.9 ;
    %vpi_call 2 139 "$display", "%b: SLTIU", v0xbe6e80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe64e0_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %vpi_call 2 145 "$display", "%b: SPECIAL", v0xbe6e80_0 {0 0 0};
    %load/vec4 v0xbe6cc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %vpi_call 2 184 "$display", "funct: %b: That's not a supported funct!", v0xbe6cc0_0 {0 0 0};
    %jmp T_5.21;
T_5.13 ;
    %vpi_call 2 148 "$display", "%b: ADD", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6ab0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %jmp T_5.21;
T_5.14 ;
    %vpi_call 2 154 "$display", "%b: SUB", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6ab0_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %jmp T_5.21;
T_5.15 ;
    %vpi_call 2 160 "$display", "%b: AND", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6ab0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %jmp T_5.21;
T_5.16 ;
    %vpi_call 2 166 "$display", "%b: OR", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6ab0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %jmp T_5.21;
T_5.17 ;
    %vpi_call 2 172 "$display", "%b: SLT", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6ab0_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xbe65c0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6b70_0, 0;
    %jmp T_5.21;
T_5.18 ;
    %vpi_call 2 178 "$display", "funct: %b: JR", v0xbe6cc0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe6780_0, 0;
    %jmp T_5.21;
T_5.19 ;
    %vpi_call 2 182 "$display", "funct: %b: SYSCALL", v0xbe6cc0_0 {0 0 0};
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xbe7100;
T_6 ;
    %vpi_call 2 264 "$readmemh", "add_test.v", v0xbe7e40 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xbe7100;
T_7 ;
    %wait E_0xbe7300;
    %load/vec4 v0xbe7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xbe7ba0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xbe7e40, 4;
    %store/vec4 v0xbea7c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xbe7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xbea8a0_0;
    %load/vec4 v0xbe7ba0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0xbe7e40, 4, 0;
T_7.2 ;
    %load/vec4 v0xbea690_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call 2 274 "$strobe", "Found null op at addr %08x.", v0xbe7ba0_0 {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xbeb0b0;
T_8 ;
    %wait E_0xbeb370;
    %load/vec4 v0xbebfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbec150_0;
    %load/vec4 v0xbec230_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xbec0b0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xbae220;
T_9 ;
    %load/vec4 v0xb86300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %vpi_call 2 239 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0xbe5460_0;
    %load/vec4 v0xbe5550_0;
    %and;
    %store/vec4 v0xbe5630_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0xbe5460_0;
    %load/vec4 v0xbe5550_0;
    %or;
    %store/vec4 v0xbe5630_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0xbe5460_0;
    %load/vec4 v0xbe5550_0;
    %add;
    %store/vec4 v0xbe5630_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0xbe5460_0;
    %load/vec4 v0xbe5550_0;
    %sub;
    %store/vec4 v0xbe5630_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0xbe5460_0;
    %load/vec4 v0xbe5550_0;
    %cmp/u;
    %jmp/0xz  T_9.7, 5;
    %load/vec4 v0xbe5460_0;
    %store/vec4 v0xbe5630_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0xbe5550_0;
    %store/vec4 v0xbe5630_0, 0, 32;
T_9.8 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %vpi_call 2 241 "$display", "%d", v0xbe5630_0 {0 0 0};
    %load/vec4 v0xbe5380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe5760_0, 0, 1;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe5760_0, 0, 1;
T_9.10 ;
    %end;
    .thread T_9;
    .scope S_0xbe58c0;
T_10 ;
    %load/vec4 v0xbe5b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %vpi_call 2 239 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0xbe5cf0_0;
    %load/vec4 v0xbe5de0_0;
    %and;
    %store/vec4 v0xbe5ec0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0xbe5cf0_0;
    %load/vec4 v0xbe5de0_0;
    %or;
    %store/vec4 v0xbe5ec0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0xbe5cf0_0;
    %load/vec4 v0xbe5de0_0;
    %add;
    %store/vec4 v0xbe5ec0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xbe5cf0_0;
    %load/vec4 v0xbe5de0_0;
    %sub;
    %store/vec4 v0xbe5ec0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xbe5cf0_0;
    %load/vec4 v0xbe5de0_0;
    %cmp/u;
    %jmp/0xz  T_10.7, 5;
    %load/vec4 v0xbe5cf0_0;
    %store/vec4 v0xbe5ec0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0xbe5de0_0;
    %store/vec4 v0xbe5ec0_0, 0, 32;
T_10.8 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %vpi_call 2 241 "$display", "%d", v0xbe5ec0_0 {0 0 0};
    %load/vec4 v0xbe5c10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe5ff0_0, 0, 1;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe5ff0_0, 0, 1;
T_10.10 ;
    %end;
    .thread T_10;
    .scope S_0xbc0df0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf1d60_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0xbc0df0;
T_12 ;
    %vpi_call 2 365 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, inst = %08x.", v0xbf1e30_0, v0xbf2610_0, v0xbf2090_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 367 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xbc0df0;
T_13 ;
    %delay 250, 0;
    %load/vec4 v0xbf1d60_0;
    %inv;
    %store/vec4 v0xbf1d60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "act6.v";
