[2025-09-16 23:46:55] START suite=qualcomm_srv trace=srv15_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv15_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2650047 heartbeat IPC: 3.774 cumulative IPC: 3.774 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5070103 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5070103 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5070104 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14055101 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22891874 heartbeat IPC: 1.132 cumulative IPC: 1.122 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 31894822 heartbeat IPC: 1.111 cumulative IPC: 1.118 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 40758520 heartbeat IPC: 1.128 cumulative IPC: 1.121 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 49674046 heartbeat IPC: 1.122 cumulative IPC: 1.121 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 58519785 heartbeat IPC: 1.13 cumulative IPC: 1.123 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 67480499 heartbeat IPC: 1.116 cumulative IPC: 1.122 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 76382985 heartbeat IPC: 1.123 cumulative IPC: 1.122 (Simulation time: 00 hr 10 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv15_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 85460131 heartbeat IPC: 1.102 cumulative IPC: 1.12 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 89311023 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 89311023 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv15_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12 instructions: 100000001 cycles: 89311023
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.97 Average ROB Occupancy at Mispredict: 26.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3807
BRANCH_INDIRECT: 0.417
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.924
BRANCH_INDIRECT_CALL: 0.6022
BRANCH_RETURN: 0.6185


====Backend Stall Breakdown====
ROB_STALL: 139368
LQ_STALL: 0
SQ_STALL: 520498


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 154.95122
REPLAY_LOAD: 113.83784
NON_REPLAY_LOAD: 31.054586

== Total ==
ADDR_TRANS: 6353
REPLAY_LOAD: 8424
NON_REPLAY_LOAD: 124591

== Counts ==
ADDR_TRANS: 41
REPLAY_LOAD: 74
NON_REPLAY_LOAD: 4012

cpu0->cpu0_STLB TOTAL        ACCESS:    1865206 HIT:    1860540 MISS:       4666 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1865206 HIT:    1860540 MISS:       4666 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 203.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8283092 HIT:    7313468 MISS:     969624 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6732482 HIT:    5909241 MISS:     823241 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555501 HIT:     428573 MISS:     126928 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     986625 HIT:     974794 MISS:      11831 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8484 HIT:        860 MISS:       7624 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15016931 HIT:    8064043 MISS:    6952888 MSHR_MERGE:    1647138
cpu0->cpu0_L1I LOAD         ACCESS:   15016931 HIT:    8064043 MISS:    6952888 MSHR_MERGE:    1647138
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30415011 HIT:   26956846 MISS:    3458165 MSHR_MERGE:    1467448
cpu0->cpu0_L1D LOAD         ACCESS:   17068391 HIT:   15274910 MISS:    1793481 MSHR_MERGE:     366751
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13337093 HIT:   11681002 MISS:    1656091 MSHR_MERGE:    1100588
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9527 HIT:        934 MISS:       8593 MSHR_MERGE:        109
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12453951 HIT:   10553640 MISS:    1900311 MSHR_MERGE:     951124
cpu0->cpu0_ITLB LOAD         ACCESS:   12453951 HIT:   10553640 MISS:    1900311 MSHR_MERGE:     951124
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.092 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28838481 HIT:   27614403 MISS:    1224078 MSHR_MERGE:     308059
cpu0->cpu0_DTLB LOAD         ACCESS:   28838481 HIT:   27614403 MISS:    1224078 MSHR_MERGE:     308059
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.944 cycles
cpu0->LLC TOTAL        ACCESS:    1156745 HIT:    1103580 MISS:      53165 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     823241 HIT:     802574 MISS:      20667 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     126928 HIT:      98852 MISS:      28076 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198952 HIT:     198745 MISS:        207 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7624 HIT:       3409 MISS:       4215 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3418
  ROW_BUFFER_MISS:      49540
  AVG DBUS CONGESTED CYCLE: 3.53
Channel 0 WQ ROW_BUFFER_HIT:       1104
  ROW_BUFFER_MISS:      21604
  FULL:          0
Channel 0 REFRESHES ISSUED:       7443

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       523178       436652        76427         2570
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          138          446          291
  STLB miss resolved @ L2C                0           66          164          379          133
  STLB miss resolved @ LLC                0          157          319         1697          627
  STLB miss resolved @ MEM                0            4          395         2320         2228

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161333        52838      1271461       125571          407
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           89          116           45
  STLB miss resolved @ L2C                0           83          130           97            6
  STLB miss resolved @ LLC                0           48          317          525           63
  STLB miss resolved @ MEM                0            1           73          254          128
[2025-09-16 23:59:14] END   suite=qualcomm_srv trace=srv15_ap (rc=0)
