<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_cnwreg.h source code [netbsd/sys/dev/pcmcia/if_cnwreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pcmcia/if_cnwreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pcmcia</a>/<a href='if_cnwreg.h.html'>if_cnwreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_cnwreg.h,v 1.6 2008/04/28 20:23:56 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Michael Eriksson.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* I/O area */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CNW_IO_SIZE" data-ref="_M/CNW_IO_SIZE">CNW_IO_SIZE</dfn>		0x10</u></td></tr>
<tr><th id="35">35</th><td><i>/* I/O area can be accessed via mapped memory too */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CNW_IOM_ADDR" data-ref="_M/CNW_IOM_ADDR">CNW_IOM_ADDR</dfn>		0x28000</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CNW_IOM_SIZE" data-ref="_M/CNW_IOM_SIZE">CNW_IOM_SIZE</dfn>		CNW_IO_SIZE</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CNW_IOM_OFF" data-ref="_M/CNW_IOM_OFF">CNW_IOM_OFF</dfn>		(CNW_IOM_ADDR - CNW_MEM_ADDR)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* I/O registers */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_COR" data-ref="_M/CNW_REG_COR">CNW_REG_COR</dfn>		0x0</u></td></tr>
<tr><th id="42">42</th><td><u>#    define <dfn class="macro" id="_M/CNW_COR_IENA" data-ref="_M/CNW_COR_IENA">CNW_COR_IENA</dfn>		0x01	/* Interrupt enable */</u></td></tr>
<tr><th id="43">43</th><td><u>#    define <dfn class="macro" id="_M/CNW_COR_LVLREQ" data-ref="_M/CNW_COR_LVLREQ">CNW_COR_LVLREQ</dfn>		0x40	/* Keep high */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_CCSR" data-ref="_M/CNW_REG_CCSR">CNW_REG_CCSR</dfn>		0x2</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_ASR" data-ref="_M/CNW_REG_ASR">CNW_REG_ASR</dfn>		0x4</u></td></tr>
<tr><th id="46">46</th><td><u>#    define <dfn class="macro" id="_M/CNW_ASR_TXBA" data-ref="_M/CNW_ASR_TXBA">CNW_ASR_TXBA</dfn>		0x01	/* Trasmit buffer available */</u></td></tr>
<tr><th id="47">47</th><td><u>#    define <dfn class="macro" id="_M/CNW_ASR_WOC" data-ref="_M/CNW_ASR_WOC">CNW_ASR_WOC</dfn>			0x08	/* Write Operation Complete */</u></td></tr>
<tr><th id="48">48</th><td><u>#    define <dfn class="macro" id="_M/CNW_ASR_TXDN" data-ref="_M/CNW_ASR_TXDN">CNW_ASR_TXDN</dfn>		0x20	/* Transmit done */</u></td></tr>
<tr><th id="49">49</th><td><u>#    define <dfn class="macro" id="_M/CNW_ASR_RXERR" data-ref="_M/CNW_ASR_RXERR">CNW_ASR_RXERR</dfn>		0x40	/* Receive error */</u></td></tr>
<tr><th id="50">50</th><td><u>#    define <dfn class="macro" id="_M/CNW_ASR_RXRDY" data-ref="_M/CNW_ASR_RXRDY">CNW_ASR_RXRDY</dfn>		0x80	/* Packet received */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_IOLOW" data-ref="_M/CNW_REG_IOLOW">CNW_REG_IOLOW</dfn>		0x6</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_IOHI" data-ref="_M/CNW_REG_IOHI">CNW_REG_IOHI</dfn>		0x7</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_IOCONTROL" data-ref="_M/CNW_REG_IOCONTROL">CNW_REG_IOCONTROL</dfn>	0x8</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_IMR" data-ref="_M/CNW_REG_IMR">CNW_REG_IMR</dfn>		0xa</u></td></tr>
<tr><th id="55">55</th><td><u>#    define <dfn class="macro" id="_M/CNW_IMR_IENA" data-ref="_M/CNW_IMR_IENA">CNW_IMR_IENA</dfn>		0x02	/* Interrupt enable */</u></td></tr>
<tr><th id="56">56</th><td><u>#    define <dfn class="macro" id="_M/CNW_IMR_RFU1" data-ref="_M/CNW_IMR_RFU1">CNW_IMR_RFU1</dfn>		0x10	/* RFU intr mask, keep high */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_PMR" data-ref="_M/CNW_REG_PMR">CNW_REG_PMR</dfn>		0xc</u></td></tr>
<tr><th id="58">58</th><td><u>#    define <dfn class="macro" id="_M/CNW_PMR_RESET" data-ref="_M/CNW_PMR_RESET">CNW_PMR_RESET</dfn>		0x80</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CNW_REG_DATA" data-ref="_M/CNW_REG_DATA">CNW_REG_DATA</dfn>		0xf</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* Mapped memory */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CNW_MEM_ADDR" data-ref="_M/CNW_MEM_ADDR">CNW_MEM_ADDR</dfn>		0x20000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CNW_MEM_SIZE" data-ref="_M/CNW_MEM_SIZE">CNW_MEM_SIZE</dfn>		0x8000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* Extended I/O registers (memory mapped) */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_CB" data-ref="_M/CNW_EREG_CB">CNW_EREG_CB</dfn>		0x100</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_ASCC" data-ref="_M/CNW_EREG_ASCC">CNW_EREG_ASCC</dfn>		0x114</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_RSER" data-ref="_M/CNW_EREG_RSER">CNW_EREG_RSER</dfn>		0x120</u></td></tr>
<tr><th id="70">70</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXBIG" data-ref="_M/CNW_RSER_RXBIG">CNW_RSER_RXBIG</dfn>		0x02</u></td></tr>
<tr><th id="71">71</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXCRC" data-ref="_M/CNW_RSER_RXCRC">CNW_RSER_RXCRC</dfn>		0x04</u></td></tr>
<tr><th id="72">72</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXOVERRUN" data-ref="_M/CNW_RSER_RXOVERRUN">CNW_RSER_RXOVERRUN</dfn>		0x08</u></td></tr>
<tr><th id="73">73</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXOVERFLOW" data-ref="_M/CNW_RSER_RXOVERFLOW">CNW_RSER_RXOVERFLOW</dfn>		0x10</u></td></tr>
<tr><th id="74">74</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXERR" data-ref="_M/CNW_RSER_RXERR">CNW_RSER_RXERR</dfn>		0x40</u></td></tr>
<tr><th id="75">75</th><td><u>#    define <dfn class="macro" id="_M/CNW_RSER_RXAVAIL" data-ref="_M/CNW_RSER_RXAVAIL">CNW_RSER_RXAVAIL</dfn>		0x80</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_RSERW" data-ref="_M/CNW_EREG_RSERW">CNW_EREG_RSERW</dfn>		0x124</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_TSER" data-ref="_M/CNW_EREG_TSER">CNW_EREG_TSER</dfn>		0x130</u></td></tr>
<tr><th id="78">78</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_RTRY" data-ref="_M/CNW_TSER_RTRY">CNW_TSER_RTRY</dfn>		0x0f</u></td></tr>
<tr><th id="79">79</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_TXERR" data-ref="_M/CNW_TSER_TXERR">CNW_TSER_TXERR</dfn>		0x10</u></td></tr>
<tr><th id="80">80</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_TXOK" data-ref="_M/CNW_TSER_TXOK">CNW_TSER_TXOK</dfn>		0x20</u></td></tr>
<tr><th id="81">81</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_TXNOAP" data-ref="_M/CNW_TSER_TXNOAP">CNW_TSER_TXNOAP</dfn>		0x40</u></td></tr>
<tr><th id="82">82</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_TXGU" data-ref="_M/CNW_TSER_TXGU">CNW_TSER_TXGU</dfn>		0x80</u></td></tr>
<tr><th id="83">83</th><td><u>#    define <dfn class="macro" id="_M/CNW_TSER_ERROR" data-ref="_M/CNW_TSER_ERROR">CNW_TSER_ERROR</dfn>		(CNW_TSER_TXERR | CNW_TSER_TXNOAP | \</u></td></tr>
<tr><th id="84">84</th><td><u>					 CNW_TSER_TXGU)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_TSERW" data-ref="_M/CNW_EREG_TSERW">CNW_EREG_TSERW</dfn>		0x134</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_TDP" data-ref="_M/CNW_EREG_TDP">CNW_EREG_TDP</dfn>		0x140</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_LIF" data-ref="_M/CNW_EREG_LIF">CNW_EREG_LIF</dfn>		0x14e</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_RDP" data-ref="_M/CNW_EREG_RDP">CNW_EREG_RDP</dfn>		0x150</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_SPCQ" data-ref="_M/CNW_EREG_SPCQ">CNW_EREG_SPCQ</dfn>		0x154</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_SPU" data-ref="_M/CNW_EREG_SPU">CNW_EREG_SPU</dfn>		0x155</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_ISPLQ" data-ref="_M/CNW_EREG_ISPLQ">CNW_EREG_ISPLQ</dfn>		0x156</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_HHC" data-ref="_M/CNW_EREG_HHC">CNW_EREG_HHC</dfn>		0x158</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_PA" data-ref="_M/CNW_EREG_PA">CNW_EREG_PA</dfn>		0x160</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_ARW" data-ref="_M/CNW_EREG_ARW">CNW_EREG_ARW</dfn>		0x166</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_MHS" data-ref="_M/CNW_EREG_MHS">CNW_EREG_MHS</dfn>		0x16b</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_NI" data-ref="_M/CNW_EREG_NI">CNW_EREG_NI</dfn>		0x16e</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_CRBP" data-ref="_M/CNW_EREG_CRBP">CNW_EREG_CRBP</dfn>		0x17a</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_EC" data-ref="_M/CNW_EREG_EC">CNW_EREG_EC</dfn>		0x180</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_RXERR" data-ref="_M/CNW_EREG_STAT_RXERR">CNW_EREG_STAT_RXERR</dfn>	0x184</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_FRAME" data-ref="_M/CNW_EREG_STAT_FRAME">CNW_EREG_STAT_FRAME</dfn>	0x186</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_IBEAT" data-ref="_M/CNW_EREG_STAT_IBEAT">CNW_EREG_STAT_IBEAT</dfn>	0x188</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_RXBUF" data-ref="_M/CNW_EREG_STAT_RXBUF">CNW_EREG_STAT_RXBUF</dfn>	0x18e</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_RXMULTI" data-ref="_M/CNW_EREG_STAT_RXMULTI">CNW_EREG_STAT_RXMULTI</dfn>	0x190</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_TXRETRY" data-ref="_M/CNW_EREG_STAT_TXRETRY">CNW_EREG_STAT_TXRETRY</dfn>	0x192</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_TXABORT" data-ref="_M/CNW_EREG_STAT_TXABORT">CNW_EREG_STAT_TXABORT</dfn>	0x194</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_OBEAT" data-ref="_M/CNW_EREG_STAT_OBEAT">CNW_EREG_STAT_OBEAT</dfn>	0x198</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_TXOK" data-ref="_M/CNW_EREG_STAT_TXOK">CNW_EREG_STAT_TXOK</dfn>	0x19a</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CNW_EREG_STAT_TXSENT" data-ref="_M/CNW_EREG_STAT_TXSENT">CNW_EREG_STAT_TXSENT</dfn>	0x19c</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*</i></td></tr>
<tr><th id="111">111</th><td><i> * Commands used in the extended command buffer</i></td></tr>
<tr><th id="112">112</th><td><i> * CNW_EREG_CB (0x100-0x10f)</i></td></tr>
<tr><th id="113">113</th><td><i> */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_NOP" data-ref="_M/CNW_CMD_NOP">CNW_CMD_NOP</dfn>		0x00</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SRC" data-ref="_M/CNW_CMD_SRC">CNW_CMD_SRC</dfn>		0x01</u></td></tr>
<tr><th id="116">116</th><td><u>#    define <dfn class="macro" id="_M/CNW_RXCONF_RXENA" data-ref="_M/CNW_RXCONF_RXENA">CNW_RXCONF_RXENA</dfn>		0x80	/* Receive Enable */</u></td></tr>
<tr><th id="117">117</th><td><u>#    define <dfn class="macro" id="_M/CNW_RXCONF_MAC" data-ref="_M/CNW_RXCONF_MAC">CNW_RXCONF_MAC</dfn>		0x20	/* MAC host receive mode */</u></td></tr>
<tr><th id="118">118</th><td><u>#    define <dfn class="macro" id="_M/CNW_RXCONF_PRO" data-ref="_M/CNW_RXCONF_PRO">CNW_RXCONF_PRO</dfn>		0x10	/* Promiscuous */</u></td></tr>
<tr><th id="119">119</th><td><u>#    define <dfn class="macro" id="_M/CNW_RXCONF_AMP" data-ref="_M/CNW_RXCONF_AMP">CNW_RXCONF_AMP</dfn>		0x08	/* Accept Multicast Packets */</u></td></tr>
<tr><th id="120">120</th><td><u>#    define <dfn class="macro" id="_M/CNW_RXCONF_BCAST" data-ref="_M/CNW_RXCONF_BCAST">CNW_RXCONF_BCAST</dfn>		0x04	/* Accept Broadcast Packets */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_STC" data-ref="_M/CNW_CMD_STC">CNW_CMD_STC</dfn>		0x02</u></td></tr>
<tr><th id="122">122</th><td><u>#    define <dfn class="macro" id="_M/CNW_TXCONF_TXENA" data-ref="_M/CNW_TXCONF_TXENA">CNW_TXCONF_TXENA</dfn>		0x80	/* Transmit Enable */</u></td></tr>
<tr><th id="123">123</th><td><u>#    define <dfn class="macro" id="_M/CNW_TXCONF_MAC" data-ref="_M/CNW_TXCONF_MAC">CNW_TXCONF_MAC</dfn>		0x20	/* Host sends MAC mode */</u></td></tr>
<tr><th id="124">124</th><td><u>#    define <dfn class="macro" id="_M/CNW_TXCONF_EUD" data-ref="_M/CNW_TXCONF_EUD">CNW_TXCONF_EUD</dfn>		0x10	/* Enable Uni-Data packets */</u></td></tr>
<tr><th id="125">125</th><td><u>#    define <dfn class="macro" id="_M/CNW_TXCONF_KEY" data-ref="_M/CNW_TXCONF_KEY">CNW_TXCONF_KEY</dfn>		0x02	/* Scramble data packets */</u></td></tr>
<tr><th id="126">126</th><td><u>#    define <dfn class="macro" id="_M/CNW_TXCONF_LOOP" data-ref="_M/CNW_TXCONF_LOOP">CNW_TXCONF_LOOP</dfn>		0x01	/* Loopback mode */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_AMA" data-ref="_M/CNW_CMD_AMA">CNW_CMD_AMA</dfn>		0x03</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_DMA" data-ref="_M/CNW_CMD_DMA">CNW_CMD_DMA</dfn>		0x04</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SAMA" data-ref="_M/CNW_CMD_SAMA">CNW_CMD_SAMA</dfn>		0x05</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_ER" data-ref="_M/CNW_CMD_ER">CNW_CMD_ER</dfn>		0x06</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_DR" data-ref="_M/CNW_CMD_DR">CNW_CMD_DR</dfn>		0x07</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_TL" data-ref="_M/CNW_CMD_TL">CNW_CMD_TL</dfn>		0x08</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SRP" data-ref="_M/CNW_CMD_SRP">CNW_CMD_SRP</dfn>		0x09</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SSK" data-ref="_M/CNW_CMD_SSK">CNW_CMD_SSK</dfn>		0x0a</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SMD" data-ref="_M/CNW_CMD_SMD">CNW_CMD_SMD</dfn>		0x0b</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SAPD" data-ref="_M/CNW_CMD_SAPD">CNW_CMD_SAPD</dfn>		0x0c</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_SSS" data-ref="_M/CNW_CMD_SSS">CNW_CMD_SSS</dfn>		0x11</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CNW_CMD_EOC" data-ref="_M/CNW_CMD_EOC">CNW_CMD_EOC</dfn>		0x00		/* End-of-command marker */</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_cnw.c.html'>netbsd/sys/dev/pcmcia/if_cnw.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
