{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489348180542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489348180542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 12:49:40 2017 " "Processing started: Sun Mar 12 12:49:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489348180542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348180542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348180552 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1489348181342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3 " "Found entity 1: nios_system_checkersv3" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3 " "Found entity 1: nios_system_checkersv3" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_irq_mapper " "Found entity 1: nios_system_checkersv3_irq_mapper" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_mux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_mux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_demux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_mux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_mux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_demux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_demux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_003_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_003 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_003" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_002_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_002 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_002" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_001_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_001 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348190993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489348190993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendstate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_sendState " "Found entity 1: nios_system_checkersv3_sendState" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_row1 " "Found entity 1: nios_system_checkersv3_row1" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_onchip_memory2_0 " "Found entity 1: nios_system_checkersv3_onchip_memory2_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0 " "Found entity 1: nios_system_checkersv3_nios2_qsys_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_checkersv3_nios2_qsys_0_cpu " "Found entity 21: nios_system_checkersv3_nios2_qsys_0_cpu" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_test_bench " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_test_bench" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newdata.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_newData " "Found entity 1: nios_system_checkersv3_newData" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newData.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newData.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_checkersv3_jtag_uart_0_sim_scfifo_w" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_checkersv3_jtag_uart_0_scfifo_w" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkersv3_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_checkersv3_jtag_uart_0_sim_scfifo_r" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkersv3_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_checkersv3_jtag_uart_0_scfifo_r" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkersv3_jtag_uart_0 " "Found entity 5: nios_system_checkersv3_jtag_uart_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DFlipFlop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms.v 2 2 " "Found 2 design units, including 2 entities, in source file comms.v" { { "Info" "ISGN_ENTITY_NAME" "1 comms " "Found entity 1: comms" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""} { "Info" "ISGN_ENTITY_NAME" "2 commsTestBench " "Found entity 2: commsTestBench" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5TopLevel " "Found entity 1: lab5TopLevel" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 2 2 " "Found 2 design units, including 2 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191063 ""} { "Info" "ISGN_ENTITY_NAME" "2 boardTestBench " "Found entity 2: boardTestBench" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5TopLevel " "Elaborating entity \"lab5TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489348191203 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receiveFromReg lab5TopLevel.v(92) " "Verilog HDL Always Construct warning at lab5TopLevel.v(92): inferring latch(es) for variable \"receiveFromReg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489348191203 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..2\] lab5TopLevel.v(8) " "Output port \"LEDR\[5..2\]\" at lab5TopLevel.v(8) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489348191213 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[0\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[0\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[1\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[1\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[2\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[2\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[3\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[3\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[4\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[4\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[5\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[5\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[6\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[6\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[7\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[7\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[8\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[8\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[9\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[9\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[10\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[10\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[11\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[11\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[12\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[12\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[13\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[13\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[14\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[14\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[15\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[15\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[16\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[16\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[17\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[17\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[18\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[18\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[19\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[19\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[20\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[20\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[21\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[21\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[22\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[22\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[23\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[23\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[24\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[24\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[25\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[25\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[26\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[26\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[27\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[27\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[28\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[28\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[29\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[29\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[30\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[30\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[31\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[31\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[32\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[32\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[33\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[33\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[34\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[34\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[35\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[35\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[36\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[36\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[37\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[37\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[38\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[38\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[39\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[39\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[40\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[40\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[41\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[41\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[42\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[42\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[43\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[43\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[44\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[44\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[45\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[45\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[46\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[46\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[47\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[47\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[48\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[48\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[49\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[49\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[50\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[50\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[51\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[51\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[52\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[52\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[53\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[53\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[54\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[54\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[55\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[55\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[56\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[56\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[57\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[57\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[58\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[58\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[59\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[59\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[60\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[60\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[61\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[61\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[62\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[62\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[63\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[63\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[64\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[64\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[65\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[65\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[66\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[66\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[67\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[67\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[68\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[68\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[69\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[69\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[70\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[70\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[71\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[71\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[72\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[72\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[73\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[73\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[74\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[74\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[75\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[75\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[76\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[76\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[77\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[77\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[78\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[78\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[79\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[79\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[80\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[80\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[81\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[81\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[82\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[82\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[83\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[83\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[84\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[84\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[85\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[85\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[86\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[86\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[87\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[87\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[88\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[88\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[89\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[89\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[90\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[90\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[91\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[91\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[92\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[92\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[93\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[93\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[94\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[94\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[95\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[95\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[96\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[96\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[97\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[97\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[98\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[98\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[99\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[99\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[100\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[100\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[101\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[101\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[102\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[102\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[103\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[103\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[104\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[104\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[105\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[105\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[106\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[106\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[107\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[107\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191223 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[108\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[108\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[109\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[109\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[110\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[110\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[111\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[111\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[112\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[112\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[113\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[113\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[114\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[114\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[115\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[115\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[116\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[116\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[117\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[117\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[118\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[118\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[119\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[119\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[120\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[120\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[121\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[121\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[122\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[122\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[123\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[123\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[124\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[124\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[125\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[125\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[126\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[126\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[127\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[127\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[128\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[128\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[129\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[129\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[130\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[130\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[131\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[131\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[132\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[132\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[133\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[133\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[134\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[134\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[135\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[135\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[136\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[136\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[137\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[137\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[138\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[138\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[139\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[139\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[140\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[140\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[141\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[141\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[142\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[142\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[143\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[143\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[144\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[144\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[145\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[145\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[146\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[146\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[147\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[147\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[148\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[148\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[149\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[149\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[150\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[150\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[151\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[151\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[152\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[152\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[153\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[153\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[154\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[154\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[155\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[155\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[156\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[156\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[157\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[157\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[158\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[158\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[159\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[159\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[160\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[160\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[161\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[161\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[162\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[162\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[163\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[163\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[164\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[164\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[165\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[165\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[166\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[166\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[167\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[167\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[168\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[168\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[169\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[169\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[170\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[170\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[171\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[171\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[172\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[172\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[173\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[173\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[174\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[174\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[175\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[175\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[176\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[176\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[177\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[177\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[178\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[178\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[179\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[179\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[180\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[180\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[181\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[181\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[182\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[182\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[183\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[183\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[184\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[184\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[185\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[185\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[186\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[186\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[187\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[187\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[188\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[188\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[189\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[189\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[190\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[190\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[191\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[191\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[192\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[192\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[193\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[193\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[194\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[194\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[195\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[195\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[196\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[196\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[197\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[197\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[198\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[198\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[199\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[199\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[200\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[200\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[201\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[201\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[202\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[202\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[203\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[203\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[204\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[204\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[205\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[205\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[206\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[206\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[207\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[207\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[208\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[208\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[209\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[209\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[210\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[210\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[211\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[211\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[212\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[212\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[213\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[213\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[214\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[214\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[215\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[215\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[216\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[216\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[217\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[217\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[218\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[218\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[219\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[219\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[220\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[220\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[221\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[221\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[222\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[222\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[223\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[223\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[224\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[224\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[225\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[225\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[226\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[226\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[227\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[227\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[228\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[228\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[229\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[229\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[230\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[230\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[231\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[231\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[232\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[232\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[233\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[233\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[234\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[234\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[235\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[235\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[236\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[236\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[237\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[237\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[238\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[238\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[239\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[239\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[240\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[240\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[241\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[241\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[242\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[242\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[243\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[243\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[244\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[244\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[245\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[245\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[246\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[246\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[247\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[247\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[248\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[248\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191233 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[249\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[249\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[250\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[250\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[251\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[251\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[252\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[252\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[253\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[253\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[254\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[254\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receiveFromReg\[255\] lab5TopLevel.v(92) " "Inferred latch for \"receiveFromReg\[255\]\" at lab5TopLevel.v(92)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191243 "|lab5TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "lab5TopLevel.v" "cdiv" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:d1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:d1\"" {  } { { "lab5TopLevel.v" "d1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3 nios_system_checkersv3:u0 " "Elaborating entity \"nios_system_checkersv3\" for hierarchy \"nios_system_checkersv3:u0\"" {  } { { "lab5TopLevel.v" "u0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "jtag_uart_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0_scfifo_w nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "the_nios_system_checkersv3_jtag_uart_0_scfifo_w" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "wfifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348191573 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348191573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348191823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348191823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0_scfifo_r nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_r:the_nios_system_checkersv3_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_r:the_nios_system_checkersv3_jtag_uart_0_scfifo_r\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "the_nios_system_checkersv3_jtag_uart_0_scfifo_r" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348191843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192163 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348192163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_newData nios_system_checkersv3:u0\|nios_system_checkersv3_newData:newdata " "Elaborating entity \"nios_system_checkersv3_newData\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_newData:newdata\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "newdata" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "nios2_qsys_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" "cpu" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_test_bench nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_test_bench:the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_test_bench\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_test_bench:the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348192923 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348192923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348192973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348192973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348192993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193097 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348193097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193507 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348193507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348193557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348193557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348193747 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348193747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348193867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348194037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_onchip_memory2_0 nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_checkersv3_onchip_memory2_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "onchip_memory2_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348194097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348194117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348194137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_checkersv3_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_checkersv3_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348194137 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348194137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8uk1 " "Found entity 1: altsyncram_8uk1" {  } { { "db/altsyncram_8uk1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348194207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348194207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8uk1 nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated " "Elaborating entity \"altsyncram_8uk1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348194217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348195007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348195007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_8uk1.tdf" "decode3" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348195057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348195057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_8uk1.tdf" "mux2" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_row1 nios_system_checkersv3:u0\|nios_system_checkersv3_row1:row1 " "Elaborating entity \"nios_system_checkersv3_row1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_row1:row1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "row1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_sendState nios_system_checkersv3:u0\|nios_system_checkersv3_sendState:sendstate " "Elaborating entity \"nios_system_checkersv3_sendState\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_sendState:sendstate\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "sendstate" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "mm_interconnect_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sendstate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sendstate_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "sendstate_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:row8_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:row8_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "row8_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348195977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\|nios_system_checkersv3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\|nios_system_checkersv3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_001_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\|nios_system_checkersv3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\|nios_system_checkersv3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_002 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_002\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_002" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_002_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\|nios_system_checkersv3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\|nios_system_checkersv3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_003 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_003\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_003" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_003_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\|nios_system_checkersv3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\|nios_system_checkersv3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_demux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_demux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_mux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_mux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_demux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_mux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_mux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_irq_mapper nios_system_checkersv3:u0\|nios_system_checkersv3_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_checkersv3_irq_mapper\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_irq_mapper:irq_mapper\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "irq_mapper" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_checkersv3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "rst_controller" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms comms:com " "Elaborating entity \"comms\" for hierarchy \"comms:com\"" {  } { { "lab5TopLevel.v" "com" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:vga " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:vga\"" {  } { { "lab5TopLevel.v" "vga" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:vga\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:vga\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348196987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489348196987 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489348196987 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:boardGen " "Elaborating entity \"board\" for hierarchy \"board:boardGen\"" {  } { { "lab5TopLevel.v" "boardGen" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 board.v(22) " "Verilog HDL assignment warning at board.v(22): truncated value with size 32 to match size of target (5)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 board.v(23) " "Verilog HDL assignment warning at board.v(23): truncated value with size 32 to match size of target (5)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 board.v(24) " "Verilog HDL assignment warning at board.v(24): truncated value with size 32 to match size of target (1)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color board.v(32) " "Verilog HDL Always Construct warning at board.v(32): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] board.v(32) " "Inferred latch for \"color\[0\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] board.v(32) " "Inferred latch for \"color\[1\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] board.v(32) " "Inferred latch for \"color\[2\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[3\] board.v(32) " "Inferred latch for \"color\[3\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[4\] board.v(32) " "Inferred latch for \"color\[4\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[5\] board.v(32) " "Inferred latch for \"color\[5\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[6\] board.v(32) " "Inferred latch for \"color\[6\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[7\] board.v(32) " "Inferred latch for \"color\[7\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[8\] board.v(32) " "Inferred latch for \"color\[8\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[9\] board.v(32) " "Inferred latch for \"color\[9\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[10\] board.v(32) " "Inferred latch for \"color\[10\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[11\] board.v(32) " "Inferred latch for \"color\[11\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[12\] board.v(32) " "Inferred latch for \"color\[12\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[13\] board.v(32) " "Inferred latch for \"color\[13\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[14\] board.v(32) " "Inferred latch for \"color\[14\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[15\] board.v(32) " "Inferred latch for \"color\[15\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[16\] board.v(32) " "Inferred latch for \"color\[16\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197007 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[17\] board.v(32) " "Inferred latch for \"color\[17\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[18\] board.v(32) " "Inferred latch for \"color\[18\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[19\] board.v(32) " "Inferred latch for \"color\[19\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[20\] board.v(32) " "Inferred latch for \"color\[20\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[21\] board.v(32) " "Inferred latch for \"color\[21\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[22\] board.v(32) " "Inferred latch for \"color\[22\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[23\] board.v(32) " "Inferred latch for \"color\[23\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348197017 "|lab5TopLevel|board:boardGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "lab5TopLevel.v" "h0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348197027 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489348199037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.03.12.12:50:03 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2017.03.12.12:50:03 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348203470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348206094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348206274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348207770 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489348208481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348208751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348208751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348208861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348208861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348208861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348208861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348208941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348208941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348209041 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348209041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348209041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348209121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348209121 ""}
{ "Warning" "WMLS_MLS_REDUCED_DFFS_HEAD" "" "Reduced registers with stuck control signals" { { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[5\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[5\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[1\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[1\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[13\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[13\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[9\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[9\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[21\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[21\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[17\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[17\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[29\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[29\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[25\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[25\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[37\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[37\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[33\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[33\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[45\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[45\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[41\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[41\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[53\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[53\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[49\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[49\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[61\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[61\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[57\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[57\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[69\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[69\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[65\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[65\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[77\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[77\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[73\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[73\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[85\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[85\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[81\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[81\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[93\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[93\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[89\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[89\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[101\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[101\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[97\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[97\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[109\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[109\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[105\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[105\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[117\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[117\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[113\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[113\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[125\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[125\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[121\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[121\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[133\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[133\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[129\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[129\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[141\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[141\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[137\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[137\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[149\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[149\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[145\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[145\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[157\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[157\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[153\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[153\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[165\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[165\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[161\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[161\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[173\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[173\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[169\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[169\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[181\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[181\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[177\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[177\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[189\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[189\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[185\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[185\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[197\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[197\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[193\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[193\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[205\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[205\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[201\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[201\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[213\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[213\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[209\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[209\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[221\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[221\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[217\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[217\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[229\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[229\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[225\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[225\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[237\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[237\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[233\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[233\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[245\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[245\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[241\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[241\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[253\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[253\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[249\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[249\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[4\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[4\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[0\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[0\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[12\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[12\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[8\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[8\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[20\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[20\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[16\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[16\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[28\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[28\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[24\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[24\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[36\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[36\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[32\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[32\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[44\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[44\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[40\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[40\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[52\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[52\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[48\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[48\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[60\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[60\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[56\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[56\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[68\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[68\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[64\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[64\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[76\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[76\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[72\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[72\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[84\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[84\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[80\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[80\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[92\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[92\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[88\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[88\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[100\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[100\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[96\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[96\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[108\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[108\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[104\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[104\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[116\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[116\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[112\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[112\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[124\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[124\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[120\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[120\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[132\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[132\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[128\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[128\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[140\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[140\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[136\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[136\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[148\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[148\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[144\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[144\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[156\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[156\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[152\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[152\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[164\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[164\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[160\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[160\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[172\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[172\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[168\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[168\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[180\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[180\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[176\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[176\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[188\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[188\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[184\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[184\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[196\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[196\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[192\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[192\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[204\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[204\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[200\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[200\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[212\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[212\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[208\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[208\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[220\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[220\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[216\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[216\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[228\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[228\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[224\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[224\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[236\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[236\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[232\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[232\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[244\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[244\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[240\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[240\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[252\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[252\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[248\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[248\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[6\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[6\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[2\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[2\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[14\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[14\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[10\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[10\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[22\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[22\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[18\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[18\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[30\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[30\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[26\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[26\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[38\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[38\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[34\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[34\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[46\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[46\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[42\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[42\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[54\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[54\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[50\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[50\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[62\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[62\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[58\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[58\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[70\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[70\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[66\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[66\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[78\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[78\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[74\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[74\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[86\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[86\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[82\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[82\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[94\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[94\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[90\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[90\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[102\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[102\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[98\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[98\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[110\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[110\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[106\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[106\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[118\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[118\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[114\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[114\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[126\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[126\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[122\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[122\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[134\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[134\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[130\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[130\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[142\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[142\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[138\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[138\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[150\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[150\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[146\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[146\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[158\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[158\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[154\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[154\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[166\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[166\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[162\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[162\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[174\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[174\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[170\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[170\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[182\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[182\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[178\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[178\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[190\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[190\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[186\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[186\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[198\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[198\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[194\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[194\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[206\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[206\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[202\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[202\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[214\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[214\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[210\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[210\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[222\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[222\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[218\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[218\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[230\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[230\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[226\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[226\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[238\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[238\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[234\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[234\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[246\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[246\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[242\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[242\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[254\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[254\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""} { "Warning" "WMLS_MLS_REDUCED_DFF" "testBuffer\[250\] aload clrn & (!prn # adata) " "Reduced register \"testBuffer\[250\]\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 103 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1489348213011 ""}  } {  } 0 13006 "Reduced registers with stuck control signals" 0 0 "Analysis & Synthesis" 0 -1 1489348213011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div0\"" {  } { { "board.v" "Div0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348213481 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div1\"" {  } { { "board.v" "Div1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348213481 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Mod0\"" {  } { { "board.v" "Mod0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348213481 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Mod1\"" {  } { { "board.v" "Mod1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348213481 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489348213481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348213531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213531 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348213531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348213661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213661 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348213661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Mod0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348213781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Mod0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213781 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348213781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Mod1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348213841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Mod1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348213841 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489348213841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_b2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489348213881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348213881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489348214291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489348214431 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1489348214431 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489348214431 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489348214431 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[21\] board:boardGen\|color\[16\] " "Duplicate LATCH primitive \"board:boardGen\|color\[21\]\" merged with LATCH primitive \"board:boardGen\|color\[16\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[19\] board:boardGen\|color\[16\] " "Duplicate LATCH primitive \"board:boardGen\|color\[19\]\" merged with LATCH primitive \"board:boardGen\|color\[16\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[20\] board:boardGen\|color\[17\] " "Duplicate LATCH primitive \"board:boardGen\|color\[20\]\" merged with LATCH primitive \"board:boardGen\|color\[17\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[18\] board:boardGen\|color\[17\] " "Duplicate LATCH primitive \"board:boardGen\|color\[18\]\" merged with LATCH primitive \"board:boardGen\|color\[17\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[13\] board:boardGen\|color\[8\] " "Duplicate LATCH primitive \"board:boardGen\|color\[13\]\" merged with LATCH primitive \"board:boardGen\|color\[8\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[11\] board:boardGen\|color\[8\] " "Duplicate LATCH primitive \"board:boardGen\|color\[11\]\" merged with LATCH primitive \"board:boardGen\|color\[8\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[12\] board:boardGen\|color\[9\] " "Duplicate LATCH primitive \"board:boardGen\|color\[12\]\" merged with LATCH primitive \"board:boardGen\|color\[9\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[10\] board:boardGen\|color\[9\] " "Duplicate LATCH primitive \"board:boardGen\|color\[10\]\" merged with LATCH primitive \"board:boardGen\|color\[9\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[5\] board:boardGen\|color\[0\] " "Duplicate LATCH primitive \"board:boardGen\|color\[5\]\" merged with LATCH primitive \"board:boardGen\|color\[0\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[3\] board:boardGen\|color\[0\] " "Duplicate LATCH primitive \"board:boardGen\|color\[3\]\" merged with LATCH primitive \"board:boardGen\|color\[0\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[4\] board:boardGen\|color\[1\] " "Duplicate LATCH primitive \"board:boardGen\|color\[4\]\" merged with LATCH primitive \"board:boardGen\|color\[1\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[2\] board:boardGen\|color\[1\] " "Duplicate LATCH primitive \"board:boardGen\|color\[2\]\" merged with LATCH primitive \"board:boardGen\|color\[1\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489348214451 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1489348214451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 3 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1489348214481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1489348214481 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|transfer comms:com\|transfer~_emulated comms:com\|transfer~1 " "Register \"comms:com\|transfer\" is converted into an equivalent circuit using register \"comms:com\|transfer~_emulated\" and latch \"comms:com\|transfer~1\"" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489348214481 "|lab5TopLevel|comms:com|transfer"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1489348214481 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348215931 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348215931 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348215931 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1489348215931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489348215931 "|lab5TopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1489348215931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348216171 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO_0\[2\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO_0\[2\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489348216441 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[4\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[4\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489348216441 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO_0\[5\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO_0\[5\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489348216441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "726 " "726 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489348217601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348218331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489348221041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489348221041 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489348221531 "|lab5TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1489348221531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3829 " "Implemented 3829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489348221541 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489348221541 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489348221541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3450 " "Implemented 3450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489348221541 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489348221541 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1489348221541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489348221541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489348221701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 12:50:21 2017 " "Processing ended: Sun Mar 12 12:50:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489348221701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489348221701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489348221701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489348221701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1489348223361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489348223361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 12:50:22 2017 " "Processing started: Sun Mar 12 12:50:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489348223361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489348223361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489348223361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489348223471 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1489348223471 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1489348223471 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1489348223751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489348223841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489348223891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489348223891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489348224577 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1489348225087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489348225327 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489348238788 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_0\[5\]~inputCLKENA0 265 global CLKCTRL_G6 " "GPIO_0\[5\]~inputCLKENA0 with 265 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489348239292 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 268 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 268 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489348239292 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_0\[5\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_0\[5\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_0\[5\] PIN_AK18 " "Refclk input I/O pad GPIO_0\[5\] is placed onto PIN_AK18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1489348239292 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1489348239292 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1489348239292 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348239302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489348239342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489348239352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489348239372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489348239412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489348239412 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489348239422 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1489348241172 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348241182 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489348241182 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489348241212 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489348241222 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241232 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348241242 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489348241242 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|receiveBuffer\[232\] GPIO_0\[5\] " "Register comms:com\|receiveBuffer\[232\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[0\] " "Node: clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|hbreak_enabled clock_divider:cdiv\|divided_clocks\[0\] " "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|hbreak_enabled is being clocked by clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:d2\|q " "Node: DFlipFlop:d2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 DFlipFlop:d2\|q " "Latch comms:com\|transfer~1 is being clocked by DFlipFlop:d2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348241262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489348241262 "|lab5TopLevel|DFlipFlop:d2|q"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489348241332 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489348241342 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489348241342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489348241342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489348241342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489348241342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489348241342 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489348241342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489348241612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489348241622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489348241622 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489348241972 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1489348241972 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348241982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489348250252 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489348251682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348259257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489348264546 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489348269016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348269016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489348271271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489348279551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489348279551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1489348285841 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489348285841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348285851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489348292456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489348292556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489348295876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489348295876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489348299376 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489348311323 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1489348311813 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 347 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 350 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 351 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 352 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 353 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 354 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 355 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 356 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 357 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 358 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 359 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 360 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 361 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 362 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 363 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 364 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 365 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 366 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 367 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 368 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 370 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 371 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 372 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 373 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 278 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 277 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 346 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 348 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 349 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 279 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489348311853 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489348311853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489348312173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2863 " "Peak virtual memory: 2863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489348314373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 12:51:54 2017 " "Processing ended: Sun Mar 12 12:51:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489348314373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489348314373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489348314373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489348314373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489348315903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489348315913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 12:51:55 2017 " "Processing started: Sun Mar 12 12:51:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489348315913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489348315913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489348315913 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489348325845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489348326405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 12:52:06 2017 " "Processing ended: Sun Mar 12 12:52:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489348326405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489348326405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489348326405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489348326405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489348327175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489348328005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489348328005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 12:52:07 2017 " "Processing started: Sun Mar 12 12:52:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489348328005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348328005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348328015 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348328185 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348329265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348329315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348329315 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330285 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489348330475 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330475 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330525 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330535 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330565 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489348330575 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330575 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|receiveBuffer\[232\] GPIO_0\[5\] " "Register comms:com\|receiveBuffer\[232\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[0\] " "Node: clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready clock_divider:cdiv\|divided_clocks\[0\] " "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:d2\|q " "Node: DFlipFlop:d2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 DFlipFlop:d2\|q " "Latch comms:com\|transfer~1 is being clocked by DFlipFlop:d2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348330605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348330605 "|lab5TopLevel|DFlipFlop:d2|q"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330795 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348330825 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348330865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.809 " "Worst-case setup slack is 12.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.809               0.000 altera_reserved_tck  " "   12.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.344               0.000 CLOCK_50  " "   16.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 CLOCK_50  " "    1.425               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.676 " "Worst-case recovery slack is 14.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.676               0.000 altera_reserved_tck  " "   14.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.849 " "Worst-case removal slack is 0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 altera_reserved_tck  " "    0.849               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.708 " "Worst-case minimum pulse width slack is 8.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.708               0.000 CLOCK_50  " "    8.708               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.537               0.000 altera_reserved_tck  " "   15.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348330955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348330955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.457 ns " "Worst Case Available Settling Time: 62.457 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348331025 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348331025 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348331035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348331125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335416 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|receiveBuffer\[232\] GPIO_0\[5\] " "Register comms:com\|receiveBuffer\[232\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[0\] " "Node: clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready clock_divider:cdiv\|divided_clocks\[0\] " "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:d2\|q " "Node: DFlipFlop:d2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 DFlipFlop:d2\|q " "Latch comms:com\|transfer~1 is being clocked by DFlipFlop:d2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348335706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348335706 "|lab5TopLevel|DFlipFlop:d2|q"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.913 " "Worst-case setup slack is 12.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.913               0.000 altera_reserved_tck  " "   12.913               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.477               0.000 CLOCK_50  " "   16.477               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 CLOCK_50  " "    1.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.770 " "Worst-case recovery slack is 14.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.770               0.000 altera_reserved_tck  " "   14.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.798 " "Worst-case removal slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 altera_reserved_tck  " "    0.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.699 " "Worst-case minimum pulse width slack is 8.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.699               0.000 CLOCK_50  " "    8.699               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.533               0.000 altera_reserved_tck  " "   15.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348335896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335896 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.539 ns " "Worst Case Available Settling Time: 62.539 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348335936 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348335936 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348335946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348336146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348340506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|receiveBuffer\[232\] GPIO_0\[5\] " "Register comms:com\|receiveBuffer\[232\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[0\] " "Node: clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready clock_divider:cdiv\|divided_clocks\[0\] " "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:d2\|q " "Node: DFlipFlop:d2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 DFlipFlop:d2\|q " "Latch comms:com\|transfer~1 is being clocked by DFlipFlop:d2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348340916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348340916 "|lab5TopLevel|DFlipFlop:d2|q"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.688 " "Worst-case setup slack is 14.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.688               0.000 altera_reserved_tck  " "   14.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.479               0.000 CLOCK_50  " "   17.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 CLOCK_50  " "    0.887               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.786 " "Worst-case recovery slack is 15.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.687 " "Worst-case minimum pulse width slack is 8.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.687               0.000 CLOCK_50  " "    8.687               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.447               0.000 altera_reserved_tck  " "   15.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.755 ns " "Worst Case Available Settling Time: 63.755 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341196 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341196 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489348341206 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|receiveBuffer\[232\] GPIO_0\[5\] " "Register comms:com\|receiveBuffer\[232\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[0\] " "Node: clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready clock_divider:cdiv\|divided_clocks\[0\] " "Register nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:d2\|q " "Node: DFlipFlop:d2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 DFlipFlop:d2\|q " "Latch comms:com\|transfer~1 is being clocked by DFlipFlop:d2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489348341616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489348341616 "|lab5TopLevel|DFlipFlop:d2|q"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.999 " "Worst-case setup slack is 14.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.999               0.000 altera_reserved_tck  " "   14.999               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.713               0.000 CLOCK_50  " "   17.713               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 altera_reserved_tck  " "    0.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 CLOCK_50  " "    0.796               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.983 " "Worst-case recovery slack is 15.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.983               0.000 altera_reserved_tck  " "   15.983               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.669 " "Worst-case minimum pulse width slack is 8.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.669               0.000 CLOCK_50  " "    8.669               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.434               0.000 altera_reserved_tck  " "   15.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489348341806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.954 ns " "Worst Case Available Settling Time: 63.954 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489348341856 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348341856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348344536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348344536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348344636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1349 " "Peak virtual memory: 1349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489348344726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 12:52:24 2017 " "Processing ended: Sun Mar 12 12:52:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489348344726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489348344726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489348344726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348344726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489348345966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489348345976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 12:52:25 2017 " "Processing started: Sun Mar 12 12:52:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489348345976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489348345976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489348345976 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 1 0 "EDA Netlist Writer" 0 -1 1489348347918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/sleisle/Desktop/ee371_winter17/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/sleisle/Desktop/ee371_winter17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489348348975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489348350085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 12:52:30 2017 " "Processing ended: Sun Mar 12 12:52:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489348350085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489348350085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489348350085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489348350085 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 221 s " "Quartus Prime Full Compilation was successful. 0 errors, 221 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489348350815 ""}
