

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Wed Oct 26 19:06:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5396|  18018|  5396|  18018|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |  5184|   5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |   210|  12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |   208|    800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |    24|     48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     52|
|Register         |        -|      -|     148|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     148|    155|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_267_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp6_fu_288_p2       |     *    |      1|  0|   0|           9|           5|
    |tmp_4_fu_210_p2      |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_166_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_281_p2    |     +    |      0|  0|  13|          13|          13|
    |m_1_fu_204_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_186_p2   |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_293_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp5_fu_276_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_257_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_146_p2      |     +    |      0|  0|   5|           2|           5|
    |x_2_fu_228_p2        |     +    |      0|  0|   5|           5|           1|
    |y_2_fu_251_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_246_p2   |   icmp   |      0|  0|   3|           6|           6|
    |tmp_2_fu_199_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_223_p2      |   icmp   |      0|  0|   3|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 103|         132|         109|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |i_reg_86           |  13|          2|   13|         26|
    |m_reg_97           |   5|          2|    5|         10|
    |output_r_address0  |  13|          3|   13|         39|
    |output_r_d0        |   1|          3|    1|          3|
    |phi_mul_reg_108    |   8|          2|    8|         16|
    |x_reg_120          |   5|          2|    5|         10|
    |y_reg_131          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  52|         24|   51|        122|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast7_reg_343         |   6|   0|    8|          2|
    |I_cast_reg_348          |   6|   0|   13|          7|
    |ap_CS_fsm               |   7|   0|    7|          0|
    |i_reg_86                |  13|   0|   13|          0|
    |m_1_reg_361             |   5|   0|    5|          0|
    |m_reg_97                |   5|   0|    5|          0|
    |next_mul_reg_353        |   8|   0|    8|          0|
    |o_index_reg_407         |  13|   0|   13|          0|
    |phi_mul_reg_108         |   8|   0|    8|          0|
    |tmp4_reg_397            |  13|   0|   13|          0|
    |tmp5_reg_402            |   9|   0|    9|          0|
    |tmp_4_reg_366           |   9|   0|    9|          0|
    |tmp_6_cast_reg_384      |   5|   0|   13|          8|
    |tmp_6_reg_338           |   6|   0|    6|          0|
    |tmp_cast6_cast_reg_320  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_325   |   5|   0|    9|          4|
    |x_2_reg_379             |   5|   0|    5|          0|
    |x_cast2_reg_371         |   5|   0|   13|          8|
    |x_reg_120               |   5|   0|    5|          0|
    |y_2_reg_392             |   5|   0|    5|          0|
    |y_reg_131               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 148|   0|  185|         37|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

