============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 23 2023  02:28:53 pm
  Module:                 asic_top
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

      Instance                            Module                        Cell Count  Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------------------------------------------
asic_top                                                                      9088 151263.824     0.000   151263.824 Small (D)  
  mest_pro          mest_pro_top_ASIC1                                        9088 151263.824     0.000   151263.824 Small (T)  
    addr_reg        generic_register_REG_WIDTH8                                  8    250.240     0.000      250.240 Small (T)  
    alu_unit        alu_DATA_WIDTH16                                           207   2687.578     0.000     2687.578 Small (T)  
    clk_led_100MHz  clk_led                                                    110   1500.189     0.000     1500.189 Small (T)  
    cpu_bus         bus_mux_NUM_INPUT6_NUM_OUTPUT7_SEL_BIT3_DATA_WIDTH         186   2884.016     0.000     2884.016 Small (T)  
    cpu_controller  sap1_controller_ADDR_WIDTH8_DATA_WIDTH16                   238   1696.627     0.000     1696.627 Small (T)  
    cpu_mem         block_ram_ADDR_WIDTH8_RAM_WIDTH16_RAM_DEPTH256            7564 131365.990     0.000   131365.990 Small (T)  
    data_reg        generic_register_REG_WIDTH16                                16    560.538     0.000      560.538 Small (T)  
    inst_reg        generic_register_REG_WIDTH16_457                            16    500.480     0.000      500.480 Small (T)  
    mac_unit        mac_DATA_WIDTH16                                           706   9278.899     0.000     9278.899 Small (T)  
    program_counter counter_COUNT_WIDTH8                                        30    420.403     0.000      420.403 Small (T)  
    rst_sync_100MHz rst_sync                                                     5    108.854     0.000      108.854 Small (T)  
  (D) = wireload is default in technology library
  (T) = wireload mode is 'top'
