


                              IC Compiler II (TM)

             Version O-2018.06-SP1 for linux64 - Jul 17, 2018 -SLE

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

set design RISCV
RISCV
set design_lib_path /home/ICer/test_RISCV/pnr/setup
/home/ICer/test_RISCV/pnr/setup
open_block $design_lib_path/${design}.dlib:${design}_placement.design
Information: User units loaded from library 'saed90nm_max' (LNK-040)
Opening block 'RISCV.dlib:RISCV_placement.design' in edit mode
{RISCV.dlib:RISCV_placement.design}
copy_block -from_block ${design}.dlib:${design}_placement.design -to_block ${design}_routing
{RISCV.dlib:RISCV_routing.design}
current_block ${design}_routing.design
{RISCV.dlib:RISCV_routing.design}
report_qor -summary
Using libraries: RISCV.dlib saed90nm_max
Warning: In library RISCV.dlib, no block views exist for block RISCV. (LNK-064)
Visiting block RISCV.dlib:RISCV_routing.design
Design 'RISCV' was successfully linked.
****************************************
Report : qor
        -summary
Design : RISCV
Version: O-2018.06-SP1
Date   : Fri Aug 29 13:29:10 2025
****************************************
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design Average RC for design RISCV_routing  (NEX-011)
Information: r = 0.519507 ohm/um, via_r = 0.863651 ohm/cut, c = 0.094813 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.874126 ohm/cut, c = 0.113077 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'RISCV'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31833, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1448, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)             1.01           0.00              0

Design             (Hold)              0.64           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                         268339.51
Cell Area (netlist and physical only):       268339.51
Nets with DRC Violations:        0
1
check_design -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : RISCV
 Version: O-2018.06-SP1
 Date   : Fri Aug 29 13:29:12 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 1 EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-015             1          Ignore contact %s.
  ZRT-026             2          Layer %s pitch %.3f may be too small: wire/via-down %.3f, wire/v...
  ZRT-027             1          Ignore %d top cell ports with no pins.
  ZRT-511             1          Cell contains tie connections which are not connected to real PG.
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 5 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Aug29132912.log'.
1
global_route_opt
Global-route-opt command begin                   CPU:     9 s (  0.00 hr )  ELAPSE:    10 s (  0.00 hr )  MEM-PEAK:   447 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design Average RC for design RISCV_routing  (NEX-011)
Information: r = 0.519507 ohm/um, via_r = 0.863651 ohm/cut, c = 0.094813 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.874126 ohm/cut, c = 0.113077 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31833, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 31832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt timing update complete          CPU:    11 s (  0.00 hr )  ELAPSE:    11 s (  0.00 hr )  MEM-PEAK:   447 MB

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -    268339.50      29756         69      18346
--------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    268339.50      29756
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
Global-route-opt initialization complete         CPU:    11 s (  0.00 hr )  ELAPSE:    11 s (  0.00 hr )  MEM-PEAK:   447 MB
Use advanced legalizer engine : 0
Global-route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Global-route-opt optimization Phase 1 Iter  1          0.00      0.00         -       0.268           -           0.003
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Information: The net parasitics of block RISCV are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1513 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   87  Alloctr   87  Proc    0 
[End of Read DB] Total (MB): Used   92  Alloctr   93  Proc 1513 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,752.16,751.52)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   94  Alloctr   95  Proc 1513 
Net statistics:
Total number of nets     = 31868
Number of nets to route  = 31835
Number of single or zero port nets = 33
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  104  Proc 1513 
Average gCell capacity  3.04	 on layer (1)	 M1
Average gCell capacity  8.55	 on layer (2)	 M2
Average gCell capacity  4.35	 on layer (3)	 M3
Average gCell capacity  4.27	 on layer (4)	 M4
Average gCell capacity  2.18	 on layer (5)	 M5
Average gCell capacity  2.16	 on layer (6)	 M6
Average gCell capacity  1.10	 on layer (7)	 M7
Average gCell capacity  0.65	 on layer (8)	 M8
Average gCell capacity  0.46	 on layer (9)	 M9
Average number of tracks per gCell 9.04	 on layer (1)	 M1
Average number of tracks per gCell 9.01	 on layer (2)	 M2
Average number of tracks per gCell 4.52	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.27	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 610740
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Congestion map] Total (MB): Used  109  Alloctr  110  Proc 1513 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  109  Alloctr  110  Proc 1513 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  110  Proc 1513 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Initial Routing] Total (MB): Used  118  Alloctr  119  Proc 1513 
Initial. Routing result:
Initial. Both Dirs: Overflow =   902 Max = 3 GRCs =  2258 (1.66%)
Initial. H routing: Overflow =   668 Max = 2 (GRCs =  95) GRCs =  1862 (2.74%)
Initial. V routing: Overflow =   234 Max = 3 (GRCs =   8) GRCs =   396 (0.58%)
Initial. M1         Overflow =   172 Max = 1 (GRCs = 230) GRCs =   230 (0.34%)
Initial. M2         Overflow =   148 Max = 3 (GRCs =   8) GRCs =   311 (0.46%)
Initial. M3         Overflow =   444 Max = 2 (GRCs =  95) GRCs =  1580 (2.33%)
Initial. M4         Overflow =    74 Max = 2 (GRCs =   1) GRCs =    73 (0.11%)
Initial. M5         Overflow =    50 Max = 1 (GRCs =  50) GRCs =    50 (0.07%)
Initial. M6         Overflow =     9 Max = 1 (GRCs =   9) GRCs =     9 (0.01%)
Initial. M7         Overflow =     2 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M8         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1102110.77
Initial. Layer M1 wire length = 13122.98
Initial. Layer M2 wire length = 418841.67
Initial. Layer M3 wire length = 338665.22
Initial. Layer M4 wire length = 208067.01
Initial. Layer M5 wire length = 87793.65
Initial. Layer M6 wire length = 29174.31
Initial. Layer M7 wire length = 5407.65
Initial. Layer M8 wire length = 1038.30
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 139917
Initial. Via VIA12C count = 76486
Initial. Via VIA23C count = 56861
Initial. Via VIA34C count = 4010
Initial. Via VIA45C count = 2116
Initial. Via VIA56C count = 334
Initial. Via VIA67C count = 98
Initial. Via VIA78C count = 12
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  118  Alloctr  119  Proc 1513 
phase1. Routing result:
phase1. Both Dirs: Overflow =   215 Max = 3 GRCs =   402 (0.30%)
phase1. H routing: Overflow =   127 Max = 1 (GRCs = 263) GRCs =   263 (0.39%)
phase1. V routing: Overflow =    87 Max = 3 (GRCs =   4) GRCs =   139 (0.20%)
phase1. M1         Overflow =   124 Max = 1 (GRCs = 183) GRCs =   183 (0.27%)
phase1. M2         Overflow =    86 Max = 3 (GRCs =   4) GRCs =   138 (0.20%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  80) GRCs =    80 (0.12%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1105134.41
phase1. Layer M1 wire length = 14780.61
phase1. Layer M2 wire length = 411017.35
phase1. Layer M3 wire length = 322292.38
phase1. Layer M4 wire length = 213294.21
phase1. Layer M5 wire length = 99493.38
phase1. Layer M6 wire length = 33047.65
phase1. Layer M7 wire length = 9090.90
phase1. Layer M8 wire length = 2066.09
phase1. Layer M9 wire length = 51.84
phase1. Total Number of Contacts = 141610
phase1. Via VIA12C count = 76836
phase1. Via VIA23C count = 56927
phase1. Via VIA34C count = 4581
phase1. Via VIA45C count = 2593
phase1. Via VIA56C count = 455
phase1. Via VIA67C count = 192
phase1. Via VIA78C count = 24
phase1. Via VIA89C count = 2
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  118  Alloctr  119  Proc 1513 
phase2. Routing result:
phase2. Both Dirs: Overflow =   132 Max = 2 GRCs =   203 (0.15%)
phase2. H routing: Overflow =   110 Max = 1 (GRCs = 164) GRCs =   164 (0.24%)
phase2. V routing: Overflow =    22 Max = 2 (GRCs =   3) GRCs =    39 (0.06%)
phase2. M1         Overflow =   110 Max = 1 (GRCs = 164) GRCs =   164 (0.24%)
phase2. M2         Overflow =    22 Max = 2 (GRCs =   3) GRCs =    39 (0.06%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1105127.96
phase2. Layer M1 wire length = 14778.53
phase2. Layer M2 wire length = 411254.88
phase2. Layer M3 wire length = 322294.45
phase2. Layer M4 wire length = 213050.23
phase2. Layer M5 wire length = 99493.38
phase2. Layer M6 wire length = 33047.65
phase2. Layer M7 wire length = 9090.90
phase2. Layer M8 wire length = 2066.09
phase2. Layer M9 wire length = 51.84
phase2. Total Number of Contacts = 141618
phase2. Via VIA12C count = 76840
phase2. Via VIA23C count = 56933
phase2. Via VIA34C count = 4579
phase2. Via VIA45C count = 2593
phase2. Via VIA56C count = 455
phase2. Via VIA67C count = 192
phase2. Via VIA78C count = 24
phase2. Via VIA89C count = 2
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  118  Alloctr  119  Proc 1513 
phase3. Routing result:
phase3. Both Dirs: Overflow =   130 Max = 2 GRCs =   201 (0.15%)
phase3. H routing: Overflow =   108 Max = 1 (GRCs = 162) GRCs =   162 (0.24%)
phase3. V routing: Overflow =    22 Max = 2 (GRCs =   3) GRCs =    39 (0.06%)
phase3. M1         Overflow =   108 Max = 1 (GRCs = 162) GRCs =   162 (0.24%)
phase3. M2         Overflow =    22 Max = 2 (GRCs =   3) GRCs =    39 (0.06%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1105143.70
phase3. Layer M1 wire length = 14789.99
phase3. Layer M2 wire length = 411463.53
phase3. Layer M3 wire length = 322425.39
phase3. Layer M4 wire length = 212857.32
phase3. Layer M5 wire length = 99351.00
phase3. Layer M6 wire length = 33047.65
phase3. Layer M7 wire length = 9090.90
phase3. Layer M8 wire length = 2066.09
phase3. Layer M9 wire length = 51.84
phase3. Total Number of Contacts = 141617
phase3. Via VIA12C count = 76843
phase3. Via VIA23C count = 56941
phase3. Via VIA34C count = 4573
phase3. Via VIA45C count = 2587
phase3. Via VIA56C count = 455
phase3. Via VIA67C count = 192
phase3. Via VIA78C count = 24
phase3. Via VIA89C count = 2
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  118  Alloctr  119  Proc 1513 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 27.82 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization = 24.70 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -6  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1513 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  108  Alloctr  108  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1513 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1513 
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design RISCV_routing has 31835 nets, 31833 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.270588
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'RISCV'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31833, routed nets = 31832, across physical hierarchy nets = 0, parasitics cached nets = 31832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -    268339.50      29756         69      18346
--------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    268339.50      29756

Global-route-opt Global-routing complete         CPU:    20 s (  0.01 hr )  ELAPSE:    21 s (  0.01 hr )  MEM-PEAK:   447 MB

Global-route-opt optimization Phase 2 Iter  1          0.00      0.00         -       0.268           -           0.006
Begin building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)

Global-route-opt optimization Phase 3 Iter  1          0.00      0.00         -       0.268           -           0.006
Begin building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)

Global-route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.268           -           0.006

Global-route-opt optimization Phase 5 Iter  1          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  2          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  3          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  4          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  5          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  6          0.00      0.00         0       0.268           -           0.006
Global-route-opt optimization Phase 5 Iter  7          0.00      0.00         0       0.268           -           0.006

Global-route-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.268           -           0.006

Global-route-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.258           -           0.007
Global-route-opt optimization Phase 7 Iter  2          0.00      0.00         0       0.258           -           0.007

Global-route-opt optimization complete                 0.00      0.00         0       0.258           -           0.007

Global-route-opt route preserve complete         CPU:    27 s (  0.01 hr )  ELAPSE:    28 s (  0.01 hr )  MEM-PEAK:   447 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RISCV.dlib:RISCV_routing.design
Done building search trees for block RISCV.dlib:RISCV_routing.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22029 total shapes.
Layer M2: cached 0 shapes out of 39104 total shapes.
Cached 9436 vias out of 175694 total vias.

Legalizing Top Level Design RISCV ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 43 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      535590        29634        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  29634
number of references:                43
number of site rows:                254
number of locations attempted:   430288
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       29618 (278747 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ALU_dut/r60/U11 (AND2X1)
  Input location: (366.8,620.56)
  Legal location: (366.8,620.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U8 (AND2X1)
  Input location: (370.32,508.24)
  Legal location: (370.32,508.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U5 (AND2X1)
  Input location: (447.44,594.64)
  Legal location: (447.44,594.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U3 (AND2X1)
  Input location: (450,551.44)
  Legal location: (450,551.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg_f/U11693 (AND2X1)
  Input location: (181.84,542.8)
  Legal location: (181.84,542.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U1 (AND2X1)
  Input location: (450,583.12)
  Legal location: (450,583.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/add_12/U1 (AND2X1)
  Input location: (388.88,505.36)
  Legal location: (388.88,505.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/U501 (AND2X1)
  Input location: (366.48,649.36)
  Legal location: (366.48,649.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg_f/U13047 (AND2X1)
  Input location: (191.44,542.8)
  Legal location: (191.44,542.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U13 (AND2X1)
  Input location: (338.96,597.52)
  Legal location: (338.96,597.52)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.175
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    31 s (  0.01 hr )  ELAPSE:    31 s (  0.01 hr )  MEM-PEAK:   447 MB
Information: The net parasitics of block RISCV are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1513 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.force_rerun_after_global_route_opt               :	 true                
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   96  Alloctr   98  Proc    0 
[End of Read DB] Total (MB): Used  102  Alloctr  104  Proc 1513 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,752.16,751.52)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  103  Alloctr  105  Proc 1513 
Net statistics:
Total number of nets     = 31746
Number of nets to route  = 31713
Number of single or zero port nets = 33
9195 nets are partially connected,
 of which 0 are detail routed and 9195 are global routed.
22518 nets are fully connected,
 of which 0 are detail routed and 22518 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  112  Alloctr  114  Proc 1513 
Average gCell capacity  3.11	 on layer (1)	 M1
Average gCell capacity  8.55	 on layer (2)	 M2
Average gCell capacity  4.35	 on layer (3)	 M3
Average gCell capacity  4.27	 on layer (4)	 M4
Average gCell capacity  2.18	 on layer (5)	 M5
Average gCell capacity  2.16	 on layer (6)	 M6
Average gCell capacity  1.10	 on layer (7)	 M7
Average gCell capacity  0.65	 on layer (8)	 M8
Average gCell capacity  0.46	 on layer (9)	 M9
Average number of tracks per gCell 9.04	 on layer (1)	 M1
Average number of tracks per gCell 9.01	 on layer (2)	 M2
Average number of tracks per gCell 4.52	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.27	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 610740
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Congestion map] Total (MB): Used  118  Alloctr  121  Proc 1513 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  119  Alloctr  121  Proc 1513 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  119  Alloctr  121  Proc 1513 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  120  Alloctr  122  Proc 1513 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1022 Max = 4 GRCs =  1216 (0.90%)
Initial. H routing: Overflow =   903 Max = 4 (GRCs =   1) GRCs =   996 (1.47%)
Initial. V routing: Overflow =   119 Max = 3 (GRCs =   3) GRCs =   220 (0.32%)
Initial. M1         Overflow =   883 Max = 4 (GRCs =   1) GRCs =   886 (1.31%)
Initial. M2         Overflow =   119 Max = 3 (GRCs =   3) GRCs =   220 (0.32%)
Initial. M3         Overflow =    20 Max = 1 (GRCs = 110) GRCs =   110 (0.16%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1124270.63
Initial. Layer M1 wire length = 28640.78
Initial. Layer M2 wire length = 415108.72
Initial. Layer M3 wire length = 324018.64
Initial. Layer M4 wire length = 212893.36
Initial. Layer M5 wire length = 99352.65
Initial. Layer M6 wire length = 33047.65
Initial. Layer M7 wire length = 9090.90
Initial. Layer M8 wire length = 2066.09
Initial. Layer M9 wire length = 51.84
Initial. Total Number of Contacts = 143838
Initial. Via VIA12C count = 78085
Initial. Via VIA23C count = 57918
Initial. Via VIA34C count = 4574
Initial. Via VIA45C count = 2588
Initial. Via VIA56C count = 455
Initial. Via VIA67C count = 192
Initial. Via VIA78C count = 24
Initial. Via VIA89C count = 2
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  120  Alloctr  123  Proc 1513 
phase1. Routing result:
phase1. Both Dirs: Overflow =   580 Max = 3 GRCs =   687 (0.51%)
phase1. H routing: Overflow =   514 Max = 2 (GRCs = 13) GRCs =   586 (0.86%)
phase1. V routing: Overflow =    66 Max = 3 (GRCs =  2) GRCs =   101 (0.15%)
phase1. M1         Overflow =   513 Max = 2 (GRCs = 13) GRCs =   555 (0.82%)
phase1. M2         Overflow =    66 Max = 3 (GRCs =  2) GRCs =   101 (0.15%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 31) GRCs =    31 (0.05%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1123767.58
phase1. Layer M1 wire length = 28489.76
phase1. Layer M2 wire length = 412745.49
phase1. Layer M3 wire length = 323453.85
phase1. Layer M4 wire length = 216252.58
phase1. Layer M5 wire length = 99680.65
phase1. Layer M6 wire length = 31876.72
phase1. Layer M7 wire length = 9009.46
phase1. Layer M8 wire length = 2077.61
phase1. Layer M9 wire length = 181.44
phase1. Total Number of Contacts = 143236
phase1. Via VIA12C count = 77728
phase1. Via VIA23C count = 57610
phase1. Via VIA34C count = 4615
phase1. Via VIA45C count = 2610
phase1. Via VIA56C count = 451
phase1. Via VIA67C count = 190
phase1. Via VIA78C count = 28
phase1. Via VIA89C count = 4
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  120  Alloctr  122  Proc 1513 
phase2. Routing result:
phase2. Both Dirs: Overflow =   490 Max = 2 GRCs =   546 (0.40%)
phase2. H routing: Overflow =   467 Max = 2 (GRCs = 13) GRCs =   507 (0.75%)
phase2. V routing: Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase2. M1         Overflow =   467 Max = 2 (GRCs = 13) GRCs =   507 (0.75%)
phase2. M2         Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1123774.22
phase2. Layer M1 wire length = 28492.63
phase2. Layer M2 wire length = 412747.46
phase2. Layer M3 wire length = 323455.66
phase2. Layer M4 wire length = 216252.58
phase2. Layer M5 wire length = 99680.65
phase2. Layer M6 wire length = 31876.72
phase2. Layer M7 wire length = 9009.46
phase2. Layer M8 wire length = 2077.61
phase2. Layer M9 wire length = 181.44
phase2. Total Number of Contacts = 143237
phase2. Via VIA12C count = 77729
phase2. Via VIA23C count = 57610
phase2. Via VIA34C count = 4615
phase2. Via VIA45C count = 2610
phase2. Via VIA56C count = 451
phase2. Via VIA67C count = 190
phase2. Via VIA78C count = 28
phase2. Via VIA89C count = 4
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  120  Alloctr  122  Proc 1513 
phase3. Routing result:
phase3. Both Dirs: Overflow =   489 Max = 2 GRCs =   545 (0.40%)
phase3. H routing: Overflow =   466 Max = 2 (GRCs = 13) GRCs =   506 (0.75%)
phase3. V routing: Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase3. M1         Overflow =   466 Max = 2 (GRCs = 13) GRCs =   506 (0.75%)
phase3. M2         Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1123773.53
phase3. Layer M1 wire length = 28488.69
phase3. Layer M2 wire length = 412747.60
phase3. Layer M3 wire length = 323458.77
phase3. Layer M4 wire length = 216252.58
phase3. Layer M5 wire length = 99680.65
phase3. Layer M6 wire length = 31876.72
phase3. Layer M7 wire length = 9009.46
phase3. Layer M8 wire length = 2077.61
phase3. Layer M9 wire length = 181.44
phase3. Total Number of Contacts = 143240
phase3. Via VIA12C count = 77730
phase3. Via VIA23C count = 57612
phase3. Via VIA34C count = 4615
phase3. Via VIA45C count = 2610
phase3. Via VIA56C count = 451
phase3. Via VIA67C count = 190
phase3. Via VIA78C count = 28
phase3. Via VIA89C count = 4
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  120  Alloctr  122  Proc 1513 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 27.91 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization = 24.77 %
Peak    horizontal track utilization = 120.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  118  Proc 1513 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  110  Alloctr  112  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  118  Proc 1513 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1513 

Global-route-opt Incremental Global-routing complete  CPU:    36 s (  0.01 hr )  ELAPSE:    36 s (  0.01 hr )  MEM-PEAK:   447 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.120403750933  9.865304109851  6.078129864085  2.745032941123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.117968053696  0.965609741094  2.700144343881  3.841284664440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.294184248268  1.185690790997  3.334432308244  5.868433331622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.429751023631  6.131727144054  4.100216966110  1.275542189655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.043303568562  6.111788046103  6.181478212107  1.582409965776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.011178857689  2.199916309512  0.915906967443  5.467826908426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.545779506262  3.092844009795  5.580722036993  1.132121363510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.848289381243  0.358036886693  8.022015469284  2.604966185844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  -1.833872565081  -6.448557837188  -4.848373212548  -2.936801155033  8.696164364840  4.214270916610  9.007623170112  3.309931778452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  -0.754685130179  -1.961421511696  -2.781303441418  -3.355375255650  9.452679033227  9.138677242545  9.020205108464  9.979205095117
Begin building search trees for block RISCV.dlib:RISCV_routing.design
Done building search trees for block RISCV.dlib:RISCV_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design RISCV_routing has 31713 nets, 31711 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.266667
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'RISCV'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31711, routed nets = 31710, across physical hierarchy nets = 0, parasitics cached nets = 31710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -    257018.58      29634         67      18226
--------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    257018.58      29634

Global-route-opt command complete                CPU:    39 s (  0.01 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:   447 MB
Global-route-opt command statistics  CPU=29 sec (0.01 hr) ELAPSED=30 sec (0.01 hr) MEM-PEAK=0.437 GB
Global-route-opt command begin                   CPU:    39 s (  0.01 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:   447 MB

Global-route-opt timing update complete          CPU:    39 s (  0.01 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:   447 MB

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -    257018.58      29634         67      18226
--------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    257018.58      29634
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
Information: Design Average RC for design RISCV_routing  (NEX-011)
Information: r = 0.519569 ohm/um, via_r = 0.863661 ohm/cut, c = 0.094768 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.874126 ohm/cut, c = 0.112998 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt initialization complete         CPU:    39 s (  0.01 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:   447 MB
Use advanced legalizer engine : 0
Global-route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Global-route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.257           -           0.011
Begin building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RISCV.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)

Global-route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.257           -           0.011

Global-route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  2          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  3          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  4          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  5          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  6          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  7          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 3 Iter  8          0.00      0.00         0       0.257           -           0.011

Global-route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.257           -           0.011

Global-route-opt optimization Phase 5 Iter  1          0.00      0.00         0       0.257           -           0.011
Global-route-opt optimization Phase 5 Iter  2          0.00      0.00         0       0.257           -           0.011

Global-route-opt optimization complete                 0.00      0.00         0       0.257           -           0.011

Global-route-opt route preserve complete         CPU:    41 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   447 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 35450 total shapes.
Layer M2: cached 0 shapes out of 39435 total shapes.
Cached 9436 vias out of 177105 total vias.

Legalizing Top Level Design RISCV ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 43 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      535590        29634        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  29634
number of references:                43
number of site rows:                254
number of locations attempted:   430288
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       29618 (278747 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ALU_dut/r60/U11 (AND2X1)
  Input location: (366.8,620.56)
  Legal location: (366.8,620.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U8 (AND2X1)
  Input location: (370.32,508.24)
  Legal location: (370.32,508.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U5 (AND2X1)
  Input location: (447.44,594.64)
  Legal location: (447.44,594.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U3 (AND2X1)
  Input location: (450,551.44)
  Legal location: (450,551.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg_f/U11693 (AND2X1)
  Input location: (181.84,542.8)
  Legal location: (181.84,542.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U1 (AND2X1)
  Input location: (450,583.12)
  Legal location: (450,583.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/add_12/U1 (AND2X1)
  Input location: (388.88,505.36)
  Legal location: (388.88,505.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/U501 (AND2X1)
  Input location: (366.48,649.36)
  Legal location: (366.48,649.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: reg_f/U13047 (AND2X1)
  Input location: (191.44,542.8)
  Legal location: (191.44,542.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ALU_dut/r60/U13 (AND2X1)
  Input location: (338.96,597.52)
  Legal location: (338.96,597.52)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.062
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    44 s (  0.01 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:   447 MB
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block RISCV are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1513 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.force_rerun_after_global_route_opt               :	 true                
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   97  Alloctr   99  Proc    0 
[End of Read DB] Total (MB): Used  102  Alloctr  105  Proc 1513 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,752.16,751.52)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  103  Alloctr  106  Proc 1513 
Net statistics:
Total number of nets     = 31746
Number of nets to route  = 31713
Number of single or zero port nets = 33
31713 nets are fully connected,
 of which 0 are detail routed and 31713 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  113  Alloctr  115  Proc 1513 
Average gCell capacity  3.11	 on layer (1)	 M1
Average gCell capacity  8.55	 on layer (2)	 M2
Average gCell capacity  4.35	 on layer (3)	 M3
Average gCell capacity  4.27	 on layer (4)	 M4
Average gCell capacity  2.18	 on layer (5)	 M5
Average gCell capacity  2.16	 on layer (6)	 M6
Average gCell capacity  1.10	 on layer (7)	 M7
Average gCell capacity  0.65	 on layer (8)	 M8
Average gCell capacity  0.46	 on layer (9)	 M9
Average number of tracks per gCell 9.04	 on layer (1)	 M1
Average number of tracks per gCell 9.01	 on layer (2)	 M2
Average number of tracks per gCell 4.52	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.27	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 610740
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Congestion map] Total (MB): Used  119  Alloctr  121  Proc 1513 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  119  Alloctr  122  Proc 1513 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  119  Alloctr  122  Proc 1513 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  119  Alloctr  122  Proc 1513 
Initial. Routing result:
Initial. Both Dirs: Overflow =   858 Max = 3 GRCs =  1041 (0.77%)
Initial. H routing: Overflow =   792 Max = 2 (GRCs = 20) GRCs =   941 (1.39%)
Initial. V routing: Overflow =    66 Max = 3 (GRCs =  2) GRCs =   100 (0.15%)
Initial. M1         Overflow =   790 Max = 2 (GRCs = 20) GRCs =   909 (1.34%)
Initial. M2         Overflow =    66 Max = 3 (GRCs =  2) GRCs =   100 (0.15%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 32) GRCs =    32 (0.05%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1131378.49
Initial. Layer M1 wire length = 36052.18
Initial. Layer M2 wire length = 412777.13
Initial. Layer M3 wire length = 323470.72
Initial. Layer M4 wire length = 216252.58
Initial. Layer M5 wire length = 99680.65
Initial. Layer M6 wire length = 31876.72
Initial. Layer M7 wire length = 9009.46
Initial. Layer M8 wire length = 2077.61
Initial. Layer M9 wire length = 181.44
Initial. Total Number of Contacts = 143231
Initial. Via VIA12C count = 77724
Initial. Via VIA23C count = 57609
Initial. Via VIA34C count = 4615
Initial. Via VIA45C count = 2610
Initial. Via VIA56C count = 451
Initial. Via VIA67C count = 190
Initial. Via VIA78C count = 28
Initial. Via VIA89C count = 4
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  119  Alloctr  122  Proc 1513 
phase1. Routing result:
phase1. Both Dirs: Overflow =   480 Max = 3 GRCs =   598 (0.44%)
phase1. H routing: Overflow =   414 Max = 2 (GRCs =  4) GRCs =   498 (0.73%)
phase1. V routing: Overflow =    66 Max = 3 (GRCs =  2) GRCs =   100 (0.15%)
phase1. M1         Overflow =   413 Max = 2 (GRCs =  4) GRCs =   469 (0.69%)
phase1. M2         Overflow =    66 Max = 3 (GRCs =  2) GRCs =   100 (0.15%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 29) GRCs =    29 (0.04%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1131106.74
phase1. Layer M1 wire length = 35787.83
phase1. Layer M2 wire length = 415185.36
phase1. Layer M3 wire length = 324192.89
phase1. Layer M4 wire length = 214015.08
phase1. Layer M5 wire length = 98951.25
phase1. Layer M6 wire length = 31757.65
phase1. Layer M7 wire length = 9009.46
phase1. Layer M8 wire length = 2025.78
phase1. Layer M9 wire length = 181.44
phase1. Total Number of Contacts = 143200
phase1. Via VIA12C count = 77695
phase1. Via VIA23C count = 57635
phase1. Via VIA34C count = 4593
phase1. Via VIA45C count = 2606
phase1. Via VIA56C count = 449
phase1. Via VIA67C count = 190
phase1. Via VIA78C count = 28
phase1. Via VIA89C count = 4
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  119  Alloctr  122  Proc 1513 
phase2. Routing result:
phase2. Both Dirs: Overflow =   431 Max = 2 GRCs =   503 (0.37%)
phase2. H routing: Overflow =   408 Max = 2 (GRCs =  4) GRCs =   464 (0.68%)
phase2. V routing: Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase2. M1         Overflow =   408 Max = 2 (GRCs =  4) GRCs =   464 (0.68%)
phase2. M2         Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1131106.74
phase2. Layer M1 wire length = 35782.66
phase2. Layer M2 wire length = 415185.36
phase2. Layer M3 wire length = 324198.07
phase2. Layer M4 wire length = 214015.08
phase2. Layer M5 wire length = 98951.25
phase2. Layer M6 wire length = 31757.65
phase2. Layer M7 wire length = 9009.46
phase2. Layer M8 wire length = 2025.78
phase2. Layer M9 wire length = 181.44
phase2. Total Number of Contacts = 143206
phase2. Via VIA12C count = 77697
phase2. Via VIA23C count = 57639
phase2. Via VIA34C count = 4593
phase2. Via VIA45C count = 2606
phase2. Via VIA56C count = 449
phase2. Via VIA67C count = 190
phase2. Via VIA78C count = 28
phase2. Via VIA89C count = 4
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  119  Alloctr  122  Proc 1513 
phase3. Routing result:
phase3. Both Dirs: Overflow =   431 Max = 2 GRCs =   503 (0.37%)
phase3. H routing: Overflow =   408 Max = 2 (GRCs =  4) GRCs =   464 (0.68%)
phase3. V routing: Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase3. M1         Overflow =   408 Max = 2 (GRCs =  4) GRCs =   464 (0.68%)
phase3. M2         Overflow =    23 Max = 2 (GRCs =  3) GRCs =    39 (0.06%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1131106.74
phase3. Layer M1 wire length = 35782.66
phase3. Layer M2 wire length = 415185.36
phase3. Layer M3 wire length = 324198.07
phase3. Layer M4 wire length = 214015.08
phase3. Layer M5 wire length = 98951.25
phase3. Layer M6 wire length = 31757.65
phase3. Layer M7 wire length = 9009.46
phase3. Layer M8 wire length = 2025.78
phase3. Layer M9 wire length = 181.44
phase3. Total Number of Contacts = 143206
phase3. Via VIA12C count = 77697
phase3. Via VIA23C count = 57639
phase3. Via VIA34C count = 4593
phase3. Via VIA45C count = 2606
phase3. Via VIA56C count = 449
phase3. Via VIA67C count = 190
phase3. Via VIA78C count = 28
phase3. Via VIA89C count = 4
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  119  Alloctr  122  Proc 1513 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 27.91 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization = 24.77 %
Peak    horizontal track utilization = 120.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  117  Proc 1513 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  109  Alloctr  112  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  117  Proc 1513 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1513 

Global-route-opt Incremental Global-routing complete  CPU:    48 s (  0.01 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:   447 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.129371657745  9.865392909851  6.078129664085  2.745020941123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.116836950408  0.965697541094  2.700144143881  3.841272664440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.293052145070  1.185688590997  3.334432108244  5.868421331622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.428629920443  6.131715944054  4.100216766110  1.275530189655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.042271465374  6.111776846103  6.181478012107  1.582497965776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.010046754491  2.199904109512  0.915906767443  5.467814908426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.544647403074  3.092832809795  5.580722836993  1.132119363510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.848210998430  0.358024686693  8.022015269284  2.604954185844
Begin building search trees for block RISCV.dlib:RISCV_routing.design
Done building search trees for block RISCV.dlib:RISCV_routing.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design RISCV_routing has 31713 nets, 31711 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.266667
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'RISCV'. (NEX-022)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31711, routed nets = 31710, across physical hierarchy nets = 0, parasitics cached nets = 31710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -    257018.58      29634         67      18226
--------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    257018.58      29634

Global-route-opt command complete                CPU:    51 s (  0.01 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:   447 MB
Global-route-opt command statistics  CPU=12 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=0.437 GB
route_global
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
check_pg_drc
Command check_pg_drc started  at Fri Aug 29 13:29:57 2025
Command check_pg_drc finished at Fri Aug 29 13:30:02 2025
CPU usage for check_pg_drc: 5.16 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.23 seconds ( 0.00 hours)
No errors found.
route_track
Information: The net parasitics of block RISCV are cleared. (TIM-123)

Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used  103  Alloctr  106  Proc    0 
[Track Assign: Read routes] Total (MB): Used  104  Alloctr  107  Proc 1513 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 95414 of 215348


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used  103  Alloctr  106  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  104  Alloctr  108  Proc 1513 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:06 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used  103  Alloctr  106  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  104  Alloctr  108  Proc 1513 

Number of wires with overlap after iteration 1 = 21884 of 150117


Wire length and via report:
---------------------------
Number of M1 wires: 13264 		 POLYCON: 0
Number of M2 wires: 91196 		 VIA12C: 78593
Number of M3 wires: 39631 		 VIA23C: 69032
Number of M4 wires: 3738 		 VIA34C: 5810
Number of M5 wires: 1771 		 VIA45C: 2836
Number of M6 wires: 313 		 VIA56C: 513
Number of M7 wires: 192 		 VIA67C: 182
Number of M8 wires: 10 		 VIA78C: 20
Number of M9 wires: 2 		 VIA89C: 4
Total number of wires: 150117 		 vias: 156990

Total M1 wire length: 15135.8
Total M2 wire length: 392273.0
Total M3 wire length: 333249.2
Total M4 wire length: 243356.5
Total M5 wire length: 96775.6
Total M6 wire length: 31914.3
Total M7 wire length: 8053.3
Total M8 wire length: 2012.8
Total M9 wire length: 180.5
Total wire length: 1122951.0

Longest M1 wire length: 190.7
Longest M2 wire length: 411.5
Longest M3 wire length: 326.1
Longest M4 wire length: 640.6
Longest M5 wire length: 384.0
Longest M6 wire length: 629.8
Longest M7 wire length: 231.4
Longest M8 wire length: 330.2
Longest M9 wire length: 130.6

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:07 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 1513 
check_pg_drc
Begin building search trees for block RISCV.dlib:RISCV_routing.design
Done building search trees for block RISCV.dlib:RISCV_routing.design (time 0s)
Command check_pg_drc started  at Fri Aug 29 13:30:10 2025
Command check_pg_drc finished at Fri Aug 29 13:30:15 2025
CPU usage for check_pg_drc: 5.16 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.16 seconds ( 0.00 hours)
No errors found.
route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used  106  Alloctr  110  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  112  Proc 1513 
Total number of nets = 31746, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/676 Partitions, Violations =	1
Routed	3/676 Partitions, Violations =	5
Routed	6/676 Partitions, Violations =	17
Routed	9/676 Partitions, Violations =	17
Routed	12/676 Partitions, Violations =	26
Routed	15/676 Partitions, Violations =	36
Routed	18/676 Partitions, Violations =	58
Routed	21/676 Partitions, Violations =	73
Routed	24/676 Partitions, Violations =	77
Routed	27/676 Partitions, Violations =	102
Routed	30/676 Partitions, Violations =	110
Routed	33/676 Partitions, Violations =	124
Routed	36/676 Partitions, Violations =	140
Routed	39/676 Partitions, Violations =	146
Routed	42/676 Partitions, Violations =	137
Routed	45/676 Partitions, Violations =	148
Routed	48/676 Partitions, Violations =	180
Routed	51/676 Partitions, Violations =	189
Routed	54/676 Partitions, Violations =	187
Routed	57/676 Partitions, Violations =	201
Routed	60/676 Partitions, Violations =	216
Routed	63/676 Partitions, Violations =	228
Routed	66/676 Partitions, Violations =	254
Routed	69/676 Partitions, Violations =	279
Routed	72/676 Partitions, Violations =	295
Routed	75/676 Partitions, Violations =	323
Routed	78/676 Partitions, Violations =	329
Routed	81/676 Partitions, Violations =	326
Routed	84/676 Partitions, Violations =	333
Routed	87/676 Partitions, Violations =	352
Routed	90/676 Partitions, Violations =	359
Routed	93/676 Partitions, Violations =	353
Routed	96/676 Partitions, Violations =	360
Routed	99/676 Partitions, Violations =	373
Routed	102/676 Partitions, Violations =	394
Routed	105/676 Partitions, Violations =	406
Routed	108/676 Partitions, Violations =	414
Routed	111/676 Partitions, Violations =	420
Routed	114/676 Partitions, Violations =	451
Routed	117/676 Partitions, Violations =	457
Routed	120/676 Partitions, Violations =	472
Routed	123/676 Partitions, Violations =	496
Routed	126/676 Partitions, Violations =	515
Routed	129/676 Partitions, Violations =	520
Routed	132/676 Partitions, Violations =	553
Routed	135/676 Partitions, Violations =	556
Routed	138/676 Partitions, Violations =	568
Routed	141/676 Partitions, Violations =	570
Routed	144/676 Partitions, Violations =	572
Routed	147/676 Partitions, Violations =	568
Routed	150/676 Partitions, Violations =	607
Routed	153/676 Partitions, Violations =	634
Routed	156/676 Partitions, Violations =	642
Routed	159/676 Partitions, Violations =	646
Routed	162/676 Partitions, Violations =	661
Routed	165/676 Partitions, Violations =	665
Routed	168/676 Partitions, Violations =	661
Routed	171/676 Partitions, Violations =	668
Routed	174/676 Partitions, Violations =	688
Routed	177/676 Partitions, Violations =	707
Routed	180/676 Partitions, Violations =	733
Routed	183/676 Partitions, Violations =	761
Routed	186/676 Partitions, Violations =	792
Routed	189/676 Partitions, Violations =	805
Routed	192/676 Partitions, Violations =	815
Routed	195/676 Partitions, Violations =	843
Routed	198/676 Partitions, Violations =	840
Routed	201/676 Partitions, Violations =	840
Routed	204/676 Partitions, Violations =	872
Routed	207/676 Partitions, Violations =	896
Routed	210/676 Partitions, Violations =	906
Routed	213/676 Partitions, Violations =	928
Routed	216/676 Partitions, Violations =	942
Routed	219/676 Partitions, Violations =	962
Routed	222/676 Partitions, Violations =	1002
Routed	225/676 Partitions, Violations =	1018
Routed	228/676 Partitions, Violations =	1029
Routed	231/676 Partitions, Violations =	1048
Routed	234/676 Partitions, Violations =	1053
Routed	237/676 Partitions, Violations =	1066
Routed	240/676 Partitions, Violations =	1081
Routed	243/676 Partitions, Violations =	1071
Routed	246/676 Partitions, Violations =	1076
Routed	249/676 Partitions, Violations =	1074
Routed	252/676 Partitions, Violations =	1095
Routed	255/676 Partitions, Violations =	1103
Routed	258/676 Partitions, Violations =	1115
Routed	261/676 Partitions, Violations =	1120
Routed	264/676 Partitions, Violations =	1147
Routed	267/676 Partitions, Violations =	1204
Routed	270/676 Partitions, Violations =	1233
Routed	273/676 Partitions, Violations =	1244
Routed	276/676 Partitions, Violations =	1253
Routed	279/676 Partitions, Violations =	1268
Routed	282/676 Partitions, Violations =	1268
Routed	285/676 Partitions, Violations =	1288
Routed	288/676 Partitions, Violations =	1274
Routed	291/676 Partitions, Violations =	1271
Routed	294/676 Partitions, Violations =	1286
Routed	297/676 Partitions, Violations =	1294
Routed	300/676 Partitions, Violations =	1323
Routed	303/676 Partitions, Violations =	1338
Routed	306/676 Partitions, Violations =	1354
Routed	309/676 Partitions, Violations =	1348
Routed	312/676 Partitions, Violations =	1363
Routed	315/676 Partitions, Violations =	1388
Routed	318/676 Partitions, Violations =	1399
Routed	321/676 Partitions, Violations =	1409
Routed	324/676 Partitions, Violations =	1424
Routed	327/676 Partitions, Violations =	1428
Routed	330/676 Partitions, Violations =	1438
Routed	333/676 Partitions, Violations =	1465
Routed	336/676 Partitions, Violations =	1483
Routed	339/676 Partitions, Violations =	1491
Routed	342/676 Partitions, Violations =	1502
Routed	345/676 Partitions, Violations =	1501
Routed	348/676 Partitions, Violations =	1527
Routed	351/676 Partitions, Violations =	1536
Routed	354/676 Partitions, Violations =	1543
Routed	357/676 Partitions, Violations =	1537
Routed	360/676 Partitions, Violations =	1539
Routed	363/676 Partitions, Violations =	1551
Routed	366/676 Partitions, Violations =	1579
Routed	369/676 Partitions, Violations =	1591
Routed	372/676 Partitions, Violations =	1599
Routed	375/676 Partitions, Violations =	1605
Routed	378/676 Partitions, Violations =	1605
Routed	381/676 Partitions, Violations =	1612
Routed	384/676 Partitions, Violations =	1631
Routed	387/676 Partitions, Violations =	1640
Routed	390/676 Partitions, Violations =	1653
Routed	393/676 Partitions, Violations =	1653
Routed	396/676 Partitions, Violations =	1647
Routed	399/676 Partitions, Violations =	1660
Routed	402/676 Partitions, Violations =	1652
Routed	405/676 Partitions, Violations =	1698
Routed	408/676 Partitions, Violations =	1719
Routed	411/676 Partitions, Violations =	1731
Routed	414/676 Partitions, Violations =	1748
Routed	417/676 Partitions, Violations =	1760
Routed	420/676 Partitions, Violations =	1772
Routed	423/676 Partitions, Violations =	1768
Routed	426/676 Partitions, Violations =	1784
Routed	429/676 Partitions, Violations =	1768
Routed	432/676 Partitions, Violations =	1760
Routed	435/676 Partitions, Violations =	1764
Routed	438/676 Partitions, Violations =	1773
Routed	441/676 Partitions, Violations =	1791
Routed	444/676 Partitions, Violations =	1805
Routed	447/676 Partitions, Violations =	1796
Routed	450/676 Partitions, Violations =	1831
Routed	453/676 Partitions, Violations =	1861
Routed	456/676 Partitions, Violations =	1878
Routed	459/676 Partitions, Violations =	1889
Routed	462/676 Partitions, Violations =	1892
Routed	465/676 Partitions, Violations =	1912
Routed	468/676 Partitions, Violations =	1918
Routed	471/676 Partitions, Violations =	1919
Routed	474/676 Partitions, Violations =	1941
Routed	477/676 Partitions, Violations =	1972
Routed	480/676 Partitions, Violations =	1993
Routed	483/676 Partitions, Violations =	1990
Routed	486/676 Partitions, Violations =	1986
Routed	489/676 Partitions, Violations =	1977
Routed	492/676 Partitions, Violations =	1983
Routed	495/676 Partitions, Violations =	1989
Routed	498/676 Partitions, Violations =	2000
Routed	501/676 Partitions, Violations =	2005
Routed	504/676 Partitions, Violations =	2035
Routed	507/676 Partitions, Violations =	2050
Routed	510/676 Partitions, Violations =	2068
Routed	513/676 Partitions, Violations =	2097
Routed	516/676 Partitions, Violations =	2131
Routed	519/676 Partitions, Violations =	2125
Routed	522/676 Partitions, Violations =	2122
Routed	525/676 Partitions, Violations =	2133
Routed	528/676 Partitions, Violations =	2156
Routed	531/676 Partitions, Violations =	2181
Routed	534/676 Partitions, Violations =	2164
Routed	537/676 Partitions, Violations =	2181
Routed	540/676 Partitions, Violations =	2194
Routed	543/676 Partitions, Violations =	2190
Routed	546/676 Partitions, Violations =	2180
Routed	549/676 Partitions, Violations =	2194
Routed	552/676 Partitions, Violations =	2224
Routed	555/676 Partitions, Violations =	2222
Routed	558/676 Partitions, Violations =	2212
Routed	561/676 Partitions, Violations =	2229
Routed	564/676 Partitions, Violations =	2238
Routed	567/676 Partitions, Violations =	2260
Routed	570/676 Partitions, Violations =	2253
Routed	573/676 Partitions, Violations =	2256
Routed	576/676 Partitions, Violations =	2265
Routed	579/676 Partitions, Violations =	2275
Routed	582/676 Partitions, Violations =	2284
Routed	585/676 Partitions, Violations =	2283
Routed	588/676 Partitions, Violations =	2271
Routed	591/676 Partitions, Violations =	2282
Routed	594/676 Partitions, Violations =	2288
Routed	597/676 Partitions, Violations =	2297
Routed	600/676 Partitions, Violations =	2293
Routed	603/676 Partitions, Violations =	2308
Routed	606/676 Partitions, Violations =	2321
Routed	609/676 Partitions, Violations =	2336
Routed	612/676 Partitions, Violations =	2336
Routed	615/676 Partitions, Violations =	2328
Routed	618/676 Partitions, Violations =	2370
Routed	621/676 Partitions, Violations =	2362
Routed	624/676 Partitions, Violations =	2360
Routed	627/676 Partitions, Violations =	2382
Routed	630/676 Partitions, Violations =	2388
Routed	633/676 Partitions, Violations =	2401
Routed	636/676 Partitions, Violations =	2394
Routed	639/676 Partitions, Violations =	2402
Routed	642/676 Partitions, Violations =	2398
Routed	645/676 Partitions, Violations =	2422
Routed	648/676 Partitions, Violations =	2435
Routed	651/676 Partitions, Violations =	2448
Routed	654/676 Partitions, Violations =	2472
Routed	657/676 Partitions, Violations =	2458
Routed	660/676 Partitions, Violations =	2448
Routed	663/676 Partitions, Violations =	2450
Routed	666/676 Partitions, Violations =	2450
Routed	669/676 Partitions, Violations =	2466
Routed	672/676 Partitions, Violations =	2456
Routed	675/676 Partitions, Violations =	2457

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2456
	Diff net spacing : 1114
	Diff net via-cut spacing : 6
	Less than minimum area : 39
	Same net spacing : 28
	Same net via-cut spacing : 1
	Short : 1176
	Internal-only types : 92

[Iter 0] Elapsed real time: 0:00:27 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[Iter 0] Stage (MB): Used  118  Alloctr  119  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  121  Proc 1513 

End DR iteration 0 with 676 parts

Start DR iteration 1: non-uniform partition
Routed	1/657 Partitions, Violations =	2448
Routed	3/657 Partitions, Violations =	2421
Routed	6/657 Partitions, Violations =	2398
Routed	9/657 Partitions, Violations =	2379
Routed	12/657 Partitions, Violations =	2361
Routed	15/657 Partitions, Violations =	2344
Routed	18/657 Partitions, Violations =	2321
Routed	21/657 Partitions, Violations =	2307
Routed	24/657 Partitions, Violations =	2280
Routed	27/657 Partitions, Violations =	2261
Routed	30/657 Partitions, Violations =	2233
Routed	33/657 Partitions, Violations =	2221
Routed	36/657 Partitions, Violations =	2206
Routed	39/657 Partitions, Violations =	2195
Routed	42/657 Partitions, Violations =	2175
Routed	45/657 Partitions, Violations =	2132
Routed	48/657 Partitions, Violations =	2104
Routed	51/657 Partitions, Violations =	2086
Routed	54/657 Partitions, Violations =	2046
Routed	57/657 Partitions, Violations =	2022
Routed	60/657 Partitions, Violations =	1996
Routed	63/657 Partitions, Violations =	1975
Routed	66/657 Partitions, Violations =	1963
Routed	69/657 Partitions, Violations =	1944
Routed	72/657 Partitions, Violations =	1930
Routed	75/657 Partitions, Violations =	1915
Routed	78/657 Partitions, Violations =	1903
Routed	81/657 Partitions, Violations =	1888
Routed	84/657 Partitions, Violations =	1881
Routed	87/657 Partitions, Violations =	1874
Routed	90/657 Partitions, Violations =	1864
Routed	93/657 Partitions, Violations =	1856
Routed	96/657 Partitions, Violations =	1848
Routed	99/657 Partitions, Violations =	1835
Routed	102/657 Partitions, Violations =	1811
Routed	105/657 Partitions, Violations =	1795
Routed	108/657 Partitions, Violations =	1777
Routed	111/657 Partitions, Violations =	1763
Routed	114/657 Partitions, Violations =	1744
Routed	117/657 Partitions, Violations =	1731
Routed	120/657 Partitions, Violations =	1721
Routed	123/657 Partitions, Violations =	1705
Routed	126/657 Partitions, Violations =	1693
Routed	129/657 Partitions, Violations =	1674
Routed	132/657 Partitions, Violations =	1649
Routed	135/657 Partitions, Violations =	1638
Routed	138/657 Partitions, Violations =	1623
Routed	141/657 Partitions, Violations =	1609
Routed	144/657 Partitions, Violations =	1595
Routed	147/657 Partitions, Violations =	1585
Routed	150/657 Partitions, Violations =	1572
Routed	153/657 Partitions, Violations =	1562
Routed	156/657 Partitions, Violations =	1536
Routed	159/657 Partitions, Violations =	1510
Routed	162/657 Partitions, Violations =	1488
Routed	165/657 Partitions, Violations =	1461
Routed	168/657 Partitions, Violations =	1442
Routed	171/657 Partitions, Violations =	1418
Routed	174/657 Partitions, Violations =	1403
Routed	177/657 Partitions, Violations =	1388
Routed	180/657 Partitions, Violations =	1366
Routed	183/657 Partitions, Violations =	1357
Routed	186/657 Partitions, Violations =	1330
Routed	189/657 Partitions, Violations =	1321
Routed	192/657 Partitions, Violations =	1315
Routed	195/657 Partitions, Violations =	1297
Routed	198/657 Partitions, Violations =	1287
Routed	201/657 Partitions, Violations =	1276
Routed	204/657 Partitions, Violations =	1263
Routed	207/657 Partitions, Violations =	1254
Routed	210/657 Partitions, Violations =	1248
Routed	213/657 Partitions, Violations =	1235
Routed	216/657 Partitions, Violations =	1221
Routed	219/657 Partitions, Violations =	1209
Routed	222/657 Partitions, Violations =	1199
Routed	225/657 Partitions, Violations =	1188
Routed	228/657 Partitions, Violations =	1180
Routed	231/657 Partitions, Violations =	1173
Routed	234/657 Partitions, Violations =	1160
Routed	237/657 Partitions, Violations =	1150
Routed	240/657 Partitions, Violations =	1144
Routed	243/657 Partitions, Violations =	1138
Routed	246/657 Partitions, Violations =	1132
Routed	249/657 Partitions, Violations =	1118
Routed	252/657 Partitions, Violations =	1099
Routed	255/657 Partitions, Violations =	1092
Routed	258/657 Partitions, Violations =	1086
Routed	261/657 Partitions, Violations =	1072
Routed	264/657 Partitions, Violations =	1056
Routed	267/657 Partitions, Violations =	1047
Routed	270/657 Partitions, Violations =	1041
Routed	273/657 Partitions, Violations =	1030
Routed	276/657 Partitions, Violations =	1024
Routed	279/657 Partitions, Violations =	1018
Routed	282/657 Partitions, Violations =	1010
Routed	285/657 Partitions, Violations =	1002
Routed	288/657 Partitions, Violations =	991
Routed	291/657 Partitions, Violations =	980
Routed	294/657 Partitions, Violations =	968
Routed	297/657 Partitions, Violations =	962
Routed	300/657 Partitions, Violations =	956
Routed	303/657 Partitions, Violations =	948
Routed	306/657 Partitions, Violations =	939
Routed	309/657 Partitions, Violations =	931
Routed	312/657 Partitions, Violations =	925
Routed	315/657 Partitions, Violations =	919
Routed	318/657 Partitions, Violations =	910
Routed	321/657 Partitions, Violations =	894
Routed	324/657 Partitions, Violations =	886
Routed	327/657 Partitions, Violations =	876
Routed	330/657 Partitions, Violations =	870
Routed	333/657 Partitions, Violations =	860
Routed	336/657 Partitions, Violations =	849
Routed	339/657 Partitions, Violations =	839
Routed	342/657 Partitions, Violations =	831
Routed	345/657 Partitions, Violations =	825
Routed	348/657 Partitions, Violations =	819
Routed	351/657 Partitions, Violations =	813
Routed	354/657 Partitions, Violations =	805
Routed	357/657 Partitions, Violations =	798
Routed	360/657 Partitions, Violations =	792
Routed	363/657 Partitions, Violations =	779
Routed	366/657 Partitions, Violations =	772
Routed	369/657 Partitions, Violations =	760
Routed	372/657 Partitions, Violations =	751
Routed	375/657 Partitions, Violations =	742
Routed	378/657 Partitions, Violations =	738
Routed	381/657 Partitions, Violations =	735
Routed	384/657 Partitions, Violations =	728
Routed	387/657 Partitions, Violations =	725
Routed	390/657 Partitions, Violations =	722
Routed	393/657 Partitions, Violations =	715
Routed	396/657 Partitions, Violations =	712
Routed	399/657 Partitions, Violations =	709
Routed	402/657 Partitions, Violations =	704
Routed	405/657 Partitions, Violations =	701
Routed	408/657 Partitions, Violations =	698
Routed	411/657 Partitions, Violations =	695
Routed	414/657 Partitions, Violations =	687
Routed	417/657 Partitions, Violations =	684
Routed	420/657 Partitions, Violations =	679
Routed	423/657 Partitions, Violations =	663
Routed	426/657 Partitions, Violations =	648
Routed	429/657 Partitions, Violations =	644
Routed	432/657 Partitions, Violations =	629
Routed	435/657 Partitions, Violations =	623
Routed	438/657 Partitions, Violations =	616
Routed	441/657 Partitions, Violations =	605
Routed	444/657 Partitions, Violations =	602
Routed	447/657 Partitions, Violations =	593
Routed	450/657 Partitions, Violations =	590
Routed	453/657 Partitions, Violations =	586
Routed	456/657 Partitions, Violations =	583
Routed	459/657 Partitions, Violations =	580
Routed	462/657 Partitions, Violations =	573
Routed	465/657 Partitions, Violations =	569
Routed	468/657 Partitions, Violations =	566
Routed	471/657 Partitions, Violations =	549
Routed	474/657 Partitions, Violations =	524
Routed	477/657 Partitions, Violations =	499
Routed	480/657 Partitions, Violations =	479
Routed	483/657 Partitions, Violations =	453
Routed	486/657 Partitions, Violations =	437
Routed	489/657 Partitions, Violations =	419
Routed	492/657 Partitions, Violations =	406
Routed	495/657 Partitions, Violations =	390
Routed	498/657 Partitions, Violations =	375
Routed	501/657 Partitions, Violations =	358
Routed	504/657 Partitions, Violations =	350
Routed	507/657 Partitions, Violations =	331
Routed	510/657 Partitions, Violations =	322
Routed	513/657 Partitions, Violations =	308
Routed	516/657 Partitions, Violations =	297
Routed	519/657 Partitions, Violations =	282
Routed	522/657 Partitions, Violations =	273
Routed	525/657 Partitions, Violations =	265
Routed	528/657 Partitions, Violations =	256
Routed	531/657 Partitions, Violations =	244
Routed	534/657 Partitions, Violations =	233
Routed	537/657 Partitions, Violations =	224
Routed	540/657 Partitions, Violations =	211
Routed	543/657 Partitions, Violations =	202
Routed	546/657 Partitions, Violations =	191
Routed	549/657 Partitions, Violations =	184
Routed	552/657 Partitions, Violations =	172
Routed	555/657 Partitions, Violations =	163
Routed	558/657 Partitions, Violations =	154
Routed	561/657 Partitions, Violations =	149
Routed	564/657 Partitions, Violations =	143
Routed	567/657 Partitions, Violations =	137
Routed	570/657 Partitions, Violations =	131
Routed	573/657 Partitions, Violations =	125
Routed	576/657 Partitions, Violations =	119
Routed	579/657 Partitions, Violations =	111
Routed	582/657 Partitions, Violations =	104
Routed	585/657 Partitions, Violations =	98
Routed	588/657 Partitions, Violations =	92
Routed	591/657 Partitions, Violations =	86
Routed	594/657 Partitions, Violations =	80
Routed	597/657 Partitions, Violations =	76
Routed	600/657 Partitions, Violations =	73
Routed	603/657 Partitions, Violations =	69
Routed	606/657 Partitions, Violations =	66
Routed	609/657 Partitions, Violations =	63
Routed	612/657 Partitions, Violations =	60
Routed	615/657 Partitions, Violations =	57
Routed	618/657 Partitions, Violations =	55
Routed	621/657 Partitions, Violations =	52
Routed	624/657 Partitions, Violations =	49
Routed	627/657 Partitions, Violations =	46
Routed	630/657 Partitions, Violations =	43
Routed	633/657 Partitions, Violations =	40
Routed	636/657 Partitions, Violations =	37
Routed	639/657 Partitions, Violations =	34
Routed	642/657 Partitions, Violations =	31
Routed	645/657 Partitions, Violations =	28
Routed	648/657 Partitions, Violations =	25
Routed	651/657 Partitions, Violations =	22
Routed	654/657 Partitions, Violations =	19
Routed	657/657 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Less than minimum area : 5
	Same net spacing : 1
	Short : 1
	Internal-only types : 9

[Iter 1] Elapsed real time: 0:00:31 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 1] Stage (MB): Used  118  Alloctr  119  Proc    0 
[Iter 1] Total (MB): Used  119  Alloctr  121  Proc 1513 

End DR iteration 1 with 657 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	15
Routed	2/13 Partitions, Violations =	12
Routed	3/13 Partitions, Violations =	10
Routed	4/13 Partitions, Violations =	9
Routed	5/13 Partitions, Violations =	8
Routed	6/13 Partitions, Violations =	7
Routed	7/13 Partitions, Violations =	6
Routed	8/13 Partitions, Violations =	5
Routed	9/13 Partitions, Violations =	4
Routed	10/13 Partitions, Violations =	3
Routed	11/13 Partitions, Violations =	2
Routed	12/13 Partitions, Violations =	1
Routed	13/13 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:31 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 2] Stage (MB): Used  118  Alloctr  119  Proc    0 
[Iter 2] Total (MB): Used  119  Alloctr  121  Proc 1513 

End DR iteration 2 with 13 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:31 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[DR] Stage (MB): Used  103  Alloctr  104  Proc    0 
[DR] Total (MB): Used  104  Alloctr  106  Proc 1513 
[DR: Done] Elapsed real time: 0:00:31 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[DR: Done] Stage (MB): Used  103  Alloctr  104  Proc    0 
[DR: Done] Total (MB): Used  104  Alloctr  106  Proc 1513 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1129081 micron
Total Number of Contacts =             154407
Total Number of Wires =                146660
Total Number of PtConns =              12233
Total Number of Routed Wires =       146660
Total Routed Wire Length =           1126483 micron
Total Number of Routed Contacts =       154407
	Layer          M1 :      21759 micron
	Layer          M2 :     391067 micron
	Layer          M3 :     328288 micron
	Layer          M4 :     249589 micron
	Layer          M5 :      96876 micron
	Layer          M6 :      31543 micron
	Layer          M7 :       7797 micron
	Layer          M8 :       1974 micron
	Layer          M9 :        188 micron
	Via        VIA89C :          6
	Via   VIA78C(rot) :         22
	Via        VIA67C :        212
	Via   VIA56C(rot) :        526
	Via        VIA45C :       2823
	Via   VIA34C(rot) :       6377
	Via        VIA23C :      64949
	Via        VIA12C :         88
	Via   VIA12C(rot) :      70919
	Via        VIA12B :       1267
	Via   VIA12B(rot) :       7218

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 31746
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
check_pg_drc
Begin building search trees for block RISCV.dlib:RISCV_routing.design
Done building search trees for block RISCV.dlib:RISCV_routing.design (time 0s)
Command check_pg_drc started  at Fri Aug 29 13:30:48 2025
Command check_pg_drc finished at Fri Aug 29 13:30:53 2025
CPU usage for check_pg_drc: 5.24 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.24 seconds ( 0.00 hours)
No errors found.
check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 31746, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 31746 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   99  Alloctr  104  Proc 1513 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	0
Checked	2/49 Partitions, Violations =	0
Checked	3/49 Partitions, Violations =	0
Checked	4/49 Partitions, Violations =	0
Checked	5/49 Partitions, Violations =	0
Checked	6/49 Partitions, Violations =	0
Checked	7/49 Partitions, Violations =	0
Checked	8/49 Partitions, Violations =	0
Checked	9/49 Partitions, Violations =	0
Checked	10/49 Partitions, Violations =	0
Checked	11/49 Partitions, Violations =	0
Checked	12/49 Partitions, Violations =	0
Checked	13/49 Partitions, Violations =	0
Checked	14/49 Partitions, Violations =	0
Checked	15/49 Partitions, Violations =	0
Checked	16/49 Partitions, Violations =	0
Checked	17/49 Partitions, Violations =	0
Checked	18/49 Partitions, Violations =	0
Checked	19/49 Partitions, Violations =	0
Checked	20/49 Partitions, Violations =	0
Checked	21/49 Partitions, Violations =	0
Checked	22/49 Partitions, Violations =	0
Checked	23/49 Partitions, Violations =	0
Checked	24/49 Partitions, Violations =	0
Checked	25/49 Partitions, Violations =	0
Checked	26/49 Partitions, Violations =	0
Checked	27/49 Partitions, Violations =	0
Checked	28/49 Partitions, Violations =	0
Checked	29/49 Partitions, Violations =	0
Checked	30/49 Partitions, Violations =	0
Checked	31/49 Partitions, Violations =	0
Checked	32/49 Partitions, Violations =	0
Checked	33/49 Partitions, Violations =	0
Checked	34/49 Partitions, Violations =	0
Checked	35/49 Partitions, Violations =	0
Checked	36/49 Partitions, Violations =	0
Checked	37/49 Partitions, Violations =	0
Checked	38/49 Partitions, Violations =	0
Checked	39/49 Partitions, Violations =	0
Checked	40/49 Partitions, Violations =	0
Checked	41/49 Partitions, Violations =	0
Checked	42/49 Partitions, Violations =	0
Checked	43/49 Partitions, Violations =	0
Checked	44/49 Partitions, Violations =	0
Checked	45/49 Partitions, Violations =	0
Checked	46/49 Partitions, Violations =	0
Checked	47/49 Partitions, Violations =	0
Checked	48/49 Partitions, Violations =	0
Checked	49/49 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:03 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    5 
[DRC CHECK] Total (MB): Used  117  Alloctr  122  Proc 1518 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1129106 micron
Total Number of Contacts =             154407
Total Number of Wires =                146268
Total Number of PtConns =              12634
Total Number of Routed Wires =       146268
Total Routed Wire Length =           1126385 micron
Total Number of Routed Contacts =       154407
	Layer          M1 :      21779 micron
	Layer          M2 :     391071 micron
	Layer          M3 :     328288 micron
	Layer          M4 :     249589 micron
	Layer          M5 :      96876 micron
	Layer          M6 :      31543 micron
	Layer          M7 :       7797 micron
	Layer          M8 :       1974 micron
	Layer          M9 :        188 micron
	Via        VIA89C :          6
	Via   VIA78C(rot) :         22
	Via        VIA67C :        212
	Via   VIA56C(rot) :        526
	Via        VIA45C :       2823
	Via   VIA34C(rot) :       6377
	Via        VIA23C :      64949
	Via        VIA12C :         88
	Via   VIA12C(rot) :      70919
	Via        VIA12B :       1267
	Via   VIA12B(rot) :       7218

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 


Verify Summary:

Total number of nets = 31746, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


set FillerCells " */SHFILL1*"
 */SHFILL1*
create_stdcell_fillers -lib_cells $FillerCells
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL1 has site unit
master SHFILL128 has site unit
 Use site unit (3200)
Warning: filler ref cell SHFILL1 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL128 not marked filler type. (CHF-011)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 19088 total shapes.
Layer M2: cached 0 shapes out of 94050 total shapes.
Cached 9436 vias out of 188274 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL1 (1 x 1), SHFILL128 (128 x 1), 
	10% complete ...
	20% complete ...
	30% complete ...
	40% complete ...
	50% complete ...
	60% complete ...
	70% complete ...
	80% complete ...
	90% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 302269 of regular filler SHFILL1 inserted
... 0 of regular filler SHFILL128 inserted
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD*"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
check_pg_drc
Command check_pg_drc started  at Fri Aug 29 13:31:11 2025
Command check_pg_drc finished at Fri Aug 29 13:31:19 2025
CPU usage for check_pg_drc: 8.24 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 8.24 seconds ( 0.00 hours)
No errors found.
check_routes -drc true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 31746, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 31746 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  149  Alloctr  154  Proc 1743 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	0
Checked	2/49 Partitions, Violations =	0
Checked	3/49 Partitions, Violations =	0
Checked	4/49 Partitions, Violations =	0
Checked	5/49 Partitions, Violations =	0
Checked	6/49 Partitions, Violations =	0
Checked	7/49 Partitions, Violations =	0
Checked	8/49 Partitions, Violations =	0
Checked	9/49 Partitions, Violations =	0
Checked	10/49 Partitions, Violations =	0
Checked	11/49 Partitions, Violations =	0
Checked	12/49 Partitions, Violations =	0
Checked	13/49 Partitions, Violations =	0
Checked	14/49 Partitions, Violations =	0
Checked	15/49 Partitions, Violations =	0
Checked	16/49 Partitions, Violations =	0
Checked	17/49 Partitions, Violations =	0
Checked	18/49 Partitions, Violations =	0
Checked	19/49 Partitions, Violations =	0
Checked	20/49 Partitions, Violations =	0
Checked	21/49 Partitions, Violations =	0
Checked	22/49 Partitions, Violations =	0
Checked	23/49 Partitions, Violations =	0
Checked	24/49 Partitions, Violations =	0
Checked	25/49 Partitions, Violations =	0
Checked	26/49 Partitions, Violations =	0
Checked	27/49 Partitions, Violations =	0
Checked	28/49 Partitions, Violations =	0
Checked	29/49 Partitions, Violations =	0
Checked	30/49 Partitions, Violations =	0
Checked	31/49 Partitions, Violations =	0
Checked	32/49 Partitions, Violations =	0
Checked	33/49 Partitions, Violations =	0
Checked	34/49 Partitions, Violations =	0
Checked	35/49 Partitions, Violations =	0
Checked	36/49 Partitions, Violations =	0
Checked	37/49 Partitions, Violations =	0
Checked	38/49 Partitions, Violations =	0
Checked	39/49 Partitions, Violations =	0
Checked	40/49 Partitions, Violations =	0
Checked	41/49 Partitions, Violations =	0
Checked	42/49 Partitions, Violations =	0
Checked	43/49 Partitions, Violations =	0
Checked	44/49 Partitions, Violations =	0
Checked	45/49 Partitions, Violations =	0
Checked	46/49 Partitions, Violations =	0
Checked	47/49 Partitions, Violations =	0
Checked	48/49 Partitions, Violations =	0
Checked	49/49 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:04 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   61 
[DRC CHECK] Total (MB): Used  171  Alloctr  176  Proc 1811 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1129106 micron
Total Number of Contacts =             154407
Total Number of Wires =                146268
Total Number of PtConns =              12634
Total Number of Routed Wires =       146268
Total Routed Wire Length =           1126385 micron
Total Number of Routed Contacts =       154407
	Layer          M1 :      21779 micron
	Layer          M2 :     391071 micron
	Layer          M3 :     328288 micron
	Layer          M4 :     249589 micron
	Layer          M5 :      96876 micron
	Layer          M6 :      31543 micron
	Layer          M7 :       7797 micron
	Layer          M8 :       1974 micron
	Layer          M9 :        188 micron
	Via        VIA89C :          6
	Via   VIA78C(rot) :         22
	Via        VIA67C :        212
	Via   VIA56C(rot) :        526
	Via        VIA45C :       2823
	Via   VIA34C(rot) :       6377
	Via        VIA23C :      64949
	Via        VIA12C :         88
	Via   VIA12C(rot) :      70919
	Via        VIA12B :       1267
	Via   VIA12B(rot) :       7218

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 154407 vias)
 
    Layer VIA1       =  0.00% (0      / 79492   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (79492   vias)
    Layer VIA2       =  0.00% (0      / 64949   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (64949   vias)
    Layer VIA3       =  0.00% (0      / 6377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6377    vias)
    Layer VIA4       =  0.00% (0      / 2823    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2823    vias)
    Layer VIA5       =  0.00% (0      / 526     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (526     vias)
    Layer VIA6       =  0.00% (0      / 212     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (212     vias)
    Layer VIA7       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
    Layer VIA8       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 


Verify Summary:

Total number of nets = 31746, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


remove_stdcell_fillers_with_violation
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 false               
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  161  Alloctr  166  Proc 1811 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:05 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End Removing Filler Cells] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End Removing Filler Cells] Total (MB): Used  164  Alloctr  169  Proc 1811 
Updating the database ...
Deleted 0 cell instances
check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 19088 total shapes.
Layer M2: cached 0 shapes out of 94050 total shapes.
Cached 9436 vias out of 188274 total vias.

check_legality for block design RISCV ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 44 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design RISCV succeeded!


check_legality succeeded.

**************************

1
write_verilog  ../output/${design}_routing_Netlist.v
Error: Unable to open file '../output/RISCV_routing_Netlist.v' for writing; . (FILE-003)
Error: problem in write_verilog command
	Use error_info for more info. (CMD-013)
Information: script '/home/ICer/test_RISCV/pnr/routing/routing.tcl'
	stopped at line 43 due to error. (CMD-081)
Extended error info:
problem in write_verilog command
    while executing
"write_verilog  ../output/${design}_routing_Netlist.v"
 -- End Extended Error Info
icc2_shell> 
icc2_shell> 
icc2_shell> write_verilog  ./${design}_routing_Netlist.v
1
icc2_shell> 
icc2_shell> 
icc2_shell> write_sdc -output ./${design}_routing_SDC.sdc
1
icc2_shell> 
icc2_shell> 
icc2_shell> write_parasitics -format SPEF -output ./${design}_Routing_Spef.spef
Information: Design RISCV_routing has 31713 nets, 0 global routed, 31711 detail routed. (NEX-024)
NEX: extract design RISCV
Information: The RC mode used is DR for design 'RISCV'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RISCV_routing 
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (NEX-020)
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 31710 nets are successfully extracted. (NEX-028)
Information: batch extract takes 5.26 seconds, elapse 5.26 seconds (NEX-015)
NEX: write corner ID 0 parasitics to ./RISCV_Routing_Spef.spef.maxTLU_125.spef 
spefName ./RISCV_Routing_Spef.spef.maxTLU_125.spef, corner name default 
NEX: write corner ID 1 parasitics to ./RISCV_Routing_Spef.spef.minTLU_125.spef 
spefName ./RISCV_Routing_Spef.spef.minTLU_125.spef, corner name default 
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
icc2_shell> 
icc2_shell> 
icc2_shell> write_def ../output/${design}_Routing_def.def
****************************************
Report : Data Mismatches
Version: O-2018.06-SP1
Date   : Fri Aug 29 13:33:16 2025
****************************************
No mismatches exist on the design.
Error: Unable to open file '/home/ICer/test_RISCV/pnr/output/RISCV_Routing_def.def' for writing; . (FILE-003)
Error: problem in write_def command
	Use error_info for more info. (CMD-013)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> write_gds \
? [K[11G? -view design \
? [K[11G? -lib_cell_view frame \
? [K[11G? -output_pin all \
? [K[11G? -fill include \
? [K[11G? -exclude_empty_block \
? [K[11G? -long_names \
? [K[11G? -keep_data_type \
? [K[11G? ../GDS/${design}_Routing_GDS.gds
blockage_as_zero_spacing  false


1
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> save_block
Information: Saving block 'RISCV.dlib:RISCV_routing.design'
1
icc2_shell> report _timing -max_paths 50
Information: The stitching and editing of coupling caps is turned OFF for design 'RISCV.dlib:RISCV_routing.design'. (TIM-125)
Information: Design RISCV_routing has 31713 nets, 0 global routed, 31711 detail routed. (NEX-024)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 31711, routed nets = 31710, across physical hierarchy nets = 0, parasitics cached nets = 31710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 50
        -report_by design
Design : RISCV
Version: O-2018.06-SP1
Date   : Fri Aug 29 13:33:38 2025
****************************************

  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U127/Q (AND2X1)                           0.26      1.89 r
  add_43/U212/ZN (INVX0)                           0.12      2.02 f
  add_43/U213/ZN (INVX0)                           0.11      2.13 r
  add_43/U259/QN (NAND2X0)                         0.17      2.30 f
  add_43/U78/Q (XNOR2X1)                           0.37      2.67 f
  add_43/U79/ZN (INVX0)                            0.26      2.93 r
  PCmux/U80/QN (NAND2X0)                           0.25      3.17 f
  PCmux/U46/QN (NAND2X1)                           0.13      3.30 r
  PC_dut/PC_reg[24]/D (DFFARX1)                    0.00      3.30 r
  data arrival time                                          3.30

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[24]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -3.30
  ------------------------------------------------------------------------
  slack (MET)                                                1.03



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U262/QN (NAND2X0)                         0.22      2.12 f
  add_43/U216/ZN (INVX0)                           0.18      2.30 r
  add_43/U111/Q (AND2X4)                           0.37      2.67 r
  add_43/U114/Q (XOR2X2)                           0.31      2.97 r
  PCmux/U82/QN (NAND2X1)                           0.15      3.12 f
  PCmux/U40/QN (NAND2X1)                           0.11      3.23 r
  PC_dut/PC_reg[26]/D (DFFARX1)                    0.00      3.23 r
  data arrival time                                          3.23

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[26]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -3.23
  ------------------------------------------------------------------------
  slack (MET)                                                1.11



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U127/Q (AND2X1)                           0.26      1.89 r
  add_43/U212/ZN (INVX0)                           0.12      2.02 f
  add_43/U214/ZN (INVX0)                           0.10      2.12 r
  add_43/U290/ZN (INVX0)                           0.10      2.22 f
  add_43/U88/Q (XNOR2X1)                           0.33      2.55 f
  add_43/U89/ZN (INVX0)                            0.27      2.82 r
  PCmux/U70/QN (NAND2X0)                           0.26      3.08 f
  PCmux/U58/QN (NAND2X1)                           0.13      3.21 r
  PC_dut/PC_reg[20]/D (DFFARX1)                    0.00      3.22 r
  data arrival time                                          3.22

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[20]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.38      4.32
  data required time                                         4.32
  ------------------------------------------------------------------------
  data required time                                         4.32
  data arrival time                                         -3.22
  ------------------------------------------------------------------------
  slack (MET)                                                1.11



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U128/Q (AND2X1)                           0.24      2.15 r
  add_43/U54/Q (AND2X4)                            0.33      2.48 r
  add_43/U166/Q (XOR2X2)                           0.29      2.77 r
  PCmux/U2/QN (NAND2X0)                            0.17      2.94 f
  PCmux/U47/QN (NAND2X0)                           0.20      3.15 r
  PC_dut/PC_reg[28]/D (DFFARX1)                    0.00      3.15 r
  data arrival time                                          3.15

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[28]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.42      4.28
  data required time                                         4.28
  ------------------------------------------------------------------------
  data required time                                         4.28
  data arrival time                                         -3.15
  ------------------------------------------------------------------------
  slack (MET)                                                1.13



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U128/Q (AND2X1)                           0.24      2.15 r
  add_43/U52/Q (AND2X1)                            0.22      2.37 r
  add_43/U275/QN (NAND2X0)                         0.15      2.51 f
  add_43/U129/QN (NOR2X0)                          0.15      2.67 r
  add_43/U272/Q (XOR2X2)                           0.33      3.00 r
  PCmux/U157/QN (NAND2X1)                          0.12      3.12 f
  PCmux/U41/QN (NAND2X1)                           0.09      3.21 r
  PC_dut/PC_reg[31]/D (DFFARX1)                    0.00      3.21 r
  data arrival time                                          3.21

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[31]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.35      4.35
  data required time                                         4.35
  ------------------------------------------------------------------------
  data required time                                         4.35
  data arrival time                                         -3.21
  ------------------------------------------------------------------------
  slack (MET)                                                1.14



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U128/Q (AND2X1)                           0.24      2.15 r
  add_43/U54/Q (AND2X4)                            0.33      2.48 r
  add_43/U278/QN (NAND2X0)                         0.19      2.67 f
  add_43/U277/Q (XOR2X2)                           0.30      2.97 r
  PCmux/U34/QN (NAND2X1)                           0.13      3.10 f
  PCmux/U159/QN (NAND2X1)                          0.09      3.19 r
  PC_dut/PC_reg[30]/D (DFFARX1)                    0.00      3.19 r
  data arrival time                                          3.19

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[30]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -3.19
  ------------------------------------------------------------------------
  slack (MET)                                                1.15



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U128/Q (AND2X1)                           0.24      2.15 r
  add_43/U52/Q (AND2X1)                            0.22      2.37 r
  add_43/U246/Q (AND2X4)                           0.31      2.68 r
  add_43/U125/Q (XOR2X2)                           0.29      2.97 r
  PCmux/U92/QN (NAND2X1)                           0.12      3.09 f
  PCmux/U35/QN (NAND2X1)                           0.09      3.18 r
  PC_dut/PC_reg[29]/D (DFFARX1)                    0.00      3.18 r
  data arrival time                                          3.18

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[29]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.35      4.35
  data required time                                         4.35
  ------------------------------------------------------------------------
  data required time                                         4.35
  data arrival time                                         -3.18
  ------------------------------------------------------------------------
  slack (MET)                                                1.17



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[22] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U127/Q (AND2X1)                           0.26      1.89 r
  add_43/U212/ZN (INVX0)                           0.12      2.02 f
  add_43/U214/ZN (INVX0)                           0.10      2.12 r
  add_43/U119/Q (AND2X4)                           0.33      2.45 r
  add_43/U121/Q (XOR2X2)                           0.34      2.79 r
  PCmux/U68/QN (NAND2X0)                           0.19      2.98 f
  PCmux/U52/QN (NAND2X1)                           0.11      3.09 r
  PC_dut/PC_reg[22]/D (DFFARX1)                    0.00      3.09 r
  data arrival time                                          3.09

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[22]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -3.09
  ------------------------------------------------------------------------
  slack (MET)                                                1.25



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U262/QN (NAND2X0)                         0.22      2.12 f
  add_43/U216/ZN (INVX0)                           0.18      2.30 r
  add_43/U76/Q (XNOR2X1)                           0.39      2.69 f
  add_43/U27/ZN (INVX1)                            0.11      2.81 r
  PCmux/U89/QN (NAND2X0)                           0.14      2.95 f
  PCmux/U59/QN (NAND2X0)                           0.13      3.08 r
  PC_dut/PC_reg[25]/D (DFFARX1)                    0.00      3.08 r
  data arrival time                                          3.08

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[25]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -3.08
  ------------------------------------------------------------------------
  slack (MET)                                                1.25



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U127/Q (AND2X1)                           0.26      1.89 r
  add_43/U177/ZN (INVX0)                           0.10      2.00 f
  add_43/U248/QN (NOR2X0)                          0.13      2.13 r
  add_43/U97/Q (XNOR2X1)                           0.37      2.49 f
  add_43/U98/ZN (INVX0)                            0.31      2.81 r
  PCmux/U50/QN (NAND2X2)                           0.15      2.96 f
  PCmux/U49/QN (NAND2X1)                           0.11      3.08 r
  PC_dut/PC_reg[23]/D (DFFARX1)                    0.00      3.08 r
  data arrival time                                          3.08

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[23]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -3.08
  ------------------------------------------------------------------------
  slack (MET)                                                1.26



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[21] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U127/Q (AND2X1)                           0.26      1.89 r
  add_43/U212/ZN (INVX0)                           0.12      2.02 f
  add_43/U213/ZN (INVX0)                           0.11      2.13 r
  add_43/U120/Q (AND2X4)                           0.34      2.47 r
  add_43/U122/Q (XOR2X2)                           0.31      2.78 r
  PCmux/U56/QN (NAND2X0)                           0.17      2.95 f
  PCmux/U55/QN (NAND2X1)                           0.12      3.06 r
  PC_dut/PC_reg[21]/D (DFFARX1)                    0.00      3.06 r
  data arrival time                                          3.06

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[21]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -3.06
  ------------------------------------------------------------------------
  slack (MET)                                                1.27



  Startpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[10]/Q (DFFARX1)                    0.69      0.69 r
  add_43/U56/ZN (INVX0)                            0.16      0.85 f
  add_43/U57/ZN (INVX0)                            0.13      0.98 r
  add_43/U5/Q (AND3X1)                             0.38      1.37 r
  add_43/U4/QN (NAND2X1)                           0.13      1.50 f
  add_43/U9/QN (NOR2X1)                            0.14      1.63 r
  add_43/U116/Q (AND2X1)                           0.27      1.91 r
  add_43/U262/QN (NAND2X0)                         0.22      2.12 f
  add_43/U124/Q (OR2X1)                            0.25      2.37 f
  add_43/U95/Q (XNOR2X1)                           0.34      2.71 f
  add_43/U96/ZN (INVX0)                            0.14      2.85 r
  PCmux/U38/QN (NAND2X2)                           0.10      2.96 f
  PCmux/U37/QN (NAND2X1)                           0.09      3.05 r
  PC_dut/PC_reg[27]/D (DFFARX1)                    0.00      3.05 r
  data arrival time                                          3.05

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[27]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.35      4.35
  data required time                                         4.35
  ------------------------------------------------------------------------
  data required time                                         4.35
  data arrival time                                         -3.05
  ------------------------------------------------------------------------
  slack (MET)                                                1.30



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U11/Q (AND2X1)                            0.37      1.42 r
  add_43/U104/Q (AND4X4)                           0.55      1.97 r
  add_43/U288/ZN (INVX0)                           0.14      2.11 f
  add_43/U80/Q (XNOR2X1)                           0.35      2.46 f
  add_43/U81/ZN (INVX0)                            0.19      2.64 r
  PCmux/U158/QN (NAND2X1)                          0.18      2.82 f
  PCmux/U73/QN (NAND2X2)                           0.11      2.93 r
  PC_dut/PC_reg[16]/D (DFFARX1)                    0.00      2.93 r
  data arrival time                                          2.93

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[16]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.93
  ------------------------------------------------------------------------
  slack (MET)                                                1.41



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U63/Q (AND2X1)                            0.36      1.41 r
  add_43/U60/Q (AND2X1)                            0.22      1.63 r
  add_43/U292/QN (NAND2X0)                         0.13      1.76 f
  add_43/U94/ZN (INVX0)                            0.10      1.86 r
  add_43/U90/Q (XNOR2X1)                           0.35      2.20 f
  add_43/U91/ZN (INVX0)                            0.21      2.41 r
  PCmux/U88/QN (NAND2X0)                           0.32      2.73 f
  PCmux/U32/QN (NAND2X1)                           0.15      2.88 r
  PC_dut/PC_reg[7]/D (DFFARX1)                     0.00      2.88 r
  data arrival time                                          2.88

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[7]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.39      4.31
  data required time                                         4.31
  ------------------------------------------------------------------------
  data required time                                         4.31
  data arrival time                                         -2.88
  ------------------------------------------------------------------------
  slack (MET)                                                1.44



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U77/Q (AND2X1)                            0.26      1.69 r
  add_43/U198/QN (NAND2X0)                         0.16      1.85 f
  add_43/U267/ZN (INVX0)                           0.13      1.98 r
  add_43/U189/QN (NAND2X0)                         0.17      2.15 f
  add_43/U92/Q (XNOR2X1)                           0.37      2.53 f
  add_43/U31/ZN (INVX1)                            0.17      2.70 r
  PCmux/U77/QN (NAND2X2)                           0.11      2.81 f
  PCmux/U76/QN (NAND2X1)                           0.09      2.91 r
  PC_dut/PC_reg[15]/D (DFFARX1)                    0.00      2.91 r
  data arrival time                                          2.91

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[15]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.91
  ------------------------------------------------------------------------
  slack (MET)                                                1.44



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U11/Q (AND2X1)                            0.37      1.42 r
  add_43/U104/Q (AND4X4)                           0.55      1.97 r
  add_43/U291/QN (NAND2X0)                         0.18      2.15 f
  add_43/U256/ZN (INVX0)                           0.11      2.26 r
  add_43/U118/Q (XOR2X2)                           0.33      2.59 r
  PCmux/U26/QN (NAND2X0)                           0.17      2.76 f
  PCmux/U67/QN (NAND2X1)                           0.12      2.87 r
  PC_dut/PC_reg[18]/D (DFFARX1)                    0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[18]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                                1.46



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U77/Q (AND2X1)                            0.26      1.69 r
  add_43/U175/ZN (INVX0)                           0.10      1.79 f
  add_43/U113/Q (OR2X1)                            0.20      1.99 f
  add_43/U103/Q (XNOR2X1)                          0.34      2.32 f
  add_43/U109/ZN (INVX1)                           0.14      2.47 r
  PCmux/U44/QN (NAND2X0)                           0.18      2.65 f
  PCmux/U43/QN (NAND2X0)                           0.18      2.82 r
  PC_dut/PC_reg[13]/D (DFFARX1)                    0.00      2.82 r
  data arrival time                                          2.82

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[13]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.40      4.30
  data required time                                         4.30
  ------------------------------------------------------------------------
  data required time                                         4.30
  data arrival time                                         -2.82
  ------------------------------------------------------------------------
  slack (MET)                                                1.47



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U221/QN (NAND2X0)                         0.22      1.65 f
  add_43/U257/ZN (INVX0)                           0.17      1.82 r
  add_43/U73/Q (XNOR2X1)                           0.38      2.20 f
  add_43/U74/ZN (INVX0)                            0.24      2.44 r
  PCmux/U83/QN (NAND2X0)                           0.29      2.74 f
  PCmux/U1/QN (NAND2X2)                            0.12      2.86 r
  PC_dut/PC_reg[9]/D (DFFARX1)                     0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[9]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                                1.48



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U11/Q (AND2X1)                            0.37      1.42 r
  add_43/U104/Q (AND4X4)                           0.55      1.97 r
  add_43/U240/QN (NAND2X0)                         0.17      2.14 f
  add_43/U255/ZN (INVX0)                           0.11      2.25 r
  add_43/U123/Q (XOR2X2)                           0.32      2.57 r
  PCmux/U23/QN (NAND2X0)                           0.17      2.74 f
  PCmux/U64/QN (NAND2X1)                           0.11      2.85 r
  PC_dut/PC_reg[19]/D (DFFARX1)                    0.00      2.85 r
  data arrival time                                          2.85

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[19]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.85
  ------------------------------------------------------------------------
  slack (MET)                                                1.49



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U11/Q (AND2X1)                            0.37      1.42 r
  add_43/U104/Q (AND4X4)                           0.55      1.97 r
  add_43/U110/Q (AND2X1)                           0.26      2.23 r
  add_43/U117/Q (XOR2X2)                           0.34      2.57 r
  PCmux/U71/QN (NAND2X2)                           0.10      2.67 f
  PCmux/U7/QN (NAND2X1)                            0.11      2.78 r
  PC_dut/PC_reg[17]/D (DFFARX1)                    0.00      2.78 r
  data arrival time                                          2.78

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[17]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -2.78
  ------------------------------------------------------------------------
  slack (MET)                                                1.55



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U221/QN (NAND2X0)                         0.22      1.65 f
  add_43/U257/ZN (INVX0)                           0.17      1.82 r
  add_43/U112/Q (AND2X4)                           0.36      2.18 r
  add_43/U115/Q (XOR2X2)                           0.35      2.52 r
  PCmux/U74/QN (NAND2X1)                           0.15      2.67 f
  PCmux/U91/QN (NAND2X1)                           0.11      2.77 r
  PC_dut/PC_reg[10]/D (DFFARX1)                    0.00      2.78 r
  data arrival time                                          2.78

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.78
  ------------------------------------------------------------------------
  slack (MET)                                                1.57



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U77/Q (AND2X1)                            0.26      1.69 r
  add_43/U198/QN (NAND2X0)                         0.16      1.85 f
  add_43/U267/ZN (INVX0)                           0.13      1.98 r
  add_43/U99/Q (XNOR2X1)                           0.38      2.36 f
  add_43/U93/ZN (INVX1)                            0.13      2.49 r
  PCmux/U53/QN (NAND2X0)                           0.16      2.65 f
  PCmux/U79/QN (NAND2X1)                           0.11      2.77 r
  PC_dut/PC_reg[14]/D (DFFARX1)                    0.00      2.77 r
  data arrival time                                          2.77

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[14]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.77
  ------------------------------------------------------------------------
  slack (MET)                                                1.57



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U221/QN (NAND2X0)                         0.22      1.65 f
  add_43/U253/QN (NOR2X0)                          0.16      1.81 r
  add_43/U41/QN (NAND2X0)                          0.20      2.01 f
  add_43/U171/Q (XOR2X2)                           0.35      2.36 r
  PCmux/U65/QN (NAND2X0)                           0.20      2.56 f
  PCmux/U8/QN (NAND2X1)                            0.12      2.68 r
  PC_dut/PC_reg[11]/D (DFFARX1)                    0.00      2.68 r
  data arrival time                                          2.68

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[11]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -2.68
  ------------------------------------------------------------------------
  slack (MET)                                                1.66



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U77/Q (AND2X1)                            0.26      1.69 r
  add_43/U176/ZN (INVX0)                           0.11      1.80 f
  add_43/U86/Q (XNOR2X1)                           0.33      2.13 f
  add_43/U87/ZN (INVX0)                            0.27      2.40 r
  PCmux/U86/QN (NAND2X2)                           0.17      2.56 f
  PCmux/U85/QN (NAND2X1)                           0.11      2.67 r
  PC_dut/PC_reg[12]/D (DFFARX1)                    0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[12]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                                1.66



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U63/Q (AND2X1)                            0.36      1.41 r
  add_43/U60/Q (AND2X1)                            0.22      1.63 r
  add_43/U287/ZN (INVX0)                           0.10      1.73 f
  add_43/U105/Q (XNOR2X1)                          0.33      2.07 f
  add_43/U106/ZN (INVX0)                           0.25      2.31 r
  PCmux/U11/QN (NAND2X2)                           0.15      2.47 f
  PCmux/U10/QN (NAND2X2)                           0.09      2.56 r
  PC_dut/PC_reg[6]/D (DFFARX1)                     0.00      2.56 r
  data arrival time                                          2.56

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[6]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.35      4.35
  data required time                                         4.35
  ------------------------------------------------------------------------
  data required time                                         4.35
  data arrival time                                         -2.56
  ------------------------------------------------------------------------
  slack (MET)                                                1.79



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U63/Q (AND2X1)                            0.36      1.41 r
  add_43/U289/ZN (INVX0)                           0.10      1.51 f
  add_43/U107/Q (XNOR2X1)                          0.34      1.85 f
  add_43/U108/ZN (INVX0)                           0.28      2.13 r
  PCmux/U14/QN (NAND2X2)                           0.19      2.32 f
  PCmux/U13/QN (NAND2X2)                           0.10      2.42 r
  PC_dut/PC_reg[5]/D (DFFARX1)                     0.00      2.42 r
  data arrival time                                          2.42

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[5]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.42
  ------------------------------------------------------------------------
  slack (MET)                                                1.92



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U29/Q (AND2X1)                            0.39      1.43 r
  add_43/U82/Q (XNOR2X1)                           0.36      1.79 f
  add_43/U83/ZN (INVX0)                            0.31      2.10 r
  PCmux/U5/QN (NAND2X2)                            0.19      2.29 f
  PCmux/U4/QN (NAND2X1)                            0.12      2.41 r
  PC_dut/PC_reg[8]/D (DFFARX1)                     0.00      2.41 r
  data arrival time                                          2.41

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[8]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -2.41
  ------------------------------------------------------------------------
  slack (MET)                                                1.92



  Startpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[3]/QN (DFFARX1)                    0.42      0.42 f
  PC_dut/U10/ZN (INVX1)                            0.12      0.54 r
  add_43/U22/ZN (INVX0)                            0.15      0.70 f
  add_43/U26/QN (NOR2X0)                           0.35      1.05 r
  add_43/U84/Q (XNOR2X1)                           0.47      1.51 f
  add_43/U85/ZN (INVX0)                            0.27      1.78 r
  PCmux/U17/QN (NAND2X2)                           0.15      1.93 f
  PCmux/U16/QN (NAND2X1)                           0.11      2.03 r
  PC_dut/PC_reg[4]/D (DFFARX1)                     0.00      2.03 r
  data arrival time                                          2.03

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[4]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -2.03
  ------------------------------------------------------------------------
  slack (MET)                                                2.31



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.47 r
  PC_dut/U11/ZN (INVX1)                            0.13      0.59 f
  add_43/U24/ZN (INVX0)                            0.11      0.71 r
  add_43/U161/ZN (INVX0)                           0.12      0.83 f
  add_43/U65/ZN (INVX0)                            0.09      0.92 r
  add_43/U101/Q (XNOR2X1)                          0.37      1.28 f
  add_43/U102/ZN (INVX0)                           0.25      1.54 r
  PCmux/U20/QN (NAND2X2)                           0.19      1.73 f
  PCmux/U19/QN (NAND2X1)                           0.12      1.85 r
  PC_dut/PC_reg[3]/D (DFFARX1)                     0.00      1.85 r
  data arrival time                                          1.85

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[3]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.37      4.33
  data required time                                         4.33
  ------------------------------------------------------------------------
  data required time                                         4.33
  data arrival time                                         -1.85
  ------------------------------------------------------------------------
  slack (MET)                                                2.49



  Startpoint: PC_dut/PC_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[0]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[0]/Q (DFFARX1)                     0.69      0.69 f
  U36/ZN (INVX1)                                   0.41      1.10 r
  U37/ZN (INVX1)                                   0.38      1.48 f
  PCmux/U95/QN (NAND2X2)                           0.12      1.61 r
  PCmux/U94/QN (NAND2X1)                           0.12      1.73 f
  PC_dut/PC_reg[0]/D (DFFARX1)                     0.00      1.73 f
  data arrival time                                          1.73

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[0]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.27      4.43
  data required time                                         4.43
  ------------------------------------------------------------------------
  data required time                                         4.43
  data arrival time                                         -1.73
  ------------------------------------------------------------------------
  slack (MET)                                                2.69



  Startpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[2]/QN (DFFARX1)                    0.47      0.47 r
  PC_dut/U11/ZN (INVX1)                            0.13      0.59 f
  add_43/U24/ZN (INVX0)                            0.11      0.71 r
  add_43/U161/ZN (INVX0)                           0.12      0.83 f
  add_43/U75/ZN (INVX0)                            0.21      1.04 r
  PCmux/U29/QN (NAND2X1)                           0.17      1.21 f
  PCmux/U28/QN (NAND2X1)                           0.11      1.33 r
  PC_dut/PC_reg[2]/D (DFFARX1)                     0.00      1.33 r
  data arrival time                                          1.33

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[2]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.36      4.34
  data required time                                         4.34
  ------------------------------------------------------------------------
  data required time                                         4.34
  data arrival time                                         -1.33
  ------------------------------------------------------------------------
  slack (MET)                                                3.01



  Startpoint: PC_dut/PC_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[29] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[29]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[29]/Q (DFFARX1)                    0.71      0.71 f
  U15/ZN (INVX1)                                   0.51      1.22 r
  U17/ZN (INVX1)                                   0.38      1.60 f
  dummy_out[29] (out)                              0.00      1.60 f
  data arrival time                                          1.60

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.60
  ------------------------------------------------------------------------
  slack (MET)                                                3.05



  Startpoint: PC_dut/PC_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[0] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[0]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[0]/Q (DFFARX1)                     0.69      0.69 f
  U36/ZN (INVX1)                                   0.41      1.10 r
  U38/ZN (INVX1)                                   0.46      1.56 f
  dummy_out[0] (out)                               0.00      1.57 f
  data arrival time                                          1.57

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.57
  ------------------------------------------------------------------------
  slack (MET)                                                3.08



  Startpoint: PC_dut/PC_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[27] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[27]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[27]/Q (DFFARX1)                    0.69      0.69 f
  U21/ZN (INVX1)                                   0.40      1.09 r
  U23/ZN (INVX1)                                   0.45      1.55 f
  dummy_out[27] (out)                              0.00      1.55 f
  data arrival time                                          1.55

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.55
  ------------------------------------------------------------------------
  slack (MET)                                                3.10



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[24] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U59/ZN (INVX1)                            0.09      1.34 f
  PC_dut/U73/ZN (INVX1)                            0.09      1.43 r
  PC_dut/U47/ZN (INVX1)                            0.10      1.53 f
  PC_dut/U31/ZN (INVX1)                            0.12      1.66 r
  PC_dut/U33/ZN (INVX1)                            0.13      1.78 f
  PC_dut/U48/ZN (INVX1)                            0.08      1.86 r
  PC_dut/PC_reg[24]/RSTB (DFFARX1)                 0.00      1.86 r
  data arrival time                                          1.86

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[24]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.27      4.97
  data required time                                         4.97
  ------------------------------------------------------------------------
  data required time                                         4.97
  data arrival time                                         -1.86
  ------------------------------------------------------------------------
  slack (MET)                                                3.11



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[22] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U59/ZN (INVX1)                            0.09      1.34 f
  PC_dut/U73/ZN (INVX1)                            0.09      1.43 r
  PC_dut/U47/ZN (INVX1)                            0.10      1.53 f
  PC_dut/U31/ZN (INVX1)                            0.12      1.66 r
  PC_dut/U33/ZN (INVX1)                            0.13      1.78 f
  PC_dut/U50/ZN (INVX1)                            0.08      1.86 r
  PC_dut/PC_reg[22]/RSTB (DFFARX1)                 0.00      1.86 r
  data arrival time                                          1.86

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[22]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.27      4.97
  data required time                                         4.97
  ------------------------------------------------------------------------
  data required time                                         4.97
  data arrival time                                         -1.86
  ------------------------------------------------------------------------
  slack (MET)                                                3.11



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[5] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U59/ZN (INVX1)                            0.09      1.34 f
  PC_dut/U73/ZN (INVX1)                            0.09      1.43 r
  PC_dut/U47/ZN (INVX1)                            0.10      1.53 f
  PC_dut/U31/ZN (INVX1)                            0.12      1.66 r
  PC_dut/U32/ZN (INVX1)                            0.11      1.77 f
  PC_dut/U75/ZN (INVX0)                            0.10      1.86 r
  PC_dut/PC_reg[5]/RSTB (DFFARX1)                  0.00      1.86 r
  data arrival time                                          1.86

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[5]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.27      4.97
  data required time                                         4.97
  ------------------------------------------------------------------------
  data required time                                         4.97
  data arrival time                                         -1.86
  ------------------------------------------------------------------------
  slack (MET)                                                3.11



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[12] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U59/ZN (INVX1)                            0.09      1.34 f
  PC_dut/U73/ZN (INVX1)                            0.09      1.43 r
  PC_dut/U47/ZN (INVX1)                            0.10      1.53 f
  PC_dut/U31/ZN (INVX1)                            0.12      1.66 r
  PC_dut/U32/ZN (INVX1)                            0.11      1.77 f
  PC_dut/U49/ZN (INVX1)                            0.07      1.83 r
  PC_dut/PC_reg[12]/RSTB (DFFARX1)                 0.00      1.83 r
  data arrival time                                          1.83

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[12]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.26      4.96
  data required time                                         4.96
  ------------------------------------------------------------------------
  data required time                                         4.96
  data arrival time                                         -1.83
  ------------------------------------------------------------------------
  slack (MET)                                                3.13



  Startpoint: PC_dut/PC_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[18] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[18]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[18]/Q (DFFARX1)                    0.72      0.72 f
  U87/ZN (INVX1)                                   0.50      1.22 r
  U70/ZN (INVX1)                                   0.28      1.51 f
  dummy_out[18] (out)                              0.00      1.51 f
  data arrival time                                          1.51

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.51
  ------------------------------------------------------------------------
  slack (MET)                                                3.14



  Startpoint: PC_dut/PC_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[28] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[28]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[28]/Q (DFFARX1)                    0.69      0.69 f
  U18/ZN (INVX1)                                   0.39      1.08 r
  U20/ZN (INVX1)                                   0.38      1.46 f
  dummy_out[28] (out)                              0.00      1.46 f
  data arrival time                                          1.46

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.46
  ------------------------------------------------------------------------
  slack (MET)                                                3.19



  Startpoint: PC_dut/PC_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_dut/PC_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[1]/CLK (DFFARX1)                   0.00      0.00 r
  PC_dut/PC_reg[1]/Q (DFFARX1)                     0.68      0.68 r
  U33/ZN (INVX1)                                   0.13      0.81 f
  U34/ZN (INVX1)                                   0.15      0.95 r
  PCmux/U62/QN (NAND2X2)                           0.10      1.06 f
  PCmux/U61/QN (NAND2X1)                           0.09      1.15 r
  PC_dut/PC_reg[1]/D (DFFARX1)                     0.00      1.15 r
  data arrival time                                          1.15

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[1]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.35      4.35
  data required time                                         4.35
  ------------------------------------------------------------------------
  data required time                                         4.35
  data arrival time                                         -1.15
  ------------------------------------------------------------------------
  slack (MET)                                                3.20



  Startpoint: PC_dut/PC_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[19] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[19]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[19]/Q (DFFARX1)                    0.75      0.75 f
  U85/ZN (INVX1)                                   0.24      0.99 r
  U78/ZN (INVX1)                                   0.39      1.38 f
  dummy_out[19] (out)                              0.01      1.39 f
  data arrival time                                          1.39

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.39
  ------------------------------------------------------------------------
  slack (MET)                                                3.26



  Startpoint: PC_dut/PC_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[30] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[30]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[30]/Q (DFFARX1)                    0.69      0.69 f
  U12/ZN (INVX1)                                   0.39      1.08 r
  U14/ZN (INVX1)                                   0.27      1.36 f
  dummy_out[30] (out)                              0.00      1.36 f
  data arrival time                                          1.36

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.36
  ------------------------------------------------------------------------
  slack (MET)                                                3.29



  Startpoint: PC_dut/PC_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[31] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[31]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[31]/Q (DFFARX1)                    0.70      0.70 f
  U9/ZN (INVX1)                                    0.40      1.10 r
  U11/ZN (INVX1)                                   0.24      1.34 f
  dummy_out[31] (out)                              0.00      1.34 f
  data arrival time                                          1.34

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.34
  ------------------------------------------------------------------------
  slack (MET)                                                3.31



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[19] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U58/ZN (INVX1)                            0.10      1.34 f
  PC_dut/U67/ZN (INVX1)                            0.11      1.45 r
  PC_dut/U26/ZN (INVX1)                            0.11      1.55 f
  PC_dut/U28/ZN (INVX1)                            0.10      1.66 r
  PC_dut/PC_reg[19]/RSTB (DFFARX1)                 0.00      1.66 r
  data arrival time                                          1.66

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[19]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.28      4.98
  data required time                                         4.98
  ------------------------------------------------------------------------
  data required time                                         4.98
  data arrival time                                         -1.66
  ------------------------------------------------------------------------
  slack (MET)                                                3.32



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[1] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U58/ZN (INVX1)                            0.10      1.34 f
  PC_dut/U67/ZN (INVX1)                            0.11      1.45 r
  PC_dut/U26/ZN (INVX1)                            0.11      1.55 f
  PC_dut/U27/ZN (INVX1)                            0.08      1.64 r
  PC_dut/PC_reg[1]/RSTB (DFFARX1)                  0.00      1.64 r
  data arrival time                                          1.64

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[1]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.27      4.97
  data required time                                         4.97
  ------------------------------------------------------------------------
  data required time                                         4.97
  data arrival time                                         -1.64
  ------------------------------------------------------------------------
  slack (MET)                                                3.33



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[10] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U58/ZN (INVX1)                            0.10      1.34 f
  PC_dut/U67/ZN (INVX1)                            0.11      1.45 r
  PC_dut/U24/ZN (INVX1)                            0.11      1.56 f
  PC_dut/U56/ZN (INVX1)                            0.07      1.63 r
  PC_dut/PC_reg[10]/RSTB (DFFARX1)                 0.00      1.63 r
  data arrival time                                          1.63

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[10]/CLK (DFFARX1)                  0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.26      4.96
  data required time                                         4.96
  ------------------------------------------------------------------------
  data required time                                         4.96
  data arrival time                                         -1.63
  ------------------------------------------------------------------------
  slack (MET)                                                3.34



  Startpoint: rst (input port clocked by clk)
  Endpoint: PC_dut/PC_reg[7] (recovery check against rising-edge clock clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.05      0.05

  rst (in)                                         0.02      0.07 f
  U39/Z (NBUFFX2)                                  0.26      0.33 f
  PC_dut/U3/ZN (INVX1)                             0.14      0.47 r
  PC_dut/U68/ZN (INVX1)                            0.11      0.58 f
  PC_dut/U64/ZN (INVX1)                            0.09      0.67 r
  PC_dut/U65/ZN (INVX1)                            0.09      0.76 f
  PC_dut/U72/ZN (INVX1)                            0.08      0.83 r
  PC_dut/U70/ZN (INVX1)                            0.09      0.92 f
  PC_dut/U60/ZN (INVX1)                            0.11      1.04 r
  PC_dut/U61/ZN (INVX1)                            0.12      1.16 f
  PC_dut/U57/ZN (INVX1)                            0.09      1.25 r
  PC_dut/U58/ZN (INVX1)                            0.10      1.34 f
  PC_dut/U67/ZN (INVX1)                            0.11      1.45 r
  PC_dut/U24/ZN (INVX1)                            0.11      1.56 f
  PC_dut/U54/ZN (INVX1)                            0.07      1.62 r
  PC_dut/PC_reg[7]/RSTB (DFFARX1)                  0.00      1.62 r
  data arrival time                                          1.62

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  PC_dut/PC_reg[7]/CLK (DFFARX1)                   0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                               0.26      4.96
  data required time                                         4.96
  ------------------------------------------------------------------------
  data required time                                         4.96
  data arrival time                                         -1.62
  ------------------------------------------------------------------------
  slack (MET)                                                3.34



  Startpoint: PC_dut/PC_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dummy_out[20] (output port clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  PC_dut/PC_reg[20]/CLK (DFFARX1)                  0.00      0.00 r
  PC_dut/PC_reg[20]/Q (DFFARX1)                    0.74      0.74 f
  U89/ZN (INVX1)                                   0.20      0.95 r
  U66/ZN (INVX1)                                   0.35      1.29 f
  dummy_out[20] (out)                              0.01      1.30 f
  data arrival time                                          1.30

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  clock uncertainty                               -0.30      4.70
  output external delay                           -0.05      4.65
  data required time                                         4.65
  ------------------------------------------------------------------------
  data required time                                         4.65
  data arrival time                                         -1.30
  ------------------------------------------------------------------------
  slack (MET)                                                3.35



  Startpoint: reg_f/reg_mem_reg[17][13] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_f/reg_mem_reg[17][13] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  reg_f/reg_mem_reg[17][13]/CLK (DFFX2)            0.00      0.00 r
  reg_f/reg_mem_reg[17][13]/Q (DFFX2)              0.72      0.72 r
  reg_f/U1136/Q (AO21X1)                           0.29      1.01 r
  reg_f/reg_mem_reg[17][13]/D (DFFX2)              0.00      1.01 r
  data arrival time                                          1.01

  clock clk (rise edge)                            5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  reg_f/reg_mem_reg[17][13]/CLK (DFFX2)            0.00      5.00 r
  clock uncertainty                               -0.30      4.70
  library setup time                              -0.34      4.36
  data required time                                         4.36
  ------------------------------------------------------------------------
  data required time                                         4.36
  data arrival time                                         -1.01
  ------------------------------------------------------------------------
  slack (MET)                                                3.35


1
icc2_shell> report_timing -max_paths 50[13Gsave_block[K
Information: Saving block 'RISCV.dlib:RISCV_routing.design'
1
icc2_shell> start_gui
icc2_shell> exit
Maximum memory usage for this session: 814.88 MB
CPU usage for this session:    189 seconds (  0.05 hours)
Elapsed time for this session:    337 seconds (  0.09 hours)
Thank you for using IC Compiler II.
