#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55b19c52a7d0 .scope module, "SimpleCPU_tb" "SimpleCPU_tb" 2 1;
 .timescale 0 0;
P_0x55b19c53ddc0 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x55b19c55ed50_0 .var "clk", 0 0;
v0x55b19c55ee10_0 .var "reset", 0 0;
v0x55b19c55eed0_0 .var "rw_enable", 0 0;
v0x55b19c55ef70_0 .var "test_address", 7 0;
v0x55b19c55f010_0 .var "test_data_in", 15 0;
S_0x55b19c52fb20 .scope module, "cpu_inst" "SimpleCPU" 2 23, 3 1 0, S_0x55b19c52a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "data_out";
    .port_info 3 /OUTPUT 1 "rw_enable";
    .port_info 4 /OUTPUT 8 "address";
    .port_info 5 /OUTPUT 16 "data_in";
L_0x55b19c55f150 .functor BUFZ 16, v0x55b19c55ea20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b19c55d880_0 .net "ALU_op", 3 0, L_0x55b19c55f4e0;  1 drivers
v0x55b19c55d960_0 .net "ALU_result", 15 0, L_0x55b19c55f7d0;  1 drivers
v0x55b19c55da70_0 .net "address", 7 0, L_0x55b19c55f210;  1 drivers
v0x55b19c55db10_0 .net "clk", 0 0, v0x55b19c55ed50_0;  1 drivers
o0x7ecd6acb4828 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b19c55dc00_0 .net "data_in", 15 0, o0x7ecd6acb4828;  0 drivers
v0x55b19c55dd10_0 .net "data_out", 15 0, v0x55b19c55ea20_0;  1 drivers
v0x55b19c55ddf0_0 .net "instruction", 15 0, L_0x55b19c55f150;  1 drivers
v0x55b19c55deb0_0 .net "reg_read1", 2 0, L_0x55b19c55f2f0;  1 drivers
v0x55b19c55dfa0_0 .net "reg_read2", 2 0, L_0x55b19c55f380;  1 drivers
v0x55b19c55e060_0 .net "reg_write", 2 0, L_0x55b19c55f440;  1 drivers
v0x55b19c55e170_0 .net "reg_write_enable", 0 0, L_0x55b19c55f5b0;  1 drivers
v0x55b19c55e260_0 .net "reset", 0 0, v0x55b19c55ee10_0;  1 drivers
o0x7ecd6acb4888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b19c55e300_0 .net "rw_enable", 0 0, o0x7ecd6acb4888;  0 drivers
S_0x55b19c51da40 .scope module, "alu_inst" "ALU" 3 48, 4 1 0, S_0x55b19c52fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
L_0x55b19c55f7d0 .functor BUFZ 16, v0x55b19c55b650_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b19c5302e0_0 .net "A", 15 0, L_0x55b19c55f650;  1 drivers
v0x55b19c55b3d0_0 .net "B", 15 0, L_0x55b19c55f710;  1 drivers
v0x55b19c55b4b0_0 .net "opcode", 3 0, L_0x55b19c55f4e0;  alias, 1 drivers
v0x55b19c55b570_0 .net "result", 15 0, L_0x55b19c55f7d0;  alias, 1 drivers
v0x55b19c55b650_0 .var "result_r", 15 0;
E_0x55b19c541570 .event anyedge, v0x55b19c55b4b0_0, v0x55b19c55b3d0_0, v0x55b19c5302e0_0;
S_0x55b19c55b800 .scope module, "cu_inst" "CU" 3 26, 5 1 0, S_0x55b19c52fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Ins";
    .port_info 1 /OUTPUT 1 "Register_write_enable";
    .port_info 2 /OUTPUT 4 "ALU_opcode";
    .port_info 3 /OUTPUT 3 "r1";
    .port_info 4 /OUTPUT 3 "r2";
    .port_info 5 /OUTPUT 3 "r3";
L_0x55b19c55f2f0 .functor BUFZ 3, v0x55b19c55c0b0_0, C4<000>, C4<000>, C4<000>;
L_0x55b19c55f380 .functor BUFZ 3, v0x55b19c55c270_0, C4<000>, C4<000>, C4<000>;
L_0x55b19c55f440 .functor BUFZ 3, v0x55b19c55c430_0, C4<000>, C4<000>, C4<000>;
L_0x55b19c55f4e0 .functor BUFZ 4, v0x55b19c55bba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55b19c55f5b0 .functor BUFZ 1, v0x55b19c55bde0_0, C4<0>, C4<0>, C4<0>;
v0x55b19c55bac0_0 .net "ALU_opcode", 3 0, L_0x55b19c55f4e0;  alias, 1 drivers
v0x55b19c55bba0_0 .var "ALU_opcode_r", 3 0;
v0x55b19c55bc60_0 .net "Ins", 15 0, L_0x55b19c55f150;  alias, 1 drivers
v0x55b19c55bd20_0 .net "Register_write_enable", 0 0, L_0x55b19c55f5b0;  alias, 1 drivers
v0x55b19c55bde0_0 .var "Register_write_enable_r", 0 0;
v0x55b19c55bef0_0 .var "opcode", 6 0;
v0x55b19c55bfd0_0 .net "r1", 2 0, L_0x55b19c55f2f0;  alias, 1 drivers
v0x55b19c55c0b0_0 .var "r1_r", 2 0;
v0x55b19c55c190_0 .net "r2", 2 0, L_0x55b19c55f380;  alias, 1 drivers
v0x55b19c55c270_0 .var "r2_r", 2 0;
v0x55b19c55c350_0 .net "r3", 2 0, L_0x55b19c55f440;  alias, 1 drivers
v0x55b19c55c430_0 .var "r3_r", 2 0;
E_0x55b19c541dc0 .event anyedge, v0x55b19c55bc60_0;
S_0x55b19c55c5d0 .scope module, "pc_inst" "PC" 3 19, 6 1 0, S_0x55b19c52fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
L_0x55b19c55f210 .functor BUFZ 8, v0x55b19c55c9b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b19c55c7f0_0 .net "clk", 0 0, v0x55b19c55ed50_0;  alias, 1 drivers
v0x55b19c55c8d0_0 .net "pc", 7 0, L_0x55b19c55f210;  alias, 1 drivers
v0x55b19c55c9b0_0 .var "pc_r", 7 0;
v0x55b19c55ca70_0 .net "reset", 0 0, v0x55b19c55ee10_0;  alias, 1 drivers
E_0x55b19c5419f0 .event posedge, v0x55b19c55ca70_0, v0x55b19c55c7f0_0;
S_0x55b19c55cbb0 .scope module, "rf_inst" "RegisterFile" 3 36, 7 1 0, S_0x55b19c52fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "readAddr1";
    .port_info 2 /INPUT 3 "readAddr2";
    .port_info 3 /INPUT 3 "writeAddr";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 16 "writeData";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_0x55b19c55f650 .functor BUFZ 16, v0x55b19c55d200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b19c55f710 .functor BUFZ 16, v0x55b19c55d3b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b19c55ced0_0 .net "clk", 0 0, v0x55b19c55ed50_0;  alias, 1 drivers
v0x55b19c55cf90_0 .net "readAddr1", 2 0, L_0x55b19c55f2f0;  alias, 1 drivers
v0x55b19c55d030_0 .net "readAddr2", 2 0, L_0x55b19c55f380;  alias, 1 drivers
v0x55b19c55d130_0 .net "readData1", 15 0, L_0x55b19c55f650;  alias, 1 drivers
v0x55b19c55d200_0 .var "readData1_r", 15 0;
v0x55b19c55d2f0_0 .net "readData2", 15 0, L_0x55b19c55f710;  alias, 1 drivers
v0x55b19c55d3b0_0 .var "readData2_r", 15 0;
v0x55b19c55d470 .array "registers", 0 7, 15 0;
v0x55b19c55d530_0 .net "writeAddr", 2 0, L_0x55b19c55f440;  alias, 1 drivers
v0x55b19c55d620_0 .net "writeData", 15 0, L_0x55b19c55f7d0;  alias, 1 drivers
v0x55b19c55d6f0_0 .net "writeEnable", 0 0, L_0x55b19c55f5b0;  alias, 1 drivers
E_0x55b19c532bc0 .event posedge, v0x55b19c55c7f0_0;
S_0x55b19c55e4a0 .scope module, "instr_mem" "InstructionMemory" 2 14, 8 1 0, S_0x55b19c52a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rw_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
v0x55b19c55e720_0 .net "address", 7 0, v0x55b19c55ef70_0;  1 drivers
v0x55b19c55e800_0 .net "clk", 0 0, v0x55b19c55ed50_0;  alias, 1 drivers
v0x55b19c55e8c0_0 .net "data_in", 15 0, v0x55b19c55f010_0;  1 drivers
v0x55b19c55e960_0 .net "data_out", 15 0, v0x55b19c55ea20_0;  alias, 1 drivers
v0x55b19c55ea20_0 .var "data_out_r", 15 0;
v0x55b19c55eb30 .array "memory", 255 0, 15 0;
v0x55b19c55ebf0_0 .net "rw_enable", 0 0, v0x55b19c55eed0_0;  1 drivers
    .scope S_0x55b19c55e4a0;
T_0 ;
    %wait E_0x55b19c532bc0;
    %load/vec4 v0x55b19c55ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b19c55e720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b19c55eb30, 4;
    %assign/vec4 v0x55b19c55ea20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b19c55e8c0_0;
    %load/vec4 v0x55b19c55e720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b19c55eb30, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b19c55c5d0;
T_1 ;
    %wait E_0x55b19c5419f0;
    %load/vec4 v0x55b19c55ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b19c55c9b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b19c55c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b19c55c9b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b19c55c9b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b19c55b800;
T_2 ;
    %wait E_0x55b19c541dc0;
    %load/vec4 v0x55b19c55bc60_0;
    %parti/s 7, 9, 5;
    %store/vec4 v0x55b19c55bef0_0, 0, 7;
    %load/vec4 v0x55b19c55bc60_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x55b19c55c0b0_0, 0, 3;
    %load/vec4 v0x55b19c55bc60_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x55b19c55c270_0, 0, 3;
    %load/vec4 v0x55b19c55bc60_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55b19c55c430_0, 0, 3;
    %load/vec4 v0x55b19c55bef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b19c55bba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55bde0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b19c55cbb0;
T_3 ;
    %wait E_0x55b19c532bc0;
    %load/vec4 v0x55b19c55cf90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b19c55d470, 4;
    %assign/vec4 v0x55b19c55d200_0, 0;
    %load/vec4 v0x55b19c55d030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b19c55d470, 4;
    %assign/vec4 v0x55b19c55d3b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b19c55cbb0;
T_4 ;
    %wait E_0x55b19c532bc0;
    %load/vec4 v0x55b19c55d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55b19c55d620_0;
    %load/vec4 v0x55b19c55d530_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b19c55d470, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b19c51da40;
T_5 ;
    %wait E_0x55b19c541570;
    %load/vec4 v0x55b19c55b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x55b19c5302e0_0;
    %load/vec4 v0x55b19c55b3d0_0;
    %add;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x55b19c5302e0_0;
    %load/vec4 v0x55b19c55b3d0_0;
    %sub;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x55b19c5302e0_0;
    %load/vec4 v0x55b19c55b3d0_0;
    %and;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x55b19c5302e0_0;
    %load/vec4 v0x55b19c55b3d0_0;
    %or;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x55b19c5302e0_0;
    %ix/getv 4, v0x55b19c55b3d0_0;
    %shiftl 4;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x55b19c5302e0_0;
    %ix/getv 4, v0x55b19c55b3d0_0;
    %shiftr 4;
    %assign/vec4 v0x55b19c55b650_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b19c52a7d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b19c55ed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55ee10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55b19c52a7d0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x55b19c55ed50_0;
    %inv;
    %store/vec4 v0x55b19c55ed50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b19c52a7d0;
T_8 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b19c55ee10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b19c55ef70_0, 0, 8;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x55b19c55f010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b19c55eed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b19c55ef70_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b19c55f010_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b19c55eed0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SimpleCPU_test.v";
    "./SimpleCPU.v";
    "./ALU.v";
    "./CU.v";
    "./PC.v";
    "./RegisterFile.v";
    "./InstructionMemory.v";
