# TestFifo
* ModeSim
This is a test scenarios for Inter/Altera SCFIFO behavior.
For the details go [HERE](http://blogs.plymouth.ac.uk/embedded-systems/fpga-and-vhdl/testing-understanding-the-scfifo-megafunction/).
* Vivado
This is a test scenarios for VIVADO xpm_fifo_sync behavior.


