static int\r\nnv34_gr_chan_new(struct nvkm_gr *base, struct nvkm_fifo_chan *fifoch,\r\nconst struct nvkm_oclass *oclass, struct nvkm_object **pobject)\r\n{\r\nstruct nv20_gr *gr = nv20_gr(base);\r\nstruct nv20_gr_chan *chan;\r\nint ret, i;\r\nif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\nnvkm_object_ctor(&nv34_gr_chan, oclass, &chan->object);\r\nchan->gr = gr;\r\nchan->chid = fifoch->chid;\r\n*pobject = &chan->object;\r\nret = nvkm_memory_new(gr->base.engine.subdev.device,\r\nNVKM_MEM_TARGET_INST, 0x46dc, 16, true,\r\n&chan->inst);\r\nif (ret)\r\nreturn ret;\r\nnvkm_kmap(chan->inst);\r\nnvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));\r\nnvkm_wo32(chan->inst, 0x040c, 0x01000101);\r\nnvkm_wo32(chan->inst, 0x0420, 0x00000111);\r\nnvkm_wo32(chan->inst, 0x0424, 0x00000060);\r\nnvkm_wo32(chan->inst, 0x0440, 0x00000080);\r\nnvkm_wo32(chan->inst, 0x0444, 0xffff0000);\r\nnvkm_wo32(chan->inst, 0x0448, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x045c, 0x44400000);\r\nnvkm_wo32(chan->inst, 0x0480, 0xffff0000);\r\nfor (i = 0x04d4; i < 0x04dc; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x0fff0000);\r\nnvkm_wo32(chan->inst, 0x04e0, 0x00011100);\r\nfor (i = 0x04fc; i < 0x053c; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x07ff0000);\r\nnvkm_wo32(chan->inst, 0x0544, 0x4b7fffff);\r\nnvkm_wo32(chan->inst, 0x057c, 0x00000080);\r\nnvkm_wo32(chan->inst, 0x0580, 0x30201000);\r\nnvkm_wo32(chan->inst, 0x0584, 0x70605040);\r\nnvkm_wo32(chan->inst, 0x0588, 0xb8a89888);\r\nnvkm_wo32(chan->inst, 0x058c, 0xf8e8d8c8);\r\nnvkm_wo32(chan->inst, 0x05a0, 0xb0000000);\r\nfor (i = 0x05f0; i < 0x0630; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00010588);\r\nfor (i = 0x0630; i < 0x0670; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00030303);\r\nfor (i = 0x06b0; i < 0x06f0; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x0008aae4);\r\nfor (i = 0x06f0; i < 0x0730; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x01012000);\r\nfor (i = 0x0730; i < 0x0770; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00080008);\r\nnvkm_wo32(chan->inst, 0x0850, 0x00040000);\r\nnvkm_wo32(chan->inst, 0x0854, 0x00010000);\r\nfor (i = 0x0858; i < 0x0868; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00040004);\r\nfor (i = 0x15ac; i <= 0x271c ; i += 16) {\r\nnvkm_wo32(chan->inst, i + 0, 0x10700ff9);\r\nnvkm_wo32(chan->inst, i + 4, 0x0436086c);\r\nnvkm_wo32(chan->inst, i + 8, 0x000c001b);\r\n}\r\nfor (i = 0x274c; i < 0x275c; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x0000ffff);\r\nnvkm_wo32(chan->inst, 0x2ae0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2e9c, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2eb0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2edc, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x2ee0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2ee4, 0x3f000000);\r\nnvkm_wo32(chan->inst, 0x2eec, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x2ef0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2ef8, 0xbf800000);\r\nnvkm_wo32(chan->inst, 0x2f00, 0xbf800000);\r\nnvkm_done(chan->inst);\r\nreturn 0;\r\n}\r\nint\r\nnv34_gr_new(struct nvkm_device *device, int index, struct nvkm_gr **pgr)\r\n{\r\nreturn nv20_gr_new_(&nv34_gr, device, index, pgr);\r\n}
