#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e252796830 .scope module, "tran_mux_4_1" "tran_mux_4_1" 2 1;
 .timescale 0 0;
v0x55e2527b9d60_0 .var "abit", 0 0;
v0x55e2527b9e20_0 .var "bbit", 0 0;
v0x55e2527b9ee0_0 .var "cbit", 0 0;
v0x55e2527b9f80_0 .var "dbit", 0 0;
v0x55e2527ba020_0 .var "sel0", 0 0;
v0x55e2527ba0c0_0 .var "sel1", 0 0;
RS_0x7fdc2c8f8708 .resolv tri, L_0x55e2527bab80, L_0x55e2527bac10, L_0x55e2527bad50, L_0x55e2527bae00;
v0x55e2527ba1f0_0 .net8 "w", 0 0, RS_0x7fdc2c8f8708;  4 drivers, strength-aware
S_0x55e2527969b0 .scope module, "obj" "mux_4_1_tran" 2 11, 3 3 0, S_0x55e252796830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /INPUT 1 "s0"
    .port_info 5 /INPUT 1 "s1"
    .port_info 6 /OUTPUT 1 "y"
v0x55e2527b94c0_0 .net "a", 0 0, v0x55e2527b9d60_0;  1 drivers
v0x55e2527b95d0_0 .net "b", 0 0, v0x55e2527b9e20_0;  1 drivers
v0x55e2527b96e0_0 .net "c", 0 0, v0x55e2527b9ee0_0;  1 drivers
v0x55e2527b97d0_0 .net "d", 0 0, v0x55e2527b9f80_0;  1 drivers
v0x55e2527b98c0_0 .net "s0", 0 0, v0x55e2527ba020_0;  1 drivers
v0x55e2527b99b0_0 .net "s1", 0 0, v0x55e2527ba0c0_0;  1 drivers
RS_0x7fdc2c8f80a8 .resolv tri, L_0x55e2527ba320, L_0x55e2527ba420, L_0x55e2527ba540, L_0x55e2527ba5f0;
v0x55e2527b9a50_0 .net8 "w1", 0 0, RS_0x7fdc2c8f80a8;  4 drivers, strength-aware
RS_0x7fdc2c8f83d8 .resolv tri, L_0x55e2527ba6f0, L_0x55e2527ba780, L_0x55e2527ba8c0, L_0x55e2527baa80;
v0x55e2527b9af0_0 .net8 "w2", 0 0, RS_0x7fdc2c8f83d8;  4 drivers, strength-aware
v0x55e2527b9b90_0 .net8 "y", 0 0, RS_0x7fdc2c8f8708;  alias, 4 drivers, strength-aware
S_0x55e252796b80 .scope module, "o1" "mux_2_1_tran" 3 5, 4 3 0, S_0x55e2527969b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba490 .functor NOT 1, v0x55e2527ba020_0, C4<0>, C4<0>, C4<0>;
L_0x55e2527ba680 .functor NOT 1, v0x55e2527ba020_0, C4<0>, C4<0>, C4<0>;
v0x55e2527b6d80_0 .net "a", 0 0, v0x55e2527b9d60_0;  alias, 1 drivers
v0x55e2527b6e40_0 .net "b", 0 0, v0x55e2527b9e20_0;  alias, 1 drivers
v0x55e2527b6f10_0 .net "s", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b7030_0 .net8 "y", 0 0, RS_0x7fdc2c8f80a8;  alias, 4 drivers, strength-aware
S_0x55e252796d50 .scope module, "o1" "tran_gate" 4 4, 5 1 0, S_0x55e252796b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba320 .functor NMOS 1, v0x55e2527b9d60_0, L_0x55e2527ba490, C4<0>, C4<0>;
L_0x55e2527ba420 .functor PMOS 1, v0x55e2527b9d60_0, v0x55e2527ba020_0, C4<0>, C4<0>;
v0x55e2527943e0_0 .net "a", 0 0, v0x55e2527b9d60_0;  alias, 1 drivers
v0x55e252794480_0 .net "ne", 0 0, L_0x55e2527ba490;  1 drivers
v0x55e2527b6640_0 .net "pe", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b66e0_0 .net8 "y", 0 0, RS_0x7fdc2c8f80a8;  alias, 4 drivers, strength-aware
S_0x55e2527b6820 .scope module, "o2" "tran_gate" 4 5, 5 1 0, S_0x55e252796b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba540 .functor NMOS 1, v0x55e2527b9e20_0, v0x55e2527ba020_0, C4<0>, C4<0>;
L_0x55e2527ba5f0 .functor PMOS 1, v0x55e2527b9e20_0, L_0x55e2527ba680, C4<0>, C4<0>;
v0x55e2527b6a10_0 .net "a", 0 0, v0x55e2527b9e20_0;  alias, 1 drivers
v0x55e2527b6ad0_0 .net "ne", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b6b90_0 .net "pe", 0 0, L_0x55e2527ba680;  1 drivers
v0x55e2527b6c60_0 .net8 "y", 0 0, RS_0x7fdc2c8f80a8;  alias, 4 drivers, strength-aware
S_0x55e2527b7140 .scope module, "o2" "mux_2_1_tran" 3 6, 4 3 0, S_0x55e2527969b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba810 .functor NOT 1, v0x55e2527ba020_0, C4<0>, C4<0>, C4<0>;
L_0x55e2527bab10 .functor NOT 1, v0x55e2527ba020_0, C4<0>, C4<0>, C4<0>;
v0x55e2527b7f90_0 .net "a", 0 0, v0x55e2527b9ee0_0;  alias, 1 drivers
v0x55e2527b8050_0 .net "b", 0 0, v0x55e2527b9f80_0;  alias, 1 drivers
v0x55e2527b8120_0 .net "s", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b81f0_0 .net8 "y", 0 0, RS_0x7fdc2c8f83d8;  alias, 4 drivers, strength-aware
S_0x55e2527b73a0 .scope module, "o1" "tran_gate" 4 4, 5 1 0, S_0x55e2527b7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba6f0 .functor NMOS 1, v0x55e2527b9ee0_0, L_0x55e2527ba810, C4<0>, C4<0>;
L_0x55e2527ba780 .functor PMOS 1, v0x55e2527b9ee0_0, v0x55e2527ba020_0, C4<0>, C4<0>;
v0x55e2527b75e0_0 .net "a", 0 0, v0x55e2527b9ee0_0;  alias, 1 drivers
v0x55e2527b76c0_0 .net "ne", 0 0, L_0x55e2527ba810;  1 drivers
v0x55e2527b7780_0 .net "pe", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b7850_0 .net8 "y", 0 0, RS_0x7fdc2c8f83d8;  alias, 4 drivers, strength-aware
S_0x55e2527b79a0 .scope module, "o2" "tran_gate" 4 5, 5 1 0, S_0x55e2527b7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527ba8c0 .functor NMOS 1, v0x55e2527b9f80_0, v0x55e2527ba020_0, C4<0>, C4<0>;
L_0x55e2527baa80 .functor PMOS 1, v0x55e2527b9f80_0, L_0x55e2527bab10, C4<0>, C4<0>;
v0x55e2527b7c00_0 .net "a", 0 0, v0x55e2527b9f80_0;  alias, 1 drivers
v0x55e2527b7cc0_0 .net "ne", 0 0, v0x55e2527ba020_0;  alias, 1 drivers
v0x55e2527b7d80_0 .net "pe", 0 0, L_0x55e2527bab10;  1 drivers
v0x55e2527b7e50_0 .net8 "y", 0 0, RS_0x7fdc2c8f83d8;  alias, 4 drivers, strength-aware
S_0x55e2527b82b0 .scope module, "o3" "mux_2_1_tran" 3 7, 4 3 0, S_0x55e2527969b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527baca0 .functor NOT 1, v0x55e2527ba0c0_0, C4<0>, C4<0>, C4<0>;
L_0x55e2527bafa0 .functor NOT 1, v0x55e2527ba0c0_0, C4<0>, C4<0>, C4<0>;
v0x55e2527b9130_0 .net8 "a", 0 0, RS_0x7fdc2c8f80a8;  alias, 4 drivers, strength-aware
v0x55e2527b91f0_0 .net8 "b", 0 0, RS_0x7fdc2c8f83d8;  alias, 4 drivers, strength-aware
v0x55e2527b9340_0 .net "s", 0 0, v0x55e2527ba0c0_0;  alias, 1 drivers
v0x55e2527b93e0_0 .net8 "y", 0 0, RS_0x7fdc2c8f8708;  alias, 4 drivers, strength-aware
S_0x55e2527b8520 .scope module, "o1" "tran_gate" 4 4, 5 1 0, S_0x55e2527b82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527bab80 .functor NMOS 1, RS_0x7fdc2c8f80a8, L_0x55e2527baca0, C4<0>, C4<0>;
L_0x55e2527bac10 .functor PMOS 1, RS_0x7fdc2c8f80a8, v0x55e2527ba0c0_0, C4<0>, C4<0>;
v0x55e2527b8790_0 .net8 "a", 0 0, RS_0x7fdc2c8f80a8;  alias, 4 drivers, strength-aware
v0x55e2527b8850_0 .net "ne", 0 0, L_0x55e2527baca0;  1 drivers
v0x55e2527b8910_0 .net "pe", 0 0, v0x55e2527ba0c0_0;  alias, 1 drivers
v0x55e2527b89e0_0 .net8 "y", 0 0, RS_0x7fdc2c8f8708;  alias, 4 drivers, strength-aware
S_0x55e2527b8b50 .scope module, "o2" "tran_gate" 4 5, 5 1 0, S_0x55e2527b82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "ne"
    .port_info 2 /INPUT 1 "pe"
    .port_info 3 /OUTPUT 1 "y"
L_0x55e2527bad50 .functor NMOS 1, RS_0x7fdc2c8f83d8, v0x55e2527ba0c0_0, C4<0>, C4<0>;
L_0x55e2527bae00 .functor PMOS 1, RS_0x7fdc2c8f83d8, L_0x55e2527bafa0, C4<0>, C4<0>;
v0x55e2527b8db0_0 .net8 "a", 0 0, RS_0x7fdc2c8f83d8;  alias, 4 drivers, strength-aware
v0x55e2527b8e50_0 .net "ne", 0 0, v0x55e2527ba0c0_0;  alias, 1 drivers
v0x55e2527b8f40_0 .net "pe", 0 0, L_0x55e2527bafa0;  1 drivers
v0x55e2527b9010_0 .net8 "y", 0 0, RS_0x7fdc2c8f8708;  alias, 4 drivers, strength-aware
    .scope S_0x55e252796830;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527ba0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2527b9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2527b9f80_0, 0, 1;
    %delay 20, 0;
    %end;
    .thread T_0;
    .scope S_0x55e252796830;
T_1 ;
    %vpi_call 2 36 "$dumpfile", "tran_mux_4_1.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e252796830 {0 0 0};
    %vpi_call 2 38 "$monitor", "time = %2d,      S1(MSB) =%1b, S0 =%1b      A =%1b,   B =%1b,   C =%1b,    D =%1b,    Out =%1b", $time, v0x55e2527ba0c0_0, v0x55e2527ba020_0, v0x55e2527b9d60_0, v0x55e2527b9e20_0, v0x55e2527b9ee0_0, v0x55e2527b9f80_0, v0x55e2527ba1f0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_mux_4_1_tran.v";
    "mux_4_1_tran.v";
    "./mux_2_1_tran.v";
    "./tran_gate.v";
