{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@113:139@HdlStmProcess", "    end else begin\n      cic_change_rate <= 1'b0;\n    end\n  end\n\n  always @(posedge dac_clk) begin\n    if (interpolation_ratio == 0 || interpolation_ratio == 1) begin\n      dac_int_valid <= dac_filt_int_valid;\n    end else begin\n      if (dac_filt_int_valid == 1'b1) begin\n        if (interpolation_counter  < interpolation_ratio) begin\n          interpolation_counter <= interpolation_counter + 1;\n          dac_int_valid <= 1'b0;\n        end else begin\n          interpolation_counter <= 0;\n          dac_int_valid <= 1'b1;\n        end\n      end else begin\n        dac_int_valid <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge dac_clk) begin\n    case (filter_mask)\n      3'b000: filter_enable <= 1'b0;\n      default: filter_enable <= 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[120, "      dac_int_valid <= dac_filt_int_valid;\n"], [122, "      if (dac_filt_int_valid == 1'b1) begin\n"], [123, "        if (interpolation_counter  < interpolation_ratio) begin\n"], [125, "          dac_int_valid <= 1'b0;\n"], [128, "          dac_int_valid <= 1'b1;\n"], [131, "        dac_int_valid <= 1'b0;\n"]], "Add": [[120, "      dac_int_valid_d <= dac_filt_int_valid;\n"], [123, "      if (dac_filt_int_valid &\n"], [123, "          (!start_sync_channels | !dma_data_valid |\n"], [123, "           (dma_data_valid & dma_data_valid_adjacent))) begin\n"], [123, "        if (interpolation_counter < interpolation_ratio) begin\n"], [125, "          dac_int_valid_d <= 1'b0;\n"], [128, "          dac_int_valid_d <= 1'b1;\n"], [131, "        dac_int_valid_d <= 1'b0;\n"], [131, "        interpolation_counter <= 0;\n"], [134, "  always @(posedge dac_clk) begin\n"], [134, "    if (dma_transfer_suspend) begin\n"], [134, "      dma_data_valid <= 1'b0;\n"], [134, "      dma_data_valid_adjacent <=  1'b0;\n"], [134, "    end else begin\n"], [134, "      dma_data_valid <= dma_valid ? 1'b1 : dma_data_valid;\n"], [134, "      dma_data_valid_adjacent <= dma_valid_adjacent ? 1'b1 : dma_data_valid_adjacent;\n"], [134, "    end\n"], [134, "    if (start_sync_channels == 1'b0) begin\n"], [134, "      transmit_valid <= 1'b1;\n"], [134, "    end else begin\n"], [134, "      transmit_valid <= (dma_data_valid & dma_data_valid_adjacent) ? 1'b1 : ~dma_data_valid;\n"], [134, "    end\n"], [134, "  end\n"], [134, "  assign dac_int_valid = transmit_valid ? dac_int_valid_d : 1'b0;\n"]]}}