
IMU_sensore_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac50  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0810aef0  0810aef0  0001aef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810b438  0810b438  0001b438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810b440  0810b440  0001b440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810b444  0810b444  0001b444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  10000000  0810b448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000025c  100001e4  0810b62c  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  10000440  0810b62c  00020440  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 11 .debug_info   000159b5  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000289b  00000000  00000000  00035c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000f18  00000000  00000000  000384a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000bab  00000000  00000000  000393c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003abcb  00000000  00000000  00039f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000152ba  00000000  00000000  00074b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017e947  00000000  00000000  00089df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005490  00000000  00000000  00208738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006b  00000000  00000000  0020dbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e4 	.word	0x100001e4
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810aed8 	.word	0x0810aed8

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001e8 	.word	0x100001e8
 81002dc:	0810aed8 	.word	0x0810aed8

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a6 	b.w	81010fc <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9e08      	ldr	r6, [sp, #32]
 8100e3a:	460d      	mov	r5, r1
 8100e3c:	4604      	mov	r4, r0
 8100e3e:	460f      	mov	r7, r1
 8100e40:	2b00      	cmp	r3, #0
 8100e42:	d14a      	bne.n	8100eda <__udivmoddi4+0xa6>
 8100e44:	428a      	cmp	r2, r1
 8100e46:	4694      	mov	ip, r2
 8100e48:	d965      	bls.n	8100f16 <__udivmoddi4+0xe2>
 8100e4a:	fab2 f382 	clz	r3, r2
 8100e4e:	b143      	cbz	r3, 8100e62 <__udivmoddi4+0x2e>
 8100e50:	fa02 fc03 	lsl.w	ip, r2, r3
 8100e54:	f1c3 0220 	rsb	r2, r3, #32
 8100e58:	409f      	lsls	r7, r3
 8100e5a:	fa20 f202 	lsr.w	r2, r0, r2
 8100e5e:	4317      	orrs	r7, r2
 8100e60:	409c      	lsls	r4, r3
 8100e62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8100e66:	fa1f f58c 	uxth.w	r5, ip
 8100e6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8100e6e:	0c22      	lsrs	r2, r4, #16
 8100e70:	fb0e 7711 	mls	r7, lr, r1, r7
 8100e74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8100e78:	fb01 f005 	mul.w	r0, r1, r5
 8100e7c:	4290      	cmp	r0, r2
 8100e7e:	d90a      	bls.n	8100e96 <__udivmoddi4+0x62>
 8100e80:	eb1c 0202 	adds.w	r2, ip, r2
 8100e84:	f101 37ff 	add.w	r7, r1, #4294967295
 8100e88:	f080 811c 	bcs.w	81010c4 <__udivmoddi4+0x290>
 8100e8c:	4290      	cmp	r0, r2
 8100e8e:	f240 8119 	bls.w	81010c4 <__udivmoddi4+0x290>
 8100e92:	3902      	subs	r1, #2
 8100e94:	4462      	add	r2, ip
 8100e96:	1a12      	subs	r2, r2, r0
 8100e98:	b2a4      	uxth	r4, r4
 8100e9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8100e9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8100ea2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100ea6:	fb00 f505 	mul.w	r5, r0, r5
 8100eaa:	42a5      	cmp	r5, r4
 8100eac:	d90a      	bls.n	8100ec4 <__udivmoddi4+0x90>
 8100eae:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8100eb6:	f080 8107 	bcs.w	81010c8 <__udivmoddi4+0x294>
 8100eba:	42a5      	cmp	r5, r4
 8100ebc:	f240 8104 	bls.w	81010c8 <__udivmoddi4+0x294>
 8100ec0:	4464      	add	r4, ip
 8100ec2:	3802      	subs	r0, #2
 8100ec4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8100ec8:	1b64      	subs	r4, r4, r5
 8100eca:	2100      	movs	r1, #0
 8100ecc:	b11e      	cbz	r6, 8100ed6 <__udivmoddi4+0xa2>
 8100ece:	40dc      	lsrs	r4, r3
 8100ed0:	2300      	movs	r3, #0
 8100ed2:	e9c6 4300 	strd	r4, r3, [r6]
 8100ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eda:	428b      	cmp	r3, r1
 8100edc:	d908      	bls.n	8100ef0 <__udivmoddi4+0xbc>
 8100ede:	2e00      	cmp	r6, #0
 8100ee0:	f000 80ed 	beq.w	81010be <__udivmoddi4+0x28a>
 8100ee4:	2100      	movs	r1, #0
 8100ee6:	e9c6 0500 	strd	r0, r5, [r6]
 8100eea:	4608      	mov	r0, r1
 8100eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef0:	fab3 f183 	clz	r1, r3
 8100ef4:	2900      	cmp	r1, #0
 8100ef6:	d149      	bne.n	8100f8c <__udivmoddi4+0x158>
 8100ef8:	42ab      	cmp	r3, r5
 8100efa:	d302      	bcc.n	8100f02 <__udivmoddi4+0xce>
 8100efc:	4282      	cmp	r2, r0
 8100efe:	f200 80f8 	bhi.w	81010f2 <__udivmoddi4+0x2be>
 8100f02:	1a84      	subs	r4, r0, r2
 8100f04:	eb65 0203 	sbc.w	r2, r5, r3
 8100f08:	2001      	movs	r0, #1
 8100f0a:	4617      	mov	r7, r2
 8100f0c:	2e00      	cmp	r6, #0
 8100f0e:	d0e2      	beq.n	8100ed6 <__udivmoddi4+0xa2>
 8100f10:	e9c6 4700 	strd	r4, r7, [r6]
 8100f14:	e7df      	b.n	8100ed6 <__udivmoddi4+0xa2>
 8100f16:	b902      	cbnz	r2, 8100f1a <__udivmoddi4+0xe6>
 8100f18:	deff      	udf	#255	; 0xff
 8100f1a:	fab2 f382 	clz	r3, r2
 8100f1e:	2b00      	cmp	r3, #0
 8100f20:	f040 8090 	bne.w	8101044 <__udivmoddi4+0x210>
 8100f24:	1a8a      	subs	r2, r1, r2
 8100f26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f2a:	fa1f fe8c 	uxth.w	lr, ip
 8100f2e:	2101      	movs	r1, #1
 8100f30:	fbb2 f5f7 	udiv	r5, r2, r7
 8100f34:	fb07 2015 	mls	r0, r7, r5, r2
 8100f38:	0c22      	lsrs	r2, r4, #16
 8100f3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8100f3e:	fb0e f005 	mul.w	r0, lr, r5
 8100f42:	4290      	cmp	r0, r2
 8100f44:	d908      	bls.n	8100f58 <__udivmoddi4+0x124>
 8100f46:	eb1c 0202 	adds.w	r2, ip, r2
 8100f4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8100f4e:	d202      	bcs.n	8100f56 <__udivmoddi4+0x122>
 8100f50:	4290      	cmp	r0, r2
 8100f52:	f200 80cb 	bhi.w	81010ec <__udivmoddi4+0x2b8>
 8100f56:	4645      	mov	r5, r8
 8100f58:	1a12      	subs	r2, r2, r0
 8100f5a:	b2a4      	uxth	r4, r4
 8100f5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8100f60:	fb07 2210 	mls	r2, r7, r0, r2
 8100f64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100f68:	fb0e fe00 	mul.w	lr, lr, r0
 8100f6c:	45a6      	cmp	lr, r4
 8100f6e:	d908      	bls.n	8100f82 <__udivmoddi4+0x14e>
 8100f70:	eb1c 0404 	adds.w	r4, ip, r4
 8100f74:	f100 32ff 	add.w	r2, r0, #4294967295
 8100f78:	d202      	bcs.n	8100f80 <__udivmoddi4+0x14c>
 8100f7a:	45a6      	cmp	lr, r4
 8100f7c:	f200 80bb 	bhi.w	81010f6 <__udivmoddi4+0x2c2>
 8100f80:	4610      	mov	r0, r2
 8100f82:	eba4 040e 	sub.w	r4, r4, lr
 8100f86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8100f8a:	e79f      	b.n	8100ecc <__udivmoddi4+0x98>
 8100f8c:	f1c1 0720 	rsb	r7, r1, #32
 8100f90:	408b      	lsls	r3, r1
 8100f92:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f96:	ea4c 0c03 	orr.w	ip, ip, r3
 8100f9a:	fa05 f401 	lsl.w	r4, r5, r1
 8100f9e:	fa20 f307 	lsr.w	r3, r0, r7
 8100fa2:	40fd      	lsrs	r5, r7
 8100fa4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fa8:	4323      	orrs	r3, r4
 8100faa:	fbb5 f8f9 	udiv	r8, r5, r9
 8100fae:	fa1f fe8c 	uxth.w	lr, ip
 8100fb2:	fb09 5518 	mls	r5, r9, r8, r5
 8100fb6:	0c1c      	lsrs	r4, r3, #16
 8100fb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8100fbc:	fb08 f50e 	mul.w	r5, r8, lr
 8100fc0:	42a5      	cmp	r5, r4
 8100fc2:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc6:	fa00 f001 	lsl.w	r0, r0, r1
 8100fca:	d90b      	bls.n	8100fe4 <__udivmoddi4+0x1b0>
 8100fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8100fd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fd4:	f080 8088 	bcs.w	81010e8 <__udivmoddi4+0x2b4>
 8100fd8:	42a5      	cmp	r5, r4
 8100fda:	f240 8085 	bls.w	81010e8 <__udivmoddi4+0x2b4>
 8100fde:	f1a8 0802 	sub.w	r8, r8, #2
 8100fe2:	4464      	add	r4, ip
 8100fe4:	1b64      	subs	r4, r4, r5
 8100fe6:	b29d      	uxth	r5, r3
 8100fe8:	fbb4 f3f9 	udiv	r3, r4, r9
 8100fec:	fb09 4413 	mls	r4, r9, r3, r4
 8100ff0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8100ff4:	fb03 fe0e 	mul.w	lr, r3, lr
 8100ff8:	45a6      	cmp	lr, r4
 8100ffa:	d908      	bls.n	810100e <__udivmoddi4+0x1da>
 8100ffc:	eb1c 0404 	adds.w	r4, ip, r4
 8101000:	f103 35ff 	add.w	r5, r3, #4294967295
 8101004:	d26c      	bcs.n	81010e0 <__udivmoddi4+0x2ac>
 8101006:	45a6      	cmp	lr, r4
 8101008:	d96a      	bls.n	81010e0 <__udivmoddi4+0x2ac>
 810100a:	3b02      	subs	r3, #2
 810100c:	4464      	add	r4, ip
 810100e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8101012:	fba3 9502 	umull	r9, r5, r3, r2
 8101016:	eba4 040e 	sub.w	r4, r4, lr
 810101a:	42ac      	cmp	r4, r5
 810101c:	46c8      	mov	r8, r9
 810101e:	46ae      	mov	lr, r5
 8101020:	d356      	bcc.n	81010d0 <__udivmoddi4+0x29c>
 8101022:	d053      	beq.n	81010cc <__udivmoddi4+0x298>
 8101024:	b156      	cbz	r6, 810103c <__udivmoddi4+0x208>
 8101026:	ebb0 0208 	subs.w	r2, r0, r8
 810102a:	eb64 040e 	sbc.w	r4, r4, lr
 810102e:	fa04 f707 	lsl.w	r7, r4, r7
 8101032:	40ca      	lsrs	r2, r1
 8101034:	40cc      	lsrs	r4, r1
 8101036:	4317      	orrs	r7, r2
 8101038:	e9c6 7400 	strd	r7, r4, [r6]
 810103c:	4618      	mov	r0, r3
 810103e:	2100      	movs	r1, #0
 8101040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101044:	f1c3 0120 	rsb	r1, r3, #32
 8101048:	fa02 fc03 	lsl.w	ip, r2, r3
 810104c:	fa20 f201 	lsr.w	r2, r0, r1
 8101050:	fa25 f101 	lsr.w	r1, r5, r1
 8101054:	409d      	lsls	r5, r3
 8101056:	432a      	orrs	r2, r5
 8101058:	ea4f 471c 	mov.w	r7, ip, lsr #16
 810105c:	fa1f fe8c 	uxth.w	lr, ip
 8101060:	fbb1 f0f7 	udiv	r0, r1, r7
 8101064:	fb07 1510 	mls	r5, r7, r0, r1
 8101068:	0c11      	lsrs	r1, r2, #16
 810106a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 810106e:	fb00 f50e 	mul.w	r5, r0, lr
 8101072:	428d      	cmp	r5, r1
 8101074:	fa04 f403 	lsl.w	r4, r4, r3
 8101078:	d908      	bls.n	810108c <__udivmoddi4+0x258>
 810107a:	eb1c 0101 	adds.w	r1, ip, r1
 810107e:	f100 38ff 	add.w	r8, r0, #4294967295
 8101082:	d22f      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 8101084:	428d      	cmp	r5, r1
 8101086:	d92d      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 8101088:	3802      	subs	r0, #2
 810108a:	4461      	add	r1, ip
 810108c:	1b49      	subs	r1, r1, r5
 810108e:	b292      	uxth	r2, r2
 8101090:	fbb1 f5f7 	udiv	r5, r1, r7
 8101094:	fb07 1115 	mls	r1, r7, r5, r1
 8101098:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 810109c:	fb05 f10e 	mul.w	r1, r5, lr
 81010a0:	4291      	cmp	r1, r2
 81010a2:	d908      	bls.n	81010b6 <__udivmoddi4+0x282>
 81010a4:	eb1c 0202 	adds.w	r2, ip, r2
 81010a8:	f105 38ff 	add.w	r8, r5, #4294967295
 81010ac:	d216      	bcs.n	81010dc <__udivmoddi4+0x2a8>
 81010ae:	4291      	cmp	r1, r2
 81010b0:	d914      	bls.n	81010dc <__udivmoddi4+0x2a8>
 81010b2:	3d02      	subs	r5, #2
 81010b4:	4462      	add	r2, ip
 81010b6:	1a52      	subs	r2, r2, r1
 81010b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 81010bc:	e738      	b.n	8100f30 <__udivmoddi4+0xfc>
 81010be:	4631      	mov	r1, r6
 81010c0:	4630      	mov	r0, r6
 81010c2:	e708      	b.n	8100ed6 <__udivmoddi4+0xa2>
 81010c4:	4639      	mov	r1, r7
 81010c6:	e6e6      	b.n	8100e96 <__udivmoddi4+0x62>
 81010c8:	4610      	mov	r0, r2
 81010ca:	e6fb      	b.n	8100ec4 <__udivmoddi4+0x90>
 81010cc:	4548      	cmp	r0, r9
 81010ce:	d2a9      	bcs.n	8101024 <__udivmoddi4+0x1f0>
 81010d0:	ebb9 0802 	subs.w	r8, r9, r2
 81010d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 81010d8:	3b01      	subs	r3, #1
 81010da:	e7a3      	b.n	8101024 <__udivmoddi4+0x1f0>
 81010dc:	4645      	mov	r5, r8
 81010de:	e7ea      	b.n	81010b6 <__udivmoddi4+0x282>
 81010e0:	462b      	mov	r3, r5
 81010e2:	e794      	b.n	810100e <__udivmoddi4+0x1da>
 81010e4:	4640      	mov	r0, r8
 81010e6:	e7d1      	b.n	810108c <__udivmoddi4+0x258>
 81010e8:	46d0      	mov	r8, sl
 81010ea:	e77b      	b.n	8100fe4 <__udivmoddi4+0x1b0>
 81010ec:	3d02      	subs	r5, #2
 81010ee:	4462      	add	r2, ip
 81010f0:	e732      	b.n	8100f58 <__udivmoddi4+0x124>
 81010f2:	4608      	mov	r0, r1
 81010f4:	e70a      	b.n	8100f0c <__udivmoddi4+0xd8>
 81010f6:	4464      	add	r4, ip
 81010f8:	3802      	subs	r0, #2
 81010fa:	e742      	b.n	8100f82 <__udivmoddi4+0x14e>

081010fc <__aeabi_idiv0>:
 81010fc:	4770      	bx	lr
 81010fe:	bf00      	nop

08101100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101100:	b480      	push	{r7}
 8101102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101104:	4b09      	ldr	r3, [pc, #36]	; (810112c <SystemInit+0x2c>)
 8101106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810110a:	4a08      	ldr	r2, [pc, #32]	; (810112c <SystemInit+0x2c>)
 810110c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101114:	4b05      	ldr	r3, [pc, #20]	; (810112c <SystemInit+0x2c>)
 8101116:	691b      	ldr	r3, [r3, #16]
 8101118:	4a04      	ldr	r2, [pc, #16]	; (810112c <SystemInit+0x2c>)
 810111a:	f043 0310 	orr.w	r3, r3, #16
 810111e:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101120:	bf00      	nop
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr
 810112a:	bf00      	nop
 810112c:	e000ed00 	.word	0xe000ed00

08101130 <IMU_MPU6050_Init>:

float g = 9.80665;
float Acc_LSB_Sensitivity = 8192.0;
float Gyro_LSB_Sensitivity = 65.5;

uint8_t IMU_MPU6050_Init(void) {
 8101130:	b580      	push	{r7, lr}
 8101132:	b086      	sub	sp, #24
 8101134:	af04      	add	r7, sp, #16
    uint8_t Data;
    HAL_StatusTypeDef ret;

    // Controlla la disponibilit del dispositivo
    ret = HAL_I2C_IsDeviceReady(&hi2c1, MPU6050_ADDR, 2, 1000);
 8101136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810113a:	2202      	movs	r2, #2
 810113c:	21d0      	movs	r1, #208	; 0xd0
 810113e:	4857      	ldr	r0, [pc, #348]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101140:	f001 fc3e 	bl	81029c0 <HAL_I2C_IsDeviceReady>
 8101144:	4603      	mov	r3, r0
 8101146:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 8101148:	79fb      	ldrb	r3, [r7, #7]
 810114a:	2b00      	cmp	r3, #0
 810114c:	d001      	beq.n	8101152 <IMU_MPU6050_Init+0x22>
        return -1;
 810114e:	23ff      	movs	r3, #255	; 0xff
 8101150:	e09f      	b.n	8101292 <IMU_MPU6050_Init+0x162>
    }

    // Verifica che il dispositivo sia quello atteso
    uint8_t check;
    ret = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8101152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101156:	9302      	str	r3, [sp, #8]
 8101158:	2301      	movs	r3, #1
 810115a:	9301      	str	r3, [sp, #4]
 810115c:	1d7b      	adds	r3, r7, #5
 810115e:	9300      	str	r3, [sp, #0]
 8101160:	2301      	movs	r3, #1
 8101162:	2275      	movs	r2, #117	; 0x75
 8101164:	21d0      	movs	r1, #208	; 0xd0
 8101166:	484d      	ldr	r0, [pc, #308]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101168:	f001 fb10 	bl	810278c <HAL_I2C_Mem_Read>
 810116c:	4603      	mov	r3, r0
 810116e:	71fb      	strb	r3, [r7, #7]
    if ((ret != HAL_OK) || (check != 0x68)) {
 8101170:	79fb      	ldrb	r3, [r7, #7]
 8101172:	2b00      	cmp	r3, #0
 8101174:	d102      	bne.n	810117c <IMU_MPU6050_Init+0x4c>
 8101176:	797b      	ldrb	r3, [r7, #5]
 8101178:	2b68      	cmp	r3, #104	; 0x68
 810117a:	d001      	beq.n	8101180 <IMU_MPU6050_Init+0x50>
        return -1;
 810117c:	23ff      	movs	r3, #255	; 0xff
 810117e:	e088      	b.n	8101292 <IMU_MPU6050_Init+0x162>
    }

	Data = 0;
 8101180:	2300      	movs	r3, #0
 8101182:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, 1000);
 8101184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101188:	9302      	str	r3, [sp, #8]
 810118a:	2301      	movs	r3, #1
 810118c:	9301      	str	r3, [sp, #4]
 810118e:	1dbb      	adds	r3, r7, #6
 8101190:	9300      	str	r3, [sp, #0]
 8101192:	2301      	movs	r3, #1
 8101194:	226b      	movs	r2, #107	; 0x6b
 8101196:	21d0      	movs	r1, #208	; 0xd0
 8101198:	4840      	ldr	r0, [pc, #256]	; (810129c <IMU_MPU6050_Init+0x16c>)
 810119a:	f001 f9e3 	bl	8102564 <HAL_I2C_Mem_Write>
 810119e:	4603      	mov	r3, r0
 81011a0:	71fb      	strb	r3, [r7, #7]

	Data = 0x08;
 81011a2:	2308      	movs	r3, #8
 81011a4:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 81011a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81011aa:	9302      	str	r3, [sp, #8]
 81011ac:	2301      	movs	r3, #1
 81011ae:	9301      	str	r3, [sp, #4]
 81011b0:	1dbb      	adds	r3, r7, #6
 81011b2:	9300      	str	r3, [sp, #0]
 81011b4:	2301      	movs	r3, #1
 81011b6:	221c      	movs	r2, #28
 81011b8:	21d0      	movs	r1, #208	; 0xd0
 81011ba:	4838      	ldr	r0, [pc, #224]	; (810129c <IMU_MPU6050_Init+0x16c>)
 81011bc:	f001 f9d2 	bl	8102564 <HAL_I2C_Mem_Write>
 81011c0:	4603      	mov	r3, r0
 81011c2:	71fb      	strb	r3, [r7, #7]

	Data = 0x08;
 81011c4:	2308      	movs	r3, #8
 81011c6:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 81011c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81011cc:	9302      	str	r3, [sp, #8]
 81011ce:	2301      	movs	r3, #1
 81011d0:	9301      	str	r3, [sp, #4]
 81011d2:	1dbb      	adds	r3, r7, #6
 81011d4:	9300      	str	r3, [sp, #0]
 81011d6:	2301      	movs	r3, #1
 81011d8:	221b      	movs	r2, #27
 81011da:	21d0      	movs	r1, #208	; 0xd0
 81011dc:	482f      	ldr	r0, [pc, #188]	; (810129c <IMU_MPU6050_Init+0x16c>)
 81011de:	f001 f9c1 	bl	8102564 <HAL_I2C_Mem_Write>
 81011e2:	4603      	mov	r3, r0
 81011e4:	71fb      	strb	r3, [r7, #7]

	Data = 0x31;
 81011e6:	2331      	movs	r3, #49	; 0x31
 81011e8:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 81011ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81011ee:	9302      	str	r3, [sp, #8]
 81011f0:	2301      	movs	r3, #1
 81011f2:	9301      	str	r3, [sp, #4]
 81011f4:	1dbb      	adds	r3, r7, #6
 81011f6:	9300      	str	r3, [sp, #0]
 81011f8:	2301      	movs	r3, #1
 81011fa:	2219      	movs	r2, #25
 81011fc:	21d0      	movs	r1, #208	; 0xd0
 81011fe:	4827      	ldr	r0, [pc, #156]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101200:	f001 f9b0 	bl	8102564 <HAL_I2C_Mem_Write>
 8101204:	4603      	mov	r3, r0
 8101206:	71fb      	strb	r3, [r7, #7]

	Data = 0x40;
 8101208:	2340      	movs	r3, #64	; 0x40
 810120a:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, USER_CTRL_REG, 1, &Data, 1, 1000);
 810120c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101210:	9302      	str	r3, [sp, #8]
 8101212:	2301      	movs	r3, #1
 8101214:	9301      	str	r3, [sp, #4]
 8101216:	1dbb      	adds	r3, r7, #6
 8101218:	9300      	str	r3, [sp, #0]
 810121a:	2301      	movs	r3, #1
 810121c:	226a      	movs	r2, #106	; 0x6a
 810121e:	21d0      	movs	r1, #208	; 0xd0
 8101220:	481e      	ldr	r0, [pc, #120]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101222:	f001 f99f 	bl	8102564 <HAL_I2C_Mem_Write>
 8101226:	4603      	mov	r3, r0
 8101228:	71fb      	strb	r3, [r7, #7]

	Data = 0x78;
 810122a:	2378      	movs	r3, #120	; 0x78
 810122c:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, FIFO_EN_REG, 1, &Data, 1, 1000);
 810122e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101232:	9302      	str	r3, [sp, #8]
 8101234:	2301      	movs	r3, #1
 8101236:	9301      	str	r3, [sp, #4]
 8101238:	1dbb      	adds	r3, r7, #6
 810123a:	9300      	str	r3, [sp, #0]
 810123c:	2301      	movs	r3, #1
 810123e:	2223      	movs	r2, #35	; 0x23
 8101240:	21d0      	movs	r1, #208	; 0xd0
 8101242:	4816      	ldr	r0, [pc, #88]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101244:	f001 f98e 	bl	8102564 <HAL_I2C_Mem_Write>
 8101248:	4603      	mov	r3, r0
 810124a:	71fb      	strb	r3, [r7, #7]

	Data = 0x00;
 810124c:	2300      	movs	r3, #0
 810124e:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &Data, 1, 1000);
 8101250:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101254:	9302      	str	r3, [sp, #8]
 8101256:	2301      	movs	r3, #1
 8101258:	9301      	str	r3, [sp, #4]
 810125a:	1dbb      	adds	r3, r7, #6
 810125c:	9300      	str	r3, [sp, #0]
 810125e:	2301      	movs	r3, #1
 8101260:	2237      	movs	r2, #55	; 0x37
 8101262:	21d0      	movs	r1, #208	; 0xd0
 8101264:	480d      	ldr	r0, [pc, #52]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101266:	f001 f97d 	bl	8102564 <HAL_I2C_Mem_Write>
 810126a:	4603      	mov	r3, r0
 810126c:	71fb      	strb	r3, [r7, #7]

	Data = 0x01;
 810126e:	2301      	movs	r3, #1
 8101270:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, INT_ENABLE_REG, 1, &Data, 1, 1000);
 8101272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101276:	9302      	str	r3, [sp, #8]
 8101278:	2301      	movs	r3, #1
 810127a:	9301      	str	r3, [sp, #4]
 810127c:	1dbb      	adds	r3, r7, #6
 810127e:	9300      	str	r3, [sp, #0]
 8101280:	2301      	movs	r3, #1
 8101282:	2238      	movs	r2, #56	; 0x38
 8101284:	21d0      	movs	r1, #208	; 0xd0
 8101286:	4805      	ldr	r0, [pc, #20]	; (810129c <IMU_MPU6050_Init+0x16c>)
 8101288:	f001 f96c 	bl	8102564 <HAL_I2C_Mem_Write>
 810128c:	4603      	mov	r3, r0
 810128e:	71fb      	strb	r3, [r7, #7]

	return 0;
 8101290:	2300      	movs	r3, #0
}
 8101292:	4618      	mov	r0, r3
 8101294:	3708      	adds	r7, #8
 8101296:	46bd      	mov	sp, r7
 8101298:	bd80      	pop	{r7, pc}
 810129a:	bf00      	nop
 810129c:	10000200 	.word	0x10000200

081012a0 <IMU_MPU6050_Read_Acc_Gyro>:

void IMU_MPU6050_Read_Acc_Gyro(MPU6050_Data *y){
 81012a0:	b580      	push	{r7, lr}
 81012a2:	b08c      	sub	sp, #48	; 0x30
 81012a4:	af04      	add	r7, sp, #16
 81012a6:	6078      	str	r0, [r7, #4]
	uint8_t Data[12];
	uint16_t counts= Read_FIFO_Count();
 81012a8:	f000 f910 	bl	81014cc <Read_FIFO_Count>
 81012ac:	4603      	mov	r3, r0
 81012ae:	83fb      	strh	r3, [r7, #30]
	printf("count %d\r\n", counts);
 81012b0:	8bfb      	ldrh	r3, [r7, #30]
 81012b2:	4619      	mov	r1, r3
 81012b4:	487a      	ldr	r0, [pc, #488]	; (81014a0 <IMU_MPU6050_Read_Acc_Gyro+0x200>)
 81012b6:	f006 f901 	bl	81074bc <iprintf>
	int16_t app = 0;
 81012ba:	2300      	movs	r3, #0
 81012bc:	83bb      	strh	r3, [r7, #28]
	if(counts>=12){
 81012be:	8bfb      	ldrh	r3, [r7, #30]
 81012c0:	2b0b      	cmp	r3, #11
 81012c2:	f240 80e8 	bls.w	8101496 <IMU_MPU6050_Read_Acc_Gyro+0x1f6>
		HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, FIFO_R_W_REG, 1, Data, 12, 1000);
 81012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81012ca:	9302      	str	r3, [sp, #8]
 81012cc:	230c      	movs	r3, #12
 81012ce:	9301      	str	r3, [sp, #4]
 81012d0:	f107 030c 	add.w	r3, r7, #12
 81012d4:	9300      	str	r3, [sp, #0]
 81012d6:	2301      	movs	r3, #1
 81012d8:	2274      	movs	r2, #116	; 0x74
 81012da:	21d0      	movs	r1, #208	; 0xd0
 81012dc:	4871      	ldr	r0, [pc, #452]	; (81014a4 <IMU_MPU6050_Read_Acc_Gyro+0x204>)
 81012de:	f001 fa55 	bl	810278c <HAL_I2C_Mem_Read>
 81012e2:	4603      	mov	r3, r0
 81012e4:	76fb      	strb	r3, [r7, #27]
		if (ret == HAL_OK) {
 81012e6:	7efb      	ldrb	r3, [r7, #27]
 81012e8:	2b00      	cmp	r3, #0
 81012ea:	f040 80af 	bne.w	810144c <IMU_MPU6050_Read_Acc_Gyro+0x1ac>
		    int16_t app;

		    app = (int16_t)((Data[0] << 8) | Data[1]);
 81012ee:	7b3b      	ldrb	r3, [r7, #12]
 81012f0:	021b      	lsls	r3, r3, #8
 81012f2:	b21a      	sxth	r2, r3
 81012f4:	7b7b      	ldrb	r3, [r7, #13]
 81012f6:	b21b      	sxth	r3, r3
 81012f8:	4313      	orrs	r3, r2
 81012fa:	833b      	strh	r3, [r7, #24]
		    y->Ax_raw = (app / Acc_LSB_Sensitivity) * g;
 81012fc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8101300:	ee07 3a90 	vmov	s15, r3
 8101304:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8101308:	4b67      	ldr	r3, [pc, #412]	; (81014a8 <IMU_MPU6050_Read_Acc_Gyro+0x208>)
 810130a:	edd3 7a00 	vldr	s15, [r3]
 810130e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101312:	4b66      	ldr	r3, [pc, #408]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 8101314:	edd3 7a00 	vldr	s15, [r3]
 8101318:	ee67 7a27 	vmul.f32	s15, s14, s15
 810131c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8101320:	ee17 2a90 	vmov	r2, s15
 8101324:	687b      	ldr	r3, [r7, #4]
 8101326:	601a      	str	r2, [r3, #0]

		    app = (int16_t)((Data[2] << 8) | Data[3]);
 8101328:	7bbb      	ldrb	r3, [r7, #14]
 810132a:	021b      	lsls	r3, r3, #8
 810132c:	b21a      	sxth	r2, r3
 810132e:	7bfb      	ldrb	r3, [r7, #15]
 8101330:	b21b      	sxth	r3, r3
 8101332:	4313      	orrs	r3, r2
 8101334:	833b      	strh	r3, [r7, #24]
		    y->Ay_raw = (app / Acc_LSB_Sensitivity) * g;
 8101336:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 810133a:	ee07 3a90 	vmov	s15, r3
 810133e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8101342:	4b59      	ldr	r3, [pc, #356]	; (81014a8 <IMU_MPU6050_Read_Acc_Gyro+0x208>)
 8101344:	edd3 7a00 	vldr	s15, [r3]
 8101348:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810134c:	4b57      	ldr	r3, [pc, #348]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 810134e:	edd3 7a00 	vldr	s15, [r3]
 8101352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101356:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 810135a:	ee17 2a90 	vmov	r2, s15
 810135e:	687b      	ldr	r3, [r7, #4]
 8101360:	605a      	str	r2, [r3, #4]

		    app = (int16_t)((Data[4] << 8) | Data[5]);
 8101362:	7c3b      	ldrb	r3, [r7, #16]
 8101364:	021b      	lsls	r3, r3, #8
 8101366:	b21a      	sxth	r2, r3
 8101368:	7c7b      	ldrb	r3, [r7, #17]
 810136a:	b21b      	sxth	r3, r3
 810136c:	4313      	orrs	r3, r2
 810136e:	833b      	strh	r3, [r7, #24]
		    y->Az_raw = (app / Acc_LSB_Sensitivity) * g;
 8101370:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8101374:	ee07 3a90 	vmov	s15, r3
 8101378:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 810137c:	4b4a      	ldr	r3, [pc, #296]	; (81014a8 <IMU_MPU6050_Read_Acc_Gyro+0x208>)
 810137e:	edd3 7a00 	vldr	s15, [r3]
 8101382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101386:	4b49      	ldr	r3, [pc, #292]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 8101388:	edd3 7a00 	vldr	s15, [r3]
 810138c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101390:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8101394:	ee17 2a90 	vmov	r2, s15
 8101398:	687b      	ldr	r3, [r7, #4]
 810139a:	609a      	str	r2, [r3, #8]

		    app = (int16_t)((Data[6] << 8) | Data[7]);
 810139c:	7cbb      	ldrb	r3, [r7, #18]
 810139e:	021b      	lsls	r3, r3, #8
 81013a0:	b21a      	sxth	r2, r3
 81013a2:	7cfb      	ldrb	r3, [r7, #19]
 81013a4:	b21b      	sxth	r3, r3
 81013a6:	4313      	orrs	r3, r2
 81013a8:	833b      	strh	r3, [r7, #24]
		    y->Wx_raw = (app / Gyro_LSB_Sensitivity) * g;
 81013aa:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 81013ae:	ee07 3a90 	vmov	s15, r3
 81013b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 81013b6:	4b3e      	ldr	r3, [pc, #248]	; (81014b0 <IMU_MPU6050_Read_Acc_Gyro+0x210>)
 81013b8:	edd3 7a00 	vldr	s15, [r3]
 81013bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013c0:	4b3a      	ldr	r3, [pc, #232]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 81013c2:	edd3 7a00 	vldr	s15, [r3]
 81013c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81013ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 81013ce:	ee17 2a90 	vmov	r2, s15
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	60da      	str	r2, [r3, #12]

		    app = (int16_t)((Data[8] << 8) | Data[9]);
 81013d6:	7d3b      	ldrb	r3, [r7, #20]
 81013d8:	021b      	lsls	r3, r3, #8
 81013da:	b21a      	sxth	r2, r3
 81013dc:	7d7b      	ldrb	r3, [r7, #21]
 81013de:	b21b      	sxth	r3, r3
 81013e0:	4313      	orrs	r3, r2
 81013e2:	833b      	strh	r3, [r7, #24]
		    y->Wy_raw = (app / Gyro_LSB_Sensitivity) * g;
 81013e4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 81013e8:	ee07 3a90 	vmov	s15, r3
 81013ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 81013f0:	4b2f      	ldr	r3, [pc, #188]	; (81014b0 <IMU_MPU6050_Read_Acc_Gyro+0x210>)
 81013f2:	edd3 7a00 	vldr	s15, [r3]
 81013f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013fa:	4b2c      	ldr	r3, [pc, #176]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 81013fc:	edd3 7a00 	vldr	s15, [r3]
 8101400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101404:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8101408:	ee17 2a90 	vmov	r2, s15
 810140c:	687b      	ldr	r3, [r7, #4]
 810140e:	611a      	str	r2, [r3, #16]

		    app = (int16_t)((Data[10] << 8) | Data[11]);
 8101410:	7dbb      	ldrb	r3, [r7, #22]
 8101412:	021b      	lsls	r3, r3, #8
 8101414:	b21a      	sxth	r2, r3
 8101416:	7dfb      	ldrb	r3, [r7, #23]
 8101418:	b21b      	sxth	r3, r3
 810141a:	4313      	orrs	r3, r2
 810141c:	833b      	strh	r3, [r7, #24]
		    y->Wz_raw = (app / Gyro_LSB_Sensitivity) * g;
 810141e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8101422:	ee07 3a90 	vmov	s15, r3
 8101426:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 810142a:	4b21      	ldr	r3, [pc, #132]	; (81014b0 <IMU_MPU6050_Read_Acc_Gyro+0x210>)
 810142c:	edd3 7a00 	vldr	s15, [r3]
 8101430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101434:	4b1d      	ldr	r3, [pc, #116]	; (81014ac <IMU_MPU6050_Read_Acc_Gyro+0x20c>)
 8101436:	edd3 7a00 	vldr	s15, [r3]
 810143a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810143e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8101442:	ee17 2a90 	vmov	r2, s15
 8101446:	687b      	ldr	r3, [r7, #4]
 8101448:	615a      	str	r2, [r3, #20]
 810144a:	e019      	b.n	8101480 <IMU_MPU6050_Read_Acc_Gyro+0x1e0>
		} else {
		    printf("Error I2C\r\n");
 810144c:	4819      	ldr	r0, [pc, #100]	; (81014b4 <IMU_MPU6050_Read_Acc_Gyro+0x214>)
 810144e:	f006 f89b 	bl	8107588 <puts>
		    switch (ret) {
 8101452:	7efb      	ldrb	r3, [r7, #27]
 8101454:	2b03      	cmp	r3, #3
 8101456:	d00e      	beq.n	8101476 <IMU_MPU6050_Read_Acc_Gyro+0x1d6>
 8101458:	2b03      	cmp	r3, #3
 810145a:	dc10      	bgt.n	810147e <IMU_MPU6050_Read_Acc_Gyro+0x1de>
 810145c:	2b01      	cmp	r3, #1
 810145e:	d002      	beq.n	8101466 <IMU_MPU6050_Read_Acc_Gyro+0x1c6>
 8101460:	2b02      	cmp	r3, #2
 8101462:	d004      	beq.n	810146e <IMU_MPU6050_Read_Acc_Gyro+0x1ce>
		        case HAL_TIMEOUT:
		            printf("HAL_TIMEOUT \r\n");
		            break;
		        default:
		            // Gestisci il caso HAL_OK
		            break;
 8101464:	e00b      	b.n	810147e <IMU_MPU6050_Read_Acc_Gyro+0x1de>
		            printf("HAL_ERROR \r\n");
 8101466:	4814      	ldr	r0, [pc, #80]	; (81014b8 <IMU_MPU6050_Read_Acc_Gyro+0x218>)
 8101468:	f006 f88e 	bl	8107588 <puts>
		            break;
 810146c:	e008      	b.n	8101480 <IMU_MPU6050_Read_Acc_Gyro+0x1e0>
		            printf("HAL_BUSY \r\n");
 810146e:	4813      	ldr	r0, [pc, #76]	; (81014bc <IMU_MPU6050_Read_Acc_Gyro+0x21c>)
 8101470:	f006 f88a 	bl	8107588 <puts>
		            break;
 8101474:	e004      	b.n	8101480 <IMU_MPU6050_Read_Acc_Gyro+0x1e0>
		            printf("HAL_TIMEOUT \r\n");
 8101476:	4812      	ldr	r0, [pc, #72]	; (81014c0 <IMU_MPU6050_Read_Acc_Gyro+0x220>)
 8101478:	f006 f886 	bl	8107588 <puts>
		            break;
 810147c:	e000      	b.n	8101480 <IMU_MPU6050_Read_Acc_Gyro+0x1e0>
		            break;
 810147e:	bf00      	nop
		    }
		}
		if(counts>12){
 8101480:	8bfb      	ldrh	r3, [r7, #30]
 8101482:	2b0c      	cmp	r3, #12
 8101484:	d907      	bls.n	8101496 <IMU_MPU6050_Read_Acc_Gyro+0x1f6>
			printf("Delay \r\n");
 8101486:	480f      	ldr	r0, [pc, #60]	; (81014c4 <IMU_MPU6050_Read_Acc_Gyro+0x224>)
 8101488:	f006 f87e 	bl	8107588 <puts>
			printf("Reset FIFO buffer \r\n");
 810148c:	480e      	ldr	r0, [pc, #56]	; (81014c8 <IMU_MPU6050_Read_Acc_Gyro+0x228>)
 810148e:	f006 f87b 	bl	8107588 <puts>
			Reset_Reable_FIFO();
 8101492:	f000 f84f 	bl	8101534 <Reset_Reable_FIFO>
		}
	}
}
 8101496:	bf00      	nop
 8101498:	3720      	adds	r7, #32
 810149a:	46bd      	mov	sp, r7
 810149c:	bd80      	pop	{r7, pc}
 810149e:	bf00      	nop
 81014a0:	0810aef0 	.word	0x0810aef0
 81014a4:	10000200 	.word	0x10000200
 81014a8:	1000000c 	.word	0x1000000c
 81014ac:	10000008 	.word	0x10000008
 81014b0:	10000010 	.word	0x10000010
 81014b4:	0810aefc 	.word	0x0810aefc
 81014b8:	0810af08 	.word	0x0810af08
 81014bc:	0810af14 	.word	0x0810af14
 81014c0:	0810af20 	.word	0x0810af20
 81014c4:	0810af30 	.word	0x0810af30
 81014c8:	0810af38 	.word	0x0810af38

081014cc <Read_FIFO_Count>:

uint16_t Read_FIFO_Count(){
 81014cc:	b580      	push	{r7, lr}
 81014ce:	b086      	sub	sp, #24
 81014d0:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
	uint16_t fifo_count = 0;
 81014d2:	2300      	movs	r3, #0
 81014d4:	80fb      	strh	r3, [r7, #6]
	uint8_t Rec_Data[2];
	ret = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, FIFO_COUNT_H_REG, 1, Rec_Data, 1, 1000);
 81014d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81014da:	9302      	str	r3, [sp, #8]
 81014dc:	2301      	movs	r3, #1
 81014de:	9301      	str	r3, [sp, #4]
 81014e0:	463b      	mov	r3, r7
 81014e2:	9300      	str	r3, [sp, #0]
 81014e4:	2301      	movs	r3, #1
 81014e6:	2272      	movs	r2, #114	; 0x72
 81014e8:	21d0      	movs	r1, #208	; 0xd0
 81014ea:	4811      	ldr	r0, [pc, #68]	; (8101530 <Read_FIFO_Count+0x64>)
 81014ec:	f001 f94e 	bl	810278c <HAL_I2C_Mem_Read>
 81014f0:	4603      	mov	r3, r0
 81014f2:	717b      	strb	r3, [r7, #5]
	ret = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, FIFO_COUNT_L_REG, 1, Rec_Data+1, 1, 1000);
 81014f4:	463b      	mov	r3, r7
 81014f6:	3301      	adds	r3, #1
 81014f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 81014fc:	9202      	str	r2, [sp, #8]
 81014fe:	2201      	movs	r2, #1
 8101500:	9201      	str	r2, [sp, #4]
 8101502:	9300      	str	r3, [sp, #0]
 8101504:	2301      	movs	r3, #1
 8101506:	2273      	movs	r2, #115	; 0x73
 8101508:	21d0      	movs	r1, #208	; 0xd0
 810150a:	4809      	ldr	r0, [pc, #36]	; (8101530 <Read_FIFO_Count+0x64>)
 810150c:	f001 f93e 	bl	810278c <HAL_I2C_Mem_Read>
 8101510:	4603      	mov	r3, r0
 8101512:	717b      	strb	r3, [r7, #5]
	fifo_count = (uint16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8101514:	783b      	ldrb	r3, [r7, #0]
 8101516:	021b      	lsls	r3, r3, #8
 8101518:	b21a      	sxth	r2, r3
 810151a:	787b      	ldrb	r3, [r7, #1]
 810151c:	b21b      	sxth	r3, r3
 810151e:	4313      	orrs	r3, r2
 8101520:	b21b      	sxth	r3, r3
 8101522:	80fb      	strh	r3, [r7, #6]
	return fifo_count;
 8101524:	88fb      	ldrh	r3, [r7, #6]
}
 8101526:	4618      	mov	r0, r3
 8101528:	3708      	adds	r7, #8
 810152a:	46bd      	mov	sp, r7
 810152c:	bd80      	pop	{r7, pc}
 810152e:	bf00      	nop
 8101530:	10000200 	.word	0x10000200

08101534 <Reset_Reable_FIFO>:

void Reset_Reable_FIFO(){
 8101534:	b580      	push	{r7, lr}
 8101536:	b086      	sub	sp, #24
 8101538:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
	uint8_t Data = 0x04;
 810153a:	2304      	movs	r3, #4
 810153c:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, USER_CTRL_REG, 1, &Data, 1, 1000);
 810153e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101542:	9302      	str	r3, [sp, #8]
 8101544:	2301      	movs	r3, #1
 8101546:	9301      	str	r3, [sp, #4]
 8101548:	1dbb      	adds	r3, r7, #6
 810154a:	9300      	str	r3, [sp, #0]
 810154c:	2301      	movs	r3, #1
 810154e:	226a      	movs	r2, #106	; 0x6a
 8101550:	21d0      	movs	r1, #208	; 0xd0
 8101552:	480d      	ldr	r0, [pc, #52]	; (8101588 <Reset_Reable_FIFO+0x54>)
 8101554:	f001 f806 	bl	8102564 <HAL_I2C_Mem_Write>
 8101558:	4603      	mov	r3, r0
 810155a:	71fb      	strb	r3, [r7, #7]

	Data = 0x40;
 810155c:	2340      	movs	r3, #64	; 0x40
 810155e:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, USER_CTRL_REG, 1, &Data, 1, 1000);
 8101560:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101564:	9302      	str	r3, [sp, #8]
 8101566:	2301      	movs	r3, #1
 8101568:	9301      	str	r3, [sp, #4]
 810156a:	1dbb      	adds	r3, r7, #6
 810156c:	9300      	str	r3, [sp, #0]
 810156e:	2301      	movs	r3, #1
 8101570:	226a      	movs	r2, #106	; 0x6a
 8101572:	21d0      	movs	r1, #208	; 0xd0
 8101574:	4804      	ldr	r0, [pc, #16]	; (8101588 <Reset_Reable_FIFO+0x54>)
 8101576:	f000 fff5 	bl	8102564 <HAL_I2C_Mem_Write>
 810157a:	4603      	mov	r3, r0
 810157c:	71fb      	strb	r3, [r7, #7]
}
 810157e:	bf00      	nop
 8101580:	3708      	adds	r7, #8
 8101582:	46bd      	mov	sp, r7
 8101584:	bd80      	pop	{r7, pc}
 8101586:	bf00      	nop
 8101588:	10000200 	.word	0x10000200

0810158c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810158c:	b580      	push	{r7, lr}
 810158e:	b088      	sub	sp, #32
 8101590:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101592:	4b3b      	ldr	r3, [pc, #236]	; (8101680 <main+0xf4>)
 8101594:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101598:	4a39      	ldr	r2, [pc, #228]	; (8101680 <main+0xf4>)
 810159a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810159e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81015a2:	4b37      	ldr	r3, [pc, #220]	; (8101680 <main+0xf4>)
 81015a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81015ac:	607b      	str	r3, [r7, #4]
 81015ae:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81015b0:	2001      	movs	r0, #1
 81015b2:	f000 ff35 	bl	8102420 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81015b6:	f001 fed5 	bl	8103364 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81015ba:	2201      	movs	r2, #1
 81015bc:	2102      	movs	r1, #2
 81015be:	2000      	movs	r0, #0
 81015c0:	f001 fe56 	bl	8103270 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81015c4:	4b2f      	ldr	r3, [pc, #188]	; (8101684 <main+0xf8>)
 81015c6:	681b      	ldr	r3, [r3, #0]
 81015c8:	091b      	lsrs	r3, r3, #4
 81015ca:	f003 030f 	and.w	r3, r3, #15
 81015ce:	2b07      	cmp	r3, #7
 81015d0:	d108      	bne.n	81015e4 <main+0x58>
 81015d2:	4b2d      	ldr	r3, [pc, #180]	; (8101688 <main+0xfc>)
 81015d4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 81015d8:	4a2b      	ldr	r2, [pc, #172]	; (8101688 <main+0xfc>)
 81015da:	f043 0301 	orr.w	r3, r3, #1
 81015de:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81015e2:	e007      	b.n	81015f4 <main+0x68>
 81015e4:	4b28      	ldr	r3, [pc, #160]	; (8101688 <main+0xfc>)
 81015e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81015ea:	4a27      	ldr	r2, [pc, #156]	; (8101688 <main+0xfc>)
 81015ec:	f043 0301 	orr.w	r3, r3, #1
 81015f0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81015f4:	f000 fb72 	bl	8101cdc <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81015f8:	f000 f8e2 	bl	81017c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 81015fc:	f000 f854 	bl	81016a8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8101600:	f000 f892 	bl	8101728 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  MPU6050_Data y;
  IMU_MPU6050_Init();
 8101604:	f7ff fd94 	bl	8101130 <IMU_MPU6050_Init>
  printf("Start \r\n");
 8101608:	4820      	ldr	r0, [pc, #128]	; (810168c <main+0x100>)
 810160a:	f005 ffbd 	bl	8107588 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(flag_MPU6050_Data_Ready == 1){
 810160e:	4b20      	ldr	r3, [pc, #128]	; (8101690 <main+0x104>)
 8101610:	681b      	ldr	r3, [r3, #0]
 8101612:	2b01      	cmp	r3, #1
 8101614:	d1fb      	bne.n	810160e <main+0x82>
	 	  flag_MPU6050_Data_Ready = 0;
 8101616:	4b1e      	ldr	r3, [pc, #120]	; (8101690 <main+0x104>)
 8101618:	2200      	movs	r2, #0
 810161a:	601a      	str	r2, [r3, #0]
	 	  IMU_MPU6050_Read_Acc_Gyro(&y);
 810161c:	f107 0308 	add.w	r3, r7, #8
 8101620:	4618      	mov	r0, r3
 8101622:	f7ff fe3d 	bl	81012a0 <IMU_MPU6050_Read_Acc_Gyro>
	 	 printf("Ax:%d, Ay:%d, Az: %d [m/s^2]\r\n", y.Ax_raw, y.Ay_raw, y.Az_raw);
 8101626:	68b9      	ldr	r1, [r7, #8]
 8101628:	68fa      	ldr	r2, [r7, #12]
 810162a:	693b      	ldr	r3, [r7, #16]
 810162c:	4819      	ldr	r0, [pc, #100]	; (8101694 <main+0x108>)
 810162e:	f005 ff45 	bl	81074bc <iprintf>
	 	 printf("Gx:%d, Gy:%d, Gz: %d [degree/s]\r\n", y.Wx_raw, y.Wy_raw, y.Wz_raw);
 8101632:	6979      	ldr	r1, [r7, #20]
 8101634:	69ba      	ldr	r2, [r7, #24]
 8101636:	69fb      	ldr	r3, [r7, #28]
 8101638:	4817      	ldr	r0, [pc, #92]	; (8101698 <main+0x10c>)
 810163a:	f005 ff3f 	bl	81074bc <iprintf>
	 	 printf("\r\n");
 810163e:	4817      	ldr	r0, [pc, #92]	; (810169c <main+0x110>)
 8101640:	f005 ffa2 	bl	8107588 <puts>

	 	 if (y.Az_raw > -1 && y.Az_raw < 1){
 8101644:	693b      	ldr	r3, [r7, #16]
 8101646:	2b00      	cmp	r3, #0
 8101648:	db0b      	blt.n	8101662 <main+0xd6>
 810164a:	693b      	ldr	r3, [r7, #16]
 810164c:	2b00      	cmp	r3, #0
 810164e:	dc08      	bgt.n	8101662 <main+0xd6>
	 		printf("Az: %d [m/s^2]\r\n", y.Az_raw);
 8101650:	693b      	ldr	r3, [r7, #16]
 8101652:	4619      	mov	r1, r3
 8101654:	4812      	ldr	r0, [pc, #72]	; (81016a0 <main+0x114>)
 8101656:	f005 ff31 	bl	81074bc <iprintf>
	 		printf("\r\n");
 810165a:	4810      	ldr	r0, [pc, #64]	; (810169c <main+0x110>)
 810165c:	f005 ff94 	bl	8107588 <puts>
 8101660:	e00d      	b.n	810167e <main+0xf2>
	 	 }
	 	 else{
	 		 printf("ATTENZIONE!! Sensore Bici inclinato");
 8101662:	4810      	ldr	r0, [pc, #64]	; (81016a4 <main+0x118>)
 8101664:	f005 ff2a 	bl	81074bc <iprintf>
	 		 printf("\r\n");
 8101668:	480c      	ldr	r0, [pc, #48]	; (810169c <main+0x110>)
 810166a:	f005 ff8d 	bl	8107588 <puts>
		     printf("Az: %d [m/s^2]\r\n", y.Az_raw);
 810166e:	693b      	ldr	r3, [r7, #16]
 8101670:	4619      	mov	r1, r3
 8101672:	480b      	ldr	r0, [pc, #44]	; (81016a0 <main+0x114>)
 8101674:	f005 ff22 	bl	81074bc <iprintf>
			 printf("\r\n");
 8101678:	4808      	ldr	r0, [pc, #32]	; (810169c <main+0x110>)
 810167a:	f005 ff85 	bl	8107588 <puts>
	  if(flag_MPU6050_Data_Ready == 1){
 810167e:	e7c6      	b.n	810160e <main+0x82>
 8101680:	58024400 	.word	0x58024400
 8101684:	e000ed00 	.word	0xe000ed00
 8101688:	58026400 	.word	0x58026400
 810168c:	0810af4c 	.word	0x0810af4c
 8101690:	100002e8 	.word	0x100002e8
 8101694:	0810af54 	.word	0x0810af54
 8101698:	0810af74 	.word	0x0810af74
 810169c:	0810af98 	.word	0x0810af98
 81016a0:	0810af9c 	.word	0x0810af9c
 81016a4:	0810afb0 	.word	0x0810afb0

081016a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 81016a8:	b580      	push	{r7, lr}
 81016aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 81016ac:	4b1b      	ldr	r3, [pc, #108]	; (810171c <MX_I2C1_Init+0x74>)
 81016ae:	4a1c      	ldr	r2, [pc, #112]	; (8101720 <MX_I2C1_Init+0x78>)
 81016b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 81016b2:	4b1a      	ldr	r3, [pc, #104]	; (810171c <MX_I2C1_Init+0x74>)
 81016b4:	4a1b      	ldr	r2, [pc, #108]	; (8101724 <MX_I2C1_Init+0x7c>)
 81016b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 81016b8:	4b18      	ldr	r3, [pc, #96]	; (810171c <MX_I2C1_Init+0x74>)
 81016ba:	2200      	movs	r2, #0
 81016bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81016be:	4b17      	ldr	r3, [pc, #92]	; (810171c <MX_I2C1_Init+0x74>)
 81016c0:	2201      	movs	r2, #1
 81016c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81016c4:	4b15      	ldr	r3, [pc, #84]	; (810171c <MX_I2C1_Init+0x74>)
 81016c6:	2200      	movs	r2, #0
 81016c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 81016ca:	4b14      	ldr	r3, [pc, #80]	; (810171c <MX_I2C1_Init+0x74>)
 81016cc:	2200      	movs	r2, #0
 81016ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81016d0:	4b12      	ldr	r3, [pc, #72]	; (810171c <MX_I2C1_Init+0x74>)
 81016d2:	2200      	movs	r2, #0
 81016d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81016d6:	4b11      	ldr	r3, [pc, #68]	; (810171c <MX_I2C1_Init+0x74>)
 81016d8:	2200      	movs	r2, #0
 81016da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81016dc:	4b0f      	ldr	r3, [pc, #60]	; (810171c <MX_I2C1_Init+0x74>)
 81016de:	2200      	movs	r2, #0
 81016e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 81016e2:	480e      	ldr	r0, [pc, #56]	; (810171c <MX_I2C1_Init+0x74>)
 81016e4:	f000 feae 	bl	8102444 <HAL_I2C_Init>
 81016e8:	4603      	mov	r3, r0
 81016ea:	2b00      	cmp	r3, #0
 81016ec:	d001      	beq.n	81016f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 81016ee:	f000 f8e3 	bl	81018b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81016f2:	2100      	movs	r1, #0
 81016f4:	4809      	ldr	r0, [pc, #36]	; (810171c <MX_I2C1_Init+0x74>)
 81016f6:	f001 fd23 	bl	8103140 <HAL_I2CEx_ConfigAnalogFilter>
 81016fa:	4603      	mov	r3, r0
 81016fc:	2b00      	cmp	r3, #0
 81016fe:	d001      	beq.n	8101704 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101700:	f000 f8da 	bl	81018b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101704:	2100      	movs	r1, #0
 8101706:	4805      	ldr	r0, [pc, #20]	; (810171c <MX_I2C1_Init+0x74>)
 8101708:	f001 fd65 	bl	81031d6 <HAL_I2CEx_ConfigDigitalFilter>
 810170c:	4603      	mov	r3, r0
 810170e:	2b00      	cmp	r3, #0
 8101710:	d001      	beq.n	8101716 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101712:	f000 f8d1 	bl	81018b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8101716:	bf00      	nop
 8101718:	bd80      	pop	{r7, pc}
 810171a:	bf00      	nop
 810171c:	10000200 	.word	0x10000200
 8101720:	40005400 	.word	0x40005400
 8101724:	00c0eaff 	.word	0x00c0eaff

08101728 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8101728:	b580      	push	{r7, lr}
 810172a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 810172c:	4b22      	ldr	r3, [pc, #136]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 810172e:	4a23      	ldr	r2, [pc, #140]	; (81017bc <MX_USART3_UART_Init+0x94>)
 8101730:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101732:	4b21      	ldr	r3, [pc, #132]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101738:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810173a:	4b1f      	ldr	r3, [pc, #124]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 810173c:	2200      	movs	r2, #0
 810173e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101740:	4b1d      	ldr	r3, [pc, #116]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101742:	2200      	movs	r2, #0
 8101744:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101746:	4b1c      	ldr	r3, [pc, #112]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101748:	2200      	movs	r2, #0
 810174a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810174c:	4b1a      	ldr	r3, [pc, #104]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 810174e:	220c      	movs	r2, #12
 8101750:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101752:	4b19      	ldr	r3, [pc, #100]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101754:	2200      	movs	r2, #0
 8101756:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101758:	4b17      	ldr	r3, [pc, #92]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 810175a:	2200      	movs	r2, #0
 810175c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810175e:	4b16      	ldr	r3, [pc, #88]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101760:	2200      	movs	r2, #0
 8101762:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101764:	4b14      	ldr	r3, [pc, #80]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101766:	2200      	movs	r2, #0
 8101768:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810176a:	4b13      	ldr	r3, [pc, #76]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 810176c:	2200      	movs	r2, #0
 810176e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101770:	4811      	ldr	r0, [pc, #68]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101772:	f003 fe09 	bl	8105388 <HAL_UART_Init>
 8101776:	4603      	mov	r3, r0
 8101778:	2b00      	cmp	r3, #0
 810177a:	d001      	beq.n	8101780 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810177c:	f000 f89c 	bl	81018b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101780:	2100      	movs	r1, #0
 8101782:	480d      	ldr	r0, [pc, #52]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101784:	f004 fe98 	bl	81064b8 <HAL_UARTEx_SetTxFifoThreshold>
 8101788:	4603      	mov	r3, r0
 810178a:	2b00      	cmp	r3, #0
 810178c:	d001      	beq.n	8101792 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810178e:	f000 f893 	bl	81018b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101792:	2100      	movs	r1, #0
 8101794:	4808      	ldr	r0, [pc, #32]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 8101796:	f004 fecd 	bl	8106534 <HAL_UARTEx_SetRxFifoThreshold>
 810179a:	4603      	mov	r3, r0
 810179c:	2b00      	cmp	r3, #0
 810179e:	d001      	beq.n	81017a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81017a0:	f000 f88a 	bl	81018b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81017a4:	4804      	ldr	r0, [pc, #16]	; (81017b8 <MX_USART3_UART_Init+0x90>)
 81017a6:	f004 fe4e 	bl	8106446 <HAL_UARTEx_DisableFifoMode>
 81017aa:	4603      	mov	r3, r0
 81017ac:	2b00      	cmp	r3, #0
 81017ae:	d001      	beq.n	81017b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81017b0:	f000 f882 	bl	81018b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81017b4:	bf00      	nop
 81017b6:	bd80      	pop	{r7, pc}
 81017b8:	10000254 	.word	0x10000254
 81017bc:	40004800 	.word	0x40004800

081017c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81017c0:	b580      	push	{r7, lr}
 81017c2:	b088      	sub	sp, #32
 81017c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81017c6:	f107 030c 	add.w	r3, r7, #12
 81017ca:	2200      	movs	r2, #0
 81017cc:	601a      	str	r2, [r3, #0]
 81017ce:	605a      	str	r2, [r3, #4]
 81017d0:	609a      	str	r2, [r3, #8]
 81017d2:	60da      	str	r2, [r3, #12]
 81017d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81017d6:	4b23      	ldr	r3, [pc, #140]	; (8101864 <MX_GPIO_Init+0xa4>)
 81017d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017dc:	4a21      	ldr	r2, [pc, #132]	; (8101864 <MX_GPIO_Init+0xa4>)
 81017de:	f043 0301 	orr.w	r3, r3, #1
 81017e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81017e6:	4b1f      	ldr	r3, [pc, #124]	; (8101864 <MX_GPIO_Init+0xa4>)
 81017e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017ec:	f003 0301 	and.w	r3, r3, #1
 81017f0:	60bb      	str	r3, [r7, #8]
 81017f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81017f4:	4b1b      	ldr	r3, [pc, #108]	; (8101864 <MX_GPIO_Init+0xa4>)
 81017f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017fa:	4a1a      	ldr	r2, [pc, #104]	; (8101864 <MX_GPIO_Init+0xa4>)
 81017fc:	f043 0308 	orr.w	r3, r3, #8
 8101800:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101804:	4b17      	ldr	r3, [pc, #92]	; (8101864 <MX_GPIO_Init+0xa4>)
 8101806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810180a:	f003 0308 	and.w	r3, r3, #8
 810180e:	607b      	str	r3, [r7, #4]
 8101810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101812:	4b14      	ldr	r3, [pc, #80]	; (8101864 <MX_GPIO_Init+0xa4>)
 8101814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101818:	4a12      	ldr	r2, [pc, #72]	; (8101864 <MX_GPIO_Init+0xa4>)
 810181a:	f043 0302 	orr.w	r3, r3, #2
 810181e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101822:	4b10      	ldr	r3, [pc, #64]	; (8101864 <MX_GPIO_Init+0xa4>)
 8101824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101828:	f003 0302 	and.w	r3, r3, #2
 810182c:	603b      	str	r3, [r7, #0]
 810182e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8101830:	2308      	movs	r3, #8
 8101832:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101834:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810183a:	2300      	movs	r3, #0
 810183c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810183e:	f107 030c 	add.w	r3, r7, #12
 8101842:	4619      	mov	r1, r3
 8101844:	4808      	ldr	r0, [pc, #32]	; (8101868 <MX_GPIO_Init+0xa8>)
 8101846:	f000 fc21 	bl	810208c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 810184a:	2200      	movs	r2, #0
 810184c:	2100      	movs	r1, #0
 810184e:	2009      	movs	r0, #9
 8101850:	f000 fbd3 	bl	8101ffa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8101854:	2009      	movs	r0, #9
 8101856:	f000 fbea 	bl	810202e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 810185a:	bf00      	nop
 810185c:	3720      	adds	r7, #32
 810185e:	46bd      	mov	sp, r7
 8101860:	bd80      	pop	{r7, pc}
 8101862:	bf00      	nop
 8101864:	58024400 	.word	0x58024400
 8101868:	58020000 	.word	0x58020000

0810186c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 810186c:	b480      	push	{r7}
 810186e:	b083      	sub	sp, #12
 8101870:	af00      	add	r7, sp, #0
 8101872:	4603      	mov	r3, r0
 8101874:	80fb      	strh	r3, [r7, #6]
	if(GPIO_PIN == GPIO_PIN_3){
 8101876:	88fb      	ldrh	r3, [r7, #6]
 8101878:	2b08      	cmp	r3, #8
 810187a:	d102      	bne.n	8101882 <HAL_GPIO_EXTI_Callback+0x16>
		flag_MPU6050_Data_Ready = 1;
 810187c:	4b04      	ldr	r3, [pc, #16]	; (8101890 <HAL_GPIO_EXTI_Callback+0x24>)
 810187e:	2201      	movs	r2, #1
 8101880:	601a      	str	r2, [r3, #0]
	}
}
 8101882:	bf00      	nop
 8101884:	370c      	adds	r7, #12
 8101886:	46bd      	mov	sp, r7
 8101888:	f85d 7b04 	ldr.w	r7, [sp], #4
 810188c:	4770      	bx	lr
 810188e:	bf00      	nop
 8101890:	100002e8 	.word	0x100002e8

08101894 <__io_putchar>:

int __io_putchar(int ch){
 8101894:	b580      	push	{r7, lr}
 8101896:	b082      	sub	sp, #8
 8101898:	af00      	add	r7, sp, #0
 810189a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 810189c:	1d39      	adds	r1, r7, #4
 810189e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81018a2:	2201      	movs	r2, #1
 81018a4:	4803      	ldr	r0, [pc, #12]	; (81018b4 <__io_putchar+0x20>)
 81018a6:	f003 fdbf 	bl	8105428 <HAL_UART_Transmit>
	return ch;
 81018aa:	687b      	ldr	r3, [r7, #4]
}
 81018ac:	4618      	mov	r0, r3
 81018ae:	3708      	adds	r7, #8
 81018b0:	46bd      	mov	sp, r7
 81018b2:	bd80      	pop	{r7, pc}
 81018b4:	10000254 	.word	0x10000254

081018b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81018b8:	b480      	push	{r7}
 81018ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81018bc:	b672      	cpsid	i
}
 81018be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81018c0:	e7fe      	b.n	81018c0 <Error_Handler+0x8>
	...

081018c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81018c4:	b480      	push	{r7}
 81018c6:	b083      	sub	sp, #12
 81018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81018ca:	4b0a      	ldr	r3, [pc, #40]	; (81018f4 <HAL_MspInit+0x30>)
 81018cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018d0:	4a08      	ldr	r2, [pc, #32]	; (81018f4 <HAL_MspInit+0x30>)
 81018d2:	f043 0302 	orr.w	r3, r3, #2
 81018d6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81018da:	4b06      	ldr	r3, [pc, #24]	; (81018f4 <HAL_MspInit+0x30>)
 81018dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018e0:	f003 0302 	and.w	r3, r3, #2
 81018e4:	607b      	str	r3, [r7, #4]
 81018e6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81018e8:	bf00      	nop
 81018ea:	370c      	adds	r7, #12
 81018ec:	46bd      	mov	sp, r7
 81018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018f2:	4770      	bx	lr
 81018f4:	58024400 	.word	0x58024400

081018f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 81018f8:	b580      	push	{r7, lr}
 81018fa:	b0ba      	sub	sp, #232	; 0xe8
 81018fc:	af00      	add	r7, sp, #0
 81018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101900:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101904:	2200      	movs	r2, #0
 8101906:	601a      	str	r2, [r3, #0]
 8101908:	605a      	str	r2, [r3, #4]
 810190a:	609a      	str	r2, [r3, #8]
 810190c:	60da      	str	r2, [r3, #12]
 810190e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101910:	f107 0310 	add.w	r3, r7, #16
 8101914:	22c0      	movs	r2, #192	; 0xc0
 8101916:	2100      	movs	r1, #0
 8101918:	4618      	mov	r0, r3
 810191a:	f005 ff35 	bl	8107788 <memset>
  if(hi2c->Instance==I2C1)
 810191e:	687b      	ldr	r3, [r7, #4]
 8101920:	681b      	ldr	r3, [r3, #0]
 8101922:	4a26      	ldr	r2, [pc, #152]	; (81019bc <HAL_I2C_MspInit+0xc4>)
 8101924:	4293      	cmp	r3, r2
 8101926:	d145      	bne.n	81019b4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8101928:	f04f 0208 	mov.w	r2, #8
 810192c:	f04f 0300 	mov.w	r3, #0
 8101930:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8101934:	2300      	movs	r3, #0
 8101936:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810193a:	f107 0310 	add.w	r3, r7, #16
 810193e:	4618      	mov	r0, r3
 8101940:	f001 fef6 	bl	8103730 <HAL_RCCEx_PeriphCLKConfig>
 8101944:	4603      	mov	r3, r0
 8101946:	2b00      	cmp	r3, #0
 8101948:	d001      	beq.n	810194e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 810194a:	f7ff ffb5 	bl	81018b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810194e:	4b1c      	ldr	r3, [pc, #112]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 8101950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101954:	4a1a      	ldr	r2, [pc, #104]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 8101956:	f043 0302 	orr.w	r3, r3, #2
 810195a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810195e:	4b18      	ldr	r3, [pc, #96]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 8101960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101964:	f003 0302 	and.w	r3, r3, #2
 8101968:	60fb      	str	r3, [r7, #12]
 810196a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 810196c:	23c0      	movs	r3, #192	; 0xc0
 810196e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101972:	2312      	movs	r3, #18
 8101974:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101978:	2300      	movs	r3, #0
 810197a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810197e:	2300      	movs	r3, #0
 8101980:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8101984:	2304      	movs	r3, #4
 8101986:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810198a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810198e:	4619      	mov	r1, r3
 8101990:	480c      	ldr	r0, [pc, #48]	; (81019c4 <HAL_I2C_MspInit+0xcc>)
 8101992:	f000 fb7b 	bl	810208c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8101996:	4b0a      	ldr	r3, [pc, #40]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 8101998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810199c:	4a08      	ldr	r2, [pc, #32]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 810199e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81019a2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81019a6:	4b06      	ldr	r3, [pc, #24]	; (81019c0 <HAL_I2C_MspInit+0xc8>)
 81019a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81019ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81019b0:	60bb      	str	r3, [r7, #8]
 81019b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 81019b4:	bf00      	nop
 81019b6:	37e8      	adds	r7, #232	; 0xe8
 81019b8:	46bd      	mov	sp, r7
 81019ba:	bd80      	pop	{r7, pc}
 81019bc:	40005400 	.word	0x40005400
 81019c0:	58024400 	.word	0x58024400
 81019c4:	58020400 	.word	0x58020400

081019c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 81019c8:	b580      	push	{r7, lr}
 81019ca:	b0ba      	sub	sp, #232	; 0xe8
 81019cc:	af00      	add	r7, sp, #0
 81019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81019d4:	2200      	movs	r2, #0
 81019d6:	601a      	str	r2, [r3, #0]
 81019d8:	605a      	str	r2, [r3, #4]
 81019da:	609a      	str	r2, [r3, #8]
 81019dc:	60da      	str	r2, [r3, #12]
 81019de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81019e0:	f107 0310 	add.w	r3, r7, #16
 81019e4:	22c0      	movs	r2, #192	; 0xc0
 81019e6:	2100      	movs	r1, #0
 81019e8:	4618      	mov	r0, r3
 81019ea:	f005 fecd 	bl	8107788 <memset>
  if(huart->Instance==USART3)
 81019ee:	687b      	ldr	r3, [r7, #4]
 81019f0:	681b      	ldr	r3, [r3, #0]
 81019f2:	4a27      	ldr	r2, [pc, #156]	; (8101a90 <HAL_UART_MspInit+0xc8>)
 81019f4:	4293      	cmp	r3, r2
 81019f6:	d146      	bne.n	8101a86 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81019f8:	f04f 0202 	mov.w	r2, #2
 81019fc:	f04f 0300 	mov.w	r3, #0
 8101a00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101a04:	2300      	movs	r3, #0
 8101a06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101a0a:	f107 0310 	add.w	r3, r7, #16
 8101a0e:	4618      	mov	r0, r3
 8101a10:	f001 fe8e 	bl	8103730 <HAL_RCCEx_PeriphCLKConfig>
 8101a14:	4603      	mov	r3, r0
 8101a16:	2b00      	cmp	r3, #0
 8101a18:	d001      	beq.n	8101a1e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101a1a:	f7ff ff4d 	bl	81018b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101a1e:	4b1d      	ldr	r3, [pc, #116]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101a24:	4a1b      	ldr	r2, [pc, #108]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101a2a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101a2e:	4b19      	ldr	r3, [pc, #100]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101a38:	60fb      	str	r3, [r7, #12]
 8101a3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101a3c:	4b15      	ldr	r3, [pc, #84]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a42:	4a14      	ldr	r2, [pc, #80]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a44:	f043 0308 	orr.w	r3, r3, #8
 8101a48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a4c:	4b11      	ldr	r3, [pc, #68]	; (8101a94 <HAL_UART_MspInit+0xcc>)
 8101a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a52:	f003 0308 	and.w	r3, r3, #8
 8101a56:	60bb      	str	r3, [r7, #8]
 8101a58:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8101a5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a62:	2302      	movs	r3, #2
 8101a64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a68:	2300      	movs	r3, #0
 8101a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a6e:	2300      	movs	r3, #0
 8101a70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101a74:	2307      	movs	r3, #7
 8101a76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101a7a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101a7e:	4619      	mov	r1, r3
 8101a80:	4805      	ldr	r0, [pc, #20]	; (8101a98 <HAL_UART_MspInit+0xd0>)
 8101a82:	f000 fb03 	bl	810208c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8101a86:	bf00      	nop
 8101a88:	37e8      	adds	r7, #232	; 0xe8
 8101a8a:	46bd      	mov	sp, r7
 8101a8c:	bd80      	pop	{r7, pc}
 8101a8e:	bf00      	nop
 8101a90:	40004800 	.word	0x40004800
 8101a94:	58024400 	.word	0x58024400
 8101a98:	58020c00 	.word	0x58020c00

08101a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101a9c:	b480      	push	{r7}
 8101a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101aa0:	e7fe      	b.n	8101aa0 <NMI_Handler+0x4>

08101aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101aa2:	b480      	push	{r7}
 8101aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101aa6:	e7fe      	b.n	8101aa6 <HardFault_Handler+0x4>

08101aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101aa8:	b480      	push	{r7}
 8101aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101aac:	e7fe      	b.n	8101aac <MemManage_Handler+0x4>

08101aae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101aae:	b480      	push	{r7}
 8101ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101ab2:	e7fe      	b.n	8101ab2 <BusFault_Handler+0x4>

08101ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101ab4:	b480      	push	{r7}
 8101ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101ab8:	e7fe      	b.n	8101ab8 <UsageFault_Handler+0x4>

08101aba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101aba:	b480      	push	{r7}
 8101abc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101abe:	bf00      	nop
 8101ac0:	46bd      	mov	sp, r7
 8101ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ac6:	4770      	bx	lr

08101ac8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101ac8:	b480      	push	{r7}
 8101aca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101acc:	bf00      	nop
 8101ace:	46bd      	mov	sp, r7
 8101ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ad4:	4770      	bx	lr

08101ad6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101ad6:	b480      	push	{r7}
 8101ad8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101ada:	bf00      	nop
 8101adc:	46bd      	mov	sp, r7
 8101ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ae2:	4770      	bx	lr

08101ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101ae4:	b580      	push	{r7, lr}
 8101ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101ae8:	f000 f98c 	bl	8101e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101aec:	bf00      	nop
 8101aee:	bd80      	pop	{r7, pc}

08101af0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8101af0:	b580      	push	{r7, lr}
 8101af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8101af4:	2008      	movs	r0, #8
 8101af6:	f000 fc79 	bl	81023ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8101afa:	bf00      	nop
 8101afc:	bd80      	pop	{r7, pc}

08101afe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101afe:	b480      	push	{r7}
 8101b00:	af00      	add	r7, sp, #0
  return 1;
 8101b02:	2301      	movs	r3, #1
}
 8101b04:	4618      	mov	r0, r3
 8101b06:	46bd      	mov	sp, r7
 8101b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b0c:	4770      	bx	lr

08101b0e <_kill>:

int _kill(int pid, int sig)
{
 8101b0e:	b580      	push	{r7, lr}
 8101b10:	b082      	sub	sp, #8
 8101b12:	af00      	add	r7, sp, #0
 8101b14:	6078      	str	r0, [r7, #4]
 8101b16:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8101b18:	f005 fe88 	bl	810782c <__errno>
 8101b1c:	4603      	mov	r3, r0
 8101b1e:	2216      	movs	r2, #22
 8101b20:	601a      	str	r2, [r3, #0]
  return -1;
 8101b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101b26:	4618      	mov	r0, r3
 8101b28:	3708      	adds	r7, #8
 8101b2a:	46bd      	mov	sp, r7
 8101b2c:	bd80      	pop	{r7, pc}

08101b2e <_exit>:

void _exit (int status)
{
 8101b2e:	b580      	push	{r7, lr}
 8101b30:	b082      	sub	sp, #8
 8101b32:	af00      	add	r7, sp, #0
 8101b34:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8101b36:	f04f 31ff 	mov.w	r1, #4294967295
 8101b3a:	6878      	ldr	r0, [r7, #4]
 8101b3c:	f7ff ffe7 	bl	8101b0e <_kill>
  while (1) {}    /* Make sure we hang here */
 8101b40:	e7fe      	b.n	8101b40 <_exit+0x12>

08101b42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101b42:	b580      	push	{r7, lr}
 8101b44:	b086      	sub	sp, #24
 8101b46:	af00      	add	r7, sp, #0
 8101b48:	60f8      	str	r0, [r7, #12]
 8101b4a:	60b9      	str	r1, [r7, #8]
 8101b4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101b4e:	2300      	movs	r3, #0
 8101b50:	617b      	str	r3, [r7, #20]
 8101b52:	e00a      	b.n	8101b6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8101b54:	f3af 8000 	nop.w
 8101b58:	4601      	mov	r1, r0
 8101b5a:	68bb      	ldr	r3, [r7, #8]
 8101b5c:	1c5a      	adds	r2, r3, #1
 8101b5e:	60ba      	str	r2, [r7, #8]
 8101b60:	b2ca      	uxtb	r2, r1
 8101b62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101b64:	697b      	ldr	r3, [r7, #20]
 8101b66:	3301      	adds	r3, #1
 8101b68:	617b      	str	r3, [r7, #20]
 8101b6a:	697a      	ldr	r2, [r7, #20]
 8101b6c:	687b      	ldr	r3, [r7, #4]
 8101b6e:	429a      	cmp	r2, r3
 8101b70:	dbf0      	blt.n	8101b54 <_read+0x12>
  }

  return len;
 8101b72:	687b      	ldr	r3, [r7, #4]
}
 8101b74:	4618      	mov	r0, r3
 8101b76:	3718      	adds	r7, #24
 8101b78:	46bd      	mov	sp, r7
 8101b7a:	bd80      	pop	{r7, pc}

08101b7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101b7c:	b580      	push	{r7, lr}
 8101b7e:	b086      	sub	sp, #24
 8101b80:	af00      	add	r7, sp, #0
 8101b82:	60f8      	str	r0, [r7, #12]
 8101b84:	60b9      	str	r1, [r7, #8]
 8101b86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101b88:	2300      	movs	r3, #0
 8101b8a:	617b      	str	r3, [r7, #20]
 8101b8c:	e009      	b.n	8101ba2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8101b8e:	68bb      	ldr	r3, [r7, #8]
 8101b90:	1c5a      	adds	r2, r3, #1
 8101b92:	60ba      	str	r2, [r7, #8]
 8101b94:	781b      	ldrb	r3, [r3, #0]
 8101b96:	4618      	mov	r0, r3
 8101b98:	f7ff fe7c 	bl	8101894 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101b9c:	697b      	ldr	r3, [r7, #20]
 8101b9e:	3301      	adds	r3, #1
 8101ba0:	617b      	str	r3, [r7, #20]
 8101ba2:	697a      	ldr	r2, [r7, #20]
 8101ba4:	687b      	ldr	r3, [r7, #4]
 8101ba6:	429a      	cmp	r2, r3
 8101ba8:	dbf1      	blt.n	8101b8e <_write+0x12>
  }
  return len;
 8101baa:	687b      	ldr	r3, [r7, #4]
}
 8101bac:	4618      	mov	r0, r3
 8101bae:	3718      	adds	r7, #24
 8101bb0:	46bd      	mov	sp, r7
 8101bb2:	bd80      	pop	{r7, pc}

08101bb4 <_close>:

int _close(int file)
{
 8101bb4:	b480      	push	{r7}
 8101bb6:	b083      	sub	sp, #12
 8101bb8:	af00      	add	r7, sp, #0
 8101bba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101bc0:	4618      	mov	r0, r3
 8101bc2:	370c      	adds	r7, #12
 8101bc4:	46bd      	mov	sp, r7
 8101bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bca:	4770      	bx	lr

08101bcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101bcc:	b480      	push	{r7}
 8101bce:	b083      	sub	sp, #12
 8101bd0:	af00      	add	r7, sp, #0
 8101bd2:	6078      	str	r0, [r7, #4]
 8101bd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101bd6:	683b      	ldr	r3, [r7, #0]
 8101bd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101bdc:	605a      	str	r2, [r3, #4]
  return 0;
 8101bde:	2300      	movs	r3, #0
}
 8101be0:	4618      	mov	r0, r3
 8101be2:	370c      	adds	r7, #12
 8101be4:	46bd      	mov	sp, r7
 8101be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bea:	4770      	bx	lr

08101bec <_isatty>:

int _isatty(int file)
{
 8101bec:	b480      	push	{r7}
 8101bee:	b083      	sub	sp, #12
 8101bf0:	af00      	add	r7, sp, #0
 8101bf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8101bf4:	2301      	movs	r3, #1
}
 8101bf6:	4618      	mov	r0, r3
 8101bf8:	370c      	adds	r7, #12
 8101bfa:	46bd      	mov	sp, r7
 8101bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c00:	4770      	bx	lr

08101c02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101c02:	b480      	push	{r7}
 8101c04:	b085      	sub	sp, #20
 8101c06:	af00      	add	r7, sp, #0
 8101c08:	60f8      	str	r0, [r7, #12]
 8101c0a:	60b9      	str	r1, [r7, #8]
 8101c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8101c0e:	2300      	movs	r3, #0
}
 8101c10:	4618      	mov	r0, r3
 8101c12:	3714      	adds	r7, #20
 8101c14:	46bd      	mov	sp, r7
 8101c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c1a:	4770      	bx	lr

08101c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101c1c:	b580      	push	{r7, lr}
 8101c1e:	b086      	sub	sp, #24
 8101c20:	af00      	add	r7, sp, #0
 8101c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101c24:	4a14      	ldr	r2, [pc, #80]	; (8101c78 <_sbrk+0x5c>)
 8101c26:	4b15      	ldr	r3, [pc, #84]	; (8101c7c <_sbrk+0x60>)
 8101c28:	1ad3      	subs	r3, r2, r3
 8101c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101c2c:	697b      	ldr	r3, [r7, #20]
 8101c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101c30:	4b13      	ldr	r3, [pc, #76]	; (8101c80 <_sbrk+0x64>)
 8101c32:	681b      	ldr	r3, [r3, #0]
 8101c34:	2b00      	cmp	r3, #0
 8101c36:	d102      	bne.n	8101c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101c38:	4b11      	ldr	r3, [pc, #68]	; (8101c80 <_sbrk+0x64>)
 8101c3a:	4a12      	ldr	r2, [pc, #72]	; (8101c84 <_sbrk+0x68>)
 8101c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101c3e:	4b10      	ldr	r3, [pc, #64]	; (8101c80 <_sbrk+0x64>)
 8101c40:	681a      	ldr	r2, [r3, #0]
 8101c42:	687b      	ldr	r3, [r7, #4]
 8101c44:	4413      	add	r3, r2
 8101c46:	693a      	ldr	r2, [r7, #16]
 8101c48:	429a      	cmp	r2, r3
 8101c4a:	d207      	bcs.n	8101c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101c4c:	f005 fdee 	bl	810782c <__errno>
 8101c50:	4603      	mov	r3, r0
 8101c52:	220c      	movs	r2, #12
 8101c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101c56:	f04f 33ff 	mov.w	r3, #4294967295
 8101c5a:	e009      	b.n	8101c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101c5c:	4b08      	ldr	r3, [pc, #32]	; (8101c80 <_sbrk+0x64>)
 8101c5e:	681b      	ldr	r3, [r3, #0]
 8101c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101c62:	4b07      	ldr	r3, [pc, #28]	; (8101c80 <_sbrk+0x64>)
 8101c64:	681a      	ldr	r2, [r3, #0]
 8101c66:	687b      	ldr	r3, [r7, #4]
 8101c68:	4413      	add	r3, r2
 8101c6a:	4a05      	ldr	r2, [pc, #20]	; (8101c80 <_sbrk+0x64>)
 8101c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101c6e:	68fb      	ldr	r3, [r7, #12]
}
 8101c70:	4618      	mov	r0, r3
 8101c72:	3718      	adds	r7, #24
 8101c74:	46bd      	mov	sp, r7
 8101c76:	bd80      	pop	{r7, pc}
 8101c78:	10048000 	.word	0x10048000
 8101c7c:	00000400 	.word	0x00000400
 8101c80:	100002ec 	.word	0x100002ec
 8101c84:	10000440 	.word	0x10000440

08101c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101c88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101cc0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101c8c:	f7ff fa38 	bl	8101100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101c90:	480c      	ldr	r0, [pc, #48]	; (8101cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101c92:	490d      	ldr	r1, [pc, #52]	; (8101cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101c94:	4a0d      	ldr	r2, [pc, #52]	; (8101ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101c98:	e002      	b.n	8101ca0 <LoopCopyDataInit>

08101c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101c9e:	3304      	adds	r3, #4

08101ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101ca4:	d3f9      	bcc.n	8101c9a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101ca6:	4a0a      	ldr	r2, [pc, #40]	; (8101cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101ca8:	4c0a      	ldr	r4, [pc, #40]	; (8101cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101cac:	e001      	b.n	8101cb2 <LoopFillZerobss>

08101cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101cb0:	3204      	adds	r2, #4

08101cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101cb4:	d3fb      	bcc.n	8101cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101cb6:	f005 fdbf 	bl	8107838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101cba:	f7ff fc67 	bl	810158c <main>
  bx  lr
 8101cbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101cc0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101cc4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101cc8:	100001e4 	.word	0x100001e4
  ldr r2, =_sidata
 8101ccc:	0810b448 	.word	0x0810b448
  ldr r2, =_sbss
 8101cd0:	100001e4 	.word	0x100001e4
  ldr r4, =_ebss
 8101cd4:	10000440 	.word	0x10000440

08101cd8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101cd8:	e7fe      	b.n	8101cd8 <ADC3_IRQHandler>
	...

08101cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101cdc:	b580      	push	{r7, lr}
 8101cde:	b082      	sub	sp, #8
 8101ce0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101ce2:	4b28      	ldr	r3, [pc, #160]	; (8101d84 <HAL_Init+0xa8>)
 8101ce4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101ce8:	4a26      	ldr	r2, [pc, #152]	; (8101d84 <HAL_Init+0xa8>)
 8101cea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101cee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101cf2:	4b24      	ldr	r3, [pc, #144]	; (8101d84 <HAL_Init+0xa8>)
 8101cf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101cf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101cfc:	603b      	str	r3, [r7, #0]
 8101cfe:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101d00:	4b21      	ldr	r3, [pc, #132]	; (8101d88 <HAL_Init+0xac>)
 8101d02:	681b      	ldr	r3, [r3, #0]
 8101d04:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101d08:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101d0c:	4a1e      	ldr	r2, [pc, #120]	; (8101d88 <HAL_Init+0xac>)
 8101d0e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101d12:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101d14:	4b1c      	ldr	r3, [pc, #112]	; (8101d88 <HAL_Init+0xac>)
 8101d16:	681b      	ldr	r3, [r3, #0]
 8101d18:	4a1b      	ldr	r2, [pc, #108]	; (8101d88 <HAL_Init+0xac>)
 8101d1a:	f043 0301 	orr.w	r3, r3, #1
 8101d1e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101d20:	2003      	movs	r0, #3
 8101d22:	f000 f95f 	bl	8101fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101d26:	f001 fb2b 	bl	8103380 <HAL_RCC_GetSysClockFreq>
 8101d2a:	4602      	mov	r2, r0
 8101d2c:	4b15      	ldr	r3, [pc, #84]	; (8101d84 <HAL_Init+0xa8>)
 8101d2e:	699b      	ldr	r3, [r3, #24]
 8101d30:	0a1b      	lsrs	r3, r3, #8
 8101d32:	f003 030f 	and.w	r3, r3, #15
 8101d36:	4915      	ldr	r1, [pc, #84]	; (8101d8c <HAL_Init+0xb0>)
 8101d38:	5ccb      	ldrb	r3, [r1, r3]
 8101d3a:	f003 031f 	and.w	r3, r3, #31
 8101d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8101d42:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101d44:	4b0f      	ldr	r3, [pc, #60]	; (8101d84 <HAL_Init+0xa8>)
 8101d46:	699b      	ldr	r3, [r3, #24]
 8101d48:	f003 030f 	and.w	r3, r3, #15
 8101d4c:	4a0f      	ldr	r2, [pc, #60]	; (8101d8c <HAL_Init+0xb0>)
 8101d4e:	5cd3      	ldrb	r3, [r2, r3]
 8101d50:	f003 031f 	and.w	r3, r3, #31
 8101d54:	687a      	ldr	r2, [r7, #4]
 8101d56:	fa22 f303 	lsr.w	r3, r2, r3
 8101d5a:	4a0d      	ldr	r2, [pc, #52]	; (8101d90 <HAL_Init+0xb4>)
 8101d5c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101d5e:	4b0c      	ldr	r3, [pc, #48]	; (8101d90 <HAL_Init+0xb4>)
 8101d60:	681b      	ldr	r3, [r3, #0]
 8101d62:	4a0c      	ldr	r2, [pc, #48]	; (8101d94 <HAL_Init+0xb8>)
 8101d64:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101d66:	2000      	movs	r0, #0
 8101d68:	f000 f816 	bl	8101d98 <HAL_InitTick>
 8101d6c:	4603      	mov	r3, r0
 8101d6e:	2b00      	cmp	r3, #0
 8101d70:	d001      	beq.n	8101d76 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101d72:	2301      	movs	r3, #1
 8101d74:	e002      	b.n	8101d7c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101d76:	f7ff fda5 	bl	81018c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101d7a:	2300      	movs	r3, #0
}
 8101d7c:	4618      	mov	r0, r3
 8101d7e:	3708      	adds	r7, #8
 8101d80:	46bd      	mov	sp, r7
 8101d82:	bd80      	pop	{r7, pc}
 8101d84:	58024400 	.word	0x58024400
 8101d88:	40024400 	.word	0x40024400
 8101d8c:	0810afd4 	.word	0x0810afd4
 8101d90:	10000004 	.word	0x10000004
 8101d94:	10000000 	.word	0x10000000

08101d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101d98:	b580      	push	{r7, lr}
 8101d9a:	b082      	sub	sp, #8
 8101d9c:	af00      	add	r7, sp, #0
 8101d9e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101da0:	4b15      	ldr	r3, [pc, #84]	; (8101df8 <HAL_InitTick+0x60>)
 8101da2:	781b      	ldrb	r3, [r3, #0]
 8101da4:	2b00      	cmp	r3, #0
 8101da6:	d101      	bne.n	8101dac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101da8:	2301      	movs	r3, #1
 8101daa:	e021      	b.n	8101df0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101dac:	4b13      	ldr	r3, [pc, #76]	; (8101dfc <HAL_InitTick+0x64>)
 8101dae:	681a      	ldr	r2, [r3, #0]
 8101db0:	4b11      	ldr	r3, [pc, #68]	; (8101df8 <HAL_InitTick+0x60>)
 8101db2:	781b      	ldrb	r3, [r3, #0]
 8101db4:	4619      	mov	r1, r3
 8101db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8101dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8101dc2:	4618      	mov	r0, r3
 8101dc4:	f000 f941 	bl	810204a <HAL_SYSTICK_Config>
 8101dc8:	4603      	mov	r3, r0
 8101dca:	2b00      	cmp	r3, #0
 8101dcc:	d001      	beq.n	8101dd2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101dce:	2301      	movs	r3, #1
 8101dd0:	e00e      	b.n	8101df0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101dd2:	687b      	ldr	r3, [r7, #4]
 8101dd4:	2b0f      	cmp	r3, #15
 8101dd6:	d80a      	bhi.n	8101dee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101dd8:	2200      	movs	r2, #0
 8101dda:	6879      	ldr	r1, [r7, #4]
 8101ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8101de0:	f000 f90b 	bl	8101ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101de4:	4a06      	ldr	r2, [pc, #24]	; (8101e00 <HAL_InitTick+0x68>)
 8101de6:	687b      	ldr	r3, [r7, #4]
 8101de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101dea:	2300      	movs	r3, #0
 8101dec:	e000      	b.n	8101df0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101dee:	2301      	movs	r3, #1
}
 8101df0:	4618      	mov	r0, r3
 8101df2:	3708      	adds	r7, #8
 8101df4:	46bd      	mov	sp, r7
 8101df6:	bd80      	pop	{r7, pc}
 8101df8:	10000018 	.word	0x10000018
 8101dfc:	10000000 	.word	0x10000000
 8101e00:	10000014 	.word	0x10000014

08101e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101e04:	b480      	push	{r7}
 8101e06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101e08:	4b06      	ldr	r3, [pc, #24]	; (8101e24 <HAL_IncTick+0x20>)
 8101e0a:	781b      	ldrb	r3, [r3, #0]
 8101e0c:	461a      	mov	r2, r3
 8101e0e:	4b06      	ldr	r3, [pc, #24]	; (8101e28 <HAL_IncTick+0x24>)
 8101e10:	681b      	ldr	r3, [r3, #0]
 8101e12:	4413      	add	r3, r2
 8101e14:	4a04      	ldr	r2, [pc, #16]	; (8101e28 <HAL_IncTick+0x24>)
 8101e16:	6013      	str	r3, [r2, #0]
}
 8101e18:	bf00      	nop
 8101e1a:	46bd      	mov	sp, r7
 8101e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e20:	4770      	bx	lr
 8101e22:	bf00      	nop
 8101e24:	10000018 	.word	0x10000018
 8101e28:	100002f0 	.word	0x100002f0

08101e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101e2c:	b480      	push	{r7}
 8101e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8101e30:	4b03      	ldr	r3, [pc, #12]	; (8101e40 <HAL_GetTick+0x14>)
 8101e32:	681b      	ldr	r3, [r3, #0]
}
 8101e34:	4618      	mov	r0, r3
 8101e36:	46bd      	mov	sp, r7
 8101e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e3c:	4770      	bx	lr
 8101e3e:	bf00      	nop
 8101e40:	100002f0 	.word	0x100002f0

08101e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101e44:	b480      	push	{r7}
 8101e46:	b085      	sub	sp, #20
 8101e48:	af00      	add	r7, sp, #0
 8101e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101e4c:	687b      	ldr	r3, [r7, #4]
 8101e4e:	f003 0307 	and.w	r3, r3, #7
 8101e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101e54:	4b0c      	ldr	r3, [pc, #48]	; (8101e88 <__NVIC_SetPriorityGrouping+0x44>)
 8101e56:	68db      	ldr	r3, [r3, #12]
 8101e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101e5a:	68ba      	ldr	r2, [r7, #8]
 8101e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101e60:	4013      	ands	r3, r2
 8101e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101e64:	68fb      	ldr	r3, [r7, #12]
 8101e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101e68:	68bb      	ldr	r3, [r7, #8]
 8101e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101e76:	4a04      	ldr	r2, [pc, #16]	; (8101e88 <__NVIC_SetPriorityGrouping+0x44>)
 8101e78:	68bb      	ldr	r3, [r7, #8]
 8101e7a:	60d3      	str	r3, [r2, #12]
}
 8101e7c:	bf00      	nop
 8101e7e:	3714      	adds	r7, #20
 8101e80:	46bd      	mov	sp, r7
 8101e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e86:	4770      	bx	lr
 8101e88:	e000ed00 	.word	0xe000ed00

08101e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101e8c:	b480      	push	{r7}
 8101e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101e90:	4b04      	ldr	r3, [pc, #16]	; (8101ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8101e92:	68db      	ldr	r3, [r3, #12]
 8101e94:	0a1b      	lsrs	r3, r3, #8
 8101e96:	f003 0307 	and.w	r3, r3, #7
}
 8101e9a:	4618      	mov	r0, r3
 8101e9c:	46bd      	mov	sp, r7
 8101e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea2:	4770      	bx	lr
 8101ea4:	e000ed00 	.word	0xe000ed00

08101ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101ea8:	b480      	push	{r7}
 8101eaa:	b083      	sub	sp, #12
 8101eac:	af00      	add	r7, sp, #0
 8101eae:	4603      	mov	r3, r0
 8101eb0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101eb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101eb6:	2b00      	cmp	r3, #0
 8101eb8:	db0b      	blt.n	8101ed2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101eba:	88fb      	ldrh	r3, [r7, #6]
 8101ebc:	f003 021f 	and.w	r2, r3, #31
 8101ec0:	4907      	ldr	r1, [pc, #28]	; (8101ee0 <__NVIC_EnableIRQ+0x38>)
 8101ec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101ec6:	095b      	lsrs	r3, r3, #5
 8101ec8:	2001      	movs	r0, #1
 8101eca:	fa00 f202 	lsl.w	r2, r0, r2
 8101ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8101ed2:	bf00      	nop
 8101ed4:	370c      	adds	r7, #12
 8101ed6:	46bd      	mov	sp, r7
 8101ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101edc:	4770      	bx	lr
 8101ede:	bf00      	nop
 8101ee0:	e000e100 	.word	0xe000e100

08101ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101ee4:	b480      	push	{r7}
 8101ee6:	b083      	sub	sp, #12
 8101ee8:	af00      	add	r7, sp, #0
 8101eea:	4603      	mov	r3, r0
 8101eec:	6039      	str	r1, [r7, #0]
 8101eee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101ef4:	2b00      	cmp	r3, #0
 8101ef6:	db0a      	blt.n	8101f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101ef8:	683b      	ldr	r3, [r7, #0]
 8101efa:	b2da      	uxtb	r2, r3
 8101efc:	490c      	ldr	r1, [pc, #48]	; (8101f30 <__NVIC_SetPriority+0x4c>)
 8101efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101f02:	0112      	lsls	r2, r2, #4
 8101f04:	b2d2      	uxtb	r2, r2
 8101f06:	440b      	add	r3, r1
 8101f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101f0c:	e00a      	b.n	8101f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101f0e:	683b      	ldr	r3, [r7, #0]
 8101f10:	b2da      	uxtb	r2, r3
 8101f12:	4908      	ldr	r1, [pc, #32]	; (8101f34 <__NVIC_SetPriority+0x50>)
 8101f14:	88fb      	ldrh	r3, [r7, #6]
 8101f16:	f003 030f 	and.w	r3, r3, #15
 8101f1a:	3b04      	subs	r3, #4
 8101f1c:	0112      	lsls	r2, r2, #4
 8101f1e:	b2d2      	uxtb	r2, r2
 8101f20:	440b      	add	r3, r1
 8101f22:	761a      	strb	r2, [r3, #24]
}
 8101f24:	bf00      	nop
 8101f26:	370c      	adds	r7, #12
 8101f28:	46bd      	mov	sp, r7
 8101f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f2e:	4770      	bx	lr
 8101f30:	e000e100 	.word	0xe000e100
 8101f34:	e000ed00 	.word	0xe000ed00

08101f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101f38:	b480      	push	{r7}
 8101f3a:	b089      	sub	sp, #36	; 0x24
 8101f3c:	af00      	add	r7, sp, #0
 8101f3e:	60f8      	str	r0, [r7, #12]
 8101f40:	60b9      	str	r1, [r7, #8]
 8101f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101f44:	68fb      	ldr	r3, [r7, #12]
 8101f46:	f003 0307 	and.w	r3, r3, #7
 8101f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101f4c:	69fb      	ldr	r3, [r7, #28]
 8101f4e:	f1c3 0307 	rsb	r3, r3, #7
 8101f52:	2b04      	cmp	r3, #4
 8101f54:	bf28      	it	cs
 8101f56:	2304      	movcs	r3, #4
 8101f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101f5a:	69fb      	ldr	r3, [r7, #28]
 8101f5c:	3304      	adds	r3, #4
 8101f5e:	2b06      	cmp	r3, #6
 8101f60:	d902      	bls.n	8101f68 <NVIC_EncodePriority+0x30>
 8101f62:	69fb      	ldr	r3, [r7, #28]
 8101f64:	3b03      	subs	r3, #3
 8101f66:	e000      	b.n	8101f6a <NVIC_EncodePriority+0x32>
 8101f68:	2300      	movs	r3, #0
 8101f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8101f70:	69bb      	ldr	r3, [r7, #24]
 8101f72:	fa02 f303 	lsl.w	r3, r2, r3
 8101f76:	43da      	mvns	r2, r3
 8101f78:	68bb      	ldr	r3, [r7, #8]
 8101f7a:	401a      	ands	r2, r3
 8101f7c:	697b      	ldr	r3, [r7, #20]
 8101f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101f80:	f04f 31ff 	mov.w	r1, #4294967295
 8101f84:	697b      	ldr	r3, [r7, #20]
 8101f86:	fa01 f303 	lsl.w	r3, r1, r3
 8101f8a:	43d9      	mvns	r1, r3
 8101f8c:	687b      	ldr	r3, [r7, #4]
 8101f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101f90:	4313      	orrs	r3, r2
         );
}
 8101f92:	4618      	mov	r0, r3
 8101f94:	3724      	adds	r7, #36	; 0x24
 8101f96:	46bd      	mov	sp, r7
 8101f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f9c:	4770      	bx	lr
	...

08101fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101fa0:	b580      	push	{r7, lr}
 8101fa2:	b082      	sub	sp, #8
 8101fa4:	af00      	add	r7, sp, #0
 8101fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101fa8:	687b      	ldr	r3, [r7, #4]
 8101faa:	3b01      	subs	r3, #1
 8101fac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101fb0:	d301      	bcc.n	8101fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101fb2:	2301      	movs	r3, #1
 8101fb4:	e00f      	b.n	8101fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101fb6:	4a0a      	ldr	r2, [pc, #40]	; (8101fe0 <SysTick_Config+0x40>)
 8101fb8:	687b      	ldr	r3, [r7, #4]
 8101fba:	3b01      	subs	r3, #1
 8101fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101fbe:	210f      	movs	r1, #15
 8101fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8101fc4:	f7ff ff8e 	bl	8101ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101fc8:	4b05      	ldr	r3, [pc, #20]	; (8101fe0 <SysTick_Config+0x40>)
 8101fca:	2200      	movs	r2, #0
 8101fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101fce:	4b04      	ldr	r3, [pc, #16]	; (8101fe0 <SysTick_Config+0x40>)
 8101fd0:	2207      	movs	r2, #7
 8101fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101fd4:	2300      	movs	r3, #0
}
 8101fd6:	4618      	mov	r0, r3
 8101fd8:	3708      	adds	r7, #8
 8101fda:	46bd      	mov	sp, r7
 8101fdc:	bd80      	pop	{r7, pc}
 8101fde:	bf00      	nop
 8101fe0:	e000e010 	.word	0xe000e010

08101fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101fe4:	b580      	push	{r7, lr}
 8101fe6:	b082      	sub	sp, #8
 8101fe8:	af00      	add	r7, sp, #0
 8101fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101fec:	6878      	ldr	r0, [r7, #4]
 8101fee:	f7ff ff29 	bl	8101e44 <__NVIC_SetPriorityGrouping>
}
 8101ff2:	bf00      	nop
 8101ff4:	3708      	adds	r7, #8
 8101ff6:	46bd      	mov	sp, r7
 8101ff8:	bd80      	pop	{r7, pc}

08101ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101ffa:	b580      	push	{r7, lr}
 8101ffc:	b086      	sub	sp, #24
 8101ffe:	af00      	add	r7, sp, #0
 8102000:	4603      	mov	r3, r0
 8102002:	60b9      	str	r1, [r7, #8]
 8102004:	607a      	str	r2, [r7, #4]
 8102006:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102008:	f7ff ff40 	bl	8101e8c <__NVIC_GetPriorityGrouping>
 810200c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810200e:	687a      	ldr	r2, [r7, #4]
 8102010:	68b9      	ldr	r1, [r7, #8]
 8102012:	6978      	ldr	r0, [r7, #20]
 8102014:	f7ff ff90 	bl	8101f38 <NVIC_EncodePriority>
 8102018:	4602      	mov	r2, r0
 810201a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810201e:	4611      	mov	r1, r2
 8102020:	4618      	mov	r0, r3
 8102022:	f7ff ff5f 	bl	8101ee4 <__NVIC_SetPriority>
}
 8102026:	bf00      	nop
 8102028:	3718      	adds	r7, #24
 810202a:	46bd      	mov	sp, r7
 810202c:	bd80      	pop	{r7, pc}

0810202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810202e:	b580      	push	{r7, lr}
 8102030:	b082      	sub	sp, #8
 8102032:	af00      	add	r7, sp, #0
 8102034:	4603      	mov	r3, r0
 8102036:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102038:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810203c:	4618      	mov	r0, r3
 810203e:	f7ff ff33 	bl	8101ea8 <__NVIC_EnableIRQ>
}
 8102042:	bf00      	nop
 8102044:	3708      	adds	r7, #8
 8102046:	46bd      	mov	sp, r7
 8102048:	bd80      	pop	{r7, pc}

0810204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810204a:	b580      	push	{r7, lr}
 810204c:	b082      	sub	sp, #8
 810204e:	af00      	add	r7, sp, #0
 8102050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102052:	6878      	ldr	r0, [r7, #4]
 8102054:	f7ff ffa4 	bl	8101fa0 <SysTick_Config>
 8102058:	4603      	mov	r3, r0
}
 810205a:	4618      	mov	r0, r3
 810205c:	3708      	adds	r7, #8
 810205e:	46bd      	mov	sp, r7
 8102060:	bd80      	pop	{r7, pc}
	...

08102064 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102064:	b480      	push	{r7}
 8102066:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102068:	4b07      	ldr	r3, [pc, #28]	; (8102088 <HAL_GetCurrentCPUID+0x24>)
 810206a:	681b      	ldr	r3, [r3, #0]
 810206c:	091b      	lsrs	r3, r3, #4
 810206e:	f003 030f 	and.w	r3, r3, #15
 8102072:	2b07      	cmp	r3, #7
 8102074:	d101      	bne.n	810207a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8102076:	2303      	movs	r3, #3
 8102078:	e000      	b.n	810207c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810207a:	2301      	movs	r3, #1
  }
}
 810207c:	4618      	mov	r0, r3
 810207e:	46bd      	mov	sp, r7
 8102080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102084:	4770      	bx	lr
 8102086:	bf00      	nop
 8102088:	e000ed00 	.word	0xe000ed00

0810208c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 810208c:	b480      	push	{r7}
 810208e:	b089      	sub	sp, #36	; 0x24
 8102090:	af00      	add	r7, sp, #0
 8102092:	6078      	str	r0, [r7, #4]
 8102094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102096:	2300      	movs	r3, #0
 8102098:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810209a:	4b89      	ldr	r3, [pc, #548]	; (81022c0 <HAL_GPIO_Init+0x234>)
 810209c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810209e:	e194      	b.n	81023ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81020a0:	683b      	ldr	r3, [r7, #0]
 81020a2:	681a      	ldr	r2, [r3, #0]
 81020a4:	2101      	movs	r1, #1
 81020a6:	69fb      	ldr	r3, [r7, #28]
 81020a8:	fa01 f303 	lsl.w	r3, r1, r3
 81020ac:	4013      	ands	r3, r2
 81020ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81020b0:	693b      	ldr	r3, [r7, #16]
 81020b2:	2b00      	cmp	r3, #0
 81020b4:	f000 8186 	beq.w	81023c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81020b8:	683b      	ldr	r3, [r7, #0]
 81020ba:	685b      	ldr	r3, [r3, #4]
 81020bc:	f003 0303 	and.w	r3, r3, #3
 81020c0:	2b01      	cmp	r3, #1
 81020c2:	d005      	beq.n	81020d0 <HAL_GPIO_Init+0x44>
 81020c4:	683b      	ldr	r3, [r7, #0]
 81020c6:	685b      	ldr	r3, [r3, #4]
 81020c8:	f003 0303 	and.w	r3, r3, #3
 81020cc:	2b02      	cmp	r3, #2
 81020ce:	d130      	bne.n	8102132 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81020d0:	687b      	ldr	r3, [r7, #4]
 81020d2:	689b      	ldr	r3, [r3, #8]
 81020d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81020d6:	69fb      	ldr	r3, [r7, #28]
 81020d8:	005b      	lsls	r3, r3, #1
 81020da:	2203      	movs	r2, #3
 81020dc:	fa02 f303 	lsl.w	r3, r2, r3
 81020e0:	43db      	mvns	r3, r3
 81020e2:	69ba      	ldr	r2, [r7, #24]
 81020e4:	4013      	ands	r3, r2
 81020e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81020e8:	683b      	ldr	r3, [r7, #0]
 81020ea:	68da      	ldr	r2, [r3, #12]
 81020ec:	69fb      	ldr	r3, [r7, #28]
 81020ee:	005b      	lsls	r3, r3, #1
 81020f0:	fa02 f303 	lsl.w	r3, r2, r3
 81020f4:	69ba      	ldr	r2, [r7, #24]
 81020f6:	4313      	orrs	r3, r2
 81020f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81020fa:	687b      	ldr	r3, [r7, #4]
 81020fc:	69ba      	ldr	r2, [r7, #24]
 81020fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102100:	687b      	ldr	r3, [r7, #4]
 8102102:	685b      	ldr	r3, [r3, #4]
 8102104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102106:	2201      	movs	r2, #1
 8102108:	69fb      	ldr	r3, [r7, #28]
 810210a:	fa02 f303 	lsl.w	r3, r2, r3
 810210e:	43db      	mvns	r3, r3
 8102110:	69ba      	ldr	r2, [r7, #24]
 8102112:	4013      	ands	r3, r2
 8102114:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102116:	683b      	ldr	r3, [r7, #0]
 8102118:	685b      	ldr	r3, [r3, #4]
 810211a:	091b      	lsrs	r3, r3, #4
 810211c:	f003 0201 	and.w	r2, r3, #1
 8102120:	69fb      	ldr	r3, [r7, #28]
 8102122:	fa02 f303 	lsl.w	r3, r2, r3
 8102126:	69ba      	ldr	r2, [r7, #24]
 8102128:	4313      	orrs	r3, r2
 810212a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 810212c:	687b      	ldr	r3, [r7, #4]
 810212e:	69ba      	ldr	r2, [r7, #24]
 8102130:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102132:	683b      	ldr	r3, [r7, #0]
 8102134:	685b      	ldr	r3, [r3, #4]
 8102136:	f003 0303 	and.w	r3, r3, #3
 810213a:	2b03      	cmp	r3, #3
 810213c:	d017      	beq.n	810216e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810213e:	687b      	ldr	r3, [r7, #4]
 8102140:	68db      	ldr	r3, [r3, #12]
 8102142:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102144:	69fb      	ldr	r3, [r7, #28]
 8102146:	005b      	lsls	r3, r3, #1
 8102148:	2203      	movs	r2, #3
 810214a:	fa02 f303 	lsl.w	r3, r2, r3
 810214e:	43db      	mvns	r3, r3
 8102150:	69ba      	ldr	r2, [r7, #24]
 8102152:	4013      	ands	r3, r2
 8102154:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102156:	683b      	ldr	r3, [r7, #0]
 8102158:	689a      	ldr	r2, [r3, #8]
 810215a:	69fb      	ldr	r3, [r7, #28]
 810215c:	005b      	lsls	r3, r3, #1
 810215e:	fa02 f303 	lsl.w	r3, r2, r3
 8102162:	69ba      	ldr	r2, [r7, #24]
 8102164:	4313      	orrs	r3, r2
 8102166:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102168:	687b      	ldr	r3, [r7, #4]
 810216a:	69ba      	ldr	r2, [r7, #24]
 810216c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810216e:	683b      	ldr	r3, [r7, #0]
 8102170:	685b      	ldr	r3, [r3, #4]
 8102172:	f003 0303 	and.w	r3, r3, #3
 8102176:	2b02      	cmp	r3, #2
 8102178:	d123      	bne.n	81021c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810217a:	69fb      	ldr	r3, [r7, #28]
 810217c:	08da      	lsrs	r2, r3, #3
 810217e:	687b      	ldr	r3, [r7, #4]
 8102180:	3208      	adds	r2, #8
 8102182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102188:	69fb      	ldr	r3, [r7, #28]
 810218a:	f003 0307 	and.w	r3, r3, #7
 810218e:	009b      	lsls	r3, r3, #2
 8102190:	220f      	movs	r2, #15
 8102192:	fa02 f303 	lsl.w	r3, r2, r3
 8102196:	43db      	mvns	r3, r3
 8102198:	69ba      	ldr	r2, [r7, #24]
 810219a:	4013      	ands	r3, r2
 810219c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810219e:	683b      	ldr	r3, [r7, #0]
 81021a0:	691a      	ldr	r2, [r3, #16]
 81021a2:	69fb      	ldr	r3, [r7, #28]
 81021a4:	f003 0307 	and.w	r3, r3, #7
 81021a8:	009b      	lsls	r3, r3, #2
 81021aa:	fa02 f303 	lsl.w	r3, r2, r3
 81021ae:	69ba      	ldr	r2, [r7, #24]
 81021b0:	4313      	orrs	r3, r2
 81021b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81021b4:	69fb      	ldr	r3, [r7, #28]
 81021b6:	08da      	lsrs	r2, r3, #3
 81021b8:	687b      	ldr	r3, [r7, #4]
 81021ba:	3208      	adds	r2, #8
 81021bc:	69b9      	ldr	r1, [r7, #24]
 81021be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81021c2:	687b      	ldr	r3, [r7, #4]
 81021c4:	681b      	ldr	r3, [r3, #0]
 81021c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81021c8:	69fb      	ldr	r3, [r7, #28]
 81021ca:	005b      	lsls	r3, r3, #1
 81021cc:	2203      	movs	r2, #3
 81021ce:	fa02 f303 	lsl.w	r3, r2, r3
 81021d2:	43db      	mvns	r3, r3
 81021d4:	69ba      	ldr	r2, [r7, #24]
 81021d6:	4013      	ands	r3, r2
 81021d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81021da:	683b      	ldr	r3, [r7, #0]
 81021dc:	685b      	ldr	r3, [r3, #4]
 81021de:	f003 0203 	and.w	r2, r3, #3
 81021e2:	69fb      	ldr	r3, [r7, #28]
 81021e4:	005b      	lsls	r3, r3, #1
 81021e6:	fa02 f303 	lsl.w	r3, r2, r3
 81021ea:	69ba      	ldr	r2, [r7, #24]
 81021ec:	4313      	orrs	r3, r2
 81021ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81021f0:	687b      	ldr	r3, [r7, #4]
 81021f2:	69ba      	ldr	r2, [r7, #24]
 81021f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81021f6:	683b      	ldr	r3, [r7, #0]
 81021f8:	685b      	ldr	r3, [r3, #4]
 81021fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81021fe:	2b00      	cmp	r3, #0
 8102200:	f000 80e0 	beq.w	81023c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102204:	4b2f      	ldr	r3, [pc, #188]	; (81022c4 <HAL_GPIO_Init+0x238>)
 8102206:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810220a:	4a2e      	ldr	r2, [pc, #184]	; (81022c4 <HAL_GPIO_Init+0x238>)
 810220c:	f043 0302 	orr.w	r3, r3, #2
 8102210:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102214:	4b2b      	ldr	r3, [pc, #172]	; (81022c4 <HAL_GPIO_Init+0x238>)
 8102216:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810221a:	f003 0302 	and.w	r3, r3, #2
 810221e:	60fb      	str	r3, [r7, #12]
 8102220:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102222:	4a29      	ldr	r2, [pc, #164]	; (81022c8 <HAL_GPIO_Init+0x23c>)
 8102224:	69fb      	ldr	r3, [r7, #28]
 8102226:	089b      	lsrs	r3, r3, #2
 8102228:	3302      	adds	r3, #2
 810222a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810222e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102230:	69fb      	ldr	r3, [r7, #28]
 8102232:	f003 0303 	and.w	r3, r3, #3
 8102236:	009b      	lsls	r3, r3, #2
 8102238:	220f      	movs	r2, #15
 810223a:	fa02 f303 	lsl.w	r3, r2, r3
 810223e:	43db      	mvns	r3, r3
 8102240:	69ba      	ldr	r2, [r7, #24]
 8102242:	4013      	ands	r3, r2
 8102244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102246:	687b      	ldr	r3, [r7, #4]
 8102248:	4a20      	ldr	r2, [pc, #128]	; (81022cc <HAL_GPIO_Init+0x240>)
 810224a:	4293      	cmp	r3, r2
 810224c:	d052      	beq.n	81022f4 <HAL_GPIO_Init+0x268>
 810224e:	687b      	ldr	r3, [r7, #4]
 8102250:	4a1f      	ldr	r2, [pc, #124]	; (81022d0 <HAL_GPIO_Init+0x244>)
 8102252:	4293      	cmp	r3, r2
 8102254:	d031      	beq.n	81022ba <HAL_GPIO_Init+0x22e>
 8102256:	687b      	ldr	r3, [r7, #4]
 8102258:	4a1e      	ldr	r2, [pc, #120]	; (81022d4 <HAL_GPIO_Init+0x248>)
 810225a:	4293      	cmp	r3, r2
 810225c:	d02b      	beq.n	81022b6 <HAL_GPIO_Init+0x22a>
 810225e:	687b      	ldr	r3, [r7, #4]
 8102260:	4a1d      	ldr	r2, [pc, #116]	; (81022d8 <HAL_GPIO_Init+0x24c>)
 8102262:	4293      	cmp	r3, r2
 8102264:	d025      	beq.n	81022b2 <HAL_GPIO_Init+0x226>
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	4a1c      	ldr	r2, [pc, #112]	; (81022dc <HAL_GPIO_Init+0x250>)
 810226a:	4293      	cmp	r3, r2
 810226c:	d01f      	beq.n	81022ae <HAL_GPIO_Init+0x222>
 810226e:	687b      	ldr	r3, [r7, #4]
 8102270:	4a1b      	ldr	r2, [pc, #108]	; (81022e0 <HAL_GPIO_Init+0x254>)
 8102272:	4293      	cmp	r3, r2
 8102274:	d019      	beq.n	81022aa <HAL_GPIO_Init+0x21e>
 8102276:	687b      	ldr	r3, [r7, #4]
 8102278:	4a1a      	ldr	r2, [pc, #104]	; (81022e4 <HAL_GPIO_Init+0x258>)
 810227a:	4293      	cmp	r3, r2
 810227c:	d013      	beq.n	81022a6 <HAL_GPIO_Init+0x21a>
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	4a19      	ldr	r2, [pc, #100]	; (81022e8 <HAL_GPIO_Init+0x25c>)
 8102282:	4293      	cmp	r3, r2
 8102284:	d00d      	beq.n	81022a2 <HAL_GPIO_Init+0x216>
 8102286:	687b      	ldr	r3, [r7, #4]
 8102288:	4a18      	ldr	r2, [pc, #96]	; (81022ec <HAL_GPIO_Init+0x260>)
 810228a:	4293      	cmp	r3, r2
 810228c:	d007      	beq.n	810229e <HAL_GPIO_Init+0x212>
 810228e:	687b      	ldr	r3, [r7, #4]
 8102290:	4a17      	ldr	r2, [pc, #92]	; (81022f0 <HAL_GPIO_Init+0x264>)
 8102292:	4293      	cmp	r3, r2
 8102294:	d101      	bne.n	810229a <HAL_GPIO_Init+0x20e>
 8102296:	2309      	movs	r3, #9
 8102298:	e02d      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 810229a:	230a      	movs	r3, #10
 810229c:	e02b      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 810229e:	2308      	movs	r3, #8
 81022a0:	e029      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022a2:	2307      	movs	r3, #7
 81022a4:	e027      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022a6:	2306      	movs	r3, #6
 81022a8:	e025      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022aa:	2305      	movs	r3, #5
 81022ac:	e023      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022ae:	2304      	movs	r3, #4
 81022b0:	e021      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022b2:	2303      	movs	r3, #3
 81022b4:	e01f      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022b6:	2302      	movs	r3, #2
 81022b8:	e01d      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022ba:	2301      	movs	r3, #1
 81022bc:	e01b      	b.n	81022f6 <HAL_GPIO_Init+0x26a>
 81022be:	bf00      	nop
 81022c0:	580000c0 	.word	0x580000c0
 81022c4:	58024400 	.word	0x58024400
 81022c8:	58000400 	.word	0x58000400
 81022cc:	58020000 	.word	0x58020000
 81022d0:	58020400 	.word	0x58020400
 81022d4:	58020800 	.word	0x58020800
 81022d8:	58020c00 	.word	0x58020c00
 81022dc:	58021000 	.word	0x58021000
 81022e0:	58021400 	.word	0x58021400
 81022e4:	58021800 	.word	0x58021800
 81022e8:	58021c00 	.word	0x58021c00
 81022ec:	58022000 	.word	0x58022000
 81022f0:	58022400 	.word	0x58022400
 81022f4:	2300      	movs	r3, #0
 81022f6:	69fa      	ldr	r2, [r7, #28]
 81022f8:	f002 0203 	and.w	r2, r2, #3
 81022fc:	0092      	lsls	r2, r2, #2
 81022fe:	4093      	lsls	r3, r2
 8102300:	69ba      	ldr	r2, [r7, #24]
 8102302:	4313      	orrs	r3, r2
 8102304:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102306:	4938      	ldr	r1, [pc, #224]	; (81023e8 <HAL_GPIO_Init+0x35c>)
 8102308:	69fb      	ldr	r3, [r7, #28]
 810230a:	089b      	lsrs	r3, r3, #2
 810230c:	3302      	adds	r3, #2
 810230e:	69ba      	ldr	r2, [r7, #24]
 8102310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102318:	681b      	ldr	r3, [r3, #0]
 810231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810231c:	693b      	ldr	r3, [r7, #16]
 810231e:	43db      	mvns	r3, r3
 8102320:	69ba      	ldr	r2, [r7, #24]
 8102322:	4013      	ands	r3, r2
 8102324:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102326:	683b      	ldr	r3, [r7, #0]
 8102328:	685b      	ldr	r3, [r3, #4]
 810232a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810232e:	2b00      	cmp	r3, #0
 8102330:	d003      	beq.n	810233a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102332:	69ba      	ldr	r2, [r7, #24]
 8102334:	693b      	ldr	r3, [r7, #16]
 8102336:	4313      	orrs	r3, r2
 8102338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810233a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810233e:	69bb      	ldr	r3, [r7, #24]
 8102340:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102346:	685b      	ldr	r3, [r3, #4]
 8102348:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810234a:	693b      	ldr	r3, [r7, #16]
 810234c:	43db      	mvns	r3, r3
 810234e:	69ba      	ldr	r2, [r7, #24]
 8102350:	4013      	ands	r3, r2
 8102352:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102354:	683b      	ldr	r3, [r7, #0]
 8102356:	685b      	ldr	r3, [r3, #4]
 8102358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810235c:	2b00      	cmp	r3, #0
 810235e:	d003      	beq.n	8102368 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102360:	69ba      	ldr	r2, [r7, #24]
 8102362:	693b      	ldr	r3, [r7, #16]
 8102364:	4313      	orrs	r3, r2
 8102366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102368:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810236c:	69bb      	ldr	r3, [r7, #24]
 810236e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102370:	697b      	ldr	r3, [r7, #20]
 8102372:	685b      	ldr	r3, [r3, #4]
 8102374:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102376:	693b      	ldr	r3, [r7, #16]
 8102378:	43db      	mvns	r3, r3
 810237a:	69ba      	ldr	r2, [r7, #24]
 810237c:	4013      	ands	r3, r2
 810237e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102380:	683b      	ldr	r3, [r7, #0]
 8102382:	685b      	ldr	r3, [r3, #4]
 8102384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102388:	2b00      	cmp	r3, #0
 810238a:	d003      	beq.n	8102394 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 810238c:	69ba      	ldr	r2, [r7, #24]
 810238e:	693b      	ldr	r3, [r7, #16]
 8102390:	4313      	orrs	r3, r2
 8102392:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102394:	697b      	ldr	r3, [r7, #20]
 8102396:	69ba      	ldr	r2, [r7, #24]
 8102398:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810239a:	697b      	ldr	r3, [r7, #20]
 810239c:	681b      	ldr	r3, [r3, #0]
 810239e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81023a0:	693b      	ldr	r3, [r7, #16]
 81023a2:	43db      	mvns	r3, r3
 81023a4:	69ba      	ldr	r2, [r7, #24]
 81023a6:	4013      	ands	r3, r2
 81023a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81023aa:	683b      	ldr	r3, [r7, #0]
 81023ac:	685b      	ldr	r3, [r3, #4]
 81023ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81023b2:	2b00      	cmp	r3, #0
 81023b4:	d003      	beq.n	81023be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81023b6:	69ba      	ldr	r2, [r7, #24]
 81023b8:	693b      	ldr	r3, [r7, #16]
 81023ba:	4313      	orrs	r3, r2
 81023bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81023be:	697b      	ldr	r3, [r7, #20]
 81023c0:	69ba      	ldr	r2, [r7, #24]
 81023c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81023c4:	69fb      	ldr	r3, [r7, #28]
 81023c6:	3301      	adds	r3, #1
 81023c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81023ca:	683b      	ldr	r3, [r7, #0]
 81023cc:	681a      	ldr	r2, [r3, #0]
 81023ce:	69fb      	ldr	r3, [r7, #28]
 81023d0:	fa22 f303 	lsr.w	r3, r2, r3
 81023d4:	2b00      	cmp	r3, #0
 81023d6:	f47f ae63 	bne.w	81020a0 <HAL_GPIO_Init+0x14>
  }
}
 81023da:	bf00      	nop
 81023dc:	bf00      	nop
 81023de:	3724      	adds	r7, #36	; 0x24
 81023e0:	46bd      	mov	sp, r7
 81023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023e6:	4770      	bx	lr
 81023e8:	58000400 	.word	0x58000400

081023ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 81023ec:	b580      	push	{r7, lr}
 81023ee:	b082      	sub	sp, #8
 81023f0:	af00      	add	r7, sp, #0
 81023f2:	4603      	mov	r3, r0
 81023f4:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 81023f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81023fa:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 81023fe:	88fb      	ldrh	r3, [r7, #6]
 8102400:	4013      	ands	r3, r2
 8102402:	2b00      	cmp	r3, #0
 8102404:	d008      	beq.n	8102418 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8102406:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810240a:	88fb      	ldrh	r3, [r7, #6]
 810240c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8102410:	88fb      	ldrh	r3, [r7, #6]
 8102412:	4618      	mov	r0, r3
 8102414:	f7ff fa2a 	bl	810186c <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8102418:	bf00      	nop
 810241a:	3708      	adds	r7, #8
 810241c:	46bd      	mov	sp, r7
 810241e:	bd80      	pop	{r7, pc}

08102420 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102420:	b480      	push	{r7}
 8102422:	b083      	sub	sp, #12
 8102424:	af00      	add	r7, sp, #0
 8102426:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102428:	4b05      	ldr	r3, [pc, #20]	; (8102440 <HAL_HSEM_ActivateNotification+0x20>)
 810242a:	681a      	ldr	r2, [r3, #0]
 810242c:	4904      	ldr	r1, [pc, #16]	; (8102440 <HAL_HSEM_ActivateNotification+0x20>)
 810242e:	687b      	ldr	r3, [r7, #4]
 8102430:	4313      	orrs	r3, r2
 8102432:	600b      	str	r3, [r1, #0]
#endif
}
 8102434:	bf00      	nop
 8102436:	370c      	adds	r7, #12
 8102438:	46bd      	mov	sp, r7
 810243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810243e:	4770      	bx	lr
 8102440:	58026510 	.word	0x58026510

08102444 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8102444:	b580      	push	{r7, lr}
 8102446:	b082      	sub	sp, #8
 8102448:	af00      	add	r7, sp, #0
 810244a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 810244c:	687b      	ldr	r3, [r7, #4]
 810244e:	2b00      	cmp	r3, #0
 8102450:	d101      	bne.n	8102456 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8102452:	2301      	movs	r3, #1
 8102454:	e081      	b.n	810255a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8102456:	687b      	ldr	r3, [r7, #4]
 8102458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810245c:	b2db      	uxtb	r3, r3
 810245e:	2b00      	cmp	r3, #0
 8102460:	d106      	bne.n	8102470 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8102462:	687b      	ldr	r3, [r7, #4]
 8102464:	2200      	movs	r2, #0
 8102466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 810246a:	6878      	ldr	r0, [r7, #4]
 810246c:	f7ff fa44 	bl	81018f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8102470:	687b      	ldr	r3, [r7, #4]
 8102472:	2224      	movs	r2, #36	; 0x24
 8102474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8102478:	687b      	ldr	r3, [r7, #4]
 810247a:	681b      	ldr	r3, [r3, #0]
 810247c:	681a      	ldr	r2, [r3, #0]
 810247e:	687b      	ldr	r3, [r7, #4]
 8102480:	681b      	ldr	r3, [r3, #0]
 8102482:	f022 0201 	bic.w	r2, r2, #1
 8102486:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8102488:	687b      	ldr	r3, [r7, #4]
 810248a:	685a      	ldr	r2, [r3, #4]
 810248c:	687b      	ldr	r3, [r7, #4]
 810248e:	681b      	ldr	r3, [r3, #0]
 8102490:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8102494:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8102496:	687b      	ldr	r3, [r7, #4]
 8102498:	681b      	ldr	r3, [r3, #0]
 810249a:	689a      	ldr	r2, [r3, #8]
 810249c:	687b      	ldr	r3, [r7, #4]
 810249e:	681b      	ldr	r3, [r3, #0]
 81024a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81024a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 81024a6:	687b      	ldr	r3, [r7, #4]
 81024a8:	68db      	ldr	r3, [r3, #12]
 81024aa:	2b01      	cmp	r3, #1
 81024ac:	d107      	bne.n	81024be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 81024ae:	687b      	ldr	r3, [r7, #4]
 81024b0:	689a      	ldr	r2, [r3, #8]
 81024b2:	687b      	ldr	r3, [r7, #4]
 81024b4:	681b      	ldr	r3, [r3, #0]
 81024b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81024ba:	609a      	str	r2, [r3, #8]
 81024bc:	e006      	b.n	81024cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 81024be:	687b      	ldr	r3, [r7, #4]
 81024c0:	689a      	ldr	r2, [r3, #8]
 81024c2:	687b      	ldr	r3, [r7, #4]
 81024c4:	681b      	ldr	r3, [r3, #0]
 81024c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 81024ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	68db      	ldr	r3, [r3, #12]
 81024d0:	2b02      	cmp	r3, #2
 81024d2:	d104      	bne.n	81024de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 81024d4:	687b      	ldr	r3, [r7, #4]
 81024d6:	681b      	ldr	r3, [r3, #0]
 81024d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81024dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81024de:	687b      	ldr	r3, [r7, #4]
 81024e0:	681b      	ldr	r3, [r3, #0]
 81024e2:	685b      	ldr	r3, [r3, #4]
 81024e4:	687a      	ldr	r2, [r7, #4]
 81024e6:	6812      	ldr	r2, [r2, #0]
 81024e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81024ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81024f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81024f2:	687b      	ldr	r3, [r7, #4]
 81024f4:	681b      	ldr	r3, [r3, #0]
 81024f6:	68da      	ldr	r2, [r3, #12]
 81024f8:	687b      	ldr	r3, [r7, #4]
 81024fa:	681b      	ldr	r3, [r3, #0]
 81024fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102500:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102502:	687b      	ldr	r3, [r7, #4]
 8102504:	691a      	ldr	r2, [r3, #16]
 8102506:	687b      	ldr	r3, [r7, #4]
 8102508:	695b      	ldr	r3, [r3, #20]
 810250a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 810250e:	687b      	ldr	r3, [r7, #4]
 8102510:	699b      	ldr	r3, [r3, #24]
 8102512:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102514:	687b      	ldr	r3, [r7, #4]
 8102516:	681b      	ldr	r3, [r3, #0]
 8102518:	430a      	orrs	r2, r1
 810251a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810251c:	687b      	ldr	r3, [r7, #4]
 810251e:	69d9      	ldr	r1, [r3, #28]
 8102520:	687b      	ldr	r3, [r7, #4]
 8102522:	6a1a      	ldr	r2, [r3, #32]
 8102524:	687b      	ldr	r3, [r7, #4]
 8102526:	681b      	ldr	r3, [r3, #0]
 8102528:	430a      	orrs	r2, r1
 810252a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 810252c:	687b      	ldr	r3, [r7, #4]
 810252e:	681b      	ldr	r3, [r3, #0]
 8102530:	681a      	ldr	r2, [r3, #0]
 8102532:	687b      	ldr	r3, [r7, #4]
 8102534:	681b      	ldr	r3, [r3, #0]
 8102536:	f042 0201 	orr.w	r2, r2, #1
 810253a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810253c:	687b      	ldr	r3, [r7, #4]
 810253e:	2200      	movs	r2, #0
 8102540:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8102542:	687b      	ldr	r3, [r7, #4]
 8102544:	2220      	movs	r2, #32
 8102546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 810254a:	687b      	ldr	r3, [r7, #4]
 810254c:	2200      	movs	r2, #0
 810254e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8102550:	687b      	ldr	r3, [r7, #4]
 8102552:	2200      	movs	r2, #0
 8102554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8102558:	2300      	movs	r3, #0
}
 810255a:	4618      	mov	r0, r3
 810255c:	3708      	adds	r7, #8
 810255e:	46bd      	mov	sp, r7
 8102560:	bd80      	pop	{r7, pc}
	...

08102564 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8102564:	b580      	push	{r7, lr}
 8102566:	b088      	sub	sp, #32
 8102568:	af02      	add	r7, sp, #8
 810256a:	60f8      	str	r0, [r7, #12]
 810256c:	4608      	mov	r0, r1
 810256e:	4611      	mov	r1, r2
 8102570:	461a      	mov	r2, r3
 8102572:	4603      	mov	r3, r0
 8102574:	817b      	strh	r3, [r7, #10]
 8102576:	460b      	mov	r3, r1
 8102578:	813b      	strh	r3, [r7, #8]
 810257a:	4613      	mov	r3, r2
 810257c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810257e:	68fb      	ldr	r3, [r7, #12]
 8102580:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102584:	b2db      	uxtb	r3, r3
 8102586:	2b20      	cmp	r3, #32
 8102588:	f040 80f9 	bne.w	810277e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 810258c:	6a3b      	ldr	r3, [r7, #32]
 810258e:	2b00      	cmp	r3, #0
 8102590:	d002      	beq.n	8102598 <HAL_I2C_Mem_Write+0x34>
 8102592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8102594:	2b00      	cmp	r3, #0
 8102596:	d105      	bne.n	81025a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102598:	68fb      	ldr	r3, [r7, #12]
 810259a:	f44f 7200 	mov.w	r2, #512	; 0x200
 810259e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81025a0:	2301      	movs	r3, #1
 81025a2:	e0ed      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81025a4:	68fb      	ldr	r3, [r7, #12]
 81025a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81025aa:	2b01      	cmp	r3, #1
 81025ac:	d101      	bne.n	81025b2 <HAL_I2C_Mem_Write+0x4e>
 81025ae:	2302      	movs	r3, #2
 81025b0:	e0e6      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
 81025b2:	68fb      	ldr	r3, [r7, #12]
 81025b4:	2201      	movs	r2, #1
 81025b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81025ba:	f7ff fc37 	bl	8101e2c <HAL_GetTick>
 81025be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81025c0:	697b      	ldr	r3, [r7, #20]
 81025c2:	9300      	str	r3, [sp, #0]
 81025c4:	2319      	movs	r3, #25
 81025c6:	2201      	movs	r2, #1
 81025c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81025cc:	68f8      	ldr	r0, [r7, #12]
 81025ce:	f000 fbcb 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 81025d2:	4603      	mov	r3, r0
 81025d4:	2b00      	cmp	r3, #0
 81025d6:	d001      	beq.n	81025dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 81025d8:	2301      	movs	r3, #1
 81025da:	e0d1      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81025dc:	68fb      	ldr	r3, [r7, #12]
 81025de:	2221      	movs	r2, #33	; 0x21
 81025e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 81025e4:	68fb      	ldr	r3, [r7, #12]
 81025e6:	2240      	movs	r2, #64	; 0x40
 81025e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81025ec:	68fb      	ldr	r3, [r7, #12]
 81025ee:	2200      	movs	r2, #0
 81025f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81025f2:	68fb      	ldr	r3, [r7, #12]
 81025f4:	6a3a      	ldr	r2, [r7, #32]
 81025f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 81025f8:	68fb      	ldr	r3, [r7, #12]
 81025fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 81025fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 81025fe:	68fb      	ldr	r3, [r7, #12]
 8102600:	2200      	movs	r2, #0
 8102602:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8102604:	88f8      	ldrh	r0, [r7, #6]
 8102606:	893a      	ldrh	r2, [r7, #8]
 8102608:	8979      	ldrh	r1, [r7, #10]
 810260a:	697b      	ldr	r3, [r7, #20]
 810260c:	9301      	str	r3, [sp, #4]
 810260e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102610:	9300      	str	r3, [sp, #0]
 8102612:	4603      	mov	r3, r0
 8102614:	68f8      	ldr	r0, [r7, #12]
 8102616:	f000 fadb 	bl	8102bd0 <I2C_RequestMemoryWrite>
 810261a:	4603      	mov	r3, r0
 810261c:	2b00      	cmp	r3, #0
 810261e:	d005      	beq.n	810262c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102620:	68fb      	ldr	r3, [r7, #12]
 8102622:	2200      	movs	r2, #0
 8102624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8102628:	2301      	movs	r3, #1
 810262a:	e0a9      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810262c:	68fb      	ldr	r3, [r7, #12]
 810262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102630:	b29b      	uxth	r3, r3
 8102632:	2bff      	cmp	r3, #255	; 0xff
 8102634:	d90e      	bls.n	8102654 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102636:	68fb      	ldr	r3, [r7, #12]
 8102638:	22ff      	movs	r2, #255	; 0xff
 810263a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 810263c:	68fb      	ldr	r3, [r7, #12]
 810263e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102640:	b2da      	uxtb	r2, r3
 8102642:	8979      	ldrh	r1, [r7, #10]
 8102644:	2300      	movs	r3, #0
 8102646:	9300      	str	r3, [sp, #0]
 8102648:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810264c:	68f8      	ldr	r0, [r7, #12]
 810264e:	f000 fd45 	bl	81030dc <I2C_TransferConfig>
 8102652:	e00f      	b.n	8102674 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102654:	68fb      	ldr	r3, [r7, #12]
 8102656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102658:	b29a      	uxth	r2, r3
 810265a:	68fb      	ldr	r3, [r7, #12]
 810265c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810265e:	68fb      	ldr	r3, [r7, #12]
 8102660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102662:	b2da      	uxtb	r2, r3
 8102664:	8979      	ldrh	r1, [r7, #10]
 8102666:	2300      	movs	r3, #0
 8102668:	9300      	str	r3, [sp, #0]
 810266a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810266e:	68f8      	ldr	r0, [r7, #12]
 8102670:	f000 fd34 	bl	81030dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102674:	697a      	ldr	r2, [r7, #20]
 8102676:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8102678:	68f8      	ldr	r0, [r7, #12]
 810267a:	f000 fbc4 	bl	8102e06 <I2C_WaitOnTXISFlagUntilTimeout>
 810267e:	4603      	mov	r3, r0
 8102680:	2b00      	cmp	r3, #0
 8102682:	d001      	beq.n	8102688 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8102684:	2301      	movs	r3, #1
 8102686:	e07b      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102688:	68fb      	ldr	r3, [r7, #12]
 810268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810268c:	781a      	ldrb	r2, [r3, #0]
 810268e:	68fb      	ldr	r3, [r7, #12]
 8102690:	681b      	ldr	r3, [r3, #0]
 8102692:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102694:	68fb      	ldr	r3, [r7, #12]
 8102696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102698:	1c5a      	adds	r2, r3, #1
 810269a:	68fb      	ldr	r3, [r7, #12]
 810269c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 810269e:	68fb      	ldr	r3, [r7, #12]
 81026a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81026a2:	b29b      	uxth	r3, r3
 81026a4:	3b01      	subs	r3, #1
 81026a6:	b29a      	uxth	r2, r3
 81026a8:	68fb      	ldr	r3, [r7, #12]
 81026aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 81026ac:	68fb      	ldr	r3, [r7, #12]
 81026ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81026b0:	3b01      	subs	r3, #1
 81026b2:	b29a      	uxth	r2, r3
 81026b4:	68fb      	ldr	r3, [r7, #12]
 81026b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81026b8:	68fb      	ldr	r3, [r7, #12]
 81026ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81026bc:	b29b      	uxth	r3, r3
 81026be:	2b00      	cmp	r3, #0
 81026c0:	d034      	beq.n	810272c <HAL_I2C_Mem_Write+0x1c8>
 81026c2:	68fb      	ldr	r3, [r7, #12]
 81026c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81026c6:	2b00      	cmp	r3, #0
 81026c8:	d130      	bne.n	810272c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81026ca:	697b      	ldr	r3, [r7, #20]
 81026cc:	9300      	str	r3, [sp, #0]
 81026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81026d0:	2200      	movs	r2, #0
 81026d2:	2180      	movs	r1, #128	; 0x80
 81026d4:	68f8      	ldr	r0, [r7, #12]
 81026d6:	f000 fb47 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 81026da:	4603      	mov	r3, r0
 81026dc:	2b00      	cmp	r3, #0
 81026de:	d001      	beq.n	81026e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 81026e0:	2301      	movs	r3, #1
 81026e2:	e04d      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81026e4:	68fb      	ldr	r3, [r7, #12]
 81026e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81026e8:	b29b      	uxth	r3, r3
 81026ea:	2bff      	cmp	r3, #255	; 0xff
 81026ec:	d90e      	bls.n	810270c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81026ee:	68fb      	ldr	r3, [r7, #12]
 81026f0:	22ff      	movs	r2, #255	; 0xff
 81026f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81026f4:	68fb      	ldr	r3, [r7, #12]
 81026f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81026f8:	b2da      	uxtb	r2, r3
 81026fa:	8979      	ldrh	r1, [r7, #10]
 81026fc:	2300      	movs	r3, #0
 81026fe:	9300      	str	r3, [sp, #0]
 8102700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102704:	68f8      	ldr	r0, [r7, #12]
 8102706:	f000 fce9 	bl	81030dc <I2C_TransferConfig>
 810270a:	e00f      	b.n	810272c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 810270c:	68fb      	ldr	r3, [r7, #12]
 810270e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102710:	b29a      	uxth	r2, r3
 8102712:	68fb      	ldr	r3, [r7, #12]
 8102714:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102716:	68fb      	ldr	r3, [r7, #12]
 8102718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810271a:	b2da      	uxtb	r2, r3
 810271c:	8979      	ldrh	r1, [r7, #10]
 810271e:	2300      	movs	r3, #0
 8102720:	9300      	str	r3, [sp, #0]
 8102722:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102726:	68f8      	ldr	r0, [r7, #12]
 8102728:	f000 fcd8 	bl	81030dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 810272c:	68fb      	ldr	r3, [r7, #12]
 810272e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102730:	b29b      	uxth	r3, r3
 8102732:	2b00      	cmp	r3, #0
 8102734:	d19e      	bne.n	8102674 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102736:	697a      	ldr	r2, [r7, #20]
 8102738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810273a:	68f8      	ldr	r0, [r7, #12]
 810273c:	f000 fbaa 	bl	8102e94 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102740:	4603      	mov	r3, r0
 8102742:	2b00      	cmp	r3, #0
 8102744:	d001      	beq.n	810274a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8102746:	2301      	movs	r3, #1
 8102748:	e01a      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810274a:	68fb      	ldr	r3, [r7, #12]
 810274c:	681b      	ldr	r3, [r3, #0]
 810274e:	2220      	movs	r2, #32
 8102750:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102752:	68fb      	ldr	r3, [r7, #12]
 8102754:	681b      	ldr	r3, [r3, #0]
 8102756:	6859      	ldr	r1, [r3, #4]
 8102758:	68fb      	ldr	r3, [r7, #12]
 810275a:	681a      	ldr	r2, [r3, #0]
 810275c:	4b0a      	ldr	r3, [pc, #40]	; (8102788 <HAL_I2C_Mem_Write+0x224>)
 810275e:	400b      	ands	r3, r1
 8102760:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102762:	68fb      	ldr	r3, [r7, #12]
 8102764:	2220      	movs	r2, #32
 8102766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810276a:	68fb      	ldr	r3, [r7, #12]
 810276c:	2200      	movs	r2, #0
 810276e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102772:	68fb      	ldr	r3, [r7, #12]
 8102774:	2200      	movs	r2, #0
 8102776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810277a:	2300      	movs	r3, #0
 810277c:	e000      	b.n	8102780 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 810277e:	2302      	movs	r3, #2
  }
}
 8102780:	4618      	mov	r0, r3
 8102782:	3718      	adds	r7, #24
 8102784:	46bd      	mov	sp, r7
 8102786:	bd80      	pop	{r7, pc}
 8102788:	fe00e800 	.word	0xfe00e800

0810278c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810278c:	b580      	push	{r7, lr}
 810278e:	b088      	sub	sp, #32
 8102790:	af02      	add	r7, sp, #8
 8102792:	60f8      	str	r0, [r7, #12]
 8102794:	4608      	mov	r0, r1
 8102796:	4611      	mov	r1, r2
 8102798:	461a      	mov	r2, r3
 810279a:	4603      	mov	r3, r0
 810279c:	817b      	strh	r3, [r7, #10]
 810279e:	460b      	mov	r3, r1
 81027a0:	813b      	strh	r3, [r7, #8]
 81027a2:	4613      	mov	r3, r2
 81027a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81027a6:	68fb      	ldr	r3, [r7, #12]
 81027a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81027ac:	b2db      	uxtb	r3, r3
 81027ae:	2b20      	cmp	r3, #32
 81027b0:	f040 80fd 	bne.w	81029ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 81027b4:	6a3b      	ldr	r3, [r7, #32]
 81027b6:	2b00      	cmp	r3, #0
 81027b8:	d002      	beq.n	81027c0 <HAL_I2C_Mem_Read+0x34>
 81027ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81027bc:	2b00      	cmp	r3, #0
 81027be:	d105      	bne.n	81027cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81027c0:	68fb      	ldr	r3, [r7, #12]
 81027c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 81027c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81027c8:	2301      	movs	r3, #1
 81027ca:	e0f1      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81027cc:	68fb      	ldr	r3, [r7, #12]
 81027ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81027d2:	2b01      	cmp	r3, #1
 81027d4:	d101      	bne.n	81027da <HAL_I2C_Mem_Read+0x4e>
 81027d6:	2302      	movs	r3, #2
 81027d8:	e0ea      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
 81027da:	68fb      	ldr	r3, [r7, #12]
 81027dc:	2201      	movs	r2, #1
 81027de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81027e2:	f7ff fb23 	bl	8101e2c <HAL_GetTick>
 81027e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81027e8:	697b      	ldr	r3, [r7, #20]
 81027ea:	9300      	str	r3, [sp, #0]
 81027ec:	2319      	movs	r3, #25
 81027ee:	2201      	movs	r2, #1
 81027f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81027f4:	68f8      	ldr	r0, [r7, #12]
 81027f6:	f000 fab7 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 81027fa:	4603      	mov	r3, r0
 81027fc:	2b00      	cmp	r3, #0
 81027fe:	d001      	beq.n	8102804 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8102800:	2301      	movs	r3, #1
 8102802:	e0d5      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102804:	68fb      	ldr	r3, [r7, #12]
 8102806:	2222      	movs	r2, #34	; 0x22
 8102808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 810280c:	68fb      	ldr	r3, [r7, #12]
 810280e:	2240      	movs	r2, #64	; 0x40
 8102810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102814:	68fb      	ldr	r3, [r7, #12]
 8102816:	2200      	movs	r2, #0
 8102818:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810281a:	68fb      	ldr	r3, [r7, #12]
 810281c:	6a3a      	ldr	r2, [r7, #32]
 810281e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102820:	68fb      	ldr	r3, [r7, #12]
 8102822:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8102824:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102826:	68fb      	ldr	r3, [r7, #12]
 8102828:	2200      	movs	r2, #0
 810282a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810282c:	88f8      	ldrh	r0, [r7, #6]
 810282e:	893a      	ldrh	r2, [r7, #8]
 8102830:	8979      	ldrh	r1, [r7, #10]
 8102832:	697b      	ldr	r3, [r7, #20]
 8102834:	9301      	str	r3, [sp, #4]
 8102836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102838:	9300      	str	r3, [sp, #0]
 810283a:	4603      	mov	r3, r0
 810283c:	68f8      	ldr	r0, [r7, #12]
 810283e:	f000 fa1b 	bl	8102c78 <I2C_RequestMemoryRead>
 8102842:	4603      	mov	r3, r0
 8102844:	2b00      	cmp	r3, #0
 8102846:	d005      	beq.n	8102854 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102848:	68fb      	ldr	r3, [r7, #12]
 810284a:	2200      	movs	r2, #0
 810284c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8102850:	2301      	movs	r3, #1
 8102852:	e0ad      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102854:	68fb      	ldr	r3, [r7, #12]
 8102856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102858:	b29b      	uxth	r3, r3
 810285a:	2bff      	cmp	r3, #255	; 0xff
 810285c:	d90e      	bls.n	810287c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810285e:	68fb      	ldr	r3, [r7, #12]
 8102860:	22ff      	movs	r2, #255	; 0xff
 8102862:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102864:	68fb      	ldr	r3, [r7, #12]
 8102866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102868:	b2da      	uxtb	r2, r3
 810286a:	8979      	ldrh	r1, [r7, #10]
 810286c:	4b52      	ldr	r3, [pc, #328]	; (81029b8 <HAL_I2C_Mem_Read+0x22c>)
 810286e:	9300      	str	r3, [sp, #0]
 8102870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102874:	68f8      	ldr	r0, [r7, #12]
 8102876:	f000 fc31 	bl	81030dc <I2C_TransferConfig>
 810287a:	e00f      	b.n	810289c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810287c:	68fb      	ldr	r3, [r7, #12]
 810287e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102880:	b29a      	uxth	r2, r3
 8102882:	68fb      	ldr	r3, [r7, #12]
 8102884:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102886:	68fb      	ldr	r3, [r7, #12]
 8102888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810288a:	b2da      	uxtb	r2, r3
 810288c:	8979      	ldrh	r1, [r7, #10]
 810288e:	4b4a      	ldr	r3, [pc, #296]	; (81029b8 <HAL_I2C_Mem_Read+0x22c>)
 8102890:	9300      	str	r3, [sp, #0]
 8102892:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102896:	68f8      	ldr	r0, [r7, #12]
 8102898:	f000 fc20 	bl	81030dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 810289c:	697b      	ldr	r3, [r7, #20]
 810289e:	9300      	str	r3, [sp, #0]
 81028a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81028a2:	2200      	movs	r2, #0
 81028a4:	2104      	movs	r1, #4
 81028a6:	68f8      	ldr	r0, [r7, #12]
 81028a8:	f000 fa5e 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 81028ac:	4603      	mov	r3, r0
 81028ae:	2b00      	cmp	r3, #0
 81028b0:	d001      	beq.n	81028b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 81028b2:	2301      	movs	r3, #1
 81028b4:	e07c      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81028b6:	68fb      	ldr	r3, [r7, #12]
 81028b8:	681b      	ldr	r3, [r3, #0]
 81028ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81028bc:	68fb      	ldr	r3, [r7, #12]
 81028be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81028c0:	b2d2      	uxtb	r2, r2
 81028c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81028c4:	68fb      	ldr	r3, [r7, #12]
 81028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81028c8:	1c5a      	adds	r2, r3, #1
 81028ca:	68fb      	ldr	r3, [r7, #12]
 81028cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81028ce:	68fb      	ldr	r3, [r7, #12]
 81028d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81028d2:	3b01      	subs	r3, #1
 81028d4:	b29a      	uxth	r2, r3
 81028d6:	68fb      	ldr	r3, [r7, #12]
 81028d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 81028da:	68fb      	ldr	r3, [r7, #12]
 81028dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81028de:	b29b      	uxth	r3, r3
 81028e0:	3b01      	subs	r3, #1
 81028e2:	b29a      	uxth	r2, r3
 81028e4:	68fb      	ldr	r3, [r7, #12]
 81028e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81028e8:	68fb      	ldr	r3, [r7, #12]
 81028ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81028ec:	b29b      	uxth	r3, r3
 81028ee:	2b00      	cmp	r3, #0
 81028f0:	d034      	beq.n	810295c <HAL_I2C_Mem_Read+0x1d0>
 81028f2:	68fb      	ldr	r3, [r7, #12]
 81028f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81028f6:	2b00      	cmp	r3, #0
 81028f8:	d130      	bne.n	810295c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81028fa:	697b      	ldr	r3, [r7, #20]
 81028fc:	9300      	str	r3, [sp, #0]
 81028fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102900:	2200      	movs	r2, #0
 8102902:	2180      	movs	r1, #128	; 0x80
 8102904:	68f8      	ldr	r0, [r7, #12]
 8102906:	f000 fa2f 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 810290a:	4603      	mov	r3, r0
 810290c:	2b00      	cmp	r3, #0
 810290e:	d001      	beq.n	8102914 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8102910:	2301      	movs	r3, #1
 8102912:	e04d      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102914:	68fb      	ldr	r3, [r7, #12]
 8102916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102918:	b29b      	uxth	r3, r3
 810291a:	2bff      	cmp	r3, #255	; 0xff
 810291c:	d90e      	bls.n	810293c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810291e:	68fb      	ldr	r3, [r7, #12]
 8102920:	22ff      	movs	r2, #255	; 0xff
 8102922:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8102924:	68fb      	ldr	r3, [r7, #12]
 8102926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102928:	b2da      	uxtb	r2, r3
 810292a:	8979      	ldrh	r1, [r7, #10]
 810292c:	2300      	movs	r3, #0
 810292e:	9300      	str	r3, [sp, #0]
 8102930:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102934:	68f8      	ldr	r0, [r7, #12]
 8102936:	f000 fbd1 	bl	81030dc <I2C_TransferConfig>
 810293a:	e00f      	b.n	810295c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 810293c:	68fb      	ldr	r3, [r7, #12]
 810293e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102940:	b29a      	uxth	r2, r3
 8102942:	68fb      	ldr	r3, [r7, #12]
 8102944:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102946:	68fb      	ldr	r3, [r7, #12]
 8102948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810294a:	b2da      	uxtb	r2, r3
 810294c:	8979      	ldrh	r1, [r7, #10]
 810294e:	2300      	movs	r3, #0
 8102950:	9300      	str	r3, [sp, #0]
 8102952:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102956:	68f8      	ldr	r0, [r7, #12]
 8102958:	f000 fbc0 	bl	81030dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 810295c:	68fb      	ldr	r3, [r7, #12]
 810295e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102960:	b29b      	uxth	r3, r3
 8102962:	2b00      	cmp	r3, #0
 8102964:	d19a      	bne.n	810289c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102966:	697a      	ldr	r2, [r7, #20]
 8102968:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810296a:	68f8      	ldr	r0, [r7, #12]
 810296c:	f000 fa92 	bl	8102e94 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102970:	4603      	mov	r3, r0
 8102972:	2b00      	cmp	r3, #0
 8102974:	d001      	beq.n	810297a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8102976:	2301      	movs	r3, #1
 8102978:	e01a      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810297a:	68fb      	ldr	r3, [r7, #12]
 810297c:	681b      	ldr	r3, [r3, #0]
 810297e:	2220      	movs	r2, #32
 8102980:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102982:	68fb      	ldr	r3, [r7, #12]
 8102984:	681b      	ldr	r3, [r3, #0]
 8102986:	6859      	ldr	r1, [r3, #4]
 8102988:	68fb      	ldr	r3, [r7, #12]
 810298a:	681a      	ldr	r2, [r3, #0]
 810298c:	4b0b      	ldr	r3, [pc, #44]	; (81029bc <HAL_I2C_Mem_Read+0x230>)
 810298e:	400b      	ands	r3, r1
 8102990:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102992:	68fb      	ldr	r3, [r7, #12]
 8102994:	2220      	movs	r2, #32
 8102996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810299a:	68fb      	ldr	r3, [r7, #12]
 810299c:	2200      	movs	r2, #0
 810299e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81029a2:	68fb      	ldr	r3, [r7, #12]
 81029a4:	2200      	movs	r2, #0
 81029a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81029aa:	2300      	movs	r3, #0
 81029ac:	e000      	b.n	81029b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 81029ae:	2302      	movs	r3, #2
  }
}
 81029b0:	4618      	mov	r0, r3
 81029b2:	3718      	adds	r7, #24
 81029b4:	46bd      	mov	sp, r7
 81029b6:	bd80      	pop	{r7, pc}
 81029b8:	80002400 	.word	0x80002400
 81029bc:	fe00e800 	.word	0xfe00e800

081029c0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 81029c0:	b580      	push	{r7, lr}
 81029c2:	b08a      	sub	sp, #40	; 0x28
 81029c4:	af02      	add	r7, sp, #8
 81029c6:	60f8      	str	r0, [r7, #12]
 81029c8:	607a      	str	r2, [r7, #4]
 81029ca:	603b      	str	r3, [r7, #0]
 81029cc:	460b      	mov	r3, r1
 81029ce:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 81029d0:	2300      	movs	r3, #0
 81029d2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81029d4:	68fb      	ldr	r3, [r7, #12]
 81029d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81029da:	b2db      	uxtb	r3, r3
 81029dc:	2b20      	cmp	r3, #32
 81029de:	f040 80f1 	bne.w	8102bc4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 81029e2:	68fb      	ldr	r3, [r7, #12]
 81029e4:	681b      	ldr	r3, [r3, #0]
 81029e6:	699b      	ldr	r3, [r3, #24]
 81029e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81029ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81029f0:	d101      	bne.n	81029f6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 81029f2:	2302      	movs	r3, #2
 81029f4:	e0e7      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81029f6:	68fb      	ldr	r3, [r7, #12]
 81029f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81029fc:	2b01      	cmp	r3, #1
 81029fe:	d101      	bne.n	8102a04 <HAL_I2C_IsDeviceReady+0x44>
 8102a00:	2302      	movs	r3, #2
 8102a02:	e0e0      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
 8102a04:	68fb      	ldr	r3, [r7, #12]
 8102a06:	2201      	movs	r2, #1
 8102a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8102a0c:	68fb      	ldr	r3, [r7, #12]
 8102a0e:	2224      	movs	r2, #36	; 0x24
 8102a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102a14:	68fb      	ldr	r3, [r7, #12]
 8102a16:	2200      	movs	r2, #0
 8102a18:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8102a1a:	68fb      	ldr	r3, [r7, #12]
 8102a1c:	68db      	ldr	r3, [r3, #12]
 8102a1e:	2b01      	cmp	r3, #1
 8102a20:	d107      	bne.n	8102a32 <HAL_I2C_IsDeviceReady+0x72>
 8102a22:	897b      	ldrh	r3, [r7, #10]
 8102a24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8102a28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8102a30:	e004      	b.n	8102a3c <HAL_I2C_IsDeviceReady+0x7c>
 8102a32:	897b      	ldrh	r3, [r7, #10]
 8102a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8102a38:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8102a3c:	68fa      	ldr	r2, [r7, #12]
 8102a3e:	6812      	ldr	r2, [r2, #0]
 8102a40:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8102a42:	f7ff f9f3 	bl	8101e2c <HAL_GetTick>
 8102a46:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8102a48:	68fb      	ldr	r3, [r7, #12]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	699b      	ldr	r3, [r3, #24]
 8102a4e:	f003 0320 	and.w	r3, r3, #32
 8102a52:	2b20      	cmp	r3, #32
 8102a54:	bf0c      	ite	eq
 8102a56:	2301      	moveq	r3, #1
 8102a58:	2300      	movne	r3, #0
 8102a5a:	b2db      	uxtb	r3, r3
 8102a5c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8102a5e:	68fb      	ldr	r3, [r7, #12]
 8102a60:	681b      	ldr	r3, [r3, #0]
 8102a62:	699b      	ldr	r3, [r3, #24]
 8102a64:	f003 0310 	and.w	r3, r3, #16
 8102a68:	2b10      	cmp	r3, #16
 8102a6a:	bf0c      	ite	eq
 8102a6c:	2301      	moveq	r3, #1
 8102a6e:	2300      	movne	r3, #0
 8102a70:	b2db      	uxtb	r3, r3
 8102a72:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8102a74:	e034      	b.n	8102ae0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8102a76:	683b      	ldr	r3, [r7, #0]
 8102a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102a7c:	d01a      	beq.n	8102ab4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8102a7e:	f7ff f9d5 	bl	8101e2c <HAL_GetTick>
 8102a82:	4602      	mov	r2, r0
 8102a84:	69bb      	ldr	r3, [r7, #24]
 8102a86:	1ad3      	subs	r3, r2, r3
 8102a88:	683a      	ldr	r2, [r7, #0]
 8102a8a:	429a      	cmp	r2, r3
 8102a8c:	d302      	bcc.n	8102a94 <HAL_I2C_IsDeviceReady+0xd4>
 8102a8e:	683b      	ldr	r3, [r7, #0]
 8102a90:	2b00      	cmp	r3, #0
 8102a92:	d10f      	bne.n	8102ab4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8102a94:	68fb      	ldr	r3, [r7, #12]
 8102a96:	2220      	movs	r2, #32
 8102a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102a9c:	68fb      	ldr	r3, [r7, #12]
 8102a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102aa0:	f043 0220 	orr.w	r2, r3, #32
 8102aa4:	68fb      	ldr	r3, [r7, #12]
 8102aa6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8102aa8:	68fb      	ldr	r3, [r7, #12]
 8102aaa:	2200      	movs	r2, #0
 8102aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8102ab0:	2301      	movs	r3, #1
 8102ab2:	e088      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8102ab4:	68fb      	ldr	r3, [r7, #12]
 8102ab6:	681b      	ldr	r3, [r3, #0]
 8102ab8:	699b      	ldr	r3, [r3, #24]
 8102aba:	f003 0320 	and.w	r3, r3, #32
 8102abe:	2b20      	cmp	r3, #32
 8102ac0:	bf0c      	ite	eq
 8102ac2:	2301      	moveq	r3, #1
 8102ac4:	2300      	movne	r3, #0
 8102ac6:	b2db      	uxtb	r3, r3
 8102ac8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8102aca:	68fb      	ldr	r3, [r7, #12]
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	699b      	ldr	r3, [r3, #24]
 8102ad0:	f003 0310 	and.w	r3, r3, #16
 8102ad4:	2b10      	cmp	r3, #16
 8102ad6:	bf0c      	ite	eq
 8102ad8:	2301      	moveq	r3, #1
 8102ada:	2300      	movne	r3, #0
 8102adc:	b2db      	uxtb	r3, r3
 8102ade:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8102ae0:	7ffb      	ldrb	r3, [r7, #31]
 8102ae2:	2b00      	cmp	r3, #0
 8102ae4:	d102      	bne.n	8102aec <HAL_I2C_IsDeviceReady+0x12c>
 8102ae6:	7fbb      	ldrb	r3, [r7, #30]
 8102ae8:	2b00      	cmp	r3, #0
 8102aea:	d0c4      	beq.n	8102a76 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8102aec:	68fb      	ldr	r3, [r7, #12]
 8102aee:	681b      	ldr	r3, [r3, #0]
 8102af0:	699b      	ldr	r3, [r3, #24]
 8102af2:	f003 0310 	and.w	r3, r3, #16
 8102af6:	2b10      	cmp	r3, #16
 8102af8:	d01a      	beq.n	8102b30 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8102afa:	69bb      	ldr	r3, [r7, #24]
 8102afc:	9300      	str	r3, [sp, #0]
 8102afe:	683b      	ldr	r3, [r7, #0]
 8102b00:	2200      	movs	r2, #0
 8102b02:	2120      	movs	r1, #32
 8102b04:	68f8      	ldr	r0, [r7, #12]
 8102b06:	f000 f92f 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 8102b0a:	4603      	mov	r3, r0
 8102b0c:	2b00      	cmp	r3, #0
 8102b0e:	d001      	beq.n	8102b14 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8102b10:	2301      	movs	r3, #1
 8102b12:	e058      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102b14:	68fb      	ldr	r3, [r7, #12]
 8102b16:	681b      	ldr	r3, [r3, #0]
 8102b18:	2220      	movs	r2, #32
 8102b1a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8102b1c:	68fb      	ldr	r3, [r7, #12]
 8102b1e:	2220      	movs	r2, #32
 8102b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102b24:	68fb      	ldr	r3, [r7, #12]
 8102b26:	2200      	movs	r2, #0
 8102b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8102b2c:	2300      	movs	r3, #0
 8102b2e:	e04a      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8102b30:	69bb      	ldr	r3, [r7, #24]
 8102b32:	9300      	str	r3, [sp, #0]
 8102b34:	683b      	ldr	r3, [r7, #0]
 8102b36:	2200      	movs	r2, #0
 8102b38:	2120      	movs	r1, #32
 8102b3a:	68f8      	ldr	r0, [r7, #12]
 8102b3c:	f000 f914 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 8102b40:	4603      	mov	r3, r0
 8102b42:	2b00      	cmp	r3, #0
 8102b44:	d001      	beq.n	8102b4a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8102b46:	2301      	movs	r3, #1
 8102b48:	e03d      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8102b4a:	68fb      	ldr	r3, [r7, #12]
 8102b4c:	681b      	ldr	r3, [r3, #0]
 8102b4e:	2210      	movs	r2, #16
 8102b50:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102b52:	68fb      	ldr	r3, [r7, #12]
 8102b54:	681b      	ldr	r3, [r3, #0]
 8102b56:	2220      	movs	r2, #32
 8102b58:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8102b5a:	697b      	ldr	r3, [r7, #20]
 8102b5c:	687a      	ldr	r2, [r7, #4]
 8102b5e:	429a      	cmp	r2, r3
 8102b60:	d118      	bne.n	8102b94 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8102b62:	68fb      	ldr	r3, [r7, #12]
 8102b64:	681b      	ldr	r3, [r3, #0]
 8102b66:	685a      	ldr	r2, [r3, #4]
 8102b68:	68fb      	ldr	r3, [r7, #12]
 8102b6a:	681b      	ldr	r3, [r3, #0]
 8102b6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8102b70:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8102b72:	69bb      	ldr	r3, [r7, #24]
 8102b74:	9300      	str	r3, [sp, #0]
 8102b76:	683b      	ldr	r3, [r7, #0]
 8102b78:	2200      	movs	r2, #0
 8102b7a:	2120      	movs	r1, #32
 8102b7c:	68f8      	ldr	r0, [r7, #12]
 8102b7e:	f000 f8f3 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 8102b82:	4603      	mov	r3, r0
 8102b84:	2b00      	cmp	r3, #0
 8102b86:	d001      	beq.n	8102b8c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8102b88:	2301      	movs	r3, #1
 8102b8a:	e01c      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102b8c:	68fb      	ldr	r3, [r7, #12]
 8102b8e:	681b      	ldr	r3, [r3, #0]
 8102b90:	2220      	movs	r2, #32
 8102b92:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8102b94:	697b      	ldr	r3, [r7, #20]
 8102b96:	3301      	adds	r3, #1
 8102b98:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8102b9a:	697b      	ldr	r3, [r7, #20]
 8102b9c:	687a      	ldr	r2, [r7, #4]
 8102b9e:	429a      	cmp	r2, r3
 8102ba0:	f63f af3b 	bhi.w	8102a1a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8102ba4:	68fb      	ldr	r3, [r7, #12]
 8102ba6:	2220      	movs	r2, #32
 8102ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102bac:	68fb      	ldr	r3, [r7, #12]
 8102bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102bb0:	f043 0220 	orr.w	r2, r3, #32
 8102bb4:	68fb      	ldr	r3, [r7, #12]
 8102bb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102bb8:	68fb      	ldr	r3, [r7, #12]
 8102bba:	2200      	movs	r2, #0
 8102bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8102bc0:	2301      	movs	r3, #1
 8102bc2:	e000      	b.n	8102bc6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8102bc4:	2302      	movs	r3, #2
  }
}
 8102bc6:	4618      	mov	r0, r3
 8102bc8:	3720      	adds	r7, #32
 8102bca:	46bd      	mov	sp, r7
 8102bcc:	bd80      	pop	{r7, pc}
	...

08102bd0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8102bd0:	b580      	push	{r7, lr}
 8102bd2:	b086      	sub	sp, #24
 8102bd4:	af02      	add	r7, sp, #8
 8102bd6:	60f8      	str	r0, [r7, #12]
 8102bd8:	4608      	mov	r0, r1
 8102bda:	4611      	mov	r1, r2
 8102bdc:	461a      	mov	r2, r3
 8102bde:	4603      	mov	r3, r0
 8102be0:	817b      	strh	r3, [r7, #10]
 8102be2:	460b      	mov	r3, r1
 8102be4:	813b      	strh	r3, [r7, #8]
 8102be6:	4613      	mov	r3, r2
 8102be8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8102bea:	88fb      	ldrh	r3, [r7, #6]
 8102bec:	b2da      	uxtb	r2, r3
 8102bee:	8979      	ldrh	r1, [r7, #10]
 8102bf0:	4b20      	ldr	r3, [pc, #128]	; (8102c74 <I2C_RequestMemoryWrite+0xa4>)
 8102bf2:	9300      	str	r3, [sp, #0]
 8102bf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102bf8:	68f8      	ldr	r0, [r7, #12]
 8102bfa:	f000 fa6f 	bl	81030dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102bfe:	69fa      	ldr	r2, [r7, #28]
 8102c00:	69b9      	ldr	r1, [r7, #24]
 8102c02:	68f8      	ldr	r0, [r7, #12]
 8102c04:	f000 f8ff 	bl	8102e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8102c08:	4603      	mov	r3, r0
 8102c0a:	2b00      	cmp	r3, #0
 8102c0c:	d001      	beq.n	8102c12 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8102c0e:	2301      	movs	r3, #1
 8102c10:	e02c      	b.n	8102c6c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8102c12:	88fb      	ldrh	r3, [r7, #6]
 8102c14:	2b01      	cmp	r3, #1
 8102c16:	d105      	bne.n	8102c24 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102c18:	893b      	ldrh	r3, [r7, #8]
 8102c1a:	b2da      	uxtb	r2, r3
 8102c1c:	68fb      	ldr	r3, [r7, #12]
 8102c1e:	681b      	ldr	r3, [r3, #0]
 8102c20:	629a      	str	r2, [r3, #40]	; 0x28
 8102c22:	e015      	b.n	8102c50 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8102c24:	893b      	ldrh	r3, [r7, #8]
 8102c26:	0a1b      	lsrs	r3, r3, #8
 8102c28:	b29b      	uxth	r3, r3
 8102c2a:	b2da      	uxtb	r2, r3
 8102c2c:	68fb      	ldr	r3, [r7, #12]
 8102c2e:	681b      	ldr	r3, [r3, #0]
 8102c30:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102c32:	69fa      	ldr	r2, [r7, #28]
 8102c34:	69b9      	ldr	r1, [r7, #24]
 8102c36:	68f8      	ldr	r0, [r7, #12]
 8102c38:	f000 f8e5 	bl	8102e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8102c3c:	4603      	mov	r3, r0
 8102c3e:	2b00      	cmp	r3, #0
 8102c40:	d001      	beq.n	8102c46 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8102c42:	2301      	movs	r3, #1
 8102c44:	e012      	b.n	8102c6c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102c46:	893b      	ldrh	r3, [r7, #8]
 8102c48:	b2da      	uxtb	r2, r3
 8102c4a:	68fb      	ldr	r3, [r7, #12]
 8102c4c:	681b      	ldr	r3, [r3, #0]
 8102c4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8102c50:	69fb      	ldr	r3, [r7, #28]
 8102c52:	9300      	str	r3, [sp, #0]
 8102c54:	69bb      	ldr	r3, [r7, #24]
 8102c56:	2200      	movs	r2, #0
 8102c58:	2180      	movs	r1, #128	; 0x80
 8102c5a:	68f8      	ldr	r0, [r7, #12]
 8102c5c:	f000 f884 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 8102c60:	4603      	mov	r3, r0
 8102c62:	2b00      	cmp	r3, #0
 8102c64:	d001      	beq.n	8102c6a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8102c66:	2301      	movs	r3, #1
 8102c68:	e000      	b.n	8102c6c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8102c6a:	2300      	movs	r3, #0
}
 8102c6c:	4618      	mov	r0, r3
 8102c6e:	3710      	adds	r7, #16
 8102c70:	46bd      	mov	sp, r7
 8102c72:	bd80      	pop	{r7, pc}
 8102c74:	80002000 	.word	0x80002000

08102c78 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8102c78:	b580      	push	{r7, lr}
 8102c7a:	b086      	sub	sp, #24
 8102c7c:	af02      	add	r7, sp, #8
 8102c7e:	60f8      	str	r0, [r7, #12]
 8102c80:	4608      	mov	r0, r1
 8102c82:	4611      	mov	r1, r2
 8102c84:	461a      	mov	r2, r3
 8102c86:	4603      	mov	r3, r0
 8102c88:	817b      	strh	r3, [r7, #10]
 8102c8a:	460b      	mov	r3, r1
 8102c8c:	813b      	strh	r3, [r7, #8]
 8102c8e:	4613      	mov	r3, r2
 8102c90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8102c92:	88fb      	ldrh	r3, [r7, #6]
 8102c94:	b2da      	uxtb	r2, r3
 8102c96:	8979      	ldrh	r1, [r7, #10]
 8102c98:	4b20      	ldr	r3, [pc, #128]	; (8102d1c <I2C_RequestMemoryRead+0xa4>)
 8102c9a:	9300      	str	r3, [sp, #0]
 8102c9c:	2300      	movs	r3, #0
 8102c9e:	68f8      	ldr	r0, [r7, #12]
 8102ca0:	f000 fa1c 	bl	81030dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102ca4:	69fa      	ldr	r2, [r7, #28]
 8102ca6:	69b9      	ldr	r1, [r7, #24]
 8102ca8:	68f8      	ldr	r0, [r7, #12]
 8102caa:	f000 f8ac 	bl	8102e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8102cae:	4603      	mov	r3, r0
 8102cb0:	2b00      	cmp	r3, #0
 8102cb2:	d001      	beq.n	8102cb8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8102cb4:	2301      	movs	r3, #1
 8102cb6:	e02c      	b.n	8102d12 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8102cb8:	88fb      	ldrh	r3, [r7, #6]
 8102cba:	2b01      	cmp	r3, #1
 8102cbc:	d105      	bne.n	8102cca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102cbe:	893b      	ldrh	r3, [r7, #8]
 8102cc0:	b2da      	uxtb	r2, r3
 8102cc2:	68fb      	ldr	r3, [r7, #12]
 8102cc4:	681b      	ldr	r3, [r3, #0]
 8102cc6:	629a      	str	r2, [r3, #40]	; 0x28
 8102cc8:	e015      	b.n	8102cf6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8102cca:	893b      	ldrh	r3, [r7, #8]
 8102ccc:	0a1b      	lsrs	r3, r3, #8
 8102cce:	b29b      	uxth	r3, r3
 8102cd0:	b2da      	uxtb	r2, r3
 8102cd2:	68fb      	ldr	r3, [r7, #12]
 8102cd4:	681b      	ldr	r3, [r3, #0]
 8102cd6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102cd8:	69fa      	ldr	r2, [r7, #28]
 8102cda:	69b9      	ldr	r1, [r7, #24]
 8102cdc:	68f8      	ldr	r0, [r7, #12]
 8102cde:	f000 f892 	bl	8102e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8102ce2:	4603      	mov	r3, r0
 8102ce4:	2b00      	cmp	r3, #0
 8102ce6:	d001      	beq.n	8102cec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8102ce8:	2301      	movs	r3, #1
 8102cea:	e012      	b.n	8102d12 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102cec:	893b      	ldrh	r3, [r7, #8]
 8102cee:	b2da      	uxtb	r2, r3
 8102cf0:	68fb      	ldr	r3, [r7, #12]
 8102cf2:	681b      	ldr	r3, [r3, #0]
 8102cf4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8102cf6:	69fb      	ldr	r3, [r7, #28]
 8102cf8:	9300      	str	r3, [sp, #0]
 8102cfa:	69bb      	ldr	r3, [r7, #24]
 8102cfc:	2200      	movs	r2, #0
 8102cfe:	2140      	movs	r1, #64	; 0x40
 8102d00:	68f8      	ldr	r0, [r7, #12]
 8102d02:	f000 f831 	bl	8102d68 <I2C_WaitOnFlagUntilTimeout>
 8102d06:	4603      	mov	r3, r0
 8102d08:	2b00      	cmp	r3, #0
 8102d0a:	d001      	beq.n	8102d10 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8102d0c:	2301      	movs	r3, #1
 8102d0e:	e000      	b.n	8102d12 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8102d10:	2300      	movs	r3, #0
}
 8102d12:	4618      	mov	r0, r3
 8102d14:	3710      	adds	r7, #16
 8102d16:	46bd      	mov	sp, r7
 8102d18:	bd80      	pop	{r7, pc}
 8102d1a:	bf00      	nop
 8102d1c:	80002000 	.word	0x80002000

08102d20 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8102d20:	b480      	push	{r7}
 8102d22:	b083      	sub	sp, #12
 8102d24:	af00      	add	r7, sp, #0
 8102d26:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8102d28:	687b      	ldr	r3, [r7, #4]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	699b      	ldr	r3, [r3, #24]
 8102d2e:	f003 0302 	and.w	r3, r3, #2
 8102d32:	2b02      	cmp	r3, #2
 8102d34:	d103      	bne.n	8102d3e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8102d36:	687b      	ldr	r3, [r7, #4]
 8102d38:	681b      	ldr	r3, [r3, #0]
 8102d3a:	2200      	movs	r2, #0
 8102d3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8102d3e:	687b      	ldr	r3, [r7, #4]
 8102d40:	681b      	ldr	r3, [r3, #0]
 8102d42:	699b      	ldr	r3, [r3, #24]
 8102d44:	f003 0301 	and.w	r3, r3, #1
 8102d48:	2b01      	cmp	r3, #1
 8102d4a:	d007      	beq.n	8102d5c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8102d4c:	687b      	ldr	r3, [r7, #4]
 8102d4e:	681b      	ldr	r3, [r3, #0]
 8102d50:	699a      	ldr	r2, [r3, #24]
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	681b      	ldr	r3, [r3, #0]
 8102d56:	f042 0201 	orr.w	r2, r2, #1
 8102d5a:	619a      	str	r2, [r3, #24]
  }
}
 8102d5c:	bf00      	nop
 8102d5e:	370c      	adds	r7, #12
 8102d60:	46bd      	mov	sp, r7
 8102d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d66:	4770      	bx	lr

08102d68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8102d68:	b580      	push	{r7, lr}
 8102d6a:	b084      	sub	sp, #16
 8102d6c:	af00      	add	r7, sp, #0
 8102d6e:	60f8      	str	r0, [r7, #12]
 8102d70:	60b9      	str	r1, [r7, #8]
 8102d72:	603b      	str	r3, [r7, #0]
 8102d74:	4613      	mov	r3, r2
 8102d76:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102d78:	e031      	b.n	8102dde <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102d7a:	683b      	ldr	r3, [r7, #0]
 8102d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102d80:	d02d      	beq.n	8102dde <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102d82:	f7ff f853 	bl	8101e2c <HAL_GetTick>
 8102d86:	4602      	mov	r2, r0
 8102d88:	69bb      	ldr	r3, [r7, #24]
 8102d8a:	1ad3      	subs	r3, r2, r3
 8102d8c:	683a      	ldr	r2, [r7, #0]
 8102d8e:	429a      	cmp	r2, r3
 8102d90:	d302      	bcc.n	8102d98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8102d92:	683b      	ldr	r3, [r7, #0]
 8102d94:	2b00      	cmp	r3, #0
 8102d96:	d122      	bne.n	8102dde <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8102d98:	68fb      	ldr	r3, [r7, #12]
 8102d9a:	681b      	ldr	r3, [r3, #0]
 8102d9c:	699a      	ldr	r2, [r3, #24]
 8102d9e:	68bb      	ldr	r3, [r7, #8]
 8102da0:	4013      	ands	r3, r2
 8102da2:	68ba      	ldr	r2, [r7, #8]
 8102da4:	429a      	cmp	r2, r3
 8102da6:	bf0c      	ite	eq
 8102da8:	2301      	moveq	r3, #1
 8102daa:	2300      	movne	r3, #0
 8102dac:	b2db      	uxtb	r3, r3
 8102dae:	461a      	mov	r2, r3
 8102db0:	79fb      	ldrb	r3, [r7, #7]
 8102db2:	429a      	cmp	r2, r3
 8102db4:	d113      	bne.n	8102dde <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102db6:	68fb      	ldr	r3, [r7, #12]
 8102db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102dba:	f043 0220 	orr.w	r2, r3, #32
 8102dbe:	68fb      	ldr	r3, [r7, #12]
 8102dc0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8102dc2:	68fb      	ldr	r3, [r7, #12]
 8102dc4:	2220      	movs	r2, #32
 8102dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8102dca:	68fb      	ldr	r3, [r7, #12]
 8102dcc:	2200      	movs	r2, #0
 8102dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8102dd2:	68fb      	ldr	r3, [r7, #12]
 8102dd4:	2200      	movs	r2, #0
 8102dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8102dda:	2301      	movs	r3, #1
 8102ddc:	e00f      	b.n	8102dfe <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102dde:	68fb      	ldr	r3, [r7, #12]
 8102de0:	681b      	ldr	r3, [r3, #0]
 8102de2:	699a      	ldr	r2, [r3, #24]
 8102de4:	68bb      	ldr	r3, [r7, #8]
 8102de6:	4013      	ands	r3, r2
 8102de8:	68ba      	ldr	r2, [r7, #8]
 8102dea:	429a      	cmp	r2, r3
 8102dec:	bf0c      	ite	eq
 8102dee:	2301      	moveq	r3, #1
 8102df0:	2300      	movne	r3, #0
 8102df2:	b2db      	uxtb	r3, r3
 8102df4:	461a      	mov	r2, r3
 8102df6:	79fb      	ldrb	r3, [r7, #7]
 8102df8:	429a      	cmp	r2, r3
 8102dfa:	d0be      	beq.n	8102d7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8102dfc:	2300      	movs	r3, #0
}
 8102dfe:	4618      	mov	r0, r3
 8102e00:	3710      	adds	r7, #16
 8102e02:	46bd      	mov	sp, r7
 8102e04:	bd80      	pop	{r7, pc}

08102e06 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8102e06:	b580      	push	{r7, lr}
 8102e08:	b084      	sub	sp, #16
 8102e0a:	af00      	add	r7, sp, #0
 8102e0c:	60f8      	str	r0, [r7, #12]
 8102e0e:	60b9      	str	r1, [r7, #8]
 8102e10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102e12:	e033      	b.n	8102e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102e14:	687a      	ldr	r2, [r7, #4]
 8102e16:	68b9      	ldr	r1, [r7, #8]
 8102e18:	68f8      	ldr	r0, [r7, #12]
 8102e1a:	f000 f87f 	bl	8102f1c <I2C_IsErrorOccurred>
 8102e1e:	4603      	mov	r3, r0
 8102e20:	2b00      	cmp	r3, #0
 8102e22:	d001      	beq.n	8102e28 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102e24:	2301      	movs	r3, #1
 8102e26:	e031      	b.n	8102e8c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102e28:	68bb      	ldr	r3, [r7, #8]
 8102e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102e2e:	d025      	beq.n	8102e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102e30:	f7fe fffc 	bl	8101e2c <HAL_GetTick>
 8102e34:	4602      	mov	r2, r0
 8102e36:	687b      	ldr	r3, [r7, #4]
 8102e38:	1ad3      	subs	r3, r2, r3
 8102e3a:	68ba      	ldr	r2, [r7, #8]
 8102e3c:	429a      	cmp	r2, r3
 8102e3e:	d302      	bcc.n	8102e46 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8102e40:	68bb      	ldr	r3, [r7, #8]
 8102e42:	2b00      	cmp	r3, #0
 8102e44:	d11a      	bne.n	8102e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8102e46:	68fb      	ldr	r3, [r7, #12]
 8102e48:	681b      	ldr	r3, [r3, #0]
 8102e4a:	699b      	ldr	r3, [r3, #24]
 8102e4c:	f003 0302 	and.w	r3, r3, #2
 8102e50:	2b02      	cmp	r3, #2
 8102e52:	d013      	beq.n	8102e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102e54:	68fb      	ldr	r3, [r7, #12]
 8102e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102e58:	f043 0220 	orr.w	r2, r3, #32
 8102e5c:	68fb      	ldr	r3, [r7, #12]
 8102e5e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8102e60:	68fb      	ldr	r3, [r7, #12]
 8102e62:	2220      	movs	r2, #32
 8102e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8102e68:	68fb      	ldr	r3, [r7, #12]
 8102e6a:	2200      	movs	r2, #0
 8102e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8102e70:	68fb      	ldr	r3, [r7, #12]
 8102e72:	2200      	movs	r2, #0
 8102e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8102e78:	2301      	movs	r3, #1
 8102e7a:	e007      	b.n	8102e8c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102e7c:	68fb      	ldr	r3, [r7, #12]
 8102e7e:	681b      	ldr	r3, [r3, #0]
 8102e80:	699b      	ldr	r3, [r3, #24]
 8102e82:	f003 0302 	and.w	r3, r3, #2
 8102e86:	2b02      	cmp	r3, #2
 8102e88:	d1c4      	bne.n	8102e14 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8102e8a:	2300      	movs	r3, #0
}
 8102e8c:	4618      	mov	r0, r3
 8102e8e:	3710      	adds	r7, #16
 8102e90:	46bd      	mov	sp, r7
 8102e92:	bd80      	pop	{r7, pc}

08102e94 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8102e94:	b580      	push	{r7, lr}
 8102e96:	b084      	sub	sp, #16
 8102e98:	af00      	add	r7, sp, #0
 8102e9a:	60f8      	str	r0, [r7, #12]
 8102e9c:	60b9      	str	r1, [r7, #8]
 8102e9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102ea0:	e02f      	b.n	8102f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102ea2:	687a      	ldr	r2, [r7, #4]
 8102ea4:	68b9      	ldr	r1, [r7, #8]
 8102ea6:	68f8      	ldr	r0, [r7, #12]
 8102ea8:	f000 f838 	bl	8102f1c <I2C_IsErrorOccurred>
 8102eac:	4603      	mov	r3, r0
 8102eae:	2b00      	cmp	r3, #0
 8102eb0:	d001      	beq.n	8102eb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8102eb2:	2301      	movs	r3, #1
 8102eb4:	e02d      	b.n	8102f12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102eb6:	f7fe ffb9 	bl	8101e2c <HAL_GetTick>
 8102eba:	4602      	mov	r2, r0
 8102ebc:	687b      	ldr	r3, [r7, #4]
 8102ebe:	1ad3      	subs	r3, r2, r3
 8102ec0:	68ba      	ldr	r2, [r7, #8]
 8102ec2:	429a      	cmp	r2, r3
 8102ec4:	d302      	bcc.n	8102ecc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8102ec6:	68bb      	ldr	r3, [r7, #8]
 8102ec8:	2b00      	cmp	r3, #0
 8102eca:	d11a      	bne.n	8102f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8102ecc:	68fb      	ldr	r3, [r7, #12]
 8102ece:	681b      	ldr	r3, [r3, #0]
 8102ed0:	699b      	ldr	r3, [r3, #24]
 8102ed2:	f003 0320 	and.w	r3, r3, #32
 8102ed6:	2b20      	cmp	r3, #32
 8102ed8:	d013      	beq.n	8102f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102eda:	68fb      	ldr	r3, [r7, #12]
 8102edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102ede:	f043 0220 	orr.w	r2, r3, #32
 8102ee2:	68fb      	ldr	r3, [r7, #12]
 8102ee4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8102ee6:	68fb      	ldr	r3, [r7, #12]
 8102ee8:	2220      	movs	r2, #32
 8102eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8102eee:	68fb      	ldr	r3, [r7, #12]
 8102ef0:	2200      	movs	r2, #0
 8102ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102ef6:	68fb      	ldr	r3, [r7, #12]
 8102ef8:	2200      	movs	r2, #0
 8102efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8102efe:	2301      	movs	r3, #1
 8102f00:	e007      	b.n	8102f12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102f02:	68fb      	ldr	r3, [r7, #12]
 8102f04:	681b      	ldr	r3, [r3, #0]
 8102f06:	699b      	ldr	r3, [r3, #24]
 8102f08:	f003 0320 	and.w	r3, r3, #32
 8102f0c:	2b20      	cmp	r3, #32
 8102f0e:	d1c8      	bne.n	8102ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8102f10:	2300      	movs	r3, #0
}
 8102f12:	4618      	mov	r0, r3
 8102f14:	3710      	adds	r7, #16
 8102f16:	46bd      	mov	sp, r7
 8102f18:	bd80      	pop	{r7, pc}
	...

08102f1c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8102f1c:	b580      	push	{r7, lr}
 8102f1e:	b08a      	sub	sp, #40	; 0x28
 8102f20:	af00      	add	r7, sp, #0
 8102f22:	60f8      	str	r0, [r7, #12]
 8102f24:	60b9      	str	r1, [r7, #8]
 8102f26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8102f28:	2300      	movs	r3, #0
 8102f2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8102f2e:	68fb      	ldr	r3, [r7, #12]
 8102f30:	681b      	ldr	r3, [r3, #0]
 8102f32:	699b      	ldr	r3, [r3, #24]
 8102f34:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8102f36:	2300      	movs	r3, #0
 8102f38:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8102f3a:	687b      	ldr	r3, [r7, #4]
 8102f3c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8102f3e:	69bb      	ldr	r3, [r7, #24]
 8102f40:	f003 0310 	and.w	r3, r3, #16
 8102f44:	2b00      	cmp	r3, #0
 8102f46:	d068      	beq.n	810301a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8102f48:	68fb      	ldr	r3, [r7, #12]
 8102f4a:	681b      	ldr	r3, [r3, #0]
 8102f4c:	2210      	movs	r2, #16
 8102f4e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8102f50:	e049      	b.n	8102fe6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8102f52:	68bb      	ldr	r3, [r7, #8]
 8102f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102f58:	d045      	beq.n	8102fe6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8102f5a:	f7fe ff67 	bl	8101e2c <HAL_GetTick>
 8102f5e:	4602      	mov	r2, r0
 8102f60:	69fb      	ldr	r3, [r7, #28]
 8102f62:	1ad3      	subs	r3, r2, r3
 8102f64:	68ba      	ldr	r2, [r7, #8]
 8102f66:	429a      	cmp	r2, r3
 8102f68:	d302      	bcc.n	8102f70 <I2C_IsErrorOccurred+0x54>
 8102f6a:	68bb      	ldr	r3, [r7, #8]
 8102f6c:	2b00      	cmp	r3, #0
 8102f6e:	d13a      	bne.n	8102fe6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8102f70:	68fb      	ldr	r3, [r7, #12]
 8102f72:	681b      	ldr	r3, [r3, #0]
 8102f74:	685b      	ldr	r3, [r3, #4]
 8102f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102f7a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8102f7c:	68fb      	ldr	r3, [r7, #12]
 8102f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8102f82:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8102f84:	68fb      	ldr	r3, [r7, #12]
 8102f86:	681b      	ldr	r3, [r3, #0]
 8102f88:	699b      	ldr	r3, [r3, #24]
 8102f8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102f92:	d121      	bne.n	8102fd8 <I2C_IsErrorOccurred+0xbc>
 8102f94:	697b      	ldr	r3, [r7, #20]
 8102f96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102f9a:	d01d      	beq.n	8102fd8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8102f9c:	7cfb      	ldrb	r3, [r7, #19]
 8102f9e:	2b20      	cmp	r3, #32
 8102fa0:	d01a      	beq.n	8102fd8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8102fa2:	68fb      	ldr	r3, [r7, #12]
 8102fa4:	681b      	ldr	r3, [r3, #0]
 8102fa6:	685a      	ldr	r2, [r3, #4]
 8102fa8:	68fb      	ldr	r3, [r7, #12]
 8102faa:	681b      	ldr	r3, [r3, #0]
 8102fac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8102fb0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8102fb2:	f7fe ff3b 	bl	8101e2c <HAL_GetTick>
 8102fb6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102fb8:	e00e      	b.n	8102fd8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8102fba:	f7fe ff37 	bl	8101e2c <HAL_GetTick>
 8102fbe:	4602      	mov	r2, r0
 8102fc0:	69fb      	ldr	r3, [r7, #28]
 8102fc2:	1ad3      	subs	r3, r2, r3
 8102fc4:	2b19      	cmp	r3, #25
 8102fc6:	d907      	bls.n	8102fd8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8102fc8:	6a3b      	ldr	r3, [r7, #32]
 8102fca:	f043 0320 	orr.w	r3, r3, #32
 8102fce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8102fd0:	2301      	movs	r3, #1
 8102fd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8102fd6:	e006      	b.n	8102fe6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102fd8:	68fb      	ldr	r3, [r7, #12]
 8102fda:	681b      	ldr	r3, [r3, #0]
 8102fdc:	699b      	ldr	r3, [r3, #24]
 8102fde:	f003 0320 	and.w	r3, r3, #32
 8102fe2:	2b20      	cmp	r3, #32
 8102fe4:	d1e9      	bne.n	8102fba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8102fe6:	68fb      	ldr	r3, [r7, #12]
 8102fe8:	681b      	ldr	r3, [r3, #0]
 8102fea:	699b      	ldr	r3, [r3, #24]
 8102fec:	f003 0320 	and.w	r3, r3, #32
 8102ff0:	2b20      	cmp	r3, #32
 8102ff2:	d003      	beq.n	8102ffc <I2C_IsErrorOccurred+0xe0>
 8102ff4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8102ff8:	2b00      	cmp	r3, #0
 8102ffa:	d0aa      	beq.n	8102f52 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8102ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103000:	2b00      	cmp	r3, #0
 8103002:	d103      	bne.n	810300c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103004:	68fb      	ldr	r3, [r7, #12]
 8103006:	681b      	ldr	r3, [r3, #0]
 8103008:	2220      	movs	r2, #32
 810300a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 810300c:	6a3b      	ldr	r3, [r7, #32]
 810300e:	f043 0304 	orr.w	r3, r3, #4
 8103012:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8103014:	2301      	movs	r3, #1
 8103016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 810301a:	68fb      	ldr	r3, [r7, #12]
 810301c:	681b      	ldr	r3, [r3, #0]
 810301e:	699b      	ldr	r3, [r3, #24]
 8103020:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8103022:	69bb      	ldr	r3, [r7, #24]
 8103024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103028:	2b00      	cmp	r3, #0
 810302a:	d00b      	beq.n	8103044 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 810302c:	6a3b      	ldr	r3, [r7, #32]
 810302e:	f043 0301 	orr.w	r3, r3, #1
 8103032:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8103034:	68fb      	ldr	r3, [r7, #12]
 8103036:	681b      	ldr	r3, [r3, #0]
 8103038:	f44f 7280 	mov.w	r2, #256	; 0x100
 810303c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810303e:	2301      	movs	r3, #1
 8103040:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8103044:	69bb      	ldr	r3, [r7, #24]
 8103046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810304a:	2b00      	cmp	r3, #0
 810304c:	d00b      	beq.n	8103066 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 810304e:	6a3b      	ldr	r3, [r7, #32]
 8103050:	f043 0308 	orr.w	r3, r3, #8
 8103054:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8103056:	68fb      	ldr	r3, [r7, #12]
 8103058:	681b      	ldr	r3, [r3, #0]
 810305a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810305e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8103060:	2301      	movs	r3, #1
 8103062:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8103066:	69bb      	ldr	r3, [r7, #24]
 8103068:	f403 7300 	and.w	r3, r3, #512	; 0x200
 810306c:	2b00      	cmp	r3, #0
 810306e:	d00b      	beq.n	8103088 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8103070:	6a3b      	ldr	r3, [r7, #32]
 8103072:	f043 0302 	orr.w	r3, r3, #2
 8103076:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8103078:	68fb      	ldr	r3, [r7, #12]
 810307a:	681b      	ldr	r3, [r3, #0]
 810307c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8103080:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8103082:	2301      	movs	r3, #1
 8103084:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8103088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810308c:	2b00      	cmp	r3, #0
 810308e:	d01c      	beq.n	81030ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8103090:	68f8      	ldr	r0, [r7, #12]
 8103092:	f7ff fe45 	bl	8102d20 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103096:	68fb      	ldr	r3, [r7, #12]
 8103098:	681b      	ldr	r3, [r3, #0]
 810309a:	6859      	ldr	r1, [r3, #4]
 810309c:	68fb      	ldr	r3, [r7, #12]
 810309e:	681a      	ldr	r2, [r3, #0]
 81030a0:	4b0d      	ldr	r3, [pc, #52]	; (81030d8 <I2C_IsErrorOccurred+0x1bc>)
 81030a2:	400b      	ands	r3, r1
 81030a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 81030a6:	68fb      	ldr	r3, [r7, #12]
 81030a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81030aa:	6a3b      	ldr	r3, [r7, #32]
 81030ac:	431a      	orrs	r2, r3
 81030ae:	68fb      	ldr	r3, [r7, #12]
 81030b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 81030b2:	68fb      	ldr	r3, [r7, #12]
 81030b4:	2220      	movs	r2, #32
 81030b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 81030ba:	68fb      	ldr	r3, [r7, #12]
 81030bc:	2200      	movs	r2, #0
 81030be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81030c2:	68fb      	ldr	r3, [r7, #12]
 81030c4:	2200      	movs	r2, #0
 81030c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 81030ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 81030ce:	4618      	mov	r0, r3
 81030d0:	3728      	adds	r7, #40	; 0x28
 81030d2:	46bd      	mov	sp, r7
 81030d4:	bd80      	pop	{r7, pc}
 81030d6:	bf00      	nop
 81030d8:	fe00e800 	.word	0xfe00e800

081030dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 81030dc:	b480      	push	{r7}
 81030de:	b087      	sub	sp, #28
 81030e0:	af00      	add	r7, sp, #0
 81030e2:	60f8      	str	r0, [r7, #12]
 81030e4:	607b      	str	r3, [r7, #4]
 81030e6:	460b      	mov	r3, r1
 81030e8:	817b      	strh	r3, [r7, #10]
 81030ea:	4613      	mov	r3, r2
 81030ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81030ee:	897b      	ldrh	r3, [r7, #10]
 81030f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81030f4:	7a7b      	ldrb	r3, [r7, #9]
 81030f6:	041b      	lsls	r3, r3, #16
 81030f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81030fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103102:	6a3b      	ldr	r3, [r7, #32]
 8103104:	4313      	orrs	r3, r2
 8103106:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810310a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 810310c:	68fb      	ldr	r3, [r7, #12]
 810310e:	681b      	ldr	r3, [r3, #0]
 8103110:	685a      	ldr	r2, [r3, #4]
 8103112:	6a3b      	ldr	r3, [r7, #32]
 8103114:	0d5b      	lsrs	r3, r3, #21
 8103116:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 810311a:	4b08      	ldr	r3, [pc, #32]	; (810313c <I2C_TransferConfig+0x60>)
 810311c:	430b      	orrs	r3, r1
 810311e:	43db      	mvns	r3, r3
 8103120:	ea02 0103 	and.w	r1, r2, r3
 8103124:	68fb      	ldr	r3, [r7, #12]
 8103126:	681b      	ldr	r3, [r3, #0]
 8103128:	697a      	ldr	r2, [r7, #20]
 810312a:	430a      	orrs	r2, r1
 810312c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 810312e:	bf00      	nop
 8103130:	371c      	adds	r7, #28
 8103132:	46bd      	mov	sp, r7
 8103134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103138:	4770      	bx	lr
 810313a:	bf00      	nop
 810313c:	03ff63ff 	.word	0x03ff63ff

08103140 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8103140:	b480      	push	{r7}
 8103142:	b083      	sub	sp, #12
 8103144:	af00      	add	r7, sp, #0
 8103146:	6078      	str	r0, [r7, #4]
 8103148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810314a:	687b      	ldr	r3, [r7, #4]
 810314c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103150:	b2db      	uxtb	r3, r3
 8103152:	2b20      	cmp	r3, #32
 8103154:	d138      	bne.n	81031c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103156:	687b      	ldr	r3, [r7, #4]
 8103158:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810315c:	2b01      	cmp	r3, #1
 810315e:	d101      	bne.n	8103164 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8103160:	2302      	movs	r3, #2
 8103162:	e032      	b.n	81031ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8103164:	687b      	ldr	r3, [r7, #4]
 8103166:	2201      	movs	r2, #1
 8103168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	2224      	movs	r2, #36	; 0x24
 8103170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8103174:	687b      	ldr	r3, [r7, #4]
 8103176:	681b      	ldr	r3, [r3, #0]
 8103178:	681a      	ldr	r2, [r3, #0]
 810317a:	687b      	ldr	r3, [r7, #4]
 810317c:	681b      	ldr	r3, [r3, #0]
 810317e:	f022 0201 	bic.w	r2, r2, #1
 8103182:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8103184:	687b      	ldr	r3, [r7, #4]
 8103186:	681b      	ldr	r3, [r3, #0]
 8103188:	681a      	ldr	r2, [r3, #0]
 810318a:	687b      	ldr	r3, [r7, #4]
 810318c:	681b      	ldr	r3, [r3, #0]
 810318e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8103192:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	681b      	ldr	r3, [r3, #0]
 8103198:	6819      	ldr	r1, [r3, #0]
 810319a:	687b      	ldr	r3, [r7, #4]
 810319c:	681b      	ldr	r3, [r3, #0]
 810319e:	683a      	ldr	r2, [r7, #0]
 81031a0:	430a      	orrs	r2, r1
 81031a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81031a4:	687b      	ldr	r3, [r7, #4]
 81031a6:	681b      	ldr	r3, [r3, #0]
 81031a8:	681a      	ldr	r2, [r3, #0]
 81031aa:	687b      	ldr	r3, [r7, #4]
 81031ac:	681b      	ldr	r3, [r3, #0]
 81031ae:	f042 0201 	orr.w	r2, r2, #1
 81031b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	2220      	movs	r2, #32
 81031b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81031bc:	687b      	ldr	r3, [r7, #4]
 81031be:	2200      	movs	r2, #0
 81031c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81031c4:	2300      	movs	r3, #0
 81031c6:	e000      	b.n	81031ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81031c8:	2302      	movs	r3, #2
  }
}
 81031ca:	4618      	mov	r0, r3
 81031cc:	370c      	adds	r7, #12
 81031ce:	46bd      	mov	sp, r7
 81031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031d4:	4770      	bx	lr

081031d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 81031d6:	b480      	push	{r7}
 81031d8:	b085      	sub	sp, #20
 81031da:	af00      	add	r7, sp, #0
 81031dc:	6078      	str	r0, [r7, #4]
 81031de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81031e6:	b2db      	uxtb	r3, r3
 81031e8:	2b20      	cmp	r3, #32
 81031ea:	d139      	bne.n	8103260 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81031ec:	687b      	ldr	r3, [r7, #4]
 81031ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81031f2:	2b01      	cmp	r3, #1
 81031f4:	d101      	bne.n	81031fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 81031f6:	2302      	movs	r3, #2
 81031f8:	e033      	b.n	8103262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 81031fa:	687b      	ldr	r3, [r7, #4]
 81031fc:	2201      	movs	r2, #1
 81031fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103202:	687b      	ldr	r3, [r7, #4]
 8103204:	2224      	movs	r2, #36	; 0x24
 8103206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810320a:	687b      	ldr	r3, [r7, #4]
 810320c:	681b      	ldr	r3, [r3, #0]
 810320e:	681a      	ldr	r2, [r3, #0]
 8103210:	687b      	ldr	r3, [r7, #4]
 8103212:	681b      	ldr	r3, [r3, #0]
 8103214:	f022 0201 	bic.w	r2, r2, #1
 8103218:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	681b      	ldr	r3, [r3, #0]
 810321e:	681b      	ldr	r3, [r3, #0]
 8103220:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8103222:	68fb      	ldr	r3, [r7, #12]
 8103224:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8103228:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 810322a:	683b      	ldr	r3, [r7, #0]
 810322c:	021b      	lsls	r3, r3, #8
 810322e:	68fa      	ldr	r2, [r7, #12]
 8103230:	4313      	orrs	r3, r2
 8103232:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8103234:	687b      	ldr	r3, [r7, #4]
 8103236:	681b      	ldr	r3, [r3, #0]
 8103238:	68fa      	ldr	r2, [r7, #12]
 810323a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 810323c:	687b      	ldr	r3, [r7, #4]
 810323e:	681b      	ldr	r3, [r3, #0]
 8103240:	681a      	ldr	r2, [r3, #0]
 8103242:	687b      	ldr	r3, [r7, #4]
 8103244:	681b      	ldr	r3, [r3, #0]
 8103246:	f042 0201 	orr.w	r2, r2, #1
 810324a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	2220      	movs	r2, #32
 8103250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103254:	687b      	ldr	r3, [r7, #4]
 8103256:	2200      	movs	r2, #0
 8103258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810325c:	2300      	movs	r3, #0
 810325e:	e000      	b.n	8103262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8103260:	2302      	movs	r3, #2
  }
}
 8103262:	4618      	mov	r0, r3
 8103264:	3714      	adds	r7, #20
 8103266:	46bd      	mov	sp, r7
 8103268:	f85d 7b04 	ldr.w	r7, [sp], #4
 810326c:	4770      	bx	lr
	...

08103270 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103270:	b580      	push	{r7, lr}
 8103272:	b084      	sub	sp, #16
 8103274:	af00      	add	r7, sp, #0
 8103276:	60f8      	str	r0, [r7, #12]
 8103278:	460b      	mov	r3, r1
 810327a:	607a      	str	r2, [r7, #4]
 810327c:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810327e:	4b37      	ldr	r3, [pc, #220]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103280:	681b      	ldr	r3, [r3, #0]
 8103282:	f023 0201 	bic.w	r2, r3, #1
 8103286:	4935      	ldr	r1, [pc, #212]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103288:	68fb      	ldr	r3, [r7, #12]
 810328a:	4313      	orrs	r3, r2
 810328c:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810328e:	687b      	ldr	r3, [r7, #4]
 8103290:	2b00      	cmp	r3, #0
 8103292:	d123      	bne.n	81032dc <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103294:	f7fe fee6 	bl	8102064 <HAL_GetCurrentCPUID>
 8103298:	4603      	mov	r3, r0
 810329a:	2b03      	cmp	r3, #3
 810329c:	d158      	bne.n	8103350 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810329e:	4b2f      	ldr	r3, [pc, #188]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 81032a0:	691b      	ldr	r3, [r3, #16]
 81032a2:	4a2e      	ldr	r2, [pc, #184]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 81032a4:	f023 0301 	bic.w	r3, r3, #1
 81032a8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81032aa:	4b2d      	ldr	r3, [pc, #180]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032ac:	691b      	ldr	r3, [r3, #16]
 81032ae:	4a2c      	ldr	r2, [pc, #176]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032b0:	f043 0304 	orr.w	r3, r3, #4
 81032b4:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81032b6:	f3bf 8f4f 	dsb	sy
}
 81032ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81032bc:	f3bf 8f6f 	isb	sy
}
 81032c0:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81032c2:	7afb      	ldrb	r3, [r7, #11]
 81032c4:	2b01      	cmp	r3, #1
 81032c6:	d101      	bne.n	81032cc <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81032c8:	bf30      	wfi
 81032ca:	e000      	b.n	81032ce <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81032cc:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81032ce:	4b24      	ldr	r3, [pc, #144]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032d0:	691b      	ldr	r3, [r3, #16]
 81032d2:	4a23      	ldr	r2, [pc, #140]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032d4:	f023 0304 	bic.w	r3, r3, #4
 81032d8:	6113      	str	r3, [r2, #16]
 81032da:	e03c      	b.n	8103356 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81032dc:	687b      	ldr	r3, [r7, #4]
 81032de:	2b01      	cmp	r3, #1
 81032e0:	d123      	bne.n	810332a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81032e2:	f7fe febf 	bl	8102064 <HAL_GetCurrentCPUID>
 81032e6:	4603      	mov	r3, r0
 81032e8:	2b01      	cmp	r3, #1
 81032ea:	d133      	bne.n	8103354 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81032ec:	4b1b      	ldr	r3, [pc, #108]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 81032ee:	695b      	ldr	r3, [r3, #20]
 81032f0:	4a1a      	ldr	r2, [pc, #104]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 81032f2:	f023 0302 	bic.w	r3, r3, #2
 81032f6:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81032f8:	4b19      	ldr	r3, [pc, #100]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032fa:	691b      	ldr	r3, [r3, #16]
 81032fc:	4a18      	ldr	r2, [pc, #96]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81032fe:	f043 0304 	orr.w	r3, r3, #4
 8103302:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103304:	f3bf 8f4f 	dsb	sy
}
 8103308:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810330a:	f3bf 8f6f 	isb	sy
}
 810330e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103310:	7afb      	ldrb	r3, [r7, #11]
 8103312:	2b01      	cmp	r3, #1
 8103314:	d101      	bne.n	810331a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103316:	bf30      	wfi
 8103318:	e000      	b.n	810331c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810331a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810331c:	4b10      	ldr	r3, [pc, #64]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810331e:	691b      	ldr	r3, [r3, #16]
 8103320:	4a0f      	ldr	r2, [pc, #60]	; (8103360 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103322:	f023 0304 	bic.w	r3, r3, #4
 8103326:	6113      	str	r3, [r2, #16]
 8103328:	e015      	b.n	8103356 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810332a:	f7fe fe9b 	bl	8102064 <HAL_GetCurrentCPUID>
 810332e:	4603      	mov	r3, r0
 8103330:	2b03      	cmp	r3, #3
 8103332:	d106      	bne.n	8103342 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103334:	4b09      	ldr	r3, [pc, #36]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103336:	691b      	ldr	r3, [r3, #16]
 8103338:	4a08      	ldr	r2, [pc, #32]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 810333a:	f023 0304 	bic.w	r3, r3, #4
 810333e:	6113      	str	r3, [r2, #16]
 8103340:	e009      	b.n	8103356 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103342:	4b06      	ldr	r3, [pc, #24]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103344:	695b      	ldr	r3, [r3, #20]
 8103346:	4a05      	ldr	r2, [pc, #20]	; (810335c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103348:	f023 0304 	bic.w	r3, r3, #4
 810334c:	6153      	str	r3, [r2, #20]
 810334e:	e002      	b.n	8103356 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103350:	bf00      	nop
 8103352:	e000      	b.n	8103356 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103354:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103356:	3710      	adds	r7, #16
 8103358:	46bd      	mov	sp, r7
 810335a:	bd80      	pop	{r7, pc}
 810335c:	58024800 	.word	0x58024800
 8103360:	e000ed00 	.word	0xe000ed00

08103364 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103364:	b580      	push	{r7, lr}
 8103366:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103368:	f7fe fe7c 	bl	8102064 <HAL_GetCurrentCPUID>
 810336c:	4603      	mov	r3, r0
 810336e:	2b03      	cmp	r3, #3
 8103370:	d101      	bne.n	8103376 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103372:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103374:	e001      	b.n	810337a <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103376:	bf40      	sev
    __WFE ();
 8103378:	bf20      	wfe
}
 810337a:	bf00      	nop
 810337c:	bd80      	pop	{r7, pc}
	...

08103380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103380:	b480      	push	{r7}
 8103382:	b089      	sub	sp, #36	; 0x24
 8103384:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103386:	4bb3      	ldr	r3, [pc, #716]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103388:	691b      	ldr	r3, [r3, #16]
 810338a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810338e:	2b18      	cmp	r3, #24
 8103390:	f200 8155 	bhi.w	810363e <HAL_RCC_GetSysClockFreq+0x2be>
 8103394:	a201      	add	r2, pc, #4	; (adr r2, 810339c <HAL_RCC_GetSysClockFreq+0x1c>)
 8103396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810339a:	bf00      	nop
 810339c:	08103401 	.word	0x08103401
 81033a0:	0810363f 	.word	0x0810363f
 81033a4:	0810363f 	.word	0x0810363f
 81033a8:	0810363f 	.word	0x0810363f
 81033ac:	0810363f 	.word	0x0810363f
 81033b0:	0810363f 	.word	0x0810363f
 81033b4:	0810363f 	.word	0x0810363f
 81033b8:	0810363f 	.word	0x0810363f
 81033bc:	08103427 	.word	0x08103427
 81033c0:	0810363f 	.word	0x0810363f
 81033c4:	0810363f 	.word	0x0810363f
 81033c8:	0810363f 	.word	0x0810363f
 81033cc:	0810363f 	.word	0x0810363f
 81033d0:	0810363f 	.word	0x0810363f
 81033d4:	0810363f 	.word	0x0810363f
 81033d8:	0810363f 	.word	0x0810363f
 81033dc:	0810342d 	.word	0x0810342d
 81033e0:	0810363f 	.word	0x0810363f
 81033e4:	0810363f 	.word	0x0810363f
 81033e8:	0810363f 	.word	0x0810363f
 81033ec:	0810363f 	.word	0x0810363f
 81033f0:	0810363f 	.word	0x0810363f
 81033f4:	0810363f 	.word	0x0810363f
 81033f8:	0810363f 	.word	0x0810363f
 81033fc:	08103433 	.word	0x08103433
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103400:	4b94      	ldr	r3, [pc, #592]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103402:	681b      	ldr	r3, [r3, #0]
 8103404:	f003 0320 	and.w	r3, r3, #32
 8103408:	2b00      	cmp	r3, #0
 810340a:	d009      	beq.n	8103420 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810340c:	4b91      	ldr	r3, [pc, #580]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810340e:	681b      	ldr	r3, [r3, #0]
 8103410:	08db      	lsrs	r3, r3, #3
 8103412:	f003 0303 	and.w	r3, r3, #3
 8103416:	4a90      	ldr	r2, [pc, #576]	; (8103658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103418:	fa22 f303 	lsr.w	r3, r2, r3
 810341c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 810341e:	e111      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103420:	4b8d      	ldr	r3, [pc, #564]	; (8103658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103422:	61bb      	str	r3, [r7, #24]
      break;
 8103424:	e10e      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8103426:	4b8d      	ldr	r3, [pc, #564]	; (810365c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103428:	61bb      	str	r3, [r7, #24]
      break;
 810342a:	e10b      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 810342c:	4b8c      	ldr	r3, [pc, #560]	; (8103660 <HAL_RCC_GetSysClockFreq+0x2e0>)
 810342e:	61bb      	str	r3, [r7, #24]
      break;
 8103430:	e108      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103432:	4b88      	ldr	r3, [pc, #544]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103436:	f003 0303 	and.w	r3, r3, #3
 810343a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 810343c:	4b85      	ldr	r3, [pc, #532]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810343e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103440:	091b      	lsrs	r3, r3, #4
 8103442:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103446:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8103448:	4b82      	ldr	r3, [pc, #520]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810344c:	f003 0301 	and.w	r3, r3, #1
 8103450:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8103452:	4b80      	ldr	r3, [pc, #512]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103456:	08db      	lsrs	r3, r3, #3
 8103458:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810345c:	68fa      	ldr	r2, [r7, #12]
 810345e:	fb02 f303 	mul.w	r3, r2, r3
 8103462:	ee07 3a90 	vmov	s15, r3
 8103466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810346a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 810346e:	693b      	ldr	r3, [r7, #16]
 8103470:	2b00      	cmp	r3, #0
 8103472:	f000 80e1 	beq.w	8103638 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103476:	697b      	ldr	r3, [r7, #20]
 8103478:	2b02      	cmp	r3, #2
 810347a:	f000 8083 	beq.w	8103584 <HAL_RCC_GetSysClockFreq+0x204>
 810347e:	697b      	ldr	r3, [r7, #20]
 8103480:	2b02      	cmp	r3, #2
 8103482:	f200 80a1 	bhi.w	81035c8 <HAL_RCC_GetSysClockFreq+0x248>
 8103486:	697b      	ldr	r3, [r7, #20]
 8103488:	2b00      	cmp	r3, #0
 810348a:	d003      	beq.n	8103494 <HAL_RCC_GetSysClockFreq+0x114>
 810348c:	697b      	ldr	r3, [r7, #20]
 810348e:	2b01      	cmp	r3, #1
 8103490:	d056      	beq.n	8103540 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103492:	e099      	b.n	81035c8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103494:	4b6f      	ldr	r3, [pc, #444]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103496:	681b      	ldr	r3, [r3, #0]
 8103498:	f003 0320 	and.w	r3, r3, #32
 810349c:	2b00      	cmp	r3, #0
 810349e:	d02d      	beq.n	81034fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81034a0:	4b6c      	ldr	r3, [pc, #432]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81034a2:	681b      	ldr	r3, [r3, #0]
 81034a4:	08db      	lsrs	r3, r3, #3
 81034a6:	f003 0303 	and.w	r3, r3, #3
 81034aa:	4a6b      	ldr	r2, [pc, #428]	; (8103658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81034ac:	fa22 f303 	lsr.w	r3, r2, r3
 81034b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	ee07 3a90 	vmov	s15, r3
 81034b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81034bc:	693b      	ldr	r3, [r7, #16]
 81034be:	ee07 3a90 	vmov	s15, r3
 81034c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81034c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81034ca:	4b62      	ldr	r3, [pc, #392]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81034cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81034ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81034d2:	ee07 3a90 	vmov	s15, r3
 81034d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81034da:	ed97 6a02 	vldr	s12, [r7, #8]
 81034de:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103664 <HAL_RCC_GetSysClockFreq+0x2e4>
 81034e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81034e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81034ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81034ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81034f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81034f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81034fa:	e087      	b.n	810360c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81034fc:	693b      	ldr	r3, [r7, #16]
 81034fe:	ee07 3a90 	vmov	s15, r3
 8103502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103506:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103668 <HAL_RCC_GetSysClockFreq+0x2e8>
 810350a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810350e:	4b51      	ldr	r3, [pc, #324]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103516:	ee07 3a90 	vmov	s15, r3
 810351a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810351e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103522:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103664 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810352a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810352e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103536:	ee67 7a27 	vmul.f32	s15, s14, s15
 810353a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810353e:	e065      	b.n	810360c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103540:	693b      	ldr	r3, [r7, #16]
 8103542:	ee07 3a90 	vmov	s15, r3
 8103546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810354a:	eddf 6a48 	vldr	s13, [pc, #288]	; 810366c <HAL_RCC_GetSysClockFreq+0x2ec>
 810354e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103552:	4b40      	ldr	r3, [pc, #256]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810355a:	ee07 3a90 	vmov	s15, r3
 810355e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103562:	ed97 6a02 	vldr	s12, [r7, #8]
 8103566:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103664 <HAL_RCC_GetSysClockFreq+0x2e4>
 810356a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810356e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103572:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810357a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810357e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103582:	e043      	b.n	810360c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103584:	693b      	ldr	r3, [r7, #16]
 8103586:	ee07 3a90 	vmov	s15, r3
 810358a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810358e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103670 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103596:	4b2f      	ldr	r3, [pc, #188]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810359a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810359e:	ee07 3a90 	vmov	s15, r3
 81035a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81035a6:	ed97 6a02 	vldr	s12, [r7, #8]
 81035aa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103664 <HAL_RCC_GetSysClockFreq+0x2e4>
 81035ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81035b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81035b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81035ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81035be:	ee67 7a27 	vmul.f32	s15, s14, s15
 81035c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81035c6:	e021      	b.n	810360c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81035c8:	693b      	ldr	r3, [r7, #16]
 81035ca:	ee07 3a90 	vmov	s15, r3
 81035ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81035d2:	eddf 6a26 	vldr	s13, [pc, #152]	; 810366c <HAL_RCC_GetSysClockFreq+0x2ec>
 81035d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81035da:	4b1e      	ldr	r3, [pc, #120]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81035de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81035e2:	ee07 3a90 	vmov	s15, r3
 81035e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81035ea:	ed97 6a02 	vldr	s12, [r7, #8]
 81035ee:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103664 <HAL_RCC_GetSysClockFreq+0x2e4>
 81035f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81035f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81035fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81035fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103606:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810360a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 810360c:	4b11      	ldr	r3, [pc, #68]	; (8103654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103610:	0a5b      	lsrs	r3, r3, #9
 8103612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103616:	3301      	adds	r3, #1
 8103618:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 810361a:	683b      	ldr	r3, [r7, #0]
 810361c:	ee07 3a90 	vmov	s15, r3
 8103620:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103624:	edd7 6a07 	vldr	s13, [r7, #28]
 8103628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810362c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103630:	ee17 3a90 	vmov	r3, s15
 8103634:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8103636:	e005      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8103638:	2300      	movs	r3, #0
 810363a:	61bb      	str	r3, [r7, #24]
      break;
 810363c:	e002      	b.n	8103644 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 810363e:	4b07      	ldr	r3, [pc, #28]	; (810365c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103640:	61bb      	str	r3, [r7, #24]
      break;
 8103642:	bf00      	nop
  }

  return sysclockfreq;
 8103644:	69bb      	ldr	r3, [r7, #24]
}
 8103646:	4618      	mov	r0, r3
 8103648:	3724      	adds	r7, #36	; 0x24
 810364a:	46bd      	mov	sp, r7
 810364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103650:	4770      	bx	lr
 8103652:	bf00      	nop
 8103654:	58024400 	.word	0x58024400
 8103658:	03d09000 	.word	0x03d09000
 810365c:	003d0900 	.word	0x003d0900
 8103660:	007a1200 	.word	0x007a1200
 8103664:	46000000 	.word	0x46000000
 8103668:	4c742400 	.word	0x4c742400
 810366c:	4a742400 	.word	0x4a742400
 8103670:	4af42400 	.word	0x4af42400

08103674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103674:	b580      	push	{r7, lr}
 8103676:	b082      	sub	sp, #8
 8103678:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810367a:	f7ff fe81 	bl	8103380 <HAL_RCC_GetSysClockFreq>
 810367e:	4602      	mov	r2, r0
 8103680:	4b11      	ldr	r3, [pc, #68]	; (81036c8 <HAL_RCC_GetHCLKFreq+0x54>)
 8103682:	699b      	ldr	r3, [r3, #24]
 8103684:	0a1b      	lsrs	r3, r3, #8
 8103686:	f003 030f 	and.w	r3, r3, #15
 810368a:	4910      	ldr	r1, [pc, #64]	; (81036cc <HAL_RCC_GetHCLKFreq+0x58>)
 810368c:	5ccb      	ldrb	r3, [r1, r3]
 810368e:	f003 031f 	and.w	r3, r3, #31
 8103692:	fa22 f303 	lsr.w	r3, r2, r3
 8103696:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103698:	4b0b      	ldr	r3, [pc, #44]	; (81036c8 <HAL_RCC_GetHCLKFreq+0x54>)
 810369a:	699b      	ldr	r3, [r3, #24]
 810369c:	f003 030f 	and.w	r3, r3, #15
 81036a0:	4a0a      	ldr	r2, [pc, #40]	; (81036cc <HAL_RCC_GetHCLKFreq+0x58>)
 81036a2:	5cd3      	ldrb	r3, [r2, r3]
 81036a4:	f003 031f 	and.w	r3, r3, #31
 81036a8:	687a      	ldr	r2, [r7, #4]
 81036aa:	fa22 f303 	lsr.w	r3, r2, r3
 81036ae:	4a08      	ldr	r2, [pc, #32]	; (81036d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 81036b0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81036b2:	4b07      	ldr	r3, [pc, #28]	; (81036d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 81036b4:	681b      	ldr	r3, [r3, #0]
 81036b6:	4a07      	ldr	r2, [pc, #28]	; (81036d4 <HAL_RCC_GetHCLKFreq+0x60>)
 81036b8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81036ba:	4b05      	ldr	r3, [pc, #20]	; (81036d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 81036bc:	681b      	ldr	r3, [r3, #0]
}
 81036be:	4618      	mov	r0, r3
 81036c0:	3708      	adds	r7, #8
 81036c2:	46bd      	mov	sp, r7
 81036c4:	bd80      	pop	{r7, pc}
 81036c6:	bf00      	nop
 81036c8:	58024400 	.word	0x58024400
 81036cc:	0810afd4 	.word	0x0810afd4
 81036d0:	10000004 	.word	0x10000004
 81036d4:	10000000 	.word	0x10000000

081036d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81036d8:	b580      	push	{r7, lr}
 81036da:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81036dc:	f7ff ffca 	bl	8103674 <HAL_RCC_GetHCLKFreq>
 81036e0:	4602      	mov	r2, r0
 81036e2:	4b06      	ldr	r3, [pc, #24]	; (81036fc <HAL_RCC_GetPCLK1Freq+0x24>)
 81036e4:	69db      	ldr	r3, [r3, #28]
 81036e6:	091b      	lsrs	r3, r3, #4
 81036e8:	f003 0307 	and.w	r3, r3, #7
 81036ec:	4904      	ldr	r1, [pc, #16]	; (8103700 <HAL_RCC_GetPCLK1Freq+0x28>)
 81036ee:	5ccb      	ldrb	r3, [r1, r3]
 81036f0:	f003 031f 	and.w	r3, r3, #31
 81036f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81036f8:	4618      	mov	r0, r3
 81036fa:	bd80      	pop	{r7, pc}
 81036fc:	58024400 	.word	0x58024400
 8103700:	0810afd4 	.word	0x0810afd4

08103704 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8103704:	b580      	push	{r7, lr}
 8103706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8103708:	f7ff ffb4 	bl	8103674 <HAL_RCC_GetHCLKFreq>
 810370c:	4602      	mov	r2, r0
 810370e:	4b06      	ldr	r3, [pc, #24]	; (8103728 <HAL_RCC_GetPCLK2Freq+0x24>)
 8103710:	69db      	ldr	r3, [r3, #28]
 8103712:	0a1b      	lsrs	r3, r3, #8
 8103714:	f003 0307 	and.w	r3, r3, #7
 8103718:	4904      	ldr	r1, [pc, #16]	; (810372c <HAL_RCC_GetPCLK2Freq+0x28>)
 810371a:	5ccb      	ldrb	r3, [r1, r3]
 810371c:	f003 031f 	and.w	r3, r3, #31
 8103720:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8103724:	4618      	mov	r0, r3
 8103726:	bd80      	pop	{r7, pc}
 8103728:	58024400 	.word	0x58024400
 810372c:	0810afd4 	.word	0x0810afd4

08103730 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103734:	b0ca      	sub	sp, #296	; 0x128
 8103736:	af00      	add	r7, sp, #0
 8103738:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 810373c:	2300      	movs	r3, #0
 810373e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103742:	2300      	movs	r3, #0
 8103744:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8103748:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810374c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103750:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8103754:	2500      	movs	r5, #0
 8103756:	ea54 0305 	orrs.w	r3, r4, r5
 810375a:	d049      	beq.n	81037f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 810375c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103760:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103762:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103766:	d02f      	beq.n	81037c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8103768:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810376c:	d828      	bhi.n	81037c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 810376e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103772:	d01a      	beq.n	81037aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8103774:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103778:	d822      	bhi.n	81037c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 810377a:	2b00      	cmp	r3, #0
 810377c:	d003      	beq.n	8103786 <HAL_RCCEx_PeriphCLKConfig+0x56>
 810377e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103782:	d007      	beq.n	8103794 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103784:	e01c      	b.n	81037c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103786:	4bb8      	ldr	r3, [pc, #736]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810378a:	4ab7      	ldr	r2, [pc, #732]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810378c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103790:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103792:	e01a      	b.n	81037ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103794:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103798:	3308      	adds	r3, #8
 810379a:	2102      	movs	r1, #2
 810379c:	4618      	mov	r0, r3
 810379e:	f001 fc8f 	bl	81050c0 <RCCEx_PLL2_Config>
 81037a2:	4603      	mov	r3, r0
 81037a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81037a8:	e00f      	b.n	81037ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81037aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81037ae:	3328      	adds	r3, #40	; 0x28
 81037b0:	2102      	movs	r1, #2
 81037b2:	4618      	mov	r0, r3
 81037b4:	f001 fd36 	bl	8105224 <RCCEx_PLL3_Config>
 81037b8:	4603      	mov	r3, r0
 81037ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81037be:	e004      	b.n	81037ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81037c0:	2301      	movs	r3, #1
 81037c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81037c6:	e000      	b.n	81037ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 81037c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81037ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81037ce:	2b00      	cmp	r3, #0
 81037d0:	d10a      	bne.n	81037e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81037d2:	4ba5      	ldr	r3, [pc, #660]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81037d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81037d6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 81037da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81037de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81037e0:	4aa1      	ldr	r2, [pc, #644]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81037e2:	430b      	orrs	r3, r1
 81037e4:	6513      	str	r3, [r2, #80]	; 0x50
 81037e6:	e003      	b.n	81037f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81037e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81037ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81037f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81037f8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 81037fc:	f04f 0900 	mov.w	r9, #0
 8103800:	ea58 0309 	orrs.w	r3, r8, r9
 8103804:	d047      	beq.n	8103896 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8103806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810380a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810380c:	2b04      	cmp	r3, #4
 810380e:	d82a      	bhi.n	8103866 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8103810:	a201      	add	r2, pc, #4	; (adr r2, 8103818 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8103812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103816:	bf00      	nop
 8103818:	0810382d 	.word	0x0810382d
 810381c:	0810383b 	.word	0x0810383b
 8103820:	08103851 	.word	0x08103851
 8103824:	0810386f 	.word	0x0810386f
 8103828:	0810386f 	.word	0x0810386f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810382c:	4b8e      	ldr	r3, [pc, #568]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103830:	4a8d      	ldr	r2, [pc, #564]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103836:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103838:	e01a      	b.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810383a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810383e:	3308      	adds	r3, #8
 8103840:	2100      	movs	r1, #0
 8103842:	4618      	mov	r0, r3
 8103844:	f001 fc3c 	bl	81050c0 <RCCEx_PLL2_Config>
 8103848:	4603      	mov	r3, r0
 810384a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810384e:	e00f      	b.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103850:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103854:	3328      	adds	r3, #40	; 0x28
 8103856:	2100      	movs	r1, #0
 8103858:	4618      	mov	r0, r3
 810385a:	f001 fce3 	bl	8105224 <RCCEx_PLL3_Config>
 810385e:	4603      	mov	r3, r0
 8103860:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103864:	e004      	b.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103866:	2301      	movs	r3, #1
 8103868:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810386c:	e000      	b.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 810386e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103870:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103874:	2b00      	cmp	r3, #0
 8103876:	d10a      	bne.n	810388e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103878:	4b7b      	ldr	r3, [pc, #492]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810387a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810387c:	f023 0107 	bic.w	r1, r3, #7
 8103880:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103886:	4a78      	ldr	r2, [pc, #480]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103888:	430b      	orrs	r3, r1
 810388a:	6513      	str	r3, [r2, #80]	; 0x50
 810388c:	e003      	b.n	8103896 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810388e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103892:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103896:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810389e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 81038a2:	f04f 0b00 	mov.w	fp, #0
 81038a6:	ea5a 030b 	orrs.w	r3, sl, fp
 81038aa:	d04c      	beq.n	8103946 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81038ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81038b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81038b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81038b6:	d030      	beq.n	810391a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81038b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81038bc:	d829      	bhi.n	8103912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81038be:	2bc0      	cmp	r3, #192	; 0xc0
 81038c0:	d02d      	beq.n	810391e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81038c2:	2bc0      	cmp	r3, #192	; 0xc0
 81038c4:	d825      	bhi.n	8103912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81038c6:	2b80      	cmp	r3, #128	; 0x80
 81038c8:	d018      	beq.n	81038fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 81038ca:	2b80      	cmp	r3, #128	; 0x80
 81038cc:	d821      	bhi.n	8103912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81038ce:	2b00      	cmp	r3, #0
 81038d0:	d002      	beq.n	81038d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 81038d2:	2b40      	cmp	r3, #64	; 0x40
 81038d4:	d007      	beq.n	81038e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 81038d6:	e01c      	b.n	8103912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81038d8:	4b63      	ldr	r3, [pc, #396]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038dc:	4a62      	ldr	r2, [pc, #392]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81038de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81038e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81038e4:	e01c      	b.n	8103920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81038e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81038ea:	3308      	adds	r3, #8
 81038ec:	2100      	movs	r1, #0
 81038ee:	4618      	mov	r0, r3
 81038f0:	f001 fbe6 	bl	81050c0 <RCCEx_PLL2_Config>
 81038f4:	4603      	mov	r3, r0
 81038f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81038fa:	e011      	b.n	8103920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81038fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103900:	3328      	adds	r3, #40	; 0x28
 8103902:	2100      	movs	r1, #0
 8103904:	4618      	mov	r0, r3
 8103906:	f001 fc8d 	bl	8105224 <RCCEx_PLL3_Config>
 810390a:	4603      	mov	r3, r0
 810390c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103910:	e006      	b.n	8103920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103912:	2301      	movs	r3, #1
 8103914:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103918:	e002      	b.n	8103920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810391a:	bf00      	nop
 810391c:	e000      	b.n	8103920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810391e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103920:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103924:	2b00      	cmp	r3, #0
 8103926:	d10a      	bne.n	810393e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103928:	4b4f      	ldr	r3, [pc, #316]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810392a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810392c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8103930:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103936:	4a4c      	ldr	r2, [pc, #304]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103938:	430b      	orrs	r3, r1
 810393a:	6513      	str	r3, [r2, #80]	; 0x50
 810393c:	e003      	b.n	8103946 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810393e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103942:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103946:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810394a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810394e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8103952:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8103956:	2300      	movs	r3, #0
 8103958:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 810395c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8103960:	460b      	mov	r3, r1
 8103962:	4313      	orrs	r3, r2
 8103964:	d053      	beq.n	8103a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8103966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810396a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810396e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103972:	d035      	beq.n	81039e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8103974:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103978:	d82e      	bhi.n	81039d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810397a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810397e:	d031      	beq.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8103980:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103984:	d828      	bhi.n	81039d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810398a:	d01a      	beq.n	81039c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 810398c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103990:	d822      	bhi.n	81039d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103992:	2b00      	cmp	r3, #0
 8103994:	d003      	beq.n	810399e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8103996:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810399a:	d007      	beq.n	81039ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 810399c:	e01c      	b.n	81039d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810399e:	4b32      	ldr	r3, [pc, #200]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81039a2:	4a31      	ldr	r2, [pc, #196]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81039a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81039a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81039aa:	e01c      	b.n	81039e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81039ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039b0:	3308      	adds	r3, #8
 81039b2:	2100      	movs	r1, #0
 81039b4:	4618      	mov	r0, r3
 81039b6:	f001 fb83 	bl	81050c0 <RCCEx_PLL2_Config>
 81039ba:	4603      	mov	r3, r0
 81039bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81039c0:	e011      	b.n	81039e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81039c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039c6:	3328      	adds	r3, #40	; 0x28
 81039c8:	2100      	movs	r1, #0
 81039ca:	4618      	mov	r0, r3
 81039cc:	f001 fc2a 	bl	8105224 <RCCEx_PLL3_Config>
 81039d0:	4603      	mov	r3, r0
 81039d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81039d6:	e006      	b.n	81039e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81039d8:	2301      	movs	r3, #1
 81039da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81039de:	e002      	b.n	81039e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81039e0:	bf00      	nop
 81039e2:	e000      	b.n	81039e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81039e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81039e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81039ea:	2b00      	cmp	r3, #0
 81039ec:	d10b      	bne.n	8103a06 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81039ee:	4b1e      	ldr	r3, [pc, #120]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81039f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81039f2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 81039f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81039fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81039fe:	4a1a      	ldr	r2, [pc, #104]	; (8103a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103a00:	430b      	orrs	r3, r1
 8103a02:	6593      	str	r3, [r2, #88]	; 0x58
 8103a04:	e003      	b.n	8103a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103a0a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103a16:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8103a1a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8103a1e:	2300      	movs	r3, #0
 8103a20:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8103a24:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8103a28:	460b      	mov	r3, r1
 8103a2a:	4313      	orrs	r3, r2
 8103a2c:	d056      	beq.n	8103adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8103a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103a36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103a3a:	d038      	beq.n	8103aae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8103a3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103a40:	d831      	bhi.n	8103aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103a42:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103a46:	d034      	beq.n	8103ab2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8103a48:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103a4c:	d82b      	bhi.n	8103aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103a4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103a52:	d01d      	beq.n	8103a90 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103a54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103a58:	d825      	bhi.n	8103aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103a5a:	2b00      	cmp	r3, #0
 8103a5c:	d006      	beq.n	8103a6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8103a5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103a62:	d00a      	beq.n	8103a7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103a64:	e01f      	b.n	8103aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103a66:	bf00      	nop
 8103a68:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103a6c:	4ba2      	ldr	r3, [pc, #648]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a70:	4aa1      	ldr	r2, [pc, #644]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103a72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103a76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103a78:	e01c      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a7e:	3308      	adds	r3, #8
 8103a80:	2100      	movs	r1, #0
 8103a82:	4618      	mov	r0, r3
 8103a84:	f001 fb1c 	bl	81050c0 <RCCEx_PLL2_Config>
 8103a88:	4603      	mov	r3, r0
 8103a8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103a8e:	e011      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103a94:	3328      	adds	r3, #40	; 0x28
 8103a96:	2100      	movs	r1, #0
 8103a98:	4618      	mov	r0, r3
 8103a9a:	f001 fbc3 	bl	8105224 <RCCEx_PLL3_Config>
 8103a9e:	4603      	mov	r3, r0
 8103aa0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103aa4:	e006      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103aa6:	2301      	movs	r3, #1
 8103aa8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103aac:	e002      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103aae:	bf00      	nop
 8103ab0:	e000      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103ab8:	2b00      	cmp	r3, #0
 8103aba:	d10b      	bne.n	8103ad4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103abc:	4b8e      	ldr	r3, [pc, #568]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103ac0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8103ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ac8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103acc:	4a8a      	ldr	r2, [pc, #552]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103ace:	430b      	orrs	r3, r1
 8103ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8103ad2:	e003      	b.n	8103adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103ad8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103ae4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8103ae8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8103aec:	2300      	movs	r3, #0
 8103aee:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8103af2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8103af6:	460b      	mov	r3, r1
 8103af8:	4313      	orrs	r3, r2
 8103afa:	d03a      	beq.n	8103b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8103afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103b02:	2b30      	cmp	r3, #48	; 0x30
 8103b04:	d01f      	beq.n	8103b46 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8103b06:	2b30      	cmp	r3, #48	; 0x30
 8103b08:	d819      	bhi.n	8103b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103b0a:	2b20      	cmp	r3, #32
 8103b0c:	d00c      	beq.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8103b0e:	2b20      	cmp	r3, #32
 8103b10:	d815      	bhi.n	8103b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103b12:	2b00      	cmp	r3, #0
 8103b14:	d019      	beq.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8103b16:	2b10      	cmp	r3, #16
 8103b18:	d111      	bne.n	8103b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b1a:	4b77      	ldr	r3, [pc, #476]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b1e:	4a76      	ldr	r2, [pc, #472]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103b24:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103b26:	e011      	b.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b2c:	3308      	adds	r3, #8
 8103b2e:	2102      	movs	r1, #2
 8103b30:	4618      	mov	r0, r3
 8103b32:	f001 fac5 	bl	81050c0 <RCCEx_PLL2_Config>
 8103b36:	4603      	mov	r3, r0
 8103b38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103b3c:	e006      	b.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103b3e:	2301      	movs	r3, #1
 8103b40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103b44:	e002      	b.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103b46:	bf00      	nop
 8103b48:	e000      	b.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103b50:	2b00      	cmp	r3, #0
 8103b52:	d10a      	bne.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103b54:	4b68      	ldr	r3, [pc, #416]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103b58:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8103b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103b62:	4a65      	ldr	r2, [pc, #404]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103b64:	430b      	orrs	r3, r1
 8103b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8103b68:	e003      	b.n	8103b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103b6e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103b7a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8103b7e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8103b82:	2300      	movs	r3, #0
 8103b84:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8103b88:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8103b8c:	460b      	mov	r3, r1
 8103b8e:	4313      	orrs	r3, r2
 8103b90:	d051      	beq.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8103b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103b96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103b98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103b9c:	d035      	beq.n	8103c0a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8103b9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103ba2:	d82e      	bhi.n	8103c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103ba4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103ba8:	d031      	beq.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8103baa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103bae:	d828      	bhi.n	8103c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103bb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103bb4:	d01a      	beq.n	8103bec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8103bb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103bba:	d822      	bhi.n	8103c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103bbc:	2b00      	cmp	r3, #0
 8103bbe:	d003      	beq.n	8103bc8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8103bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103bc4:	d007      	beq.n	8103bd6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8103bc6:	e01c      	b.n	8103c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103bc8:	4b4b      	ldr	r3, [pc, #300]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103bcc:	4a4a      	ldr	r2, [pc, #296]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103bce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103bd2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103bd4:	e01c      	b.n	8103c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103bda:	3308      	adds	r3, #8
 8103bdc:	2100      	movs	r1, #0
 8103bde:	4618      	mov	r0, r3
 8103be0:	f001 fa6e 	bl	81050c0 <RCCEx_PLL2_Config>
 8103be4:	4603      	mov	r3, r0
 8103be6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103bea:	e011      	b.n	8103c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103bf0:	3328      	adds	r3, #40	; 0x28
 8103bf2:	2100      	movs	r1, #0
 8103bf4:	4618      	mov	r0, r3
 8103bf6:	f001 fb15 	bl	8105224 <RCCEx_PLL3_Config>
 8103bfa:	4603      	mov	r3, r0
 8103bfc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103c00:	e006      	b.n	8103c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103c02:	2301      	movs	r3, #1
 8103c04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103c08:	e002      	b.n	8103c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103c0a:	bf00      	nop
 8103c0c:	e000      	b.n	8103c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103c14:	2b00      	cmp	r3, #0
 8103c16:	d10a      	bne.n	8103c2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103c18:	4b37      	ldr	r3, [pc, #220]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103c1c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8103c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103c26:	4a34      	ldr	r2, [pc, #208]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103c28:	430b      	orrs	r3, r1
 8103c2a:	6513      	str	r3, [r2, #80]	; 0x50
 8103c2c:	e003      	b.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103c32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c3e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8103c42:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8103c46:	2300      	movs	r3, #0
 8103c48:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8103c4c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8103c50:	460b      	mov	r3, r1
 8103c52:	4313      	orrs	r3, r2
 8103c54:	d056      	beq.n	8103d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8103c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103c60:	d033      	beq.n	8103cca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8103c62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103c66:	d82c      	bhi.n	8103cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103c68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103c6c:	d02f      	beq.n	8103cce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8103c6e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103c72:	d826      	bhi.n	8103cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103c74:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103c78:	d02b      	beq.n	8103cd2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8103c7a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103c7e:	d820      	bhi.n	8103cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103c80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103c84:	d012      	beq.n	8103cac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8103c86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103c8a:	d81a      	bhi.n	8103cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103c8c:	2b00      	cmp	r3, #0
 8103c8e:	d022      	beq.n	8103cd6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8103c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103c94:	d115      	bne.n	8103cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103c9a:	3308      	adds	r3, #8
 8103c9c:	2101      	movs	r1, #1
 8103c9e:	4618      	mov	r0, r3
 8103ca0:	f001 fa0e 	bl	81050c0 <RCCEx_PLL2_Config>
 8103ca4:	4603      	mov	r3, r0
 8103ca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103caa:	e015      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103cb0:	3328      	adds	r3, #40	; 0x28
 8103cb2:	2101      	movs	r1, #1
 8103cb4:	4618      	mov	r0, r3
 8103cb6:	f001 fab5 	bl	8105224 <RCCEx_PLL3_Config>
 8103cba:	4603      	mov	r3, r0
 8103cbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103cc0:	e00a      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103cc2:	2301      	movs	r3, #1
 8103cc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103cc8:	e006      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103cca:	bf00      	nop
 8103ccc:	e004      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103cce:	bf00      	nop
 8103cd0:	e002      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103cd2:	bf00      	nop
 8103cd4:	e000      	b.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103cdc:	2b00      	cmp	r3, #0
 8103cde:	d10d      	bne.n	8103cfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103ce0:	4b05      	ldr	r3, [pc, #20]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ce4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8103ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103cee:	4a02      	ldr	r2, [pc, #8]	; (8103cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103cf0:	430b      	orrs	r3, r1
 8103cf2:	6513      	str	r3, [r2, #80]	; 0x50
 8103cf4:	e006      	b.n	8103d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8103cf6:	bf00      	nop
 8103cf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103d00:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d0c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8103d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8103d14:	2300      	movs	r3, #0
 8103d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8103d1a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8103d1e:	460b      	mov	r3, r1
 8103d20:	4313      	orrs	r3, r2
 8103d22:	d055      	beq.n	8103dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8103d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103d30:	d033      	beq.n	8103d9a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8103d32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103d36:	d82c      	bhi.n	8103d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103d3c:	d02f      	beq.n	8103d9e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8103d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103d42:	d826      	bhi.n	8103d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103d44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103d48:	d02b      	beq.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8103d4a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103d4e:	d820      	bhi.n	8103d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103d50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103d54:	d012      	beq.n	8103d7c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8103d56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103d5a:	d81a      	bhi.n	8103d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103d5c:	2b00      	cmp	r3, #0
 8103d5e:	d022      	beq.n	8103da6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8103d60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103d64:	d115      	bne.n	8103d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d6a:	3308      	adds	r3, #8
 8103d6c:	2101      	movs	r1, #1
 8103d6e:	4618      	mov	r0, r3
 8103d70:	f001 f9a6 	bl	81050c0 <RCCEx_PLL2_Config>
 8103d74:	4603      	mov	r3, r0
 8103d76:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103d7a:	e015      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103d80:	3328      	adds	r3, #40	; 0x28
 8103d82:	2101      	movs	r1, #1
 8103d84:	4618      	mov	r0, r3
 8103d86:	f001 fa4d 	bl	8105224 <RCCEx_PLL3_Config>
 8103d8a:	4603      	mov	r3, r0
 8103d8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103d90:	e00a      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8103d92:	2301      	movs	r3, #1
 8103d94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103d98:	e006      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103d9a:	bf00      	nop
 8103d9c:	e004      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103d9e:	bf00      	nop
 8103da0:	e002      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103da2:	bf00      	nop
 8103da4:	e000      	b.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103da8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103dac:	2b00      	cmp	r3, #0
 8103dae:	d10b      	bne.n	8103dc8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103db0:	4ba4      	ldr	r3, [pc, #656]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103db4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8103db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103dbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103dc0:	4aa0      	ldr	r2, [pc, #640]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103dc2:	430b      	orrs	r3, r1
 8103dc4:	6593      	str	r3, [r2, #88]	; 0x58
 8103dc6:	e003      	b.n	8103dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103dcc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8103dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103dd8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8103ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8103de0:	2300      	movs	r3, #0
 8103de2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8103de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8103dea:	460b      	mov	r3, r1
 8103dec:	4313      	orrs	r3, r2
 8103dee:	d037      	beq.n	8103e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8103df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103df6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103dfa:	d00e      	beq.n	8103e1a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8103dfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103e00:	d816      	bhi.n	8103e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8103e02:	2b00      	cmp	r3, #0
 8103e04:	d018      	beq.n	8103e38 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8103e06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103e0a:	d111      	bne.n	8103e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103e0c:	4b8d      	ldr	r3, [pc, #564]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e10:	4a8c      	ldr	r2, [pc, #560]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103e12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103e16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103e18:	e00f      	b.n	8103e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e1e:	3308      	adds	r3, #8
 8103e20:	2101      	movs	r1, #1
 8103e22:	4618      	mov	r0, r3
 8103e24:	f001 f94c 	bl	81050c0 <RCCEx_PLL2_Config>
 8103e28:	4603      	mov	r3, r0
 8103e2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103e2e:	e004      	b.n	8103e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103e30:	2301      	movs	r3, #1
 8103e32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103e36:	e000      	b.n	8103e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8103e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103e3e:	2b00      	cmp	r3, #0
 8103e40:	d10a      	bne.n	8103e58 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8103e42:	4b80      	ldr	r3, [pc, #512]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103e44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103e46:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8103e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103e50:	4a7c      	ldr	r2, [pc, #496]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103e52:	430b      	orrs	r3, r1
 8103e54:	6513      	str	r3, [r2, #80]	; 0x50
 8103e56:	e003      	b.n	8103e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103e5c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8103e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103e68:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8103e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8103e70:	2300      	movs	r3, #0
 8103e72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8103e76:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8103e7a:	460b      	mov	r3, r1
 8103e7c:	4313      	orrs	r3, r2
 8103e7e:	d039      	beq.n	8103ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8103e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103e84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103e86:	2b03      	cmp	r3, #3
 8103e88:	d81c      	bhi.n	8103ec4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8103e8a:	a201      	add	r2, pc, #4	; (adr r2, 8103e90 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8103e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103e90:	08103ecd 	.word	0x08103ecd
 8103e94:	08103ea1 	.word	0x08103ea1
 8103e98:	08103eaf 	.word	0x08103eaf
 8103e9c:	08103ecd 	.word	0x08103ecd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103ea0:	4b68      	ldr	r3, [pc, #416]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103ea4:	4a67      	ldr	r2, [pc, #412]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103eaa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103eac:	e00f      	b.n	8103ece <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103eb2:	3308      	adds	r3, #8
 8103eb4:	2102      	movs	r1, #2
 8103eb6:	4618      	mov	r0, r3
 8103eb8:	f001 f902 	bl	81050c0 <RCCEx_PLL2_Config>
 8103ebc:	4603      	mov	r3, r0
 8103ebe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103ec2:	e004      	b.n	8103ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103ec4:	2301      	movs	r3, #1
 8103ec6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103eca:	e000      	b.n	8103ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8103ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ece:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103ed2:	2b00      	cmp	r3, #0
 8103ed4:	d10a      	bne.n	8103eec <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103ed6:	4b5b      	ldr	r3, [pc, #364]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103eda:	f023 0103 	bic.w	r1, r3, #3
 8103ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103ee4:	4a57      	ldr	r2, [pc, #348]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ee6:	430b      	orrs	r3, r1
 8103ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8103eea:	e003      	b.n	8103ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103eec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103ef0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8103ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103efc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8103f00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8103f04:	2300      	movs	r3, #0
 8103f06:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8103f0a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8103f0e:	460b      	mov	r3, r1
 8103f10:	4313      	orrs	r3, r2
 8103f12:	f000 809f 	beq.w	8104054 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8103f16:	4b4c      	ldr	r3, [pc, #304]	; (8104048 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8103f18:	681b      	ldr	r3, [r3, #0]
 8103f1a:	4a4b      	ldr	r2, [pc, #300]	; (8104048 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8103f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103f20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8103f22:	f7fd ff83 	bl	8101e2c <HAL_GetTick>
 8103f26:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103f2a:	e00b      	b.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8103f2c:	f7fd ff7e 	bl	8101e2c <HAL_GetTick>
 8103f30:	4602      	mov	r2, r0
 8103f32:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8103f36:	1ad3      	subs	r3, r2, r3
 8103f38:	2b64      	cmp	r3, #100	; 0x64
 8103f3a:	d903      	bls.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8103f3c:	2303      	movs	r3, #3
 8103f3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8103f42:	e005      	b.n	8103f50 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103f44:	4b40      	ldr	r3, [pc, #256]	; (8104048 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8103f46:	681b      	ldr	r3, [r3, #0]
 8103f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103f4c:	2b00      	cmp	r3, #0
 8103f4e:	d0ed      	beq.n	8103f2c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8103f50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103f54:	2b00      	cmp	r3, #0
 8103f56:	d179      	bne.n	810404c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8103f58:	4b3a      	ldr	r3, [pc, #232]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8103f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103f64:	4053      	eors	r3, r2
 8103f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103f6a:	2b00      	cmp	r3, #0
 8103f6c:	d015      	beq.n	8103f9a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8103f6e:	4b35      	ldr	r3, [pc, #212]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8103f76:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8103f7a:	4b32      	ldr	r3, [pc, #200]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103f7e:	4a31      	ldr	r2, [pc, #196]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8103f84:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8103f86:	4b2f      	ldr	r3, [pc, #188]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103f8a:	4a2e      	ldr	r2, [pc, #184]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8103f90:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8103f92:	4a2c      	ldr	r2, [pc, #176]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103f94:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8103f98:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8103f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103f9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103fa6:	d118      	bne.n	8103fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103fa8:	f7fd ff40 	bl	8101e2c <HAL_GetTick>
 8103fac:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103fb0:	e00d      	b.n	8103fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8103fb2:	f7fd ff3b 	bl	8101e2c <HAL_GetTick>
 8103fb6:	4602      	mov	r2, r0
 8103fb8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8103fbc:	1ad2      	subs	r2, r2, r3
 8103fbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8103fc2:	429a      	cmp	r2, r3
 8103fc4:	d903      	bls.n	8103fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8103fc6:	2303      	movs	r3, #3
 8103fc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8103fcc:	e005      	b.n	8103fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103fce:	4b1d      	ldr	r3, [pc, #116]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103fd2:	f003 0302 	and.w	r3, r3, #2
 8103fd6:	2b00      	cmp	r3, #0
 8103fd8:	d0eb      	beq.n	8103fb2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8103fda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8103fde:	2b00      	cmp	r3, #0
 8103fe0:	d12b      	bne.n	810403a <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8103fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8103fe6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103fee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103ff2:	d110      	bne.n	8104016 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8103ff4:	4b13      	ldr	r3, [pc, #76]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103ff6:	691b      	ldr	r3, [r3, #16]
 8103ff8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8103ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104004:	091b      	lsrs	r3, r3, #4
 8104006:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810400a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 810400e:	4a0d      	ldr	r2, [pc, #52]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104010:	430b      	orrs	r3, r1
 8104012:	6113      	str	r3, [r2, #16]
 8104014:	e005      	b.n	8104022 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8104016:	4b0b      	ldr	r3, [pc, #44]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104018:	691b      	ldr	r3, [r3, #16]
 810401a:	4a0a      	ldr	r2, [pc, #40]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810401c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8104020:	6113      	str	r3, [r2, #16]
 8104022:	4b08      	ldr	r3, [pc, #32]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104024:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8104026:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810402a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810402e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104032:	4a04      	ldr	r2, [pc, #16]	; (8104044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104034:	430b      	orrs	r3, r1
 8104036:	6713      	str	r3, [r2, #112]	; 0x70
 8104038:	e00c      	b.n	8104054 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810403a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810403e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8104042:	e007      	b.n	8104054 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8104044:	58024400 	.word	0x58024400
 8104048:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810404c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104050:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104054:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104058:	e9d3 2300 	ldrd	r2, r3, [r3]
 810405c:	f002 0301 	and.w	r3, r2, #1
 8104060:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8104064:	2300      	movs	r3, #0
 8104066:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 810406a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 810406e:	460b      	mov	r3, r1
 8104070:	4313      	orrs	r3, r2
 8104072:	f000 8089 	beq.w	8104188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8104076:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810407a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810407c:	2b28      	cmp	r3, #40	; 0x28
 810407e:	d86b      	bhi.n	8104158 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8104080:	a201      	add	r2, pc, #4	; (adr r2, 8104088 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8104082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104086:	bf00      	nop
 8104088:	08104161 	.word	0x08104161
 810408c:	08104159 	.word	0x08104159
 8104090:	08104159 	.word	0x08104159
 8104094:	08104159 	.word	0x08104159
 8104098:	08104159 	.word	0x08104159
 810409c:	08104159 	.word	0x08104159
 81040a0:	08104159 	.word	0x08104159
 81040a4:	08104159 	.word	0x08104159
 81040a8:	0810412d 	.word	0x0810412d
 81040ac:	08104159 	.word	0x08104159
 81040b0:	08104159 	.word	0x08104159
 81040b4:	08104159 	.word	0x08104159
 81040b8:	08104159 	.word	0x08104159
 81040bc:	08104159 	.word	0x08104159
 81040c0:	08104159 	.word	0x08104159
 81040c4:	08104159 	.word	0x08104159
 81040c8:	08104143 	.word	0x08104143
 81040cc:	08104159 	.word	0x08104159
 81040d0:	08104159 	.word	0x08104159
 81040d4:	08104159 	.word	0x08104159
 81040d8:	08104159 	.word	0x08104159
 81040dc:	08104159 	.word	0x08104159
 81040e0:	08104159 	.word	0x08104159
 81040e4:	08104159 	.word	0x08104159
 81040e8:	08104161 	.word	0x08104161
 81040ec:	08104159 	.word	0x08104159
 81040f0:	08104159 	.word	0x08104159
 81040f4:	08104159 	.word	0x08104159
 81040f8:	08104159 	.word	0x08104159
 81040fc:	08104159 	.word	0x08104159
 8104100:	08104159 	.word	0x08104159
 8104104:	08104159 	.word	0x08104159
 8104108:	08104161 	.word	0x08104161
 810410c:	08104159 	.word	0x08104159
 8104110:	08104159 	.word	0x08104159
 8104114:	08104159 	.word	0x08104159
 8104118:	08104159 	.word	0x08104159
 810411c:	08104159 	.word	0x08104159
 8104120:	08104159 	.word	0x08104159
 8104124:	08104159 	.word	0x08104159
 8104128:	08104161 	.word	0x08104161
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104130:	3308      	adds	r3, #8
 8104132:	2101      	movs	r1, #1
 8104134:	4618      	mov	r0, r3
 8104136:	f000 ffc3 	bl	81050c0 <RCCEx_PLL2_Config>
 810413a:	4603      	mov	r3, r0
 810413c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8104140:	e00f      	b.n	8104162 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104142:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104146:	3328      	adds	r3, #40	; 0x28
 8104148:	2101      	movs	r1, #1
 810414a:	4618      	mov	r0, r3
 810414c:	f001 f86a 	bl	8105224 <RCCEx_PLL3_Config>
 8104150:	4603      	mov	r3, r0
 8104152:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8104156:	e004      	b.n	8104162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104158:	2301      	movs	r3, #1
 810415a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810415e:	e000      	b.n	8104162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8104160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104162:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104166:	2b00      	cmp	r3, #0
 8104168:	d10a      	bne.n	8104180 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810416a:	4bbf      	ldr	r3, [pc, #764]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810416c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810416e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8104172:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104178:	4abb      	ldr	r2, [pc, #748]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810417a:	430b      	orrs	r3, r1
 810417c:	6553      	str	r3, [r2, #84]	; 0x54
 810417e:	e003      	b.n	8104188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104180:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104184:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104188:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104190:	f002 0302 	and.w	r3, r2, #2
 8104194:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8104198:	2300      	movs	r3, #0
 810419a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 810419e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 81041a2:	460b      	mov	r3, r1
 81041a4:	4313      	orrs	r3, r2
 81041a6:	d041      	beq.n	810422c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81041a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81041ae:	2b05      	cmp	r3, #5
 81041b0:	d824      	bhi.n	81041fc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81041b2:	a201      	add	r2, pc, #4	; (adr r2, 81041b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81041b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81041b8:	08104205 	.word	0x08104205
 81041bc:	081041d1 	.word	0x081041d1
 81041c0:	081041e7 	.word	0x081041e7
 81041c4:	08104205 	.word	0x08104205
 81041c8:	08104205 	.word	0x08104205
 81041cc:	08104205 	.word	0x08104205
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81041d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041d4:	3308      	adds	r3, #8
 81041d6:	2101      	movs	r1, #1
 81041d8:	4618      	mov	r0, r3
 81041da:	f000 ff71 	bl	81050c0 <RCCEx_PLL2_Config>
 81041de:	4603      	mov	r3, r0
 81041e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81041e4:	e00f      	b.n	8104206 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041ea:	3328      	adds	r3, #40	; 0x28
 81041ec:	2101      	movs	r1, #1
 81041ee:	4618      	mov	r0, r3
 81041f0:	f001 f818 	bl	8105224 <RCCEx_PLL3_Config>
 81041f4:	4603      	mov	r3, r0
 81041f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81041fa:	e004      	b.n	8104206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81041fc:	2301      	movs	r3, #1
 81041fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104202:	e000      	b.n	8104206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8104204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104206:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810420a:	2b00      	cmp	r3, #0
 810420c:	d10a      	bne.n	8104224 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810420e:	4b96      	ldr	r3, [pc, #600]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104212:	f023 0107 	bic.w	r1, r3, #7
 8104216:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810421a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810421c:	4a92      	ldr	r2, [pc, #584]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810421e:	430b      	orrs	r3, r1
 8104220:	6553      	str	r3, [r2, #84]	; 0x54
 8104222:	e003      	b.n	810422c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104224:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104228:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 810422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104234:	f002 0304 	and.w	r3, r2, #4
 8104238:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 810423c:	2300      	movs	r3, #0
 810423e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8104242:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8104246:	460b      	mov	r3, r1
 8104248:	4313      	orrs	r3, r2
 810424a:	d044      	beq.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 810424c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104250:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104254:	2b05      	cmp	r3, #5
 8104256:	d825      	bhi.n	81042a4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8104258:	a201      	add	r2, pc, #4	; (adr r2, 8104260 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 810425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810425e:	bf00      	nop
 8104260:	081042ad 	.word	0x081042ad
 8104264:	08104279 	.word	0x08104279
 8104268:	0810428f 	.word	0x0810428f
 810426c:	081042ad 	.word	0x081042ad
 8104270:	081042ad 	.word	0x081042ad
 8104274:	081042ad 	.word	0x081042ad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104278:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810427c:	3308      	adds	r3, #8
 810427e:	2101      	movs	r1, #1
 8104280:	4618      	mov	r0, r3
 8104282:	f000 ff1d 	bl	81050c0 <RCCEx_PLL2_Config>
 8104286:	4603      	mov	r3, r0
 8104288:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810428c:	e00f      	b.n	81042ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104292:	3328      	adds	r3, #40	; 0x28
 8104294:	2101      	movs	r1, #1
 8104296:	4618      	mov	r0, r3
 8104298:	f000 ffc4 	bl	8105224 <RCCEx_PLL3_Config>
 810429c:	4603      	mov	r3, r0
 810429e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81042a2:	e004      	b.n	81042ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81042a4:	2301      	movs	r3, #1
 81042a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81042aa:	e000      	b.n	81042ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81042ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 81042ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81042b2:	2b00      	cmp	r3, #0
 81042b4:	d10b      	bne.n	81042ce <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81042b6:	4b6c      	ldr	r3, [pc, #432]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81042b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81042ba:	f023 0107 	bic.w	r1, r3, #7
 81042be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81042c6:	4a68      	ldr	r2, [pc, #416]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81042c8:	430b      	orrs	r3, r1
 81042ca:	6593      	str	r3, [r2, #88]	; 0x58
 81042cc:	e003      	b.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81042d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81042d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81042de:	f002 0320 	and.w	r3, r2, #32
 81042e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 81042e6:	2300      	movs	r3, #0
 81042e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 81042ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 81042f0:	460b      	mov	r3, r1
 81042f2:	4313      	orrs	r3, r2
 81042f4:	d055      	beq.n	81043a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81042fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104302:	d033      	beq.n	810436c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8104304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104308:	d82c      	bhi.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810430a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810430e:	d02f      	beq.n	8104370 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8104310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104314:	d826      	bhi.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104316:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810431a:	d02b      	beq.n	8104374 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 810431c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104320:	d820      	bhi.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104322:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104326:	d012      	beq.n	810434e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8104328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810432c:	d81a      	bhi.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810432e:	2b00      	cmp	r3, #0
 8104330:	d022      	beq.n	8104378 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8104332:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104336:	d115      	bne.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104338:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810433c:	3308      	adds	r3, #8
 810433e:	2100      	movs	r1, #0
 8104340:	4618      	mov	r0, r3
 8104342:	f000 febd 	bl	81050c0 <RCCEx_PLL2_Config>
 8104346:	4603      	mov	r3, r0
 8104348:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810434c:	e015      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810434e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104352:	3328      	adds	r3, #40	; 0x28
 8104354:	2102      	movs	r1, #2
 8104356:	4618      	mov	r0, r3
 8104358:	f000 ff64 	bl	8105224 <RCCEx_PLL3_Config>
 810435c:	4603      	mov	r3, r0
 810435e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8104362:	e00a      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104364:	2301      	movs	r3, #1
 8104366:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810436a:	e006      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810436c:	bf00      	nop
 810436e:	e004      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104370:	bf00      	nop
 8104372:	e002      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104374:	bf00      	nop
 8104376:	e000      	b.n	810437a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104378:	bf00      	nop
    }

    if (ret == HAL_OK)
 810437a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810437e:	2b00      	cmp	r3, #0
 8104380:	d10b      	bne.n	810439a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8104382:	4b39      	ldr	r3, [pc, #228]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104386:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 810438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810438e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104392:	4a35      	ldr	r2, [pc, #212]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104394:	430b      	orrs	r3, r1
 8104396:	6553      	str	r3, [r2, #84]	; 0x54
 8104398:	e003      	b.n	81043a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810439a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810439e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043aa:	f002 0340 	and.w	r3, r2, #64	; 0x40
 81043ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 81043b2:	2300      	movs	r3, #0
 81043b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 81043b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 81043bc:	460b      	mov	r3, r1
 81043be:	4313      	orrs	r3, r2
 81043c0:	d058      	beq.n	8104474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81043ca:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81043ce:	d033      	beq.n	8104438 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 81043d0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81043d4:	d82c      	bhi.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81043d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81043da:	d02f      	beq.n	810443c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 81043dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81043e0:	d826      	bhi.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81043e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81043e6:	d02b      	beq.n	8104440 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 81043e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81043ec:	d820      	bhi.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81043ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81043f2:	d012      	beq.n	810441a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81043f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81043f8:	d81a      	bhi.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81043fa:	2b00      	cmp	r3, #0
 81043fc:	d022      	beq.n	8104444 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81043fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104402:	d115      	bne.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104404:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104408:	3308      	adds	r3, #8
 810440a:	2100      	movs	r1, #0
 810440c:	4618      	mov	r0, r3
 810440e:	f000 fe57 	bl	81050c0 <RCCEx_PLL2_Config>
 8104412:	4603      	mov	r3, r0
 8104414:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8104418:	e015      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810441e:	3328      	adds	r3, #40	; 0x28
 8104420:	2102      	movs	r1, #2
 8104422:	4618      	mov	r0, r3
 8104424:	f000 fefe 	bl	8105224 <RCCEx_PLL3_Config>
 8104428:	4603      	mov	r3, r0
 810442a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 810442e:	e00a      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104430:	2301      	movs	r3, #1
 8104432:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104436:	e006      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104438:	bf00      	nop
 810443a:	e004      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810443c:	bf00      	nop
 810443e:	e002      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104440:	bf00      	nop
 8104442:	e000      	b.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104446:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810444a:	2b00      	cmp	r3, #0
 810444c:	d10e      	bne.n	810446c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810444e:	4b06      	ldr	r3, [pc, #24]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104452:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8104456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810445a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810445e:	4a02      	ldr	r2, [pc, #8]	; (8104468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104460:	430b      	orrs	r3, r1
 8104462:	6593      	str	r3, [r2, #88]	; 0x58
 8104464:	e006      	b.n	8104474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8104466:	bf00      	nop
 8104468:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810446c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104470:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104474:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104478:	e9d3 2300 	ldrd	r2, r3, [r3]
 810447c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8104480:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8104484:	2300      	movs	r3, #0
 8104486:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 810448a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 810448e:	460b      	mov	r3, r1
 8104490:	4313      	orrs	r3, r2
 8104492:	d055      	beq.n	8104540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8104494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104498:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 810449c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81044a0:	d033      	beq.n	810450a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 81044a2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81044a6:	d82c      	bhi.n	8104502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81044a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81044ac:	d02f      	beq.n	810450e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81044ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81044b2:	d826      	bhi.n	8104502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81044b4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81044b8:	d02b      	beq.n	8104512 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81044ba:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81044be:	d820      	bhi.n	8104502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81044c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044c4:	d012      	beq.n	81044ec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 81044c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044ca:	d81a      	bhi.n	8104502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81044cc:	2b00      	cmp	r3, #0
 81044ce:	d022      	beq.n	8104516 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 81044d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81044d4:	d115      	bne.n	8104502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044da:	3308      	adds	r3, #8
 81044dc:	2100      	movs	r1, #0
 81044de:	4618      	mov	r0, r3
 81044e0:	f000 fdee 	bl	81050c0 <RCCEx_PLL2_Config>
 81044e4:	4603      	mov	r3, r0
 81044e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81044ea:	e015      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044f0:	3328      	adds	r3, #40	; 0x28
 81044f2:	2102      	movs	r1, #2
 81044f4:	4618      	mov	r0, r3
 81044f6:	f000 fe95 	bl	8105224 <RCCEx_PLL3_Config>
 81044fa:	4603      	mov	r3, r0
 81044fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8104500:	e00a      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104502:	2301      	movs	r3, #1
 8104504:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104508:	e006      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810450a:	bf00      	nop
 810450c:	e004      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810450e:	bf00      	nop
 8104510:	e002      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104512:	bf00      	nop
 8104514:	e000      	b.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104516:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104518:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810451c:	2b00      	cmp	r3, #0
 810451e:	d10b      	bne.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104520:	4ba1      	ldr	r3, [pc, #644]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104524:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8104528:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810452c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104530:	4a9d      	ldr	r2, [pc, #628]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104532:	430b      	orrs	r3, r1
 8104534:	6593      	str	r3, [r2, #88]	; 0x58
 8104536:	e003      	b.n	8104540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104538:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810453c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104540:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104548:	f002 0308 	and.w	r3, r2, #8
 810454c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8104550:	2300      	movs	r3, #0
 8104552:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8104556:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 810455a:	460b      	mov	r3, r1
 810455c:	4313      	orrs	r3, r2
 810455e:	d01e      	beq.n	810459e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8104560:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104568:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810456c:	d10c      	bne.n	8104588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810456e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104572:	3328      	adds	r3, #40	; 0x28
 8104574:	2102      	movs	r1, #2
 8104576:	4618      	mov	r0, r3
 8104578:	f000 fe54 	bl	8105224 <RCCEx_PLL3_Config>
 810457c:	4603      	mov	r3, r0
 810457e:	2b00      	cmp	r3, #0
 8104580:	d002      	beq.n	8104588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8104582:	2301      	movs	r3, #1
 8104584:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104588:	4b87      	ldr	r3, [pc, #540]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810458a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810458c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8104590:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104594:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104598:	4a83      	ldr	r2, [pc, #524]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810459a:	430b      	orrs	r3, r1
 810459c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81045a6:	f002 0310 	and.w	r3, r2, #16
 81045aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 81045ae:	2300      	movs	r3, #0
 81045b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 81045b4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 81045b8:	460b      	mov	r3, r1
 81045ba:	4313      	orrs	r3, r2
 81045bc:	d01e      	beq.n	81045fc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81045be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81045c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81045ca:	d10c      	bne.n	81045e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045d0:	3328      	adds	r3, #40	; 0x28
 81045d2:	2102      	movs	r1, #2
 81045d4:	4618      	mov	r0, r3
 81045d6:	f000 fe25 	bl	8105224 <RCCEx_PLL3_Config>
 81045da:	4603      	mov	r3, r0
 81045dc:	2b00      	cmp	r3, #0
 81045de:	d002      	beq.n	81045e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 81045e0:	2301      	movs	r3, #1
 81045e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81045e6:	4b70      	ldr	r3, [pc, #448]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81045e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81045ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 81045ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81045f6:	4a6c      	ldr	r2, [pc, #432]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81045f8:	430b      	orrs	r3, r1
 81045fa:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81045fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104604:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8104608:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 810460c:	2300      	movs	r3, #0
 810460e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8104612:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8104616:	460b      	mov	r3, r1
 8104618:	4313      	orrs	r3, r2
 810461a:	d03e      	beq.n	810469a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 810461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104620:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104624:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104628:	d022      	beq.n	8104670 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 810462a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810462e:	d81b      	bhi.n	8104668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8104630:	2b00      	cmp	r3, #0
 8104632:	d003      	beq.n	810463c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8104634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104638:	d00b      	beq.n	8104652 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 810463a:	e015      	b.n	8104668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810463c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104640:	3308      	adds	r3, #8
 8104642:	2100      	movs	r1, #0
 8104644:	4618      	mov	r0, r3
 8104646:	f000 fd3b 	bl	81050c0 <RCCEx_PLL2_Config>
 810464a:	4603      	mov	r3, r0
 810464c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8104650:	e00f      	b.n	8104672 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104656:	3328      	adds	r3, #40	; 0x28
 8104658:	2102      	movs	r1, #2
 810465a:	4618      	mov	r0, r3
 810465c:	f000 fde2 	bl	8105224 <RCCEx_PLL3_Config>
 8104660:	4603      	mov	r3, r0
 8104662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8104666:	e004      	b.n	8104672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104668:	2301      	movs	r3, #1
 810466a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810466e:	e000      	b.n	8104672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8104670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104676:	2b00      	cmp	r3, #0
 8104678:	d10b      	bne.n	8104692 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 810467a:	4b4b      	ldr	r3, [pc, #300]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810467c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810467e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8104682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810468a:	4a47      	ldr	r2, [pc, #284]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810468c:	430b      	orrs	r3, r1
 810468e:	6593      	str	r3, [r2, #88]	; 0x58
 8104690:	e003      	b.n	810469a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104692:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104696:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 810469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81046a2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 81046a6:	67bb      	str	r3, [r7, #120]	; 0x78
 81046a8:	2300      	movs	r3, #0
 81046aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 81046ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 81046b0:	460b      	mov	r3, r1
 81046b2:	4313      	orrs	r3, r2
 81046b4:	d03b      	beq.n	810472e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 81046b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81046be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81046c2:	d01f      	beq.n	8104704 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 81046c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81046c8:	d818      	bhi.n	81046fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 81046ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81046ce:	d003      	beq.n	81046d8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 81046d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81046d4:	d007      	beq.n	81046e6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 81046d6:	e011      	b.n	81046fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81046d8:	4b33      	ldr	r3, [pc, #204]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81046da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81046dc:	4a32      	ldr	r2, [pc, #200]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81046de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81046e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 81046e4:	e00f      	b.n	8104706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81046e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046ea:	3328      	adds	r3, #40	; 0x28
 81046ec:	2101      	movs	r1, #1
 81046ee:	4618      	mov	r0, r3
 81046f0:	f000 fd98 	bl	8105224 <RCCEx_PLL3_Config>
 81046f4:	4603      	mov	r3, r0
 81046f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81046fa:	e004      	b.n	8104706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81046fc:	2301      	movs	r3, #1
 81046fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104702:	e000      	b.n	8104706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8104704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104706:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810470a:	2b00      	cmp	r3, #0
 810470c:	d10b      	bne.n	8104726 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810470e:	4b26      	ldr	r3, [pc, #152]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104712:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8104716:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810471e:	4a22      	ldr	r2, [pc, #136]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104720:	430b      	orrs	r3, r1
 8104722:	6553      	str	r3, [r2, #84]	; 0x54
 8104724:	e003      	b.n	810472e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104726:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810472a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810472e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104736:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 810473a:	673b      	str	r3, [r7, #112]	; 0x70
 810473c:	2300      	movs	r3, #0
 810473e:	677b      	str	r3, [r7, #116]	; 0x74
 8104740:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8104744:	460b      	mov	r3, r1
 8104746:	4313      	orrs	r3, r2
 8104748:	d034      	beq.n	81047b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 810474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810474e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104750:	2b00      	cmp	r3, #0
 8104752:	d003      	beq.n	810475c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8104754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104758:	d007      	beq.n	810476a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 810475a:	e011      	b.n	8104780 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810475c:	4b12      	ldr	r3, [pc, #72]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810475e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104760:	4a11      	ldr	r2, [pc, #68]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104762:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104766:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8104768:	e00e      	b.n	8104788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810476e:	3308      	adds	r3, #8
 8104770:	2102      	movs	r1, #2
 8104772:	4618      	mov	r0, r3
 8104774:	f000 fca4 	bl	81050c0 <RCCEx_PLL2_Config>
 8104778:	4603      	mov	r3, r0
 810477a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 810477e:	e003      	b.n	8104788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8104780:	2301      	movs	r3, #1
 8104782:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104788:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810478c:	2b00      	cmp	r3, #0
 810478e:	d10d      	bne.n	81047ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8104790:	4b05      	ldr	r3, [pc, #20]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104794:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8104798:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810479c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810479e:	4a02      	ldr	r2, [pc, #8]	; (81047a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81047a0:	430b      	orrs	r3, r1
 81047a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 81047a4:	e006      	b.n	81047b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81047a6:	bf00      	nop
 81047a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81047ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81047b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81047bc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 81047c0:	66bb      	str	r3, [r7, #104]	; 0x68
 81047c2:	2300      	movs	r3, #0
 81047c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 81047c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 81047ca:	460b      	mov	r3, r1
 81047cc:	4313      	orrs	r3, r2
 81047ce:	d00c      	beq.n	81047ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047d4:	3328      	adds	r3, #40	; 0x28
 81047d6:	2102      	movs	r1, #2
 81047d8:	4618      	mov	r0, r3
 81047da:	f000 fd23 	bl	8105224 <RCCEx_PLL3_Config>
 81047de:	4603      	mov	r3, r0
 81047e0:	2b00      	cmp	r3, #0
 81047e2:	d002      	beq.n	81047ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 81047e4:	2301      	movs	r3, #1
 81047e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 81047f2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 81047f6:	663b      	str	r3, [r7, #96]	; 0x60
 81047f8:	2300      	movs	r3, #0
 81047fa:	667b      	str	r3, [r7, #100]	; 0x64
 81047fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8104800:	460b      	mov	r3, r1
 8104802:	4313      	orrs	r3, r2
 8104804:	d038      	beq.n	8104878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8104806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810480a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810480e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104812:	d018      	beq.n	8104846 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8104814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104818:	d811      	bhi.n	810483e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 810481a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810481e:	d014      	beq.n	810484a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8104820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104824:	d80b      	bhi.n	810483e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8104826:	2b00      	cmp	r3, #0
 8104828:	d011      	beq.n	810484e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 810482a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810482e:	d106      	bne.n	810483e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104830:	4bc3      	ldr	r3, [pc, #780]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104834:	4ac2      	ldr	r2, [pc, #776]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810483a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 810483c:	e008      	b.n	8104850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810483e:	2301      	movs	r3, #1
 8104840:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104844:	e004      	b.n	8104850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8104846:	bf00      	nop
 8104848:	e002      	b.n	8104850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810484a:	bf00      	nop
 810484c:	e000      	b.n	8104850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810484e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104850:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104854:	2b00      	cmp	r3, #0
 8104856:	d10b      	bne.n	8104870 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104858:	4bb9      	ldr	r3, [pc, #740]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810485a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810485c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8104860:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104868:	4ab5      	ldr	r2, [pc, #724]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810486a:	430b      	orrs	r3, r1
 810486c:	6553      	str	r3, [r2, #84]	; 0x54
 810486e:	e003      	b.n	8104878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104870:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104874:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810487c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104880:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8104884:	65bb      	str	r3, [r7, #88]	; 0x58
 8104886:	2300      	movs	r3, #0
 8104888:	65fb      	str	r3, [r7, #92]	; 0x5c
 810488a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 810488e:	460b      	mov	r3, r1
 8104890:	4313      	orrs	r3, r2
 8104892:	d009      	beq.n	81048a8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104894:	4baa      	ldr	r3, [pc, #680]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104898:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 810489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81048a2:	4aa7      	ldr	r2, [pc, #668]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81048a4:	430b      	orrs	r3, r1
 81048a6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81048a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048b0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 81048b4:	653b      	str	r3, [r7, #80]	; 0x50
 81048b6:	2300      	movs	r3, #0
 81048b8:	657b      	str	r3, [r7, #84]	; 0x54
 81048ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 81048be:	460b      	mov	r3, r1
 81048c0:	4313      	orrs	r3, r2
 81048c2:	d00a      	beq.n	81048da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81048c4:	4b9e      	ldr	r3, [pc, #632]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81048c6:	691b      	ldr	r3, [r3, #16]
 81048c8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 81048cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 81048d4:	4a9a      	ldr	r2, [pc, #616]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81048d6:	430b      	orrs	r3, r1
 81048d8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81048da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048e2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 81048e6:	64bb      	str	r3, [r7, #72]	; 0x48
 81048e8:	2300      	movs	r3, #0
 81048ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 81048ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 81048f0:	460b      	mov	r3, r1
 81048f2:	4313      	orrs	r3, r2
 81048f4:	d009      	beq.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81048f6:	4b92      	ldr	r3, [pc, #584]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81048f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81048fa:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 81048fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104902:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104904:	4a8e      	ldr	r2, [pc, #568]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104906:	430b      	orrs	r3, r1
 8104908:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810490a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810490e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104912:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8104916:	643b      	str	r3, [r7, #64]	; 0x40
 8104918:	2300      	movs	r3, #0
 810491a:	647b      	str	r3, [r7, #68]	; 0x44
 810491c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8104920:	460b      	mov	r3, r1
 8104922:	4313      	orrs	r3, r2
 8104924:	d00e      	beq.n	8104944 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104926:	4b86      	ldr	r3, [pc, #536]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104928:	691b      	ldr	r3, [r3, #16]
 810492a:	4a85      	ldr	r2, [pc, #532]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810492c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8104930:	6113      	str	r3, [r2, #16]
 8104932:	4b83      	ldr	r3, [pc, #524]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104934:	6919      	ldr	r1, [r3, #16]
 8104936:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810493a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810493e:	4a80      	ldr	r2, [pc, #512]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104940:	430b      	orrs	r3, r1
 8104942:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104948:	e9d3 2300 	ldrd	r2, r3, [r3]
 810494c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8104950:	63bb      	str	r3, [r7, #56]	; 0x38
 8104952:	2300      	movs	r3, #0
 8104954:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104956:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 810495a:	460b      	mov	r3, r1
 810495c:	4313      	orrs	r3, r2
 810495e:	d009      	beq.n	8104974 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104960:	4b77      	ldr	r3, [pc, #476]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104964:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8104968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810496c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810496e:	4a74      	ldr	r2, [pc, #464]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104970:	430b      	orrs	r3, r1
 8104972:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104978:	e9d3 2300 	ldrd	r2, r3, [r3]
 810497c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8104980:	633b      	str	r3, [r7, #48]	; 0x30
 8104982:	2300      	movs	r3, #0
 8104984:	637b      	str	r3, [r7, #52]	; 0x34
 8104986:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810498a:	460b      	mov	r3, r1
 810498c:	4313      	orrs	r3, r2
 810498e:	d00a      	beq.n	81049a6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104990:	4b6b      	ldr	r3, [pc, #428]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104994:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8104998:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810499c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81049a0:	4a67      	ldr	r2, [pc, #412]	; (8104b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81049a2:	430b      	orrs	r3, r1
 81049a4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81049a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81049ae:	2100      	movs	r1, #0
 81049b0:	62b9      	str	r1, [r7, #40]	; 0x28
 81049b2:	f003 0301 	and.w	r3, r3, #1
 81049b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 81049b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 81049bc:	460b      	mov	r3, r1
 81049be:	4313      	orrs	r3, r2
 81049c0:	d011      	beq.n	81049e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81049c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049c6:	3308      	adds	r3, #8
 81049c8:	2100      	movs	r1, #0
 81049ca:	4618      	mov	r0, r3
 81049cc:	f000 fb78 	bl	81050c0 <RCCEx_PLL2_Config>
 81049d0:	4603      	mov	r3, r0
 81049d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 81049d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81049da:	2b00      	cmp	r3, #0
 81049dc:	d003      	beq.n	81049e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81049de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81049e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 81049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81049ee:	2100      	movs	r1, #0
 81049f0:	6239      	str	r1, [r7, #32]
 81049f2:	f003 0302 	and.w	r3, r3, #2
 81049f6:	627b      	str	r3, [r7, #36]	; 0x24
 81049f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 81049fc:	460b      	mov	r3, r1
 81049fe:	4313      	orrs	r3, r2
 8104a00:	d011      	beq.n	8104a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a06:	3308      	adds	r3, #8
 8104a08:	2101      	movs	r1, #1
 8104a0a:	4618      	mov	r0, r3
 8104a0c:	f000 fb58 	bl	81050c0 <RCCEx_PLL2_Config>
 8104a10:	4603      	mov	r3, r0
 8104a12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104a16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a1a:	2b00      	cmp	r3, #0
 8104a1c:	d003      	beq.n	8104a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8104a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a2e:	2100      	movs	r1, #0
 8104a30:	61b9      	str	r1, [r7, #24]
 8104a32:	f003 0304 	and.w	r3, r3, #4
 8104a36:	61fb      	str	r3, [r7, #28]
 8104a38:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8104a3c:	460b      	mov	r3, r1
 8104a3e:	4313      	orrs	r3, r2
 8104a40:	d011      	beq.n	8104a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a46:	3308      	adds	r3, #8
 8104a48:	2102      	movs	r1, #2
 8104a4a:	4618      	mov	r0, r3
 8104a4c:	f000 fb38 	bl	81050c0 <RCCEx_PLL2_Config>
 8104a50:	4603      	mov	r3, r0
 8104a52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104a56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a5a:	2b00      	cmp	r3, #0
 8104a5c:	d003      	beq.n	8104a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8104a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a6e:	2100      	movs	r1, #0
 8104a70:	6139      	str	r1, [r7, #16]
 8104a72:	f003 0308 	and.w	r3, r3, #8
 8104a76:	617b      	str	r3, [r7, #20]
 8104a78:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104a7c:	460b      	mov	r3, r1
 8104a7e:	4313      	orrs	r3, r2
 8104a80:	d011      	beq.n	8104aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a86:	3328      	adds	r3, #40	; 0x28
 8104a88:	2100      	movs	r1, #0
 8104a8a:	4618      	mov	r0, r3
 8104a8c:	f000 fbca 	bl	8105224 <RCCEx_PLL3_Config>
 8104a90:	4603      	mov	r3, r0
 8104a92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8104a96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a9a:	2b00      	cmp	r3, #0
 8104a9c:	d003      	beq.n	8104aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104aa2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8104aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104aae:	2100      	movs	r1, #0
 8104ab0:	60b9      	str	r1, [r7, #8]
 8104ab2:	f003 0310 	and.w	r3, r3, #16
 8104ab6:	60fb      	str	r3, [r7, #12]
 8104ab8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104abc:	460b      	mov	r3, r1
 8104abe:	4313      	orrs	r3, r2
 8104ac0:	d011      	beq.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ac6:	3328      	adds	r3, #40	; 0x28
 8104ac8:	2101      	movs	r1, #1
 8104aca:	4618      	mov	r0, r3
 8104acc:	f000 fbaa 	bl	8105224 <RCCEx_PLL3_Config>
 8104ad0:	4603      	mov	r3, r0
 8104ad2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104ada:	2b00      	cmp	r3, #0
 8104adc:	d003      	beq.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ade:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104ae2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8104ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104aee:	2100      	movs	r1, #0
 8104af0:	6039      	str	r1, [r7, #0]
 8104af2:	f003 0320 	and.w	r3, r3, #32
 8104af6:	607b      	str	r3, [r7, #4]
 8104af8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8104afc:	460b      	mov	r3, r1
 8104afe:	4313      	orrs	r3, r2
 8104b00:	d011      	beq.n	8104b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b06:	3328      	adds	r3, #40	; 0x28
 8104b08:	2102      	movs	r1, #2
 8104b0a:	4618      	mov	r0, r3
 8104b0c:	f000 fb8a 	bl	8105224 <RCCEx_PLL3_Config>
 8104b10:	4603      	mov	r3, r0
 8104b12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8104b16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b1a:	2b00      	cmp	r3, #0
 8104b1c:	d003      	beq.n	8104b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8104b26:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8104b2a:	2b00      	cmp	r3, #0
 8104b2c:	d101      	bne.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8104b2e:	2300      	movs	r3, #0
 8104b30:	e000      	b.n	8104b34 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8104b32:	2301      	movs	r3, #1
}
 8104b34:	4618      	mov	r0, r3
 8104b36:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8104b3a:	46bd      	mov	sp, r7
 8104b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8104b40:	58024400 	.word	0x58024400

08104b44 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104b44:	b580      	push	{r7, lr}
 8104b46:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104b48:	f7fe fd94 	bl	8103674 <HAL_RCC_GetHCLKFreq>
 8104b4c:	4602      	mov	r2, r0
 8104b4e:	4b06      	ldr	r3, [pc, #24]	; (8104b68 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104b50:	6a1b      	ldr	r3, [r3, #32]
 8104b52:	091b      	lsrs	r3, r3, #4
 8104b54:	f003 0307 	and.w	r3, r3, #7
 8104b58:	4904      	ldr	r1, [pc, #16]	; (8104b6c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104b5a:	5ccb      	ldrb	r3, [r1, r3]
 8104b5c:	f003 031f 	and.w	r3, r3, #31
 8104b60:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104b64:	4618      	mov	r0, r3
 8104b66:	bd80      	pop	{r7, pc}
 8104b68:	58024400 	.word	0x58024400
 8104b6c:	0810afd4 	.word	0x0810afd4

08104b70 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8104b70:	b480      	push	{r7}
 8104b72:	b089      	sub	sp, #36	; 0x24
 8104b74:	af00      	add	r7, sp, #0
 8104b76:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104b78:	4ba1      	ldr	r3, [pc, #644]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b7c:	f003 0303 	and.w	r3, r3, #3
 8104b80:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8104b82:	4b9f      	ldr	r3, [pc, #636]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b86:	0b1b      	lsrs	r3, r3, #12
 8104b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104b8c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8104b8e:	4b9c      	ldr	r3, [pc, #624]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b92:	091b      	lsrs	r3, r3, #4
 8104b94:	f003 0301 	and.w	r3, r3, #1
 8104b98:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8104b9a:	4b99      	ldr	r3, [pc, #612]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104b9e:	08db      	lsrs	r3, r3, #3
 8104ba0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104ba4:	693a      	ldr	r2, [r7, #16]
 8104ba6:	fb02 f303 	mul.w	r3, r2, r3
 8104baa:	ee07 3a90 	vmov	s15, r3
 8104bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8104bb6:	697b      	ldr	r3, [r7, #20]
 8104bb8:	2b00      	cmp	r3, #0
 8104bba:	f000 8111 	beq.w	8104de0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8104bbe:	69bb      	ldr	r3, [r7, #24]
 8104bc0:	2b02      	cmp	r3, #2
 8104bc2:	f000 8083 	beq.w	8104ccc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104bc6:	69bb      	ldr	r3, [r7, #24]
 8104bc8:	2b02      	cmp	r3, #2
 8104bca:	f200 80a1 	bhi.w	8104d10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8104bce:	69bb      	ldr	r3, [r7, #24]
 8104bd0:	2b00      	cmp	r3, #0
 8104bd2:	d003      	beq.n	8104bdc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104bd4:	69bb      	ldr	r3, [r7, #24]
 8104bd6:	2b01      	cmp	r3, #1
 8104bd8:	d056      	beq.n	8104c88 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104bda:	e099      	b.n	8104d10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104bdc:	4b88      	ldr	r3, [pc, #544]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104bde:	681b      	ldr	r3, [r3, #0]
 8104be0:	f003 0320 	and.w	r3, r3, #32
 8104be4:	2b00      	cmp	r3, #0
 8104be6:	d02d      	beq.n	8104c44 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104be8:	4b85      	ldr	r3, [pc, #532]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104bea:	681b      	ldr	r3, [r3, #0]
 8104bec:	08db      	lsrs	r3, r3, #3
 8104bee:	f003 0303 	and.w	r3, r3, #3
 8104bf2:	4a84      	ldr	r2, [pc, #528]	; (8104e04 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8104bf8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104bfa:	68bb      	ldr	r3, [r7, #8]
 8104bfc:	ee07 3a90 	vmov	s15, r3
 8104c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c04:	697b      	ldr	r3, [r7, #20]
 8104c06:	ee07 3a90 	vmov	s15, r3
 8104c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c12:	4b7b      	ldr	r3, [pc, #492]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c1a:	ee07 3a90 	vmov	s15, r3
 8104c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c22:	ed97 6a03 	vldr	s12, [r7, #12]
 8104c26:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104c42:	e087      	b.n	8104d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104c44:	697b      	ldr	r3, [r7, #20]
 8104c46:	ee07 3a90 	vmov	s15, r3
 8104c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104e0c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8104c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c56:	4b6a      	ldr	r3, [pc, #424]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c5e:	ee07 3a90 	vmov	s15, r3
 8104c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c66:	ed97 6a03 	vldr	s12, [r7, #12]
 8104c6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104c86:	e065      	b.n	8104d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104c88:	697b      	ldr	r3, [r7, #20]
 8104c8a:	ee07 3a90 	vmov	s15, r3
 8104c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104e10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c9a:	4b59      	ldr	r3, [pc, #356]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ca2:	ee07 3a90 	vmov	s15, r3
 8104ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104caa:	ed97 6a03 	vldr	s12, [r7, #12]
 8104cae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104cba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104cc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104cca:	e043      	b.n	8104d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104ccc:	697b      	ldr	r3, [r7, #20]
 8104cce:	ee07 3a90 	vmov	s15, r3
 8104cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104cd6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104e14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104cde:	4b48      	ldr	r3, [pc, #288]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ce6:	ee07 3a90 	vmov	s15, r3
 8104cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8104cf2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104cfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104d0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104d0e:	e021      	b.n	8104d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104d10:	697b      	ldr	r3, [r7, #20]
 8104d12:	ee07 3a90 	vmov	s15, r3
 8104d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d1a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104e10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104d22:	4b37      	ldr	r3, [pc, #220]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104d2a:	ee07 3a90 	vmov	s15, r3
 8104d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8104d36:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104e08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104d42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104d4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104d52:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8104d54:	4b2a      	ldr	r3, [pc, #168]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104d58:	0a5b      	lsrs	r3, r3, #9
 8104d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d5e:	ee07 3a90 	vmov	s15, r3
 8104d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104d6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104d6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8104d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104d7a:	ee17 2a90 	vmov	r2, s15
 8104d7e:	687b      	ldr	r3, [r7, #4]
 8104d80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8104d82:	4b1f      	ldr	r3, [pc, #124]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104d86:	0c1b      	lsrs	r3, r3, #16
 8104d88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d8c:	ee07 3a90 	vmov	s15, r3
 8104d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104d98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104d9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8104da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104da8:	ee17 2a90 	vmov	r2, s15
 8104dac:	687b      	ldr	r3, [r7, #4]
 8104dae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8104db0:	4b13      	ldr	r3, [pc, #76]	; (8104e00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104db4:	0e1b      	lsrs	r3, r3, #24
 8104db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104dba:	ee07 3a90 	vmov	s15, r3
 8104dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104dca:	edd7 6a07 	vldr	s13, [r7, #28]
 8104dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104dd6:	ee17 2a90 	vmov	r2, s15
 8104dda:	687b      	ldr	r3, [r7, #4]
 8104ddc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8104dde:	e008      	b.n	8104df2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8104de0:	687b      	ldr	r3, [r7, #4]
 8104de2:	2200      	movs	r2, #0
 8104de4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8104de6:	687b      	ldr	r3, [r7, #4]
 8104de8:	2200      	movs	r2, #0
 8104dea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	2200      	movs	r2, #0
 8104df0:	609a      	str	r2, [r3, #8]
}
 8104df2:	bf00      	nop
 8104df4:	3724      	adds	r7, #36	; 0x24
 8104df6:	46bd      	mov	sp, r7
 8104df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104dfc:	4770      	bx	lr
 8104dfe:	bf00      	nop
 8104e00:	58024400 	.word	0x58024400
 8104e04:	03d09000 	.word	0x03d09000
 8104e08:	46000000 	.word	0x46000000
 8104e0c:	4c742400 	.word	0x4c742400
 8104e10:	4a742400 	.word	0x4a742400
 8104e14:	4af42400 	.word	0x4af42400

08104e18 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8104e18:	b480      	push	{r7}
 8104e1a:	b089      	sub	sp, #36	; 0x24
 8104e1c:	af00      	add	r7, sp, #0
 8104e1e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104e20:	4ba1      	ldr	r3, [pc, #644]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104e24:	f003 0303 	and.w	r3, r3, #3
 8104e28:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8104e2a:	4b9f      	ldr	r3, [pc, #636]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104e2e:	0d1b      	lsrs	r3, r3, #20
 8104e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104e34:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8104e36:	4b9c      	ldr	r3, [pc, #624]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e3a:	0a1b      	lsrs	r3, r3, #8
 8104e3c:	f003 0301 	and.w	r3, r3, #1
 8104e40:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8104e42:	4b99      	ldr	r3, [pc, #612]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104e46:	08db      	lsrs	r3, r3, #3
 8104e48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104e4c:	693a      	ldr	r2, [r7, #16]
 8104e4e:	fb02 f303 	mul.w	r3, r2, r3
 8104e52:	ee07 3a90 	vmov	s15, r3
 8104e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8104e5e:	697b      	ldr	r3, [r7, #20]
 8104e60:	2b00      	cmp	r3, #0
 8104e62:	f000 8111 	beq.w	8105088 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8104e66:	69bb      	ldr	r3, [r7, #24]
 8104e68:	2b02      	cmp	r3, #2
 8104e6a:	f000 8083 	beq.w	8104f74 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8104e6e:	69bb      	ldr	r3, [r7, #24]
 8104e70:	2b02      	cmp	r3, #2
 8104e72:	f200 80a1 	bhi.w	8104fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8104e76:	69bb      	ldr	r3, [r7, #24]
 8104e78:	2b00      	cmp	r3, #0
 8104e7a:	d003      	beq.n	8104e84 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8104e7c:	69bb      	ldr	r3, [r7, #24]
 8104e7e:	2b01      	cmp	r3, #1
 8104e80:	d056      	beq.n	8104f30 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8104e82:	e099      	b.n	8104fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104e84:	4b88      	ldr	r3, [pc, #544]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e86:	681b      	ldr	r3, [r3, #0]
 8104e88:	f003 0320 	and.w	r3, r3, #32
 8104e8c:	2b00      	cmp	r3, #0
 8104e8e:	d02d      	beq.n	8104eec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104e90:	4b85      	ldr	r3, [pc, #532]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e92:	681b      	ldr	r3, [r3, #0]
 8104e94:	08db      	lsrs	r3, r3, #3
 8104e96:	f003 0303 	and.w	r3, r3, #3
 8104e9a:	4a84      	ldr	r2, [pc, #528]	; (81050ac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8104e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8104ea0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104ea2:	68bb      	ldr	r3, [r7, #8]
 8104ea4:	ee07 3a90 	vmov	s15, r3
 8104ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104eac:	697b      	ldr	r3, [r7, #20]
 8104eae:	ee07 3a90 	vmov	s15, r3
 8104eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104eba:	4b7b      	ldr	r3, [pc, #492]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ec2:	ee07 3a90 	vmov	s15, r3
 8104ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8104ece:	eddf 5a78 	vldr	s11, [pc, #480]	; 81050b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104eda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ee6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104eea:	e087      	b.n	8104ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104eec:	697b      	ldr	r3, [r7, #20]
 8104eee:	ee07 3a90 	vmov	s15, r3
 8104ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ef6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81050b4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8104efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104efe:	4b6a      	ldr	r3, [pc, #424]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f06:	ee07 3a90 	vmov	s15, r3
 8104f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f12:	eddf 5a67 	vldr	s11, [pc, #412]	; 81050b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104f1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104f2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104f2e:	e065      	b.n	8104ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104f30:	697b      	ldr	r3, [r7, #20]
 8104f32:	ee07 3a90 	vmov	s15, r3
 8104f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f3a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81050b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104f42:	4b59      	ldr	r3, [pc, #356]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f4a:	ee07 3a90 	vmov	s15, r3
 8104f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f52:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f56:	eddf 5a56 	vldr	s11, [pc, #344]	; 81050b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104f62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104f6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104f72:	e043      	b.n	8104ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104f74:	697b      	ldr	r3, [r7, #20]
 8104f76:	ee07 3a90 	vmov	s15, r3
 8104f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f7e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81050bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8104f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104f86:	4b48      	ldr	r3, [pc, #288]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f8e:	ee07 3a90 	vmov	s15, r3
 8104f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f96:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f9a:	eddf 5a45 	vldr	s11, [pc, #276]	; 81050b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104fa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104fb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104fb6:	e021      	b.n	8104ffc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104fb8:	697b      	ldr	r3, [r7, #20]
 8104fba:	ee07 3a90 	vmov	s15, r3
 8104fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104fc2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81050b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104fc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104fca:	4b37      	ldr	r3, [pc, #220]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104fd2:	ee07 3a90 	vmov	s15, r3
 8104fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104fda:	ed97 6a03 	vldr	s12, [r7, #12]
 8104fde:	eddf 5a34 	vldr	s11, [pc, #208]	; 81050b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104fea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ff6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104ffa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8104ffc:	4b2a      	ldr	r3, [pc, #168]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105000:	0a5b      	lsrs	r3, r3, #9
 8105002:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105006:	ee07 3a90 	vmov	s15, r3
 810500a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810500e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105012:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105016:	edd7 6a07 	vldr	s13, [r7, #28]
 810501a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810501e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105022:	ee17 2a90 	vmov	r2, s15
 8105026:	687b      	ldr	r3, [r7, #4]
 8105028:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 810502a:	4b1f      	ldr	r3, [pc, #124]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810502e:	0c1b      	lsrs	r3, r3, #16
 8105030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105034:	ee07 3a90 	vmov	s15, r3
 8105038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810503c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105040:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105044:	edd7 6a07 	vldr	s13, [r7, #28]
 8105048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810504c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105050:	ee17 2a90 	vmov	r2, s15
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8105058:	4b13      	ldr	r3, [pc, #76]	; (81050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810505c:	0e1b      	lsrs	r3, r3, #24
 810505e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105062:	ee07 3a90 	vmov	s15, r3
 8105066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810506a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810506e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105072:	edd7 6a07 	vldr	s13, [r7, #28]
 8105076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810507a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810507e:	ee17 2a90 	vmov	r2, s15
 8105082:	687b      	ldr	r3, [r7, #4]
 8105084:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105086:	e008      	b.n	810509a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105088:	687b      	ldr	r3, [r7, #4]
 810508a:	2200      	movs	r2, #0
 810508c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810508e:	687b      	ldr	r3, [r7, #4]
 8105090:	2200      	movs	r2, #0
 8105092:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105094:	687b      	ldr	r3, [r7, #4]
 8105096:	2200      	movs	r2, #0
 8105098:	609a      	str	r2, [r3, #8]
}
 810509a:	bf00      	nop
 810509c:	3724      	adds	r7, #36	; 0x24
 810509e:	46bd      	mov	sp, r7
 81050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050a4:	4770      	bx	lr
 81050a6:	bf00      	nop
 81050a8:	58024400 	.word	0x58024400
 81050ac:	03d09000 	.word	0x03d09000
 81050b0:	46000000 	.word	0x46000000
 81050b4:	4c742400 	.word	0x4c742400
 81050b8:	4a742400 	.word	0x4a742400
 81050bc:	4af42400 	.word	0x4af42400

081050c0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81050c0:	b580      	push	{r7, lr}
 81050c2:	b084      	sub	sp, #16
 81050c4:	af00      	add	r7, sp, #0
 81050c6:	6078      	str	r0, [r7, #4]
 81050c8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81050ca:	2300      	movs	r3, #0
 81050cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81050ce:	4b54      	ldr	r3, [pc, #336]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81050d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81050d2:	f003 0303 	and.w	r3, r3, #3
 81050d6:	2b03      	cmp	r3, #3
 81050d8:	d101      	bne.n	81050de <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81050da:	2301      	movs	r3, #1
 81050dc:	e09b      	b.n	8105216 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81050de:	4b50      	ldr	r3, [pc, #320]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81050e0:	681b      	ldr	r3, [r3, #0]
 81050e2:	4a4f      	ldr	r2, [pc, #316]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81050e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 81050e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81050ea:	f7fc fe9f 	bl	8101e2c <HAL_GetTick>
 81050ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81050f0:	e008      	b.n	8105104 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81050f2:	f7fc fe9b 	bl	8101e2c <HAL_GetTick>
 81050f6:	4602      	mov	r2, r0
 81050f8:	68bb      	ldr	r3, [r7, #8]
 81050fa:	1ad3      	subs	r3, r2, r3
 81050fc:	2b02      	cmp	r3, #2
 81050fe:	d901      	bls.n	8105104 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105100:	2303      	movs	r3, #3
 8105102:	e088      	b.n	8105216 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105104:	4b46      	ldr	r3, [pc, #280]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105106:	681b      	ldr	r3, [r3, #0]
 8105108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810510c:	2b00      	cmp	r3, #0
 810510e:	d1f0      	bne.n	81050f2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105110:	4b43      	ldr	r3, [pc, #268]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105114:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8105118:	687b      	ldr	r3, [r7, #4]
 810511a:	681b      	ldr	r3, [r3, #0]
 810511c:	031b      	lsls	r3, r3, #12
 810511e:	4940      	ldr	r1, [pc, #256]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105120:	4313      	orrs	r3, r2
 8105122:	628b      	str	r3, [r1, #40]	; 0x28
 8105124:	687b      	ldr	r3, [r7, #4]
 8105126:	685b      	ldr	r3, [r3, #4]
 8105128:	3b01      	subs	r3, #1
 810512a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	689b      	ldr	r3, [r3, #8]
 8105132:	3b01      	subs	r3, #1
 8105134:	025b      	lsls	r3, r3, #9
 8105136:	b29b      	uxth	r3, r3
 8105138:	431a      	orrs	r2, r3
 810513a:	687b      	ldr	r3, [r7, #4]
 810513c:	68db      	ldr	r3, [r3, #12]
 810513e:	3b01      	subs	r3, #1
 8105140:	041b      	lsls	r3, r3, #16
 8105142:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105146:	431a      	orrs	r2, r3
 8105148:	687b      	ldr	r3, [r7, #4]
 810514a:	691b      	ldr	r3, [r3, #16]
 810514c:	3b01      	subs	r3, #1
 810514e:	061b      	lsls	r3, r3, #24
 8105150:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105154:	4932      	ldr	r1, [pc, #200]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105156:	4313      	orrs	r3, r2
 8105158:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810515a:	4b31      	ldr	r3, [pc, #196]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810515e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8105162:	687b      	ldr	r3, [r7, #4]
 8105164:	695b      	ldr	r3, [r3, #20]
 8105166:	492e      	ldr	r1, [pc, #184]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105168:	4313      	orrs	r3, r2
 810516a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810516c:	4b2c      	ldr	r3, [pc, #176]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105170:	f023 0220 	bic.w	r2, r3, #32
 8105174:	687b      	ldr	r3, [r7, #4]
 8105176:	699b      	ldr	r3, [r3, #24]
 8105178:	4929      	ldr	r1, [pc, #164]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810517a:	4313      	orrs	r3, r2
 810517c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810517e:	4b28      	ldr	r3, [pc, #160]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105182:	4a27      	ldr	r2, [pc, #156]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 8105184:	f023 0310 	bic.w	r3, r3, #16
 8105188:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810518a:	4b25      	ldr	r3, [pc, #148]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810518c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810518e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105192:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105196:	687a      	ldr	r2, [r7, #4]
 8105198:	69d2      	ldr	r2, [r2, #28]
 810519a:	00d2      	lsls	r2, r2, #3
 810519c:	4920      	ldr	r1, [pc, #128]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810519e:	4313      	orrs	r3, r2
 81051a0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81051a2:	4b1f      	ldr	r3, [pc, #124]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051a6:	4a1e      	ldr	r2, [pc, #120]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051a8:	f043 0310 	orr.w	r3, r3, #16
 81051ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81051ae:	683b      	ldr	r3, [r7, #0]
 81051b0:	2b00      	cmp	r3, #0
 81051b2:	d106      	bne.n	81051c2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81051b4:	4b1a      	ldr	r3, [pc, #104]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051b8:	4a19      	ldr	r2, [pc, #100]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81051be:	62d3      	str	r3, [r2, #44]	; 0x2c
 81051c0:	e00f      	b.n	81051e2 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81051c2:	683b      	ldr	r3, [r7, #0]
 81051c4:	2b01      	cmp	r3, #1
 81051c6:	d106      	bne.n	81051d6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81051c8:	4b15      	ldr	r3, [pc, #84]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051cc:	4a14      	ldr	r2, [pc, #80]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81051d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 81051d4:	e005      	b.n	81051e2 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81051d6:	4b12      	ldr	r3, [pc, #72]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051da:	4a11      	ldr	r2, [pc, #68]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81051e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81051e2:	4b0f      	ldr	r3, [pc, #60]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051e4:	681b      	ldr	r3, [r3, #0]
 81051e6:	4a0e      	ldr	r2, [pc, #56]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 81051e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 81051ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81051ee:	f7fc fe1d 	bl	8101e2c <HAL_GetTick>
 81051f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81051f4:	e008      	b.n	8105208 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81051f6:	f7fc fe19 	bl	8101e2c <HAL_GetTick>
 81051fa:	4602      	mov	r2, r0
 81051fc:	68bb      	ldr	r3, [r7, #8]
 81051fe:	1ad3      	subs	r3, r2, r3
 8105200:	2b02      	cmp	r3, #2
 8105202:	d901      	bls.n	8105208 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105204:	2303      	movs	r3, #3
 8105206:	e006      	b.n	8105216 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105208:	4b05      	ldr	r3, [pc, #20]	; (8105220 <RCCEx_PLL2_Config+0x160>)
 810520a:	681b      	ldr	r3, [r3, #0]
 810520c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105210:	2b00      	cmp	r3, #0
 8105212:	d0f0      	beq.n	81051f6 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8105214:	7bfb      	ldrb	r3, [r7, #15]
}
 8105216:	4618      	mov	r0, r3
 8105218:	3710      	adds	r7, #16
 810521a:	46bd      	mov	sp, r7
 810521c:	bd80      	pop	{r7, pc}
 810521e:	bf00      	nop
 8105220:	58024400 	.word	0x58024400

08105224 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8105224:	b580      	push	{r7, lr}
 8105226:	b084      	sub	sp, #16
 8105228:	af00      	add	r7, sp, #0
 810522a:	6078      	str	r0, [r7, #4]
 810522c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810522e:	2300      	movs	r3, #0
 8105230:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105232:	4b54      	ldr	r3, [pc, #336]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105236:	f003 0303 	and.w	r3, r3, #3
 810523a:	2b03      	cmp	r3, #3
 810523c:	d101      	bne.n	8105242 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810523e:	2301      	movs	r3, #1
 8105240:	e09b      	b.n	810537a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8105242:	4b50      	ldr	r3, [pc, #320]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105244:	681b      	ldr	r3, [r3, #0]
 8105246:	4a4f      	ldr	r2, [pc, #316]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105248:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810524c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810524e:	f7fc fded 	bl	8101e2c <HAL_GetTick>
 8105252:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105254:	e008      	b.n	8105268 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105256:	f7fc fde9 	bl	8101e2c <HAL_GetTick>
 810525a:	4602      	mov	r2, r0
 810525c:	68bb      	ldr	r3, [r7, #8]
 810525e:	1ad3      	subs	r3, r2, r3
 8105260:	2b02      	cmp	r3, #2
 8105262:	d901      	bls.n	8105268 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105264:	2303      	movs	r3, #3
 8105266:	e088      	b.n	810537a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105268:	4b46      	ldr	r3, [pc, #280]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810526a:	681b      	ldr	r3, [r3, #0]
 810526c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105270:	2b00      	cmp	r3, #0
 8105272:	d1f0      	bne.n	8105256 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8105274:	4b43      	ldr	r3, [pc, #268]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105278:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 810527c:	687b      	ldr	r3, [r7, #4]
 810527e:	681b      	ldr	r3, [r3, #0]
 8105280:	051b      	lsls	r3, r3, #20
 8105282:	4940      	ldr	r1, [pc, #256]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105284:	4313      	orrs	r3, r2
 8105286:	628b      	str	r3, [r1, #40]	; 0x28
 8105288:	687b      	ldr	r3, [r7, #4]
 810528a:	685b      	ldr	r3, [r3, #4]
 810528c:	3b01      	subs	r3, #1
 810528e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	689b      	ldr	r3, [r3, #8]
 8105296:	3b01      	subs	r3, #1
 8105298:	025b      	lsls	r3, r3, #9
 810529a:	b29b      	uxth	r3, r3
 810529c:	431a      	orrs	r2, r3
 810529e:	687b      	ldr	r3, [r7, #4]
 81052a0:	68db      	ldr	r3, [r3, #12]
 81052a2:	3b01      	subs	r3, #1
 81052a4:	041b      	lsls	r3, r3, #16
 81052a6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81052aa:	431a      	orrs	r2, r3
 81052ac:	687b      	ldr	r3, [r7, #4]
 81052ae:	691b      	ldr	r3, [r3, #16]
 81052b0:	3b01      	subs	r3, #1
 81052b2:	061b      	lsls	r3, r3, #24
 81052b4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81052b8:	4932      	ldr	r1, [pc, #200]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052ba:	4313      	orrs	r3, r2
 81052bc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81052be:	4b31      	ldr	r3, [pc, #196]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81052c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 81052c6:	687b      	ldr	r3, [r7, #4]
 81052c8:	695b      	ldr	r3, [r3, #20]
 81052ca:	492e      	ldr	r1, [pc, #184]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052cc:	4313      	orrs	r3, r2
 81052ce:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81052d0:	4b2c      	ldr	r3, [pc, #176]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81052d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 81052d8:	687b      	ldr	r3, [r7, #4]
 81052da:	699b      	ldr	r3, [r3, #24]
 81052dc:	4929      	ldr	r1, [pc, #164]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052de:	4313      	orrs	r3, r2
 81052e0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81052e2:	4b28      	ldr	r3, [pc, #160]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81052e6:	4a27      	ldr	r2, [pc, #156]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81052ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81052ee:	4b25      	ldr	r3, [pc, #148]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 81052f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81052f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81052f6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81052fa:	687a      	ldr	r2, [r7, #4]
 81052fc:	69d2      	ldr	r2, [r2, #28]
 81052fe:	00d2      	lsls	r2, r2, #3
 8105300:	4920      	ldr	r1, [pc, #128]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105302:	4313      	orrs	r3, r2
 8105304:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8105306:	4b1f      	ldr	r3, [pc, #124]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810530a:	4a1e      	ldr	r2, [pc, #120]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810530c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8105310:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105312:	683b      	ldr	r3, [r7, #0]
 8105314:	2b00      	cmp	r3, #0
 8105316:	d106      	bne.n	8105326 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105318:	4b1a      	ldr	r3, [pc, #104]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810531a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810531c:	4a19      	ldr	r2, [pc, #100]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810531e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8105322:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105324:	e00f      	b.n	8105346 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8105326:	683b      	ldr	r3, [r7, #0]
 8105328:	2b01      	cmp	r3, #1
 810532a:	d106      	bne.n	810533a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810532c:	4b15      	ldr	r3, [pc, #84]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810532e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105330:	4a14      	ldr	r2, [pc, #80]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105332:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8105336:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105338:	e005      	b.n	8105346 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810533a:	4b12      	ldr	r3, [pc, #72]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810533e:	4a11      	ldr	r2, [pc, #68]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105340:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8105344:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8105346:	4b0f      	ldr	r3, [pc, #60]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 8105348:	681b      	ldr	r3, [r3, #0]
 810534a:	4a0e      	ldr	r2, [pc, #56]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810534c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8105350:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105352:	f7fc fd6b 	bl	8101e2c <HAL_GetTick>
 8105356:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105358:	e008      	b.n	810536c <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810535a:	f7fc fd67 	bl	8101e2c <HAL_GetTick>
 810535e:	4602      	mov	r2, r0
 8105360:	68bb      	ldr	r3, [r7, #8]
 8105362:	1ad3      	subs	r3, r2, r3
 8105364:	2b02      	cmp	r3, #2
 8105366:	d901      	bls.n	810536c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105368:	2303      	movs	r3, #3
 810536a:	e006      	b.n	810537a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810536c:	4b05      	ldr	r3, [pc, #20]	; (8105384 <RCCEx_PLL3_Config+0x160>)
 810536e:	681b      	ldr	r3, [r3, #0]
 8105370:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105374:	2b00      	cmp	r3, #0
 8105376:	d0f0      	beq.n	810535a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8105378:	7bfb      	ldrb	r3, [r7, #15]
}
 810537a:	4618      	mov	r0, r3
 810537c:	3710      	adds	r7, #16
 810537e:	46bd      	mov	sp, r7
 8105380:	bd80      	pop	{r7, pc}
 8105382:	bf00      	nop
 8105384:	58024400 	.word	0x58024400

08105388 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8105388:	b580      	push	{r7, lr}
 810538a:	b082      	sub	sp, #8
 810538c:	af00      	add	r7, sp, #0
 810538e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8105390:	687b      	ldr	r3, [r7, #4]
 8105392:	2b00      	cmp	r3, #0
 8105394:	d101      	bne.n	810539a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8105396:	2301      	movs	r3, #1
 8105398:	e042      	b.n	8105420 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810539a:	687b      	ldr	r3, [r7, #4]
 810539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81053a0:	2b00      	cmp	r3, #0
 81053a2:	d106      	bne.n	81053b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	2200      	movs	r2, #0
 81053a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81053ac:	6878      	ldr	r0, [r7, #4]
 81053ae:	f7fc fb0b 	bl	81019c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81053b2:	687b      	ldr	r3, [r7, #4]
 81053b4:	2224      	movs	r2, #36	; 0x24
 81053b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 81053ba:	687b      	ldr	r3, [r7, #4]
 81053bc:	681b      	ldr	r3, [r3, #0]
 81053be:	681a      	ldr	r2, [r3, #0]
 81053c0:	687b      	ldr	r3, [r7, #4]
 81053c2:	681b      	ldr	r3, [r3, #0]
 81053c4:	f022 0201 	bic.w	r2, r2, #1
 81053c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81053ca:	6878      	ldr	r0, [r7, #4]
 81053cc:	f000 f8ba 	bl	8105544 <UART_SetConfig>
 81053d0:	4603      	mov	r3, r0
 81053d2:	2b01      	cmp	r3, #1
 81053d4:	d101      	bne.n	81053da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81053d6:	2301      	movs	r3, #1
 81053d8:	e022      	b.n	8105420 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81053da:	687b      	ldr	r3, [r7, #4]
 81053dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053de:	2b00      	cmp	r3, #0
 81053e0:	d002      	beq.n	81053e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 81053e2:	6878      	ldr	r0, [r7, #4]
 81053e4:	f000 fe16 	bl	8106014 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81053e8:	687b      	ldr	r3, [r7, #4]
 81053ea:	681b      	ldr	r3, [r3, #0]
 81053ec:	685a      	ldr	r2, [r3, #4]
 81053ee:	687b      	ldr	r3, [r7, #4]
 81053f0:	681b      	ldr	r3, [r3, #0]
 81053f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81053f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81053f8:	687b      	ldr	r3, [r7, #4]
 81053fa:	681b      	ldr	r3, [r3, #0]
 81053fc:	689a      	ldr	r2, [r3, #8]
 81053fe:	687b      	ldr	r3, [r7, #4]
 8105400:	681b      	ldr	r3, [r3, #0]
 8105402:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8105406:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	681b      	ldr	r3, [r3, #0]
 810540c:	681a      	ldr	r2, [r3, #0]
 810540e:	687b      	ldr	r3, [r7, #4]
 8105410:	681b      	ldr	r3, [r3, #0]
 8105412:	f042 0201 	orr.w	r2, r2, #1
 8105416:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8105418:	6878      	ldr	r0, [r7, #4]
 810541a:	f000 fe9d 	bl	8106158 <UART_CheckIdleState>
 810541e:	4603      	mov	r3, r0
}
 8105420:	4618      	mov	r0, r3
 8105422:	3708      	adds	r7, #8
 8105424:	46bd      	mov	sp, r7
 8105426:	bd80      	pop	{r7, pc}

08105428 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105428:	b580      	push	{r7, lr}
 810542a:	b08a      	sub	sp, #40	; 0x28
 810542c:	af02      	add	r7, sp, #8
 810542e:	60f8      	str	r0, [r7, #12]
 8105430:	60b9      	str	r1, [r7, #8]
 8105432:	603b      	str	r3, [r7, #0]
 8105434:	4613      	mov	r3, r2
 8105436:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8105438:	68fb      	ldr	r3, [r7, #12]
 810543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810543e:	2b20      	cmp	r3, #32
 8105440:	d17b      	bne.n	810553a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8105442:	68bb      	ldr	r3, [r7, #8]
 8105444:	2b00      	cmp	r3, #0
 8105446:	d002      	beq.n	810544e <HAL_UART_Transmit+0x26>
 8105448:	88fb      	ldrh	r3, [r7, #6]
 810544a:	2b00      	cmp	r3, #0
 810544c:	d101      	bne.n	8105452 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 810544e:	2301      	movs	r3, #1
 8105450:	e074      	b.n	810553c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8105452:	68fb      	ldr	r3, [r7, #12]
 8105454:	2200      	movs	r2, #0
 8105456:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810545a:	68fb      	ldr	r3, [r7, #12]
 810545c:	2221      	movs	r2, #33	; 0x21
 810545e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8105462:	f7fc fce3 	bl	8101e2c <HAL_GetTick>
 8105466:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8105468:	68fb      	ldr	r3, [r7, #12]
 810546a:	88fa      	ldrh	r2, [r7, #6]
 810546c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8105470:	68fb      	ldr	r3, [r7, #12]
 8105472:	88fa      	ldrh	r2, [r7, #6]
 8105474:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8105478:	68fb      	ldr	r3, [r7, #12]
 810547a:	689b      	ldr	r3, [r3, #8]
 810547c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105480:	d108      	bne.n	8105494 <HAL_UART_Transmit+0x6c>
 8105482:	68fb      	ldr	r3, [r7, #12]
 8105484:	691b      	ldr	r3, [r3, #16]
 8105486:	2b00      	cmp	r3, #0
 8105488:	d104      	bne.n	8105494 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 810548a:	2300      	movs	r3, #0
 810548c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810548e:	68bb      	ldr	r3, [r7, #8]
 8105490:	61bb      	str	r3, [r7, #24]
 8105492:	e003      	b.n	810549c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8105494:	68bb      	ldr	r3, [r7, #8]
 8105496:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8105498:	2300      	movs	r3, #0
 810549a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 810549c:	e030      	b.n	8105500 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810549e:	683b      	ldr	r3, [r7, #0]
 81054a0:	9300      	str	r3, [sp, #0]
 81054a2:	697b      	ldr	r3, [r7, #20]
 81054a4:	2200      	movs	r2, #0
 81054a6:	2180      	movs	r1, #128	; 0x80
 81054a8:	68f8      	ldr	r0, [r7, #12]
 81054aa:	f000 feff 	bl	81062ac <UART_WaitOnFlagUntilTimeout>
 81054ae:	4603      	mov	r3, r0
 81054b0:	2b00      	cmp	r3, #0
 81054b2:	d005      	beq.n	81054c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 81054b4:	68fb      	ldr	r3, [r7, #12]
 81054b6:	2220      	movs	r2, #32
 81054b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 81054bc:	2303      	movs	r3, #3
 81054be:	e03d      	b.n	810553c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 81054c0:	69fb      	ldr	r3, [r7, #28]
 81054c2:	2b00      	cmp	r3, #0
 81054c4:	d10b      	bne.n	81054de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 81054c6:	69bb      	ldr	r3, [r7, #24]
 81054c8:	881b      	ldrh	r3, [r3, #0]
 81054ca:	461a      	mov	r2, r3
 81054cc:	68fb      	ldr	r3, [r7, #12]
 81054ce:	681b      	ldr	r3, [r3, #0]
 81054d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81054d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81054d6:	69bb      	ldr	r3, [r7, #24]
 81054d8:	3302      	adds	r3, #2
 81054da:	61bb      	str	r3, [r7, #24]
 81054dc:	e007      	b.n	81054ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81054de:	69fb      	ldr	r3, [r7, #28]
 81054e0:	781a      	ldrb	r2, [r3, #0]
 81054e2:	68fb      	ldr	r3, [r7, #12]
 81054e4:	681b      	ldr	r3, [r3, #0]
 81054e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81054e8:	69fb      	ldr	r3, [r7, #28]
 81054ea:	3301      	adds	r3, #1
 81054ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81054ee:	68fb      	ldr	r3, [r7, #12]
 81054f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81054f4:	b29b      	uxth	r3, r3
 81054f6:	3b01      	subs	r3, #1
 81054f8:	b29a      	uxth	r2, r3
 81054fa:	68fb      	ldr	r3, [r7, #12]
 81054fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8105500:	68fb      	ldr	r3, [r7, #12]
 8105502:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8105506:	b29b      	uxth	r3, r3
 8105508:	2b00      	cmp	r3, #0
 810550a:	d1c8      	bne.n	810549e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810550c:	683b      	ldr	r3, [r7, #0]
 810550e:	9300      	str	r3, [sp, #0]
 8105510:	697b      	ldr	r3, [r7, #20]
 8105512:	2200      	movs	r2, #0
 8105514:	2140      	movs	r1, #64	; 0x40
 8105516:	68f8      	ldr	r0, [r7, #12]
 8105518:	f000 fec8 	bl	81062ac <UART_WaitOnFlagUntilTimeout>
 810551c:	4603      	mov	r3, r0
 810551e:	2b00      	cmp	r3, #0
 8105520:	d005      	beq.n	810552e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8105522:	68fb      	ldr	r3, [r7, #12]
 8105524:	2220      	movs	r2, #32
 8105526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 810552a:	2303      	movs	r3, #3
 810552c:	e006      	b.n	810553c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810552e:	68fb      	ldr	r3, [r7, #12]
 8105530:	2220      	movs	r2, #32
 8105532:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8105536:	2300      	movs	r3, #0
 8105538:	e000      	b.n	810553c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 810553a:	2302      	movs	r3, #2
  }
}
 810553c:	4618      	mov	r0, r3
 810553e:	3720      	adds	r7, #32
 8105540:	46bd      	mov	sp, r7
 8105542:	bd80      	pop	{r7, pc}

08105544 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8105544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8105548:	b092      	sub	sp, #72	; 0x48
 810554a:	af00      	add	r7, sp, #0
 810554c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810554e:	2300      	movs	r3, #0
 8105550:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8105554:	697b      	ldr	r3, [r7, #20]
 8105556:	689a      	ldr	r2, [r3, #8]
 8105558:	697b      	ldr	r3, [r7, #20]
 810555a:	691b      	ldr	r3, [r3, #16]
 810555c:	431a      	orrs	r2, r3
 810555e:	697b      	ldr	r3, [r7, #20]
 8105560:	695b      	ldr	r3, [r3, #20]
 8105562:	431a      	orrs	r2, r3
 8105564:	697b      	ldr	r3, [r7, #20]
 8105566:	69db      	ldr	r3, [r3, #28]
 8105568:	4313      	orrs	r3, r2
 810556a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810556c:	697b      	ldr	r3, [r7, #20]
 810556e:	681b      	ldr	r3, [r3, #0]
 8105570:	681a      	ldr	r2, [r3, #0]
 8105572:	4bbd      	ldr	r3, [pc, #756]	; (8105868 <UART_SetConfig+0x324>)
 8105574:	4013      	ands	r3, r2
 8105576:	697a      	ldr	r2, [r7, #20]
 8105578:	6812      	ldr	r2, [r2, #0]
 810557a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810557c:	430b      	orrs	r3, r1
 810557e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8105580:	697b      	ldr	r3, [r7, #20]
 8105582:	681b      	ldr	r3, [r3, #0]
 8105584:	685b      	ldr	r3, [r3, #4]
 8105586:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810558a:	697b      	ldr	r3, [r7, #20]
 810558c:	68da      	ldr	r2, [r3, #12]
 810558e:	697b      	ldr	r3, [r7, #20]
 8105590:	681b      	ldr	r3, [r3, #0]
 8105592:	430a      	orrs	r2, r1
 8105594:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8105596:	697b      	ldr	r3, [r7, #20]
 8105598:	699b      	ldr	r3, [r3, #24]
 810559a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810559c:	697b      	ldr	r3, [r7, #20]
 810559e:	681b      	ldr	r3, [r3, #0]
 81055a0:	4ab2      	ldr	r2, [pc, #712]	; (810586c <UART_SetConfig+0x328>)
 81055a2:	4293      	cmp	r3, r2
 81055a4:	d004      	beq.n	81055b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81055a6:	697b      	ldr	r3, [r7, #20]
 81055a8:	6a1b      	ldr	r3, [r3, #32]
 81055aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81055ac:	4313      	orrs	r3, r2
 81055ae:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81055b0:	697b      	ldr	r3, [r7, #20]
 81055b2:	681b      	ldr	r3, [r3, #0]
 81055b4:	689b      	ldr	r3, [r3, #8]
 81055b6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81055ba:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81055be:	697a      	ldr	r2, [r7, #20]
 81055c0:	6812      	ldr	r2, [r2, #0]
 81055c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81055c4:	430b      	orrs	r3, r1
 81055c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81055c8:	697b      	ldr	r3, [r7, #20]
 81055ca:	681b      	ldr	r3, [r3, #0]
 81055cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81055ce:	f023 010f 	bic.w	r1, r3, #15
 81055d2:	697b      	ldr	r3, [r7, #20]
 81055d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81055d6:	697b      	ldr	r3, [r7, #20]
 81055d8:	681b      	ldr	r3, [r3, #0]
 81055da:	430a      	orrs	r2, r1
 81055dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81055de:	697b      	ldr	r3, [r7, #20]
 81055e0:	681b      	ldr	r3, [r3, #0]
 81055e2:	4aa3      	ldr	r2, [pc, #652]	; (8105870 <UART_SetConfig+0x32c>)
 81055e4:	4293      	cmp	r3, r2
 81055e6:	d177      	bne.n	81056d8 <UART_SetConfig+0x194>
 81055e8:	4ba2      	ldr	r3, [pc, #648]	; (8105874 <UART_SetConfig+0x330>)
 81055ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81055ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81055f0:	2b28      	cmp	r3, #40	; 0x28
 81055f2:	d86d      	bhi.n	81056d0 <UART_SetConfig+0x18c>
 81055f4:	a201      	add	r2, pc, #4	; (adr r2, 81055fc <UART_SetConfig+0xb8>)
 81055f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81055fa:	bf00      	nop
 81055fc:	081056a1 	.word	0x081056a1
 8105600:	081056d1 	.word	0x081056d1
 8105604:	081056d1 	.word	0x081056d1
 8105608:	081056d1 	.word	0x081056d1
 810560c:	081056d1 	.word	0x081056d1
 8105610:	081056d1 	.word	0x081056d1
 8105614:	081056d1 	.word	0x081056d1
 8105618:	081056d1 	.word	0x081056d1
 810561c:	081056a9 	.word	0x081056a9
 8105620:	081056d1 	.word	0x081056d1
 8105624:	081056d1 	.word	0x081056d1
 8105628:	081056d1 	.word	0x081056d1
 810562c:	081056d1 	.word	0x081056d1
 8105630:	081056d1 	.word	0x081056d1
 8105634:	081056d1 	.word	0x081056d1
 8105638:	081056d1 	.word	0x081056d1
 810563c:	081056b1 	.word	0x081056b1
 8105640:	081056d1 	.word	0x081056d1
 8105644:	081056d1 	.word	0x081056d1
 8105648:	081056d1 	.word	0x081056d1
 810564c:	081056d1 	.word	0x081056d1
 8105650:	081056d1 	.word	0x081056d1
 8105654:	081056d1 	.word	0x081056d1
 8105658:	081056d1 	.word	0x081056d1
 810565c:	081056b9 	.word	0x081056b9
 8105660:	081056d1 	.word	0x081056d1
 8105664:	081056d1 	.word	0x081056d1
 8105668:	081056d1 	.word	0x081056d1
 810566c:	081056d1 	.word	0x081056d1
 8105670:	081056d1 	.word	0x081056d1
 8105674:	081056d1 	.word	0x081056d1
 8105678:	081056d1 	.word	0x081056d1
 810567c:	081056c1 	.word	0x081056c1
 8105680:	081056d1 	.word	0x081056d1
 8105684:	081056d1 	.word	0x081056d1
 8105688:	081056d1 	.word	0x081056d1
 810568c:	081056d1 	.word	0x081056d1
 8105690:	081056d1 	.word	0x081056d1
 8105694:	081056d1 	.word	0x081056d1
 8105698:	081056d1 	.word	0x081056d1
 810569c:	081056c9 	.word	0x081056c9
 81056a0:	2301      	movs	r3, #1
 81056a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056a6:	e220      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056a8:	2304      	movs	r3, #4
 81056aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056ae:	e21c      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056b0:	2308      	movs	r3, #8
 81056b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056b6:	e218      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056b8:	2310      	movs	r3, #16
 81056ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056be:	e214      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056c0:	2320      	movs	r3, #32
 81056c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056c6:	e210      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056c8:	2340      	movs	r3, #64	; 0x40
 81056ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056ce:	e20c      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056d0:	2380      	movs	r3, #128	; 0x80
 81056d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81056d6:	e208      	b.n	8105aea <UART_SetConfig+0x5a6>
 81056d8:	697b      	ldr	r3, [r7, #20]
 81056da:	681b      	ldr	r3, [r3, #0]
 81056dc:	4a66      	ldr	r2, [pc, #408]	; (8105878 <UART_SetConfig+0x334>)
 81056de:	4293      	cmp	r3, r2
 81056e0:	d130      	bne.n	8105744 <UART_SetConfig+0x200>
 81056e2:	4b64      	ldr	r3, [pc, #400]	; (8105874 <UART_SetConfig+0x330>)
 81056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81056e6:	f003 0307 	and.w	r3, r3, #7
 81056ea:	2b05      	cmp	r3, #5
 81056ec:	d826      	bhi.n	810573c <UART_SetConfig+0x1f8>
 81056ee:	a201      	add	r2, pc, #4	; (adr r2, 81056f4 <UART_SetConfig+0x1b0>)
 81056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81056f4:	0810570d 	.word	0x0810570d
 81056f8:	08105715 	.word	0x08105715
 81056fc:	0810571d 	.word	0x0810571d
 8105700:	08105725 	.word	0x08105725
 8105704:	0810572d 	.word	0x0810572d
 8105708:	08105735 	.word	0x08105735
 810570c:	2300      	movs	r3, #0
 810570e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105712:	e1ea      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105714:	2304      	movs	r3, #4
 8105716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810571a:	e1e6      	b.n	8105aea <UART_SetConfig+0x5a6>
 810571c:	2308      	movs	r3, #8
 810571e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105722:	e1e2      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105724:	2310      	movs	r3, #16
 8105726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810572a:	e1de      	b.n	8105aea <UART_SetConfig+0x5a6>
 810572c:	2320      	movs	r3, #32
 810572e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105732:	e1da      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105734:	2340      	movs	r3, #64	; 0x40
 8105736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810573a:	e1d6      	b.n	8105aea <UART_SetConfig+0x5a6>
 810573c:	2380      	movs	r3, #128	; 0x80
 810573e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105742:	e1d2      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105744:	697b      	ldr	r3, [r7, #20]
 8105746:	681b      	ldr	r3, [r3, #0]
 8105748:	4a4c      	ldr	r2, [pc, #304]	; (810587c <UART_SetConfig+0x338>)
 810574a:	4293      	cmp	r3, r2
 810574c:	d130      	bne.n	81057b0 <UART_SetConfig+0x26c>
 810574e:	4b49      	ldr	r3, [pc, #292]	; (8105874 <UART_SetConfig+0x330>)
 8105750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105752:	f003 0307 	and.w	r3, r3, #7
 8105756:	2b05      	cmp	r3, #5
 8105758:	d826      	bhi.n	81057a8 <UART_SetConfig+0x264>
 810575a:	a201      	add	r2, pc, #4	; (adr r2, 8105760 <UART_SetConfig+0x21c>)
 810575c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105760:	08105779 	.word	0x08105779
 8105764:	08105781 	.word	0x08105781
 8105768:	08105789 	.word	0x08105789
 810576c:	08105791 	.word	0x08105791
 8105770:	08105799 	.word	0x08105799
 8105774:	081057a1 	.word	0x081057a1
 8105778:	2300      	movs	r3, #0
 810577a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810577e:	e1b4      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105780:	2304      	movs	r3, #4
 8105782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105786:	e1b0      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105788:	2308      	movs	r3, #8
 810578a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810578e:	e1ac      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105790:	2310      	movs	r3, #16
 8105792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105796:	e1a8      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105798:	2320      	movs	r3, #32
 810579a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810579e:	e1a4      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057a0:	2340      	movs	r3, #64	; 0x40
 81057a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81057a6:	e1a0      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057a8:	2380      	movs	r3, #128	; 0x80
 81057aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81057ae:	e19c      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057b0:	697b      	ldr	r3, [r7, #20]
 81057b2:	681b      	ldr	r3, [r3, #0]
 81057b4:	4a32      	ldr	r2, [pc, #200]	; (8105880 <UART_SetConfig+0x33c>)
 81057b6:	4293      	cmp	r3, r2
 81057b8:	d130      	bne.n	810581c <UART_SetConfig+0x2d8>
 81057ba:	4b2e      	ldr	r3, [pc, #184]	; (8105874 <UART_SetConfig+0x330>)
 81057bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81057be:	f003 0307 	and.w	r3, r3, #7
 81057c2:	2b05      	cmp	r3, #5
 81057c4:	d826      	bhi.n	8105814 <UART_SetConfig+0x2d0>
 81057c6:	a201      	add	r2, pc, #4	; (adr r2, 81057cc <UART_SetConfig+0x288>)
 81057c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81057cc:	081057e5 	.word	0x081057e5
 81057d0:	081057ed 	.word	0x081057ed
 81057d4:	081057f5 	.word	0x081057f5
 81057d8:	081057fd 	.word	0x081057fd
 81057dc:	08105805 	.word	0x08105805
 81057e0:	0810580d 	.word	0x0810580d
 81057e4:	2300      	movs	r3, #0
 81057e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81057ea:	e17e      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057ec:	2304      	movs	r3, #4
 81057ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81057f2:	e17a      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057f4:	2308      	movs	r3, #8
 81057f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81057fa:	e176      	b.n	8105aea <UART_SetConfig+0x5a6>
 81057fc:	2310      	movs	r3, #16
 81057fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105802:	e172      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105804:	2320      	movs	r3, #32
 8105806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810580a:	e16e      	b.n	8105aea <UART_SetConfig+0x5a6>
 810580c:	2340      	movs	r3, #64	; 0x40
 810580e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105812:	e16a      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105814:	2380      	movs	r3, #128	; 0x80
 8105816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810581a:	e166      	b.n	8105aea <UART_SetConfig+0x5a6>
 810581c:	697b      	ldr	r3, [r7, #20]
 810581e:	681b      	ldr	r3, [r3, #0]
 8105820:	4a18      	ldr	r2, [pc, #96]	; (8105884 <UART_SetConfig+0x340>)
 8105822:	4293      	cmp	r3, r2
 8105824:	d140      	bne.n	81058a8 <UART_SetConfig+0x364>
 8105826:	4b13      	ldr	r3, [pc, #76]	; (8105874 <UART_SetConfig+0x330>)
 8105828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810582a:	f003 0307 	and.w	r3, r3, #7
 810582e:	2b05      	cmp	r3, #5
 8105830:	d836      	bhi.n	81058a0 <UART_SetConfig+0x35c>
 8105832:	a201      	add	r2, pc, #4	; (adr r2, 8105838 <UART_SetConfig+0x2f4>)
 8105834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105838:	08105851 	.word	0x08105851
 810583c:	08105859 	.word	0x08105859
 8105840:	08105861 	.word	0x08105861
 8105844:	08105889 	.word	0x08105889
 8105848:	08105891 	.word	0x08105891
 810584c:	08105899 	.word	0x08105899
 8105850:	2300      	movs	r3, #0
 8105852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105856:	e148      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105858:	2304      	movs	r3, #4
 810585a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810585e:	e144      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105860:	2308      	movs	r3, #8
 8105862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105866:	e140      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105868:	cfff69f3 	.word	0xcfff69f3
 810586c:	58000c00 	.word	0x58000c00
 8105870:	40011000 	.word	0x40011000
 8105874:	58024400 	.word	0x58024400
 8105878:	40004400 	.word	0x40004400
 810587c:	40004800 	.word	0x40004800
 8105880:	40004c00 	.word	0x40004c00
 8105884:	40005000 	.word	0x40005000
 8105888:	2310      	movs	r3, #16
 810588a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810588e:	e12c      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105890:	2320      	movs	r3, #32
 8105892:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105896:	e128      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105898:	2340      	movs	r3, #64	; 0x40
 810589a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810589e:	e124      	b.n	8105aea <UART_SetConfig+0x5a6>
 81058a0:	2380      	movs	r3, #128	; 0x80
 81058a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81058a6:	e120      	b.n	8105aea <UART_SetConfig+0x5a6>
 81058a8:	697b      	ldr	r3, [r7, #20]
 81058aa:	681b      	ldr	r3, [r3, #0]
 81058ac:	4acb      	ldr	r2, [pc, #812]	; (8105bdc <UART_SetConfig+0x698>)
 81058ae:	4293      	cmp	r3, r2
 81058b0:	d176      	bne.n	81059a0 <UART_SetConfig+0x45c>
 81058b2:	4bcb      	ldr	r3, [pc, #812]	; (8105be0 <UART_SetConfig+0x69c>)
 81058b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81058b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81058ba:	2b28      	cmp	r3, #40	; 0x28
 81058bc:	d86c      	bhi.n	8105998 <UART_SetConfig+0x454>
 81058be:	a201      	add	r2, pc, #4	; (adr r2, 81058c4 <UART_SetConfig+0x380>)
 81058c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81058c4:	08105969 	.word	0x08105969
 81058c8:	08105999 	.word	0x08105999
 81058cc:	08105999 	.word	0x08105999
 81058d0:	08105999 	.word	0x08105999
 81058d4:	08105999 	.word	0x08105999
 81058d8:	08105999 	.word	0x08105999
 81058dc:	08105999 	.word	0x08105999
 81058e0:	08105999 	.word	0x08105999
 81058e4:	08105971 	.word	0x08105971
 81058e8:	08105999 	.word	0x08105999
 81058ec:	08105999 	.word	0x08105999
 81058f0:	08105999 	.word	0x08105999
 81058f4:	08105999 	.word	0x08105999
 81058f8:	08105999 	.word	0x08105999
 81058fc:	08105999 	.word	0x08105999
 8105900:	08105999 	.word	0x08105999
 8105904:	08105979 	.word	0x08105979
 8105908:	08105999 	.word	0x08105999
 810590c:	08105999 	.word	0x08105999
 8105910:	08105999 	.word	0x08105999
 8105914:	08105999 	.word	0x08105999
 8105918:	08105999 	.word	0x08105999
 810591c:	08105999 	.word	0x08105999
 8105920:	08105999 	.word	0x08105999
 8105924:	08105981 	.word	0x08105981
 8105928:	08105999 	.word	0x08105999
 810592c:	08105999 	.word	0x08105999
 8105930:	08105999 	.word	0x08105999
 8105934:	08105999 	.word	0x08105999
 8105938:	08105999 	.word	0x08105999
 810593c:	08105999 	.word	0x08105999
 8105940:	08105999 	.word	0x08105999
 8105944:	08105989 	.word	0x08105989
 8105948:	08105999 	.word	0x08105999
 810594c:	08105999 	.word	0x08105999
 8105950:	08105999 	.word	0x08105999
 8105954:	08105999 	.word	0x08105999
 8105958:	08105999 	.word	0x08105999
 810595c:	08105999 	.word	0x08105999
 8105960:	08105999 	.word	0x08105999
 8105964:	08105991 	.word	0x08105991
 8105968:	2301      	movs	r3, #1
 810596a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810596e:	e0bc      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105970:	2304      	movs	r3, #4
 8105972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105976:	e0b8      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105978:	2308      	movs	r3, #8
 810597a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810597e:	e0b4      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105980:	2310      	movs	r3, #16
 8105982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105986:	e0b0      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105988:	2320      	movs	r3, #32
 810598a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810598e:	e0ac      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105990:	2340      	movs	r3, #64	; 0x40
 8105992:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105996:	e0a8      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105998:	2380      	movs	r3, #128	; 0x80
 810599a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810599e:	e0a4      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059a0:	697b      	ldr	r3, [r7, #20]
 81059a2:	681b      	ldr	r3, [r3, #0]
 81059a4:	4a8f      	ldr	r2, [pc, #572]	; (8105be4 <UART_SetConfig+0x6a0>)
 81059a6:	4293      	cmp	r3, r2
 81059a8:	d130      	bne.n	8105a0c <UART_SetConfig+0x4c8>
 81059aa:	4b8d      	ldr	r3, [pc, #564]	; (8105be0 <UART_SetConfig+0x69c>)
 81059ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81059ae:	f003 0307 	and.w	r3, r3, #7
 81059b2:	2b05      	cmp	r3, #5
 81059b4:	d826      	bhi.n	8105a04 <UART_SetConfig+0x4c0>
 81059b6:	a201      	add	r2, pc, #4	; (adr r2, 81059bc <UART_SetConfig+0x478>)
 81059b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81059bc:	081059d5 	.word	0x081059d5
 81059c0:	081059dd 	.word	0x081059dd
 81059c4:	081059e5 	.word	0x081059e5
 81059c8:	081059ed 	.word	0x081059ed
 81059cc:	081059f5 	.word	0x081059f5
 81059d0:	081059fd 	.word	0x081059fd
 81059d4:	2300      	movs	r3, #0
 81059d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059da:	e086      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059dc:	2304      	movs	r3, #4
 81059de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059e2:	e082      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059e4:	2308      	movs	r3, #8
 81059e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059ea:	e07e      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059ec:	2310      	movs	r3, #16
 81059ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059f2:	e07a      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059f4:	2320      	movs	r3, #32
 81059f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81059fa:	e076      	b.n	8105aea <UART_SetConfig+0x5a6>
 81059fc:	2340      	movs	r3, #64	; 0x40
 81059fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a02:	e072      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a04:	2380      	movs	r3, #128	; 0x80
 8105a06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a0a:	e06e      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a0c:	697b      	ldr	r3, [r7, #20]
 8105a0e:	681b      	ldr	r3, [r3, #0]
 8105a10:	4a75      	ldr	r2, [pc, #468]	; (8105be8 <UART_SetConfig+0x6a4>)
 8105a12:	4293      	cmp	r3, r2
 8105a14:	d130      	bne.n	8105a78 <UART_SetConfig+0x534>
 8105a16:	4b72      	ldr	r3, [pc, #456]	; (8105be0 <UART_SetConfig+0x69c>)
 8105a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105a1a:	f003 0307 	and.w	r3, r3, #7
 8105a1e:	2b05      	cmp	r3, #5
 8105a20:	d826      	bhi.n	8105a70 <UART_SetConfig+0x52c>
 8105a22:	a201      	add	r2, pc, #4	; (adr r2, 8105a28 <UART_SetConfig+0x4e4>)
 8105a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105a28:	08105a41 	.word	0x08105a41
 8105a2c:	08105a49 	.word	0x08105a49
 8105a30:	08105a51 	.word	0x08105a51
 8105a34:	08105a59 	.word	0x08105a59
 8105a38:	08105a61 	.word	0x08105a61
 8105a3c:	08105a69 	.word	0x08105a69
 8105a40:	2300      	movs	r3, #0
 8105a42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a46:	e050      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a48:	2304      	movs	r3, #4
 8105a4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a4e:	e04c      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a50:	2308      	movs	r3, #8
 8105a52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a56:	e048      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a58:	2310      	movs	r3, #16
 8105a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a5e:	e044      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a60:	2320      	movs	r3, #32
 8105a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a66:	e040      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a68:	2340      	movs	r3, #64	; 0x40
 8105a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a6e:	e03c      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a70:	2380      	movs	r3, #128	; 0x80
 8105a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105a76:	e038      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105a78:	697b      	ldr	r3, [r7, #20]
 8105a7a:	681b      	ldr	r3, [r3, #0]
 8105a7c:	4a5b      	ldr	r2, [pc, #364]	; (8105bec <UART_SetConfig+0x6a8>)
 8105a7e:	4293      	cmp	r3, r2
 8105a80:	d130      	bne.n	8105ae4 <UART_SetConfig+0x5a0>
 8105a82:	4b57      	ldr	r3, [pc, #348]	; (8105be0 <UART_SetConfig+0x69c>)
 8105a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105a86:	f003 0307 	and.w	r3, r3, #7
 8105a8a:	2b05      	cmp	r3, #5
 8105a8c:	d826      	bhi.n	8105adc <UART_SetConfig+0x598>
 8105a8e:	a201      	add	r2, pc, #4	; (adr r2, 8105a94 <UART_SetConfig+0x550>)
 8105a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105a94:	08105aad 	.word	0x08105aad
 8105a98:	08105ab5 	.word	0x08105ab5
 8105a9c:	08105abd 	.word	0x08105abd
 8105aa0:	08105ac5 	.word	0x08105ac5
 8105aa4:	08105acd 	.word	0x08105acd
 8105aa8:	08105ad5 	.word	0x08105ad5
 8105aac:	2302      	movs	r3, #2
 8105aae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ab2:	e01a      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105ab4:	2304      	movs	r3, #4
 8105ab6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105aba:	e016      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105abc:	2308      	movs	r3, #8
 8105abe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ac2:	e012      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105ac4:	2310      	movs	r3, #16
 8105ac6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105aca:	e00e      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105acc:	2320      	movs	r3, #32
 8105ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ad2:	e00a      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105ad4:	2340      	movs	r3, #64	; 0x40
 8105ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ada:	e006      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105adc:	2380      	movs	r3, #128	; 0x80
 8105ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105ae2:	e002      	b.n	8105aea <UART_SetConfig+0x5a6>
 8105ae4:	2380      	movs	r3, #128	; 0x80
 8105ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8105aea:	697b      	ldr	r3, [r7, #20]
 8105aec:	681b      	ldr	r3, [r3, #0]
 8105aee:	4a3f      	ldr	r2, [pc, #252]	; (8105bec <UART_SetConfig+0x6a8>)
 8105af0:	4293      	cmp	r3, r2
 8105af2:	f040 80f8 	bne.w	8105ce6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8105af6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105afa:	2b20      	cmp	r3, #32
 8105afc:	dc46      	bgt.n	8105b8c <UART_SetConfig+0x648>
 8105afe:	2b02      	cmp	r3, #2
 8105b00:	f2c0 8082 	blt.w	8105c08 <UART_SetConfig+0x6c4>
 8105b04:	3b02      	subs	r3, #2
 8105b06:	2b1e      	cmp	r3, #30
 8105b08:	d87e      	bhi.n	8105c08 <UART_SetConfig+0x6c4>
 8105b0a:	a201      	add	r2, pc, #4	; (adr r2, 8105b10 <UART_SetConfig+0x5cc>)
 8105b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105b10:	08105b93 	.word	0x08105b93
 8105b14:	08105c09 	.word	0x08105c09
 8105b18:	08105b9b 	.word	0x08105b9b
 8105b1c:	08105c09 	.word	0x08105c09
 8105b20:	08105c09 	.word	0x08105c09
 8105b24:	08105c09 	.word	0x08105c09
 8105b28:	08105bab 	.word	0x08105bab
 8105b2c:	08105c09 	.word	0x08105c09
 8105b30:	08105c09 	.word	0x08105c09
 8105b34:	08105c09 	.word	0x08105c09
 8105b38:	08105c09 	.word	0x08105c09
 8105b3c:	08105c09 	.word	0x08105c09
 8105b40:	08105c09 	.word	0x08105c09
 8105b44:	08105c09 	.word	0x08105c09
 8105b48:	08105bbb 	.word	0x08105bbb
 8105b4c:	08105c09 	.word	0x08105c09
 8105b50:	08105c09 	.word	0x08105c09
 8105b54:	08105c09 	.word	0x08105c09
 8105b58:	08105c09 	.word	0x08105c09
 8105b5c:	08105c09 	.word	0x08105c09
 8105b60:	08105c09 	.word	0x08105c09
 8105b64:	08105c09 	.word	0x08105c09
 8105b68:	08105c09 	.word	0x08105c09
 8105b6c:	08105c09 	.word	0x08105c09
 8105b70:	08105c09 	.word	0x08105c09
 8105b74:	08105c09 	.word	0x08105c09
 8105b78:	08105c09 	.word	0x08105c09
 8105b7c:	08105c09 	.word	0x08105c09
 8105b80:	08105c09 	.word	0x08105c09
 8105b84:	08105c09 	.word	0x08105c09
 8105b88:	08105bfb 	.word	0x08105bfb
 8105b8c:	2b40      	cmp	r3, #64	; 0x40
 8105b8e:	d037      	beq.n	8105c00 <UART_SetConfig+0x6bc>
 8105b90:	e03a      	b.n	8105c08 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8105b92:	f7fe ffd7 	bl	8104b44 <HAL_RCCEx_GetD3PCLK1Freq>
 8105b96:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105b98:	e03c      	b.n	8105c14 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105b9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105b9e:	4618      	mov	r0, r3
 8105ba0:	f7fe ffe6 	bl	8104b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ba8:	e034      	b.n	8105c14 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105baa:	f107 0318 	add.w	r3, r7, #24
 8105bae:	4618      	mov	r0, r3
 8105bb0:	f7ff f932 	bl	8104e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105bb4:	69fb      	ldr	r3, [r7, #28]
 8105bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105bb8:	e02c      	b.n	8105c14 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105bba:	4b09      	ldr	r3, [pc, #36]	; (8105be0 <UART_SetConfig+0x69c>)
 8105bbc:	681b      	ldr	r3, [r3, #0]
 8105bbe:	f003 0320 	and.w	r3, r3, #32
 8105bc2:	2b00      	cmp	r3, #0
 8105bc4:	d016      	beq.n	8105bf4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105bc6:	4b06      	ldr	r3, [pc, #24]	; (8105be0 <UART_SetConfig+0x69c>)
 8105bc8:	681b      	ldr	r3, [r3, #0]
 8105bca:	08db      	lsrs	r3, r3, #3
 8105bcc:	f003 0303 	and.w	r3, r3, #3
 8105bd0:	4a07      	ldr	r2, [pc, #28]	; (8105bf0 <UART_SetConfig+0x6ac>)
 8105bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8105bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105bd8:	e01c      	b.n	8105c14 <UART_SetConfig+0x6d0>
 8105bda:	bf00      	nop
 8105bdc:	40011400 	.word	0x40011400
 8105be0:	58024400 	.word	0x58024400
 8105be4:	40007800 	.word	0x40007800
 8105be8:	40007c00 	.word	0x40007c00
 8105bec:	58000c00 	.word	0x58000c00
 8105bf0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8105bf4:	4b9d      	ldr	r3, [pc, #628]	; (8105e6c <UART_SetConfig+0x928>)
 8105bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105bf8:	e00c      	b.n	8105c14 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8105bfa:	4b9d      	ldr	r3, [pc, #628]	; (8105e70 <UART_SetConfig+0x92c>)
 8105bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105bfe:	e009      	b.n	8105c14 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105c00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105c04:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105c06:	e005      	b.n	8105c14 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8105c08:	2300      	movs	r3, #0
 8105c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105c0c:	2301      	movs	r3, #1
 8105c0e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105c12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8105c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105c16:	2b00      	cmp	r3, #0
 8105c18:	f000 81de 	beq.w	8105fd8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8105c1c:	697b      	ldr	r3, [r7, #20]
 8105c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105c20:	4a94      	ldr	r2, [pc, #592]	; (8105e74 <UART_SetConfig+0x930>)
 8105c22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105c26:	461a      	mov	r2, r3
 8105c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105c2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8105c2e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105c30:	697b      	ldr	r3, [r7, #20]
 8105c32:	685a      	ldr	r2, [r3, #4]
 8105c34:	4613      	mov	r3, r2
 8105c36:	005b      	lsls	r3, r3, #1
 8105c38:	4413      	add	r3, r2
 8105c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105c3c:	429a      	cmp	r2, r3
 8105c3e:	d305      	bcc.n	8105c4c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8105c40:	697b      	ldr	r3, [r7, #20]
 8105c42:	685b      	ldr	r3, [r3, #4]
 8105c44:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105c48:	429a      	cmp	r2, r3
 8105c4a:	d903      	bls.n	8105c54 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8105c4c:	2301      	movs	r3, #1
 8105c4e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105c52:	e1c1      	b.n	8105fd8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105c56:	2200      	movs	r2, #0
 8105c58:	60bb      	str	r3, [r7, #8]
 8105c5a:	60fa      	str	r2, [r7, #12]
 8105c5c:	697b      	ldr	r3, [r7, #20]
 8105c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105c60:	4a84      	ldr	r2, [pc, #528]	; (8105e74 <UART_SetConfig+0x930>)
 8105c62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105c66:	b29b      	uxth	r3, r3
 8105c68:	2200      	movs	r2, #0
 8105c6a:	603b      	str	r3, [r7, #0]
 8105c6c:	607a      	str	r2, [r7, #4]
 8105c6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105c72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8105c76:	f7fb f88f 	bl	8100d98 <__aeabi_uldivmod>
 8105c7a:	4602      	mov	r2, r0
 8105c7c:	460b      	mov	r3, r1
 8105c7e:	4610      	mov	r0, r2
 8105c80:	4619      	mov	r1, r3
 8105c82:	f04f 0200 	mov.w	r2, #0
 8105c86:	f04f 0300 	mov.w	r3, #0
 8105c8a:	020b      	lsls	r3, r1, #8
 8105c8c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8105c90:	0202      	lsls	r2, r0, #8
 8105c92:	6979      	ldr	r1, [r7, #20]
 8105c94:	6849      	ldr	r1, [r1, #4]
 8105c96:	0849      	lsrs	r1, r1, #1
 8105c98:	2000      	movs	r0, #0
 8105c9a:	460c      	mov	r4, r1
 8105c9c:	4605      	mov	r5, r0
 8105c9e:	eb12 0804 	adds.w	r8, r2, r4
 8105ca2:	eb43 0905 	adc.w	r9, r3, r5
 8105ca6:	697b      	ldr	r3, [r7, #20]
 8105ca8:	685b      	ldr	r3, [r3, #4]
 8105caa:	2200      	movs	r2, #0
 8105cac:	469a      	mov	sl, r3
 8105cae:	4693      	mov	fp, r2
 8105cb0:	4652      	mov	r2, sl
 8105cb2:	465b      	mov	r3, fp
 8105cb4:	4640      	mov	r0, r8
 8105cb6:	4649      	mov	r1, r9
 8105cb8:	f7fb f86e 	bl	8100d98 <__aeabi_uldivmod>
 8105cbc:	4602      	mov	r2, r0
 8105cbe:	460b      	mov	r3, r1
 8105cc0:	4613      	mov	r3, r2
 8105cc2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8105cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105cc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105cca:	d308      	bcc.n	8105cde <UART_SetConfig+0x79a>
 8105ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105cd2:	d204      	bcs.n	8105cde <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8105cd4:	697b      	ldr	r3, [r7, #20]
 8105cd6:	681b      	ldr	r3, [r3, #0]
 8105cd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8105cda:	60da      	str	r2, [r3, #12]
 8105cdc:	e17c      	b.n	8105fd8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8105cde:	2301      	movs	r3, #1
 8105ce0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105ce4:	e178      	b.n	8105fd8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8105ce6:	697b      	ldr	r3, [r7, #20]
 8105ce8:	69db      	ldr	r3, [r3, #28]
 8105cea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105cee:	f040 80c5 	bne.w	8105e7c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8105cf2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105cf6:	2b20      	cmp	r3, #32
 8105cf8:	dc48      	bgt.n	8105d8c <UART_SetConfig+0x848>
 8105cfa:	2b00      	cmp	r3, #0
 8105cfc:	db7b      	blt.n	8105df6 <UART_SetConfig+0x8b2>
 8105cfe:	2b20      	cmp	r3, #32
 8105d00:	d879      	bhi.n	8105df6 <UART_SetConfig+0x8b2>
 8105d02:	a201      	add	r2, pc, #4	; (adr r2, 8105d08 <UART_SetConfig+0x7c4>)
 8105d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d08:	08105d93 	.word	0x08105d93
 8105d0c:	08105d9b 	.word	0x08105d9b
 8105d10:	08105df7 	.word	0x08105df7
 8105d14:	08105df7 	.word	0x08105df7
 8105d18:	08105da3 	.word	0x08105da3
 8105d1c:	08105df7 	.word	0x08105df7
 8105d20:	08105df7 	.word	0x08105df7
 8105d24:	08105df7 	.word	0x08105df7
 8105d28:	08105db3 	.word	0x08105db3
 8105d2c:	08105df7 	.word	0x08105df7
 8105d30:	08105df7 	.word	0x08105df7
 8105d34:	08105df7 	.word	0x08105df7
 8105d38:	08105df7 	.word	0x08105df7
 8105d3c:	08105df7 	.word	0x08105df7
 8105d40:	08105df7 	.word	0x08105df7
 8105d44:	08105df7 	.word	0x08105df7
 8105d48:	08105dc3 	.word	0x08105dc3
 8105d4c:	08105df7 	.word	0x08105df7
 8105d50:	08105df7 	.word	0x08105df7
 8105d54:	08105df7 	.word	0x08105df7
 8105d58:	08105df7 	.word	0x08105df7
 8105d5c:	08105df7 	.word	0x08105df7
 8105d60:	08105df7 	.word	0x08105df7
 8105d64:	08105df7 	.word	0x08105df7
 8105d68:	08105df7 	.word	0x08105df7
 8105d6c:	08105df7 	.word	0x08105df7
 8105d70:	08105df7 	.word	0x08105df7
 8105d74:	08105df7 	.word	0x08105df7
 8105d78:	08105df7 	.word	0x08105df7
 8105d7c:	08105df7 	.word	0x08105df7
 8105d80:	08105df7 	.word	0x08105df7
 8105d84:	08105df7 	.word	0x08105df7
 8105d88:	08105de9 	.word	0x08105de9
 8105d8c:	2b40      	cmp	r3, #64	; 0x40
 8105d8e:	d02e      	beq.n	8105dee <UART_SetConfig+0x8aa>
 8105d90:	e031      	b.n	8105df6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105d92:	f7fd fca1 	bl	81036d8 <HAL_RCC_GetPCLK1Freq>
 8105d96:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105d98:	e033      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8105d9a:	f7fd fcb3 	bl	8103704 <HAL_RCC_GetPCLK2Freq>
 8105d9e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105da0:	e02f      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105da6:	4618      	mov	r0, r3
 8105da8:	f7fe fee2 	bl	8104b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105dae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105db0:	e027      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105db2:	f107 0318 	add.w	r3, r7, #24
 8105db6:	4618      	mov	r0, r3
 8105db8:	f7ff f82e 	bl	8104e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105dbc:	69fb      	ldr	r3, [r7, #28]
 8105dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105dc0:	e01f      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105dc2:	4b2d      	ldr	r3, [pc, #180]	; (8105e78 <UART_SetConfig+0x934>)
 8105dc4:	681b      	ldr	r3, [r3, #0]
 8105dc6:	f003 0320 	and.w	r3, r3, #32
 8105dca:	2b00      	cmp	r3, #0
 8105dcc:	d009      	beq.n	8105de2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105dce:	4b2a      	ldr	r3, [pc, #168]	; (8105e78 <UART_SetConfig+0x934>)
 8105dd0:	681b      	ldr	r3, [r3, #0]
 8105dd2:	08db      	lsrs	r3, r3, #3
 8105dd4:	f003 0303 	and.w	r3, r3, #3
 8105dd8:	4a24      	ldr	r2, [pc, #144]	; (8105e6c <UART_SetConfig+0x928>)
 8105dda:	fa22 f303 	lsr.w	r3, r2, r3
 8105dde:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105de0:	e00f      	b.n	8105e02 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8105de2:	4b22      	ldr	r3, [pc, #136]	; (8105e6c <UART_SetConfig+0x928>)
 8105de4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105de6:	e00c      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8105de8:	4b21      	ldr	r3, [pc, #132]	; (8105e70 <UART_SetConfig+0x92c>)
 8105dea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105dec:	e009      	b.n	8105e02 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105df2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105df4:	e005      	b.n	8105e02 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8105df6:	2300      	movs	r3, #0
 8105df8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105dfa:	2301      	movs	r3, #1
 8105dfc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105e00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8105e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105e04:	2b00      	cmp	r3, #0
 8105e06:	f000 80e7 	beq.w	8105fd8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105e0a:	697b      	ldr	r3, [r7, #20]
 8105e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105e0e:	4a19      	ldr	r2, [pc, #100]	; (8105e74 <UART_SetConfig+0x930>)
 8105e10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105e14:	461a      	mov	r2, r3
 8105e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105e18:	fbb3 f3f2 	udiv	r3, r3, r2
 8105e1c:	005a      	lsls	r2, r3, #1
 8105e1e:	697b      	ldr	r3, [r7, #20]
 8105e20:	685b      	ldr	r3, [r3, #4]
 8105e22:	085b      	lsrs	r3, r3, #1
 8105e24:	441a      	add	r2, r3
 8105e26:	697b      	ldr	r3, [r7, #20]
 8105e28:	685b      	ldr	r3, [r3, #4]
 8105e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8105e2e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8105e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e32:	2b0f      	cmp	r3, #15
 8105e34:	d916      	bls.n	8105e64 <UART_SetConfig+0x920>
 8105e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105e3c:	d212      	bcs.n	8105e64 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8105e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e40:	b29b      	uxth	r3, r3
 8105e42:	f023 030f 	bic.w	r3, r3, #15
 8105e46:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8105e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e4a:	085b      	lsrs	r3, r3, #1
 8105e4c:	b29b      	uxth	r3, r3
 8105e4e:	f003 0307 	and.w	r3, r3, #7
 8105e52:	b29a      	uxth	r2, r3
 8105e54:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8105e56:	4313      	orrs	r3, r2
 8105e58:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8105e5a:	697b      	ldr	r3, [r7, #20]
 8105e5c:	681b      	ldr	r3, [r3, #0]
 8105e5e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8105e60:	60da      	str	r2, [r3, #12]
 8105e62:	e0b9      	b.n	8105fd8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8105e64:	2301      	movs	r3, #1
 8105e66:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105e6a:	e0b5      	b.n	8105fd8 <UART_SetConfig+0xa94>
 8105e6c:	03d09000 	.word	0x03d09000
 8105e70:	003d0900 	.word	0x003d0900
 8105e74:	0810afe4 	.word	0x0810afe4
 8105e78:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8105e7c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105e80:	2b20      	cmp	r3, #32
 8105e82:	dc49      	bgt.n	8105f18 <UART_SetConfig+0x9d4>
 8105e84:	2b00      	cmp	r3, #0
 8105e86:	db7c      	blt.n	8105f82 <UART_SetConfig+0xa3e>
 8105e88:	2b20      	cmp	r3, #32
 8105e8a:	d87a      	bhi.n	8105f82 <UART_SetConfig+0xa3e>
 8105e8c:	a201      	add	r2, pc, #4	; (adr r2, 8105e94 <UART_SetConfig+0x950>)
 8105e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105e92:	bf00      	nop
 8105e94:	08105f1f 	.word	0x08105f1f
 8105e98:	08105f27 	.word	0x08105f27
 8105e9c:	08105f83 	.word	0x08105f83
 8105ea0:	08105f83 	.word	0x08105f83
 8105ea4:	08105f2f 	.word	0x08105f2f
 8105ea8:	08105f83 	.word	0x08105f83
 8105eac:	08105f83 	.word	0x08105f83
 8105eb0:	08105f83 	.word	0x08105f83
 8105eb4:	08105f3f 	.word	0x08105f3f
 8105eb8:	08105f83 	.word	0x08105f83
 8105ebc:	08105f83 	.word	0x08105f83
 8105ec0:	08105f83 	.word	0x08105f83
 8105ec4:	08105f83 	.word	0x08105f83
 8105ec8:	08105f83 	.word	0x08105f83
 8105ecc:	08105f83 	.word	0x08105f83
 8105ed0:	08105f83 	.word	0x08105f83
 8105ed4:	08105f4f 	.word	0x08105f4f
 8105ed8:	08105f83 	.word	0x08105f83
 8105edc:	08105f83 	.word	0x08105f83
 8105ee0:	08105f83 	.word	0x08105f83
 8105ee4:	08105f83 	.word	0x08105f83
 8105ee8:	08105f83 	.word	0x08105f83
 8105eec:	08105f83 	.word	0x08105f83
 8105ef0:	08105f83 	.word	0x08105f83
 8105ef4:	08105f83 	.word	0x08105f83
 8105ef8:	08105f83 	.word	0x08105f83
 8105efc:	08105f83 	.word	0x08105f83
 8105f00:	08105f83 	.word	0x08105f83
 8105f04:	08105f83 	.word	0x08105f83
 8105f08:	08105f83 	.word	0x08105f83
 8105f0c:	08105f83 	.word	0x08105f83
 8105f10:	08105f83 	.word	0x08105f83
 8105f14:	08105f75 	.word	0x08105f75
 8105f18:	2b40      	cmp	r3, #64	; 0x40
 8105f1a:	d02e      	beq.n	8105f7a <UART_SetConfig+0xa36>
 8105f1c:	e031      	b.n	8105f82 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105f1e:	f7fd fbdb 	bl	81036d8 <HAL_RCC_GetPCLK1Freq>
 8105f22:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105f24:	e033      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8105f26:	f7fd fbed 	bl	8103704 <HAL_RCC_GetPCLK2Freq>
 8105f2a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105f2c:	e02f      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105f32:	4618      	mov	r0, r3
 8105f34:	f7fe fe1c 	bl	8104b70 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f3c:	e027      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105f3e:	f107 0318 	add.w	r3, r7, #24
 8105f42:	4618      	mov	r0, r3
 8105f44:	f7fe ff68 	bl	8104e18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105f48:	69fb      	ldr	r3, [r7, #28]
 8105f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f4c:	e01f      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105f4e:	4b2d      	ldr	r3, [pc, #180]	; (8106004 <UART_SetConfig+0xac0>)
 8105f50:	681b      	ldr	r3, [r3, #0]
 8105f52:	f003 0320 	and.w	r3, r3, #32
 8105f56:	2b00      	cmp	r3, #0
 8105f58:	d009      	beq.n	8105f6e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105f5a:	4b2a      	ldr	r3, [pc, #168]	; (8106004 <UART_SetConfig+0xac0>)
 8105f5c:	681b      	ldr	r3, [r3, #0]
 8105f5e:	08db      	lsrs	r3, r3, #3
 8105f60:	f003 0303 	and.w	r3, r3, #3
 8105f64:	4a28      	ldr	r2, [pc, #160]	; (8106008 <UART_SetConfig+0xac4>)
 8105f66:	fa22 f303 	lsr.w	r3, r2, r3
 8105f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105f6c:	e00f      	b.n	8105f8e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8105f6e:	4b26      	ldr	r3, [pc, #152]	; (8106008 <UART_SetConfig+0xac4>)
 8105f70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f72:	e00c      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8105f74:	4b25      	ldr	r3, [pc, #148]	; (810600c <UART_SetConfig+0xac8>)
 8105f76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f78:	e009      	b.n	8105f8e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f80:	e005      	b.n	8105f8e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8105f82:	2300      	movs	r3, #0
 8105f84:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105f86:	2301      	movs	r3, #1
 8105f88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105f8c:	bf00      	nop
    }

    if (pclk != 0U)
 8105f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105f90:	2b00      	cmp	r3, #0
 8105f92:	d021      	beq.n	8105fd8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105f94:	697b      	ldr	r3, [r7, #20]
 8105f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105f98:	4a1d      	ldr	r2, [pc, #116]	; (8106010 <UART_SetConfig+0xacc>)
 8105f9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105f9e:	461a      	mov	r2, r3
 8105fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105fa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8105fa6:	697b      	ldr	r3, [r7, #20]
 8105fa8:	685b      	ldr	r3, [r3, #4]
 8105faa:	085b      	lsrs	r3, r3, #1
 8105fac:	441a      	add	r2, r3
 8105fae:	697b      	ldr	r3, [r7, #20]
 8105fb0:	685b      	ldr	r3, [r3, #4]
 8105fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8105fb6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8105fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fba:	2b0f      	cmp	r3, #15
 8105fbc:	d909      	bls.n	8105fd2 <UART_SetConfig+0xa8e>
 8105fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105fc4:	d205      	bcs.n	8105fd2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8105fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fc8:	b29a      	uxth	r2, r3
 8105fca:	697b      	ldr	r3, [r7, #20]
 8105fcc:	681b      	ldr	r3, [r3, #0]
 8105fce:	60da      	str	r2, [r3, #12]
 8105fd0:	e002      	b.n	8105fd8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8105fd2:	2301      	movs	r3, #1
 8105fd4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8105fd8:	697b      	ldr	r3, [r7, #20]
 8105fda:	2201      	movs	r2, #1
 8105fdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8105fe0:	697b      	ldr	r3, [r7, #20]
 8105fe2:	2201      	movs	r2, #1
 8105fe4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8105fe8:	697b      	ldr	r3, [r7, #20]
 8105fea:	2200      	movs	r2, #0
 8105fec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8105fee:	697b      	ldr	r3, [r7, #20]
 8105ff0:	2200      	movs	r2, #0
 8105ff2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8105ff4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8105ff8:	4618      	mov	r0, r3
 8105ffa:	3748      	adds	r7, #72	; 0x48
 8105ffc:	46bd      	mov	sp, r7
 8105ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8106002:	bf00      	nop
 8106004:	58024400 	.word	0x58024400
 8106008:	03d09000 	.word	0x03d09000
 810600c:	003d0900 	.word	0x003d0900
 8106010:	0810afe4 	.word	0x0810afe4

08106014 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8106014:	b480      	push	{r7}
 8106016:	b083      	sub	sp, #12
 8106018:	af00      	add	r7, sp, #0
 810601a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810601c:	687b      	ldr	r3, [r7, #4]
 810601e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106020:	f003 0301 	and.w	r3, r3, #1
 8106024:	2b00      	cmp	r3, #0
 8106026:	d00a      	beq.n	810603e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106028:	687b      	ldr	r3, [r7, #4]
 810602a:	681b      	ldr	r3, [r3, #0]
 810602c:	685b      	ldr	r3, [r3, #4]
 810602e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8106032:	687b      	ldr	r3, [r7, #4]
 8106034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8106036:	687b      	ldr	r3, [r7, #4]
 8106038:	681b      	ldr	r3, [r3, #0]
 810603a:	430a      	orrs	r2, r1
 810603c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810603e:	687b      	ldr	r3, [r7, #4]
 8106040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106042:	f003 0302 	and.w	r3, r3, #2
 8106046:	2b00      	cmp	r3, #0
 8106048:	d00a      	beq.n	8106060 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810604a:	687b      	ldr	r3, [r7, #4]
 810604c:	681b      	ldr	r3, [r3, #0]
 810604e:	685b      	ldr	r3, [r3, #4]
 8106050:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8106054:	687b      	ldr	r3, [r7, #4]
 8106056:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8106058:	687b      	ldr	r3, [r7, #4]
 810605a:	681b      	ldr	r3, [r3, #0]
 810605c:	430a      	orrs	r2, r1
 810605e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106060:	687b      	ldr	r3, [r7, #4]
 8106062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106064:	f003 0304 	and.w	r3, r3, #4
 8106068:	2b00      	cmp	r3, #0
 810606a:	d00a      	beq.n	8106082 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810606c:	687b      	ldr	r3, [r7, #4]
 810606e:	681b      	ldr	r3, [r3, #0]
 8106070:	685b      	ldr	r3, [r3, #4]
 8106072:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8106076:	687b      	ldr	r3, [r7, #4]
 8106078:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	430a      	orrs	r2, r1
 8106080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8106082:	687b      	ldr	r3, [r7, #4]
 8106084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106086:	f003 0308 	and.w	r3, r3, #8
 810608a:	2b00      	cmp	r3, #0
 810608c:	d00a      	beq.n	81060a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810608e:	687b      	ldr	r3, [r7, #4]
 8106090:	681b      	ldr	r3, [r3, #0]
 8106092:	685b      	ldr	r3, [r3, #4]
 8106094:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8106098:	687b      	ldr	r3, [r7, #4]
 810609a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810609c:	687b      	ldr	r3, [r7, #4]
 810609e:	681b      	ldr	r3, [r3, #0]
 81060a0:	430a      	orrs	r2, r1
 81060a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81060a4:	687b      	ldr	r3, [r7, #4]
 81060a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060a8:	f003 0310 	and.w	r3, r3, #16
 81060ac:	2b00      	cmp	r3, #0
 81060ae:	d00a      	beq.n	81060c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81060b0:	687b      	ldr	r3, [r7, #4]
 81060b2:	681b      	ldr	r3, [r3, #0]
 81060b4:	689b      	ldr	r3, [r3, #8]
 81060b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81060ba:	687b      	ldr	r3, [r7, #4]
 81060bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81060be:	687b      	ldr	r3, [r7, #4]
 81060c0:	681b      	ldr	r3, [r3, #0]
 81060c2:	430a      	orrs	r2, r1
 81060c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 81060c6:	687b      	ldr	r3, [r7, #4]
 81060c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060ca:	f003 0320 	and.w	r3, r3, #32
 81060ce:	2b00      	cmp	r3, #0
 81060d0:	d00a      	beq.n	81060e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81060d2:	687b      	ldr	r3, [r7, #4]
 81060d4:	681b      	ldr	r3, [r3, #0]
 81060d6:	689b      	ldr	r3, [r3, #8]
 81060d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 81060dc:	687b      	ldr	r3, [r7, #4]
 81060de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81060e0:	687b      	ldr	r3, [r7, #4]
 81060e2:	681b      	ldr	r3, [r3, #0]
 81060e4:	430a      	orrs	r2, r1
 81060e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81060e8:	687b      	ldr	r3, [r7, #4]
 81060ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81060f0:	2b00      	cmp	r3, #0
 81060f2:	d01a      	beq.n	810612a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81060f4:	687b      	ldr	r3, [r7, #4]
 81060f6:	681b      	ldr	r3, [r3, #0]
 81060f8:	685b      	ldr	r3, [r3, #4]
 81060fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 81060fe:	687b      	ldr	r3, [r7, #4]
 8106100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8106102:	687b      	ldr	r3, [r7, #4]
 8106104:	681b      	ldr	r3, [r3, #0]
 8106106:	430a      	orrs	r2, r1
 8106108:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810610a:	687b      	ldr	r3, [r7, #4]
 810610c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810610e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106112:	d10a      	bne.n	810612a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106114:	687b      	ldr	r3, [r7, #4]
 8106116:	681b      	ldr	r3, [r3, #0]
 8106118:	685b      	ldr	r3, [r3, #4]
 810611a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810611e:	687b      	ldr	r3, [r7, #4]
 8106120:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8106122:	687b      	ldr	r3, [r7, #4]
 8106124:	681b      	ldr	r3, [r3, #0]
 8106126:	430a      	orrs	r2, r1
 8106128:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810612a:	687b      	ldr	r3, [r7, #4]
 810612c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810612e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106132:	2b00      	cmp	r3, #0
 8106134:	d00a      	beq.n	810614c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106136:	687b      	ldr	r3, [r7, #4]
 8106138:	681b      	ldr	r3, [r3, #0]
 810613a:	685b      	ldr	r3, [r3, #4]
 810613c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8106140:	687b      	ldr	r3, [r7, #4]
 8106142:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8106144:	687b      	ldr	r3, [r7, #4]
 8106146:	681b      	ldr	r3, [r3, #0]
 8106148:	430a      	orrs	r2, r1
 810614a:	605a      	str	r2, [r3, #4]
  }
}
 810614c:	bf00      	nop
 810614e:	370c      	adds	r7, #12
 8106150:	46bd      	mov	sp, r7
 8106152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106156:	4770      	bx	lr

08106158 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8106158:	b580      	push	{r7, lr}
 810615a:	b098      	sub	sp, #96	; 0x60
 810615c:	af02      	add	r7, sp, #8
 810615e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106160:	687b      	ldr	r3, [r7, #4]
 8106162:	2200      	movs	r2, #0
 8106164:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8106168:	f7fb fe60 	bl	8101e2c <HAL_GetTick>
 810616c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810616e:	687b      	ldr	r3, [r7, #4]
 8106170:	681b      	ldr	r3, [r3, #0]
 8106172:	681b      	ldr	r3, [r3, #0]
 8106174:	f003 0308 	and.w	r3, r3, #8
 8106178:	2b08      	cmp	r3, #8
 810617a:	d12f      	bne.n	81061dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810617c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8106180:	9300      	str	r3, [sp, #0]
 8106182:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8106184:	2200      	movs	r2, #0
 8106186:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810618a:	6878      	ldr	r0, [r7, #4]
 810618c:	f000 f88e 	bl	81062ac <UART_WaitOnFlagUntilTimeout>
 8106190:	4603      	mov	r3, r0
 8106192:	2b00      	cmp	r3, #0
 8106194:	d022      	beq.n	81061dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8106196:	687b      	ldr	r3, [r7, #4]
 8106198:	681b      	ldr	r3, [r3, #0]
 810619a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810619c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810619e:	e853 3f00 	ldrex	r3, [r3]
 81061a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 81061a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81061aa:	653b      	str	r3, [r7, #80]	; 0x50
 81061ac:	687b      	ldr	r3, [r7, #4]
 81061ae:	681b      	ldr	r3, [r3, #0]
 81061b0:	461a      	mov	r2, r3
 81061b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81061b4:	647b      	str	r3, [r7, #68]	; 0x44
 81061b6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81061b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 81061ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81061bc:	e841 2300 	strex	r3, r2, [r1]
 81061c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 81061c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81061c4:	2b00      	cmp	r3, #0
 81061c6:	d1e6      	bne.n	8106196 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 81061c8:	687b      	ldr	r3, [r7, #4]
 81061ca:	2220      	movs	r2, #32
 81061cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 81061d0:	687b      	ldr	r3, [r7, #4]
 81061d2:	2200      	movs	r2, #0
 81061d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81061d8:	2303      	movs	r3, #3
 81061da:	e063      	b.n	81062a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81061dc:	687b      	ldr	r3, [r7, #4]
 81061de:	681b      	ldr	r3, [r3, #0]
 81061e0:	681b      	ldr	r3, [r3, #0]
 81061e2:	f003 0304 	and.w	r3, r3, #4
 81061e6:	2b04      	cmp	r3, #4
 81061e8:	d149      	bne.n	810627e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81061ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81061ee:	9300      	str	r3, [sp, #0]
 81061f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81061f2:	2200      	movs	r2, #0
 81061f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 81061f8:	6878      	ldr	r0, [r7, #4]
 81061fa:	f000 f857 	bl	81062ac <UART_WaitOnFlagUntilTimeout>
 81061fe:	4603      	mov	r3, r0
 8106200:	2b00      	cmp	r3, #0
 8106202:	d03c      	beq.n	810627e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106204:	687b      	ldr	r3, [r7, #4]
 8106206:	681b      	ldr	r3, [r3, #0]
 8106208:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810620c:	e853 3f00 	ldrex	r3, [r3]
 8106210:	623b      	str	r3, [r7, #32]
   return(result);
 8106212:	6a3b      	ldr	r3, [r7, #32]
 8106214:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8106218:	64fb      	str	r3, [r7, #76]	; 0x4c
 810621a:	687b      	ldr	r3, [r7, #4]
 810621c:	681b      	ldr	r3, [r3, #0]
 810621e:	461a      	mov	r2, r3
 8106220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8106222:	633b      	str	r3, [r7, #48]	; 0x30
 8106224:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106226:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8106228:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810622a:	e841 2300 	strex	r3, r2, [r1]
 810622e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8106230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106232:	2b00      	cmp	r3, #0
 8106234:	d1e6      	bne.n	8106204 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106236:	687b      	ldr	r3, [r7, #4]
 8106238:	681b      	ldr	r3, [r3, #0]
 810623a:	3308      	adds	r3, #8
 810623c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810623e:	693b      	ldr	r3, [r7, #16]
 8106240:	e853 3f00 	ldrex	r3, [r3]
 8106244:	60fb      	str	r3, [r7, #12]
   return(result);
 8106246:	68fb      	ldr	r3, [r7, #12]
 8106248:	f023 0301 	bic.w	r3, r3, #1
 810624c:	64bb      	str	r3, [r7, #72]	; 0x48
 810624e:	687b      	ldr	r3, [r7, #4]
 8106250:	681b      	ldr	r3, [r3, #0]
 8106252:	3308      	adds	r3, #8
 8106254:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8106256:	61fa      	str	r2, [r7, #28]
 8106258:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810625a:	69b9      	ldr	r1, [r7, #24]
 810625c:	69fa      	ldr	r2, [r7, #28]
 810625e:	e841 2300 	strex	r3, r2, [r1]
 8106262:	617b      	str	r3, [r7, #20]
   return(result);
 8106264:	697b      	ldr	r3, [r7, #20]
 8106266:	2b00      	cmp	r3, #0
 8106268:	d1e5      	bne.n	8106236 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810626a:	687b      	ldr	r3, [r7, #4]
 810626c:	2220      	movs	r2, #32
 810626e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8106272:	687b      	ldr	r3, [r7, #4]
 8106274:	2200      	movs	r2, #0
 8106276:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810627a:	2303      	movs	r3, #3
 810627c:	e012      	b.n	81062a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810627e:	687b      	ldr	r3, [r7, #4]
 8106280:	2220      	movs	r2, #32
 8106282:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8106286:	687b      	ldr	r3, [r7, #4]
 8106288:	2220      	movs	r2, #32
 810628a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810628e:	687b      	ldr	r3, [r7, #4]
 8106290:	2200      	movs	r2, #0
 8106292:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106294:	687b      	ldr	r3, [r7, #4]
 8106296:	2200      	movs	r2, #0
 8106298:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 810629a:	687b      	ldr	r3, [r7, #4]
 810629c:	2200      	movs	r2, #0
 810629e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81062a2:	2300      	movs	r3, #0
}
 81062a4:	4618      	mov	r0, r3
 81062a6:	3758      	adds	r7, #88	; 0x58
 81062a8:	46bd      	mov	sp, r7
 81062aa:	bd80      	pop	{r7, pc}

081062ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81062ac:	b580      	push	{r7, lr}
 81062ae:	b084      	sub	sp, #16
 81062b0:	af00      	add	r7, sp, #0
 81062b2:	60f8      	str	r0, [r7, #12]
 81062b4:	60b9      	str	r1, [r7, #8]
 81062b6:	603b      	str	r3, [r7, #0]
 81062b8:	4613      	mov	r3, r2
 81062ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81062bc:	e049      	b.n	8106352 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81062be:	69bb      	ldr	r3, [r7, #24]
 81062c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81062c4:	d045      	beq.n	8106352 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81062c6:	f7fb fdb1 	bl	8101e2c <HAL_GetTick>
 81062ca:	4602      	mov	r2, r0
 81062cc:	683b      	ldr	r3, [r7, #0]
 81062ce:	1ad3      	subs	r3, r2, r3
 81062d0:	69ba      	ldr	r2, [r7, #24]
 81062d2:	429a      	cmp	r2, r3
 81062d4:	d302      	bcc.n	81062dc <UART_WaitOnFlagUntilTimeout+0x30>
 81062d6:	69bb      	ldr	r3, [r7, #24]
 81062d8:	2b00      	cmp	r3, #0
 81062da:	d101      	bne.n	81062e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 81062dc:	2303      	movs	r3, #3
 81062de:	e048      	b.n	8106372 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 81062e0:	68fb      	ldr	r3, [r7, #12]
 81062e2:	681b      	ldr	r3, [r3, #0]
 81062e4:	681b      	ldr	r3, [r3, #0]
 81062e6:	f003 0304 	and.w	r3, r3, #4
 81062ea:	2b00      	cmp	r3, #0
 81062ec:	d031      	beq.n	8106352 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 81062ee:	68fb      	ldr	r3, [r7, #12]
 81062f0:	681b      	ldr	r3, [r3, #0]
 81062f2:	69db      	ldr	r3, [r3, #28]
 81062f4:	f003 0308 	and.w	r3, r3, #8
 81062f8:	2b08      	cmp	r3, #8
 81062fa:	d110      	bne.n	810631e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 81062fc:	68fb      	ldr	r3, [r7, #12]
 81062fe:	681b      	ldr	r3, [r3, #0]
 8106300:	2208      	movs	r2, #8
 8106302:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8106304:	68f8      	ldr	r0, [r7, #12]
 8106306:	f000 f838 	bl	810637a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 810630a:	68fb      	ldr	r3, [r7, #12]
 810630c:	2208      	movs	r2, #8
 810630e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8106312:	68fb      	ldr	r3, [r7, #12]
 8106314:	2200      	movs	r2, #0
 8106316:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 810631a:	2301      	movs	r3, #1
 810631c:	e029      	b.n	8106372 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810631e:	68fb      	ldr	r3, [r7, #12]
 8106320:	681b      	ldr	r3, [r3, #0]
 8106322:	69db      	ldr	r3, [r3, #28]
 8106324:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8106328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810632c:	d111      	bne.n	8106352 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810632e:	68fb      	ldr	r3, [r7, #12]
 8106330:	681b      	ldr	r3, [r3, #0]
 8106332:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8106336:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8106338:	68f8      	ldr	r0, [r7, #12]
 810633a:	f000 f81e 	bl	810637a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810633e:	68fb      	ldr	r3, [r7, #12]
 8106340:	2220      	movs	r2, #32
 8106342:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8106346:	68fb      	ldr	r3, [r7, #12]
 8106348:	2200      	movs	r2, #0
 810634a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 810634e:	2303      	movs	r3, #3
 8106350:	e00f      	b.n	8106372 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106352:	68fb      	ldr	r3, [r7, #12]
 8106354:	681b      	ldr	r3, [r3, #0]
 8106356:	69da      	ldr	r2, [r3, #28]
 8106358:	68bb      	ldr	r3, [r7, #8]
 810635a:	4013      	ands	r3, r2
 810635c:	68ba      	ldr	r2, [r7, #8]
 810635e:	429a      	cmp	r2, r3
 8106360:	bf0c      	ite	eq
 8106362:	2301      	moveq	r3, #1
 8106364:	2300      	movne	r3, #0
 8106366:	b2db      	uxtb	r3, r3
 8106368:	461a      	mov	r2, r3
 810636a:	79fb      	ldrb	r3, [r7, #7]
 810636c:	429a      	cmp	r2, r3
 810636e:	d0a6      	beq.n	81062be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8106370:	2300      	movs	r3, #0
}
 8106372:	4618      	mov	r0, r3
 8106374:	3710      	adds	r7, #16
 8106376:	46bd      	mov	sp, r7
 8106378:	bd80      	pop	{r7, pc}

0810637a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810637a:	b480      	push	{r7}
 810637c:	b095      	sub	sp, #84	; 0x54
 810637e:	af00      	add	r7, sp, #0
 8106380:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106382:	687b      	ldr	r3, [r7, #4]
 8106384:	681b      	ldr	r3, [r3, #0]
 8106386:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810638a:	e853 3f00 	ldrex	r3, [r3]
 810638e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8106390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106392:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8106396:	64fb      	str	r3, [r7, #76]	; 0x4c
 8106398:	687b      	ldr	r3, [r7, #4]
 810639a:	681b      	ldr	r3, [r3, #0]
 810639c:	461a      	mov	r2, r3
 810639e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81063a0:	643b      	str	r3, [r7, #64]	; 0x40
 81063a2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81063a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 81063a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81063a8:	e841 2300 	strex	r3, r2, [r1]
 81063ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81063ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063b0:	2b00      	cmp	r3, #0
 81063b2:	d1e6      	bne.n	8106382 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81063b4:	687b      	ldr	r3, [r7, #4]
 81063b6:	681b      	ldr	r3, [r3, #0]
 81063b8:	3308      	adds	r3, #8
 81063ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81063bc:	6a3b      	ldr	r3, [r7, #32]
 81063be:	e853 3f00 	ldrex	r3, [r3]
 81063c2:	61fb      	str	r3, [r7, #28]
   return(result);
 81063c4:	69fb      	ldr	r3, [r7, #28]
 81063c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81063ca:	f023 0301 	bic.w	r3, r3, #1
 81063ce:	64bb      	str	r3, [r7, #72]	; 0x48
 81063d0:	687b      	ldr	r3, [r7, #4]
 81063d2:	681b      	ldr	r3, [r3, #0]
 81063d4:	3308      	adds	r3, #8
 81063d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81063d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 81063da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81063dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81063de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81063e0:	e841 2300 	strex	r3, r2, [r1]
 81063e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81063e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81063e8:	2b00      	cmp	r3, #0
 81063ea:	d1e3      	bne.n	81063b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81063ec:	687b      	ldr	r3, [r7, #4]
 81063ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81063f0:	2b01      	cmp	r3, #1
 81063f2:	d118      	bne.n	8106426 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81063f4:	687b      	ldr	r3, [r7, #4]
 81063f6:	681b      	ldr	r3, [r3, #0]
 81063f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81063fa:	68fb      	ldr	r3, [r7, #12]
 81063fc:	e853 3f00 	ldrex	r3, [r3]
 8106400:	60bb      	str	r3, [r7, #8]
   return(result);
 8106402:	68bb      	ldr	r3, [r7, #8]
 8106404:	f023 0310 	bic.w	r3, r3, #16
 8106408:	647b      	str	r3, [r7, #68]	; 0x44
 810640a:	687b      	ldr	r3, [r7, #4]
 810640c:	681b      	ldr	r3, [r3, #0]
 810640e:	461a      	mov	r2, r3
 8106410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8106412:	61bb      	str	r3, [r7, #24]
 8106414:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106416:	6979      	ldr	r1, [r7, #20]
 8106418:	69ba      	ldr	r2, [r7, #24]
 810641a:	e841 2300 	strex	r3, r2, [r1]
 810641e:	613b      	str	r3, [r7, #16]
   return(result);
 8106420:	693b      	ldr	r3, [r7, #16]
 8106422:	2b00      	cmp	r3, #0
 8106424:	d1e6      	bne.n	81063f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8106426:	687b      	ldr	r3, [r7, #4]
 8106428:	2220      	movs	r2, #32
 810642a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810642e:	687b      	ldr	r3, [r7, #4]
 8106430:	2200      	movs	r2, #0
 8106432:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8106434:	687b      	ldr	r3, [r7, #4]
 8106436:	2200      	movs	r2, #0
 8106438:	675a      	str	r2, [r3, #116]	; 0x74
}
 810643a:	bf00      	nop
 810643c:	3754      	adds	r7, #84	; 0x54
 810643e:	46bd      	mov	sp, r7
 8106440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106444:	4770      	bx	lr

08106446 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8106446:	b480      	push	{r7}
 8106448:	b085      	sub	sp, #20
 810644a:	af00      	add	r7, sp, #0
 810644c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810644e:	687b      	ldr	r3, [r7, #4]
 8106450:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8106454:	2b01      	cmp	r3, #1
 8106456:	d101      	bne.n	810645c <HAL_UARTEx_DisableFifoMode+0x16>
 8106458:	2302      	movs	r3, #2
 810645a:	e027      	b.n	81064ac <HAL_UARTEx_DisableFifoMode+0x66>
 810645c:	687b      	ldr	r3, [r7, #4]
 810645e:	2201      	movs	r2, #1
 8106460:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8106464:	687b      	ldr	r3, [r7, #4]
 8106466:	2224      	movs	r2, #36	; 0x24
 8106468:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810646c:	687b      	ldr	r3, [r7, #4]
 810646e:	681b      	ldr	r3, [r3, #0]
 8106470:	681b      	ldr	r3, [r3, #0]
 8106472:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106474:	687b      	ldr	r3, [r7, #4]
 8106476:	681b      	ldr	r3, [r3, #0]
 8106478:	681a      	ldr	r2, [r3, #0]
 810647a:	687b      	ldr	r3, [r7, #4]
 810647c:	681b      	ldr	r3, [r3, #0]
 810647e:	f022 0201 	bic.w	r2, r2, #1
 8106482:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8106484:	68fb      	ldr	r3, [r7, #12]
 8106486:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810648a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810648c:	687b      	ldr	r3, [r7, #4]
 810648e:	2200      	movs	r2, #0
 8106490:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106492:	687b      	ldr	r3, [r7, #4]
 8106494:	681b      	ldr	r3, [r3, #0]
 8106496:	68fa      	ldr	r2, [r7, #12]
 8106498:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810649a:	687b      	ldr	r3, [r7, #4]
 810649c:	2220      	movs	r2, #32
 810649e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81064a2:	687b      	ldr	r3, [r7, #4]
 81064a4:	2200      	movs	r2, #0
 81064a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81064aa:	2300      	movs	r3, #0
}
 81064ac:	4618      	mov	r0, r3
 81064ae:	3714      	adds	r7, #20
 81064b0:	46bd      	mov	sp, r7
 81064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81064b6:	4770      	bx	lr

081064b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81064b8:	b580      	push	{r7, lr}
 81064ba:	b084      	sub	sp, #16
 81064bc:	af00      	add	r7, sp, #0
 81064be:	6078      	str	r0, [r7, #4]
 81064c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81064c2:	687b      	ldr	r3, [r7, #4]
 81064c4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 81064c8:	2b01      	cmp	r3, #1
 81064ca:	d101      	bne.n	81064d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81064cc:	2302      	movs	r3, #2
 81064ce:	e02d      	b.n	810652c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81064d0:	687b      	ldr	r3, [r7, #4]
 81064d2:	2201      	movs	r2, #1
 81064d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81064d8:	687b      	ldr	r3, [r7, #4]
 81064da:	2224      	movs	r2, #36	; 0x24
 81064dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81064e0:	687b      	ldr	r3, [r7, #4]
 81064e2:	681b      	ldr	r3, [r3, #0]
 81064e4:	681b      	ldr	r3, [r3, #0]
 81064e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81064e8:	687b      	ldr	r3, [r7, #4]
 81064ea:	681b      	ldr	r3, [r3, #0]
 81064ec:	681a      	ldr	r2, [r3, #0]
 81064ee:	687b      	ldr	r3, [r7, #4]
 81064f0:	681b      	ldr	r3, [r3, #0]
 81064f2:	f022 0201 	bic.w	r2, r2, #1
 81064f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81064f8:	687b      	ldr	r3, [r7, #4]
 81064fa:	681b      	ldr	r3, [r3, #0]
 81064fc:	689b      	ldr	r3, [r3, #8]
 81064fe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8106502:	687b      	ldr	r3, [r7, #4]
 8106504:	681b      	ldr	r3, [r3, #0]
 8106506:	683a      	ldr	r2, [r7, #0]
 8106508:	430a      	orrs	r2, r1
 810650a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810650c:	6878      	ldr	r0, [r7, #4]
 810650e:	f000 f84f 	bl	81065b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106512:	687b      	ldr	r3, [r7, #4]
 8106514:	681b      	ldr	r3, [r3, #0]
 8106516:	68fa      	ldr	r2, [r7, #12]
 8106518:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810651a:	687b      	ldr	r3, [r7, #4]
 810651c:	2220      	movs	r2, #32
 810651e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8106522:	687b      	ldr	r3, [r7, #4]
 8106524:	2200      	movs	r2, #0
 8106526:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810652a:	2300      	movs	r3, #0
}
 810652c:	4618      	mov	r0, r3
 810652e:	3710      	adds	r7, #16
 8106530:	46bd      	mov	sp, r7
 8106532:	bd80      	pop	{r7, pc}

08106534 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8106534:	b580      	push	{r7, lr}
 8106536:	b084      	sub	sp, #16
 8106538:	af00      	add	r7, sp, #0
 810653a:	6078      	str	r0, [r7, #4]
 810653c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810653e:	687b      	ldr	r3, [r7, #4]
 8106540:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8106544:	2b01      	cmp	r3, #1
 8106546:	d101      	bne.n	810654c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8106548:	2302      	movs	r3, #2
 810654a:	e02d      	b.n	81065a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810654c:	687b      	ldr	r3, [r7, #4]
 810654e:	2201      	movs	r2, #1
 8106550:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8106554:	687b      	ldr	r3, [r7, #4]
 8106556:	2224      	movs	r2, #36	; 0x24
 8106558:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810655c:	687b      	ldr	r3, [r7, #4]
 810655e:	681b      	ldr	r3, [r3, #0]
 8106560:	681b      	ldr	r3, [r3, #0]
 8106562:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8106564:	687b      	ldr	r3, [r7, #4]
 8106566:	681b      	ldr	r3, [r3, #0]
 8106568:	681a      	ldr	r2, [r3, #0]
 810656a:	687b      	ldr	r3, [r7, #4]
 810656c:	681b      	ldr	r3, [r3, #0]
 810656e:	f022 0201 	bic.w	r2, r2, #1
 8106572:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8106574:	687b      	ldr	r3, [r7, #4]
 8106576:	681b      	ldr	r3, [r3, #0]
 8106578:	689b      	ldr	r3, [r3, #8]
 810657a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810657e:	687b      	ldr	r3, [r7, #4]
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	683a      	ldr	r2, [r7, #0]
 8106584:	430a      	orrs	r2, r1
 8106586:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8106588:	6878      	ldr	r0, [r7, #4]
 810658a:	f000 f811 	bl	81065b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	681b      	ldr	r3, [r3, #0]
 8106592:	68fa      	ldr	r2, [r7, #12]
 8106594:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8106596:	687b      	ldr	r3, [r7, #4]
 8106598:	2220      	movs	r2, #32
 810659a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810659e:	687b      	ldr	r3, [r7, #4]
 81065a0:	2200      	movs	r2, #0
 81065a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81065a6:	2300      	movs	r3, #0
}
 81065a8:	4618      	mov	r0, r3
 81065aa:	3710      	adds	r7, #16
 81065ac:	46bd      	mov	sp, r7
 81065ae:	bd80      	pop	{r7, pc}

081065b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81065b0:	b480      	push	{r7}
 81065b2:	b085      	sub	sp, #20
 81065b4:	af00      	add	r7, sp, #0
 81065b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81065b8:	687b      	ldr	r3, [r7, #4]
 81065ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81065bc:	2b00      	cmp	r3, #0
 81065be:	d108      	bne.n	81065d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81065c0:	687b      	ldr	r3, [r7, #4]
 81065c2:	2201      	movs	r2, #1
 81065c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81065c8:	687b      	ldr	r3, [r7, #4]
 81065ca:	2201      	movs	r2, #1
 81065cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81065d0:	e031      	b.n	8106636 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81065d2:	2310      	movs	r3, #16
 81065d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81065d6:	2310      	movs	r3, #16
 81065d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81065da:	687b      	ldr	r3, [r7, #4]
 81065dc:	681b      	ldr	r3, [r3, #0]
 81065de:	689b      	ldr	r3, [r3, #8]
 81065e0:	0e5b      	lsrs	r3, r3, #25
 81065e2:	b2db      	uxtb	r3, r3
 81065e4:	f003 0307 	and.w	r3, r3, #7
 81065e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81065ea:	687b      	ldr	r3, [r7, #4]
 81065ec:	681b      	ldr	r3, [r3, #0]
 81065ee:	689b      	ldr	r3, [r3, #8]
 81065f0:	0f5b      	lsrs	r3, r3, #29
 81065f2:	b2db      	uxtb	r3, r3
 81065f4:	f003 0307 	and.w	r3, r3, #7
 81065f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81065fa:	7bbb      	ldrb	r3, [r7, #14]
 81065fc:	7b3a      	ldrb	r2, [r7, #12]
 81065fe:	4911      	ldr	r1, [pc, #68]	; (8106644 <UARTEx_SetNbDataToProcess+0x94>)
 8106600:	5c8a      	ldrb	r2, [r1, r2]
 8106602:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8106606:	7b3a      	ldrb	r2, [r7, #12]
 8106608:	490f      	ldr	r1, [pc, #60]	; (8106648 <UARTEx_SetNbDataToProcess+0x98>)
 810660a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810660c:	fb93 f3f2 	sdiv	r3, r3, r2
 8106610:	b29a      	uxth	r2, r3
 8106612:	687b      	ldr	r3, [r7, #4]
 8106614:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106618:	7bfb      	ldrb	r3, [r7, #15]
 810661a:	7b7a      	ldrb	r2, [r7, #13]
 810661c:	4909      	ldr	r1, [pc, #36]	; (8106644 <UARTEx_SetNbDataToProcess+0x94>)
 810661e:	5c8a      	ldrb	r2, [r1, r2]
 8106620:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8106624:	7b7a      	ldrb	r2, [r7, #13]
 8106626:	4908      	ldr	r1, [pc, #32]	; (8106648 <UARTEx_SetNbDataToProcess+0x98>)
 8106628:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810662a:	fb93 f3f2 	sdiv	r3, r3, r2
 810662e:	b29a      	uxth	r2, r3
 8106630:	687b      	ldr	r3, [r7, #4]
 8106632:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8106636:	bf00      	nop
 8106638:	3714      	adds	r7, #20
 810663a:	46bd      	mov	sp, r7
 810663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106640:	4770      	bx	lr
 8106642:	bf00      	nop
 8106644:	0810affc 	.word	0x0810affc
 8106648:	0810b004 	.word	0x0810b004

0810664c <__cvt>:
 810664c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8106650:	ec55 4b10 	vmov	r4, r5, d0
 8106654:	2d00      	cmp	r5, #0
 8106656:	460e      	mov	r6, r1
 8106658:	4619      	mov	r1, r3
 810665a:	462b      	mov	r3, r5
 810665c:	bfbb      	ittet	lt
 810665e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8106662:	461d      	movlt	r5, r3
 8106664:	2300      	movge	r3, #0
 8106666:	232d      	movlt	r3, #45	; 0x2d
 8106668:	700b      	strb	r3, [r1, #0]
 810666a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810666c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8106670:	4691      	mov	r9, r2
 8106672:	f023 0820 	bic.w	r8, r3, #32
 8106676:	bfbc      	itt	lt
 8106678:	4622      	movlt	r2, r4
 810667a:	4614      	movlt	r4, r2
 810667c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8106680:	d005      	beq.n	810668e <__cvt+0x42>
 8106682:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8106686:	d100      	bne.n	810668a <__cvt+0x3e>
 8106688:	3601      	adds	r6, #1
 810668a:	2102      	movs	r1, #2
 810668c:	e000      	b.n	8106690 <__cvt+0x44>
 810668e:	2103      	movs	r1, #3
 8106690:	ab03      	add	r3, sp, #12
 8106692:	9301      	str	r3, [sp, #4]
 8106694:	ab02      	add	r3, sp, #8
 8106696:	9300      	str	r3, [sp, #0]
 8106698:	ec45 4b10 	vmov	d0, r4, r5
 810669c:	4653      	mov	r3, sl
 810669e:	4632      	mov	r2, r6
 81066a0:	f001 f982 	bl	81079a8 <_dtoa_r>
 81066a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 81066a8:	4607      	mov	r7, r0
 81066aa:	d102      	bne.n	81066b2 <__cvt+0x66>
 81066ac:	f019 0f01 	tst.w	r9, #1
 81066b0:	d022      	beq.n	81066f8 <__cvt+0xac>
 81066b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81066b6:	eb07 0906 	add.w	r9, r7, r6
 81066ba:	d110      	bne.n	81066de <__cvt+0x92>
 81066bc:	783b      	ldrb	r3, [r7, #0]
 81066be:	2b30      	cmp	r3, #48	; 0x30
 81066c0:	d10a      	bne.n	81066d8 <__cvt+0x8c>
 81066c2:	2200      	movs	r2, #0
 81066c4:	2300      	movs	r3, #0
 81066c6:	4620      	mov	r0, r4
 81066c8:	4629      	mov	r1, r5
 81066ca:	f7fa fa85 	bl	8100bd8 <__aeabi_dcmpeq>
 81066ce:	b918      	cbnz	r0, 81066d8 <__cvt+0x8c>
 81066d0:	f1c6 0601 	rsb	r6, r6, #1
 81066d4:	f8ca 6000 	str.w	r6, [sl]
 81066d8:	f8da 3000 	ldr.w	r3, [sl]
 81066dc:	4499      	add	r9, r3
 81066de:	2200      	movs	r2, #0
 81066e0:	2300      	movs	r3, #0
 81066e2:	4620      	mov	r0, r4
 81066e4:	4629      	mov	r1, r5
 81066e6:	f7fa fa77 	bl	8100bd8 <__aeabi_dcmpeq>
 81066ea:	b108      	cbz	r0, 81066f0 <__cvt+0xa4>
 81066ec:	f8cd 900c 	str.w	r9, [sp, #12]
 81066f0:	2230      	movs	r2, #48	; 0x30
 81066f2:	9b03      	ldr	r3, [sp, #12]
 81066f4:	454b      	cmp	r3, r9
 81066f6:	d307      	bcc.n	8106708 <__cvt+0xbc>
 81066f8:	9b03      	ldr	r3, [sp, #12]
 81066fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 81066fc:	1bdb      	subs	r3, r3, r7
 81066fe:	4638      	mov	r0, r7
 8106700:	6013      	str	r3, [r2, #0]
 8106702:	b004      	add	sp, #16
 8106704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106708:	1c59      	adds	r1, r3, #1
 810670a:	9103      	str	r1, [sp, #12]
 810670c:	701a      	strb	r2, [r3, #0]
 810670e:	e7f0      	b.n	81066f2 <__cvt+0xa6>

08106710 <__exponent>:
 8106710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8106712:	4603      	mov	r3, r0
 8106714:	2900      	cmp	r1, #0
 8106716:	bfb8      	it	lt
 8106718:	4249      	neglt	r1, r1
 810671a:	f803 2b02 	strb.w	r2, [r3], #2
 810671e:	bfb4      	ite	lt
 8106720:	222d      	movlt	r2, #45	; 0x2d
 8106722:	222b      	movge	r2, #43	; 0x2b
 8106724:	2909      	cmp	r1, #9
 8106726:	7042      	strb	r2, [r0, #1]
 8106728:	dd2a      	ble.n	8106780 <__exponent+0x70>
 810672a:	f10d 0207 	add.w	r2, sp, #7
 810672e:	4617      	mov	r7, r2
 8106730:	260a      	movs	r6, #10
 8106732:	4694      	mov	ip, r2
 8106734:	fb91 f5f6 	sdiv	r5, r1, r6
 8106738:	fb06 1415 	mls	r4, r6, r5, r1
 810673c:	3430      	adds	r4, #48	; 0x30
 810673e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8106742:	460c      	mov	r4, r1
 8106744:	2c63      	cmp	r4, #99	; 0x63
 8106746:	f102 32ff 	add.w	r2, r2, #4294967295
 810674a:	4629      	mov	r1, r5
 810674c:	dcf1      	bgt.n	8106732 <__exponent+0x22>
 810674e:	3130      	adds	r1, #48	; 0x30
 8106750:	f1ac 0402 	sub.w	r4, ip, #2
 8106754:	f802 1c01 	strb.w	r1, [r2, #-1]
 8106758:	1c41      	adds	r1, r0, #1
 810675a:	4622      	mov	r2, r4
 810675c:	42ba      	cmp	r2, r7
 810675e:	d30a      	bcc.n	8106776 <__exponent+0x66>
 8106760:	f10d 0209 	add.w	r2, sp, #9
 8106764:	eba2 020c 	sub.w	r2, r2, ip
 8106768:	42bc      	cmp	r4, r7
 810676a:	bf88      	it	hi
 810676c:	2200      	movhi	r2, #0
 810676e:	4413      	add	r3, r2
 8106770:	1a18      	subs	r0, r3, r0
 8106772:	b003      	add	sp, #12
 8106774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8106776:	f812 5b01 	ldrb.w	r5, [r2], #1
 810677a:	f801 5f01 	strb.w	r5, [r1, #1]!
 810677e:	e7ed      	b.n	810675c <__exponent+0x4c>
 8106780:	2330      	movs	r3, #48	; 0x30
 8106782:	3130      	adds	r1, #48	; 0x30
 8106784:	7083      	strb	r3, [r0, #2]
 8106786:	70c1      	strb	r1, [r0, #3]
 8106788:	1d03      	adds	r3, r0, #4
 810678a:	e7f1      	b.n	8106770 <__exponent+0x60>

0810678c <_printf_float>:
 810678c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106790:	ed2d 8b02 	vpush	{d8}
 8106794:	b08d      	sub	sp, #52	; 0x34
 8106796:	460c      	mov	r4, r1
 8106798:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810679c:	4616      	mov	r6, r2
 810679e:	461f      	mov	r7, r3
 81067a0:	4605      	mov	r5, r0
 81067a2:	f000 fff9 	bl	8107798 <_localeconv_r>
 81067a6:	f8d0 a000 	ldr.w	sl, [r0]
 81067aa:	4650      	mov	r0, sl
 81067ac:	f7f9 fde8 	bl	8100380 <strlen>
 81067b0:	2300      	movs	r3, #0
 81067b2:	930a      	str	r3, [sp, #40]	; 0x28
 81067b4:	6823      	ldr	r3, [r4, #0]
 81067b6:	9305      	str	r3, [sp, #20]
 81067b8:	f8d8 3000 	ldr.w	r3, [r8]
 81067bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 81067c0:	3307      	adds	r3, #7
 81067c2:	f023 0307 	bic.w	r3, r3, #7
 81067c6:	f103 0208 	add.w	r2, r3, #8
 81067ca:	f8c8 2000 	str.w	r2, [r8]
 81067ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 81067d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 81067d6:	9307      	str	r3, [sp, #28]
 81067d8:	f8cd 8018 	str.w	r8, [sp, #24]
 81067dc:	ee08 0a10 	vmov	s16, r0
 81067e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 81067e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81067e8:	4b9e      	ldr	r3, [pc, #632]	; (8106a64 <_printf_float+0x2d8>)
 81067ea:	f04f 32ff 	mov.w	r2, #4294967295
 81067ee:	f7fa fa25 	bl	8100c3c <__aeabi_dcmpun>
 81067f2:	bb88      	cbnz	r0, 8106858 <_printf_float+0xcc>
 81067f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81067f8:	4b9a      	ldr	r3, [pc, #616]	; (8106a64 <_printf_float+0x2d8>)
 81067fa:	f04f 32ff 	mov.w	r2, #4294967295
 81067fe:	f7fa f9ff 	bl	8100c00 <__aeabi_dcmple>
 8106802:	bb48      	cbnz	r0, 8106858 <_printf_float+0xcc>
 8106804:	2200      	movs	r2, #0
 8106806:	2300      	movs	r3, #0
 8106808:	4640      	mov	r0, r8
 810680a:	4649      	mov	r1, r9
 810680c:	f7fa f9ee 	bl	8100bec <__aeabi_dcmplt>
 8106810:	b110      	cbz	r0, 8106818 <_printf_float+0x8c>
 8106812:	232d      	movs	r3, #45	; 0x2d
 8106814:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106818:	4a93      	ldr	r2, [pc, #588]	; (8106a68 <_printf_float+0x2dc>)
 810681a:	4b94      	ldr	r3, [pc, #592]	; (8106a6c <_printf_float+0x2e0>)
 810681c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8106820:	bf94      	ite	ls
 8106822:	4690      	movls	r8, r2
 8106824:	4698      	movhi	r8, r3
 8106826:	2303      	movs	r3, #3
 8106828:	6123      	str	r3, [r4, #16]
 810682a:	9b05      	ldr	r3, [sp, #20]
 810682c:	f023 0304 	bic.w	r3, r3, #4
 8106830:	6023      	str	r3, [r4, #0]
 8106832:	f04f 0900 	mov.w	r9, #0
 8106836:	9700      	str	r7, [sp, #0]
 8106838:	4633      	mov	r3, r6
 810683a:	aa0b      	add	r2, sp, #44	; 0x2c
 810683c:	4621      	mov	r1, r4
 810683e:	4628      	mov	r0, r5
 8106840:	f000 f9da 	bl	8106bf8 <_printf_common>
 8106844:	3001      	adds	r0, #1
 8106846:	f040 8090 	bne.w	810696a <_printf_float+0x1de>
 810684a:	f04f 30ff 	mov.w	r0, #4294967295
 810684e:	b00d      	add	sp, #52	; 0x34
 8106850:	ecbd 8b02 	vpop	{d8}
 8106854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8106858:	4642      	mov	r2, r8
 810685a:	464b      	mov	r3, r9
 810685c:	4640      	mov	r0, r8
 810685e:	4649      	mov	r1, r9
 8106860:	f7fa f9ec 	bl	8100c3c <__aeabi_dcmpun>
 8106864:	b140      	cbz	r0, 8106878 <_printf_float+0xec>
 8106866:	464b      	mov	r3, r9
 8106868:	2b00      	cmp	r3, #0
 810686a:	bfbc      	itt	lt
 810686c:	232d      	movlt	r3, #45	; 0x2d
 810686e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8106872:	4a7f      	ldr	r2, [pc, #508]	; (8106a70 <_printf_float+0x2e4>)
 8106874:	4b7f      	ldr	r3, [pc, #508]	; (8106a74 <_printf_float+0x2e8>)
 8106876:	e7d1      	b.n	810681c <_printf_float+0x90>
 8106878:	6863      	ldr	r3, [r4, #4]
 810687a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 810687e:	9206      	str	r2, [sp, #24]
 8106880:	1c5a      	adds	r2, r3, #1
 8106882:	d13f      	bne.n	8106904 <_printf_float+0x178>
 8106884:	2306      	movs	r3, #6
 8106886:	6063      	str	r3, [r4, #4]
 8106888:	9b05      	ldr	r3, [sp, #20]
 810688a:	6861      	ldr	r1, [r4, #4]
 810688c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8106890:	2300      	movs	r3, #0
 8106892:	9303      	str	r3, [sp, #12]
 8106894:	ab0a      	add	r3, sp, #40	; 0x28
 8106896:	e9cd b301 	strd	fp, r3, [sp, #4]
 810689a:	ab09      	add	r3, sp, #36	; 0x24
 810689c:	ec49 8b10 	vmov	d0, r8, r9
 81068a0:	9300      	str	r3, [sp, #0]
 81068a2:	6022      	str	r2, [r4, #0]
 81068a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 81068a8:	4628      	mov	r0, r5
 81068aa:	f7ff fecf 	bl	810664c <__cvt>
 81068ae:	9b06      	ldr	r3, [sp, #24]
 81068b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 81068b2:	2b47      	cmp	r3, #71	; 0x47
 81068b4:	4680      	mov	r8, r0
 81068b6:	d108      	bne.n	81068ca <_printf_float+0x13e>
 81068b8:	1cc8      	adds	r0, r1, #3
 81068ba:	db02      	blt.n	81068c2 <_printf_float+0x136>
 81068bc:	6863      	ldr	r3, [r4, #4]
 81068be:	4299      	cmp	r1, r3
 81068c0:	dd41      	ble.n	8106946 <_printf_float+0x1ba>
 81068c2:	f1ab 0302 	sub.w	r3, fp, #2
 81068c6:	fa5f fb83 	uxtb.w	fp, r3
 81068ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81068ce:	d820      	bhi.n	8106912 <_printf_float+0x186>
 81068d0:	3901      	subs	r1, #1
 81068d2:	465a      	mov	r2, fp
 81068d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 81068d8:	9109      	str	r1, [sp, #36]	; 0x24
 81068da:	f7ff ff19 	bl	8106710 <__exponent>
 81068de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81068e0:	1813      	adds	r3, r2, r0
 81068e2:	2a01      	cmp	r2, #1
 81068e4:	4681      	mov	r9, r0
 81068e6:	6123      	str	r3, [r4, #16]
 81068e8:	dc02      	bgt.n	81068f0 <_printf_float+0x164>
 81068ea:	6822      	ldr	r2, [r4, #0]
 81068ec:	07d2      	lsls	r2, r2, #31
 81068ee:	d501      	bpl.n	81068f4 <_printf_float+0x168>
 81068f0:	3301      	adds	r3, #1
 81068f2:	6123      	str	r3, [r4, #16]
 81068f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 81068f8:	2b00      	cmp	r3, #0
 81068fa:	d09c      	beq.n	8106836 <_printf_float+0xaa>
 81068fc:	232d      	movs	r3, #45	; 0x2d
 81068fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106902:	e798      	b.n	8106836 <_printf_float+0xaa>
 8106904:	9a06      	ldr	r2, [sp, #24]
 8106906:	2a47      	cmp	r2, #71	; 0x47
 8106908:	d1be      	bne.n	8106888 <_printf_float+0xfc>
 810690a:	2b00      	cmp	r3, #0
 810690c:	d1bc      	bne.n	8106888 <_printf_float+0xfc>
 810690e:	2301      	movs	r3, #1
 8106910:	e7b9      	b.n	8106886 <_printf_float+0xfa>
 8106912:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8106916:	d118      	bne.n	810694a <_printf_float+0x1be>
 8106918:	2900      	cmp	r1, #0
 810691a:	6863      	ldr	r3, [r4, #4]
 810691c:	dd0b      	ble.n	8106936 <_printf_float+0x1aa>
 810691e:	6121      	str	r1, [r4, #16]
 8106920:	b913      	cbnz	r3, 8106928 <_printf_float+0x19c>
 8106922:	6822      	ldr	r2, [r4, #0]
 8106924:	07d0      	lsls	r0, r2, #31
 8106926:	d502      	bpl.n	810692e <_printf_float+0x1a2>
 8106928:	3301      	adds	r3, #1
 810692a:	440b      	add	r3, r1
 810692c:	6123      	str	r3, [r4, #16]
 810692e:	65a1      	str	r1, [r4, #88]	; 0x58
 8106930:	f04f 0900 	mov.w	r9, #0
 8106934:	e7de      	b.n	81068f4 <_printf_float+0x168>
 8106936:	b913      	cbnz	r3, 810693e <_printf_float+0x1b2>
 8106938:	6822      	ldr	r2, [r4, #0]
 810693a:	07d2      	lsls	r2, r2, #31
 810693c:	d501      	bpl.n	8106942 <_printf_float+0x1b6>
 810693e:	3302      	adds	r3, #2
 8106940:	e7f4      	b.n	810692c <_printf_float+0x1a0>
 8106942:	2301      	movs	r3, #1
 8106944:	e7f2      	b.n	810692c <_printf_float+0x1a0>
 8106946:	f04f 0b67 	mov.w	fp, #103	; 0x67
 810694a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810694c:	4299      	cmp	r1, r3
 810694e:	db05      	blt.n	810695c <_printf_float+0x1d0>
 8106950:	6823      	ldr	r3, [r4, #0]
 8106952:	6121      	str	r1, [r4, #16]
 8106954:	07d8      	lsls	r0, r3, #31
 8106956:	d5ea      	bpl.n	810692e <_printf_float+0x1a2>
 8106958:	1c4b      	adds	r3, r1, #1
 810695a:	e7e7      	b.n	810692c <_printf_float+0x1a0>
 810695c:	2900      	cmp	r1, #0
 810695e:	bfd4      	ite	le
 8106960:	f1c1 0202 	rsble	r2, r1, #2
 8106964:	2201      	movgt	r2, #1
 8106966:	4413      	add	r3, r2
 8106968:	e7e0      	b.n	810692c <_printf_float+0x1a0>
 810696a:	6823      	ldr	r3, [r4, #0]
 810696c:	055a      	lsls	r2, r3, #21
 810696e:	d407      	bmi.n	8106980 <_printf_float+0x1f4>
 8106970:	6923      	ldr	r3, [r4, #16]
 8106972:	4642      	mov	r2, r8
 8106974:	4631      	mov	r1, r6
 8106976:	4628      	mov	r0, r5
 8106978:	47b8      	blx	r7
 810697a:	3001      	adds	r0, #1
 810697c:	d12c      	bne.n	81069d8 <_printf_float+0x24c>
 810697e:	e764      	b.n	810684a <_printf_float+0xbe>
 8106980:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8106984:	f240 80e0 	bls.w	8106b48 <_printf_float+0x3bc>
 8106988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810698c:	2200      	movs	r2, #0
 810698e:	2300      	movs	r3, #0
 8106990:	f7fa f922 	bl	8100bd8 <__aeabi_dcmpeq>
 8106994:	2800      	cmp	r0, #0
 8106996:	d034      	beq.n	8106a02 <_printf_float+0x276>
 8106998:	4a37      	ldr	r2, [pc, #220]	; (8106a78 <_printf_float+0x2ec>)
 810699a:	2301      	movs	r3, #1
 810699c:	4631      	mov	r1, r6
 810699e:	4628      	mov	r0, r5
 81069a0:	47b8      	blx	r7
 81069a2:	3001      	adds	r0, #1
 81069a4:	f43f af51 	beq.w	810684a <_printf_float+0xbe>
 81069a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81069ac:	429a      	cmp	r2, r3
 81069ae:	db02      	blt.n	81069b6 <_printf_float+0x22a>
 81069b0:	6823      	ldr	r3, [r4, #0]
 81069b2:	07d8      	lsls	r0, r3, #31
 81069b4:	d510      	bpl.n	81069d8 <_printf_float+0x24c>
 81069b6:	ee18 3a10 	vmov	r3, s16
 81069ba:	4652      	mov	r2, sl
 81069bc:	4631      	mov	r1, r6
 81069be:	4628      	mov	r0, r5
 81069c0:	47b8      	blx	r7
 81069c2:	3001      	adds	r0, #1
 81069c4:	f43f af41 	beq.w	810684a <_printf_float+0xbe>
 81069c8:	f04f 0800 	mov.w	r8, #0
 81069cc:	f104 091a 	add.w	r9, r4, #26
 81069d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81069d2:	3b01      	subs	r3, #1
 81069d4:	4543      	cmp	r3, r8
 81069d6:	dc09      	bgt.n	81069ec <_printf_float+0x260>
 81069d8:	6823      	ldr	r3, [r4, #0]
 81069da:	079b      	lsls	r3, r3, #30
 81069dc:	f100 8107 	bmi.w	8106bee <_printf_float+0x462>
 81069e0:	68e0      	ldr	r0, [r4, #12]
 81069e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81069e4:	4298      	cmp	r0, r3
 81069e6:	bfb8      	it	lt
 81069e8:	4618      	movlt	r0, r3
 81069ea:	e730      	b.n	810684e <_printf_float+0xc2>
 81069ec:	2301      	movs	r3, #1
 81069ee:	464a      	mov	r2, r9
 81069f0:	4631      	mov	r1, r6
 81069f2:	4628      	mov	r0, r5
 81069f4:	47b8      	blx	r7
 81069f6:	3001      	adds	r0, #1
 81069f8:	f43f af27 	beq.w	810684a <_printf_float+0xbe>
 81069fc:	f108 0801 	add.w	r8, r8, #1
 8106a00:	e7e6      	b.n	81069d0 <_printf_float+0x244>
 8106a02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106a04:	2b00      	cmp	r3, #0
 8106a06:	dc39      	bgt.n	8106a7c <_printf_float+0x2f0>
 8106a08:	4a1b      	ldr	r2, [pc, #108]	; (8106a78 <_printf_float+0x2ec>)
 8106a0a:	2301      	movs	r3, #1
 8106a0c:	4631      	mov	r1, r6
 8106a0e:	4628      	mov	r0, r5
 8106a10:	47b8      	blx	r7
 8106a12:	3001      	adds	r0, #1
 8106a14:	f43f af19 	beq.w	810684a <_printf_float+0xbe>
 8106a18:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8106a1c:	4313      	orrs	r3, r2
 8106a1e:	d102      	bne.n	8106a26 <_printf_float+0x29a>
 8106a20:	6823      	ldr	r3, [r4, #0]
 8106a22:	07d9      	lsls	r1, r3, #31
 8106a24:	d5d8      	bpl.n	81069d8 <_printf_float+0x24c>
 8106a26:	ee18 3a10 	vmov	r3, s16
 8106a2a:	4652      	mov	r2, sl
 8106a2c:	4631      	mov	r1, r6
 8106a2e:	4628      	mov	r0, r5
 8106a30:	47b8      	blx	r7
 8106a32:	3001      	adds	r0, #1
 8106a34:	f43f af09 	beq.w	810684a <_printf_float+0xbe>
 8106a38:	f04f 0900 	mov.w	r9, #0
 8106a3c:	f104 0a1a 	add.w	sl, r4, #26
 8106a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106a42:	425b      	negs	r3, r3
 8106a44:	454b      	cmp	r3, r9
 8106a46:	dc01      	bgt.n	8106a4c <_printf_float+0x2c0>
 8106a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106a4a:	e792      	b.n	8106972 <_printf_float+0x1e6>
 8106a4c:	2301      	movs	r3, #1
 8106a4e:	4652      	mov	r2, sl
 8106a50:	4631      	mov	r1, r6
 8106a52:	4628      	mov	r0, r5
 8106a54:	47b8      	blx	r7
 8106a56:	3001      	adds	r0, #1
 8106a58:	f43f aef7 	beq.w	810684a <_printf_float+0xbe>
 8106a5c:	f109 0901 	add.w	r9, r9, #1
 8106a60:	e7ee      	b.n	8106a40 <_printf_float+0x2b4>
 8106a62:	bf00      	nop
 8106a64:	7fefffff 	.word	0x7fefffff
 8106a68:	0810b00c 	.word	0x0810b00c
 8106a6c:	0810b010 	.word	0x0810b010
 8106a70:	0810b014 	.word	0x0810b014
 8106a74:	0810b018 	.word	0x0810b018
 8106a78:	0810b01c 	.word	0x0810b01c
 8106a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106a7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8106a80:	429a      	cmp	r2, r3
 8106a82:	bfa8      	it	ge
 8106a84:	461a      	movge	r2, r3
 8106a86:	2a00      	cmp	r2, #0
 8106a88:	4691      	mov	r9, r2
 8106a8a:	dc37      	bgt.n	8106afc <_printf_float+0x370>
 8106a8c:	f04f 0b00 	mov.w	fp, #0
 8106a90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8106a94:	f104 021a 	add.w	r2, r4, #26
 8106a98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8106a9a:	9305      	str	r3, [sp, #20]
 8106a9c:	eba3 0309 	sub.w	r3, r3, r9
 8106aa0:	455b      	cmp	r3, fp
 8106aa2:	dc33      	bgt.n	8106b0c <_printf_float+0x380>
 8106aa4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106aa8:	429a      	cmp	r2, r3
 8106aaa:	db3b      	blt.n	8106b24 <_printf_float+0x398>
 8106aac:	6823      	ldr	r3, [r4, #0]
 8106aae:	07da      	lsls	r2, r3, #31
 8106ab0:	d438      	bmi.n	8106b24 <_printf_float+0x398>
 8106ab2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8106ab6:	eba2 0903 	sub.w	r9, r2, r3
 8106aba:	9b05      	ldr	r3, [sp, #20]
 8106abc:	1ad2      	subs	r2, r2, r3
 8106abe:	4591      	cmp	r9, r2
 8106ac0:	bfa8      	it	ge
 8106ac2:	4691      	movge	r9, r2
 8106ac4:	f1b9 0f00 	cmp.w	r9, #0
 8106ac8:	dc35      	bgt.n	8106b36 <_printf_float+0x3aa>
 8106aca:	f04f 0800 	mov.w	r8, #0
 8106ace:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8106ad2:	f104 0a1a 	add.w	sl, r4, #26
 8106ad6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106ada:	1a9b      	subs	r3, r3, r2
 8106adc:	eba3 0309 	sub.w	r3, r3, r9
 8106ae0:	4543      	cmp	r3, r8
 8106ae2:	f77f af79 	ble.w	81069d8 <_printf_float+0x24c>
 8106ae6:	2301      	movs	r3, #1
 8106ae8:	4652      	mov	r2, sl
 8106aea:	4631      	mov	r1, r6
 8106aec:	4628      	mov	r0, r5
 8106aee:	47b8      	blx	r7
 8106af0:	3001      	adds	r0, #1
 8106af2:	f43f aeaa 	beq.w	810684a <_printf_float+0xbe>
 8106af6:	f108 0801 	add.w	r8, r8, #1
 8106afa:	e7ec      	b.n	8106ad6 <_printf_float+0x34a>
 8106afc:	4613      	mov	r3, r2
 8106afe:	4631      	mov	r1, r6
 8106b00:	4642      	mov	r2, r8
 8106b02:	4628      	mov	r0, r5
 8106b04:	47b8      	blx	r7
 8106b06:	3001      	adds	r0, #1
 8106b08:	d1c0      	bne.n	8106a8c <_printf_float+0x300>
 8106b0a:	e69e      	b.n	810684a <_printf_float+0xbe>
 8106b0c:	2301      	movs	r3, #1
 8106b0e:	4631      	mov	r1, r6
 8106b10:	4628      	mov	r0, r5
 8106b12:	9205      	str	r2, [sp, #20]
 8106b14:	47b8      	blx	r7
 8106b16:	3001      	adds	r0, #1
 8106b18:	f43f ae97 	beq.w	810684a <_printf_float+0xbe>
 8106b1c:	9a05      	ldr	r2, [sp, #20]
 8106b1e:	f10b 0b01 	add.w	fp, fp, #1
 8106b22:	e7b9      	b.n	8106a98 <_printf_float+0x30c>
 8106b24:	ee18 3a10 	vmov	r3, s16
 8106b28:	4652      	mov	r2, sl
 8106b2a:	4631      	mov	r1, r6
 8106b2c:	4628      	mov	r0, r5
 8106b2e:	47b8      	blx	r7
 8106b30:	3001      	adds	r0, #1
 8106b32:	d1be      	bne.n	8106ab2 <_printf_float+0x326>
 8106b34:	e689      	b.n	810684a <_printf_float+0xbe>
 8106b36:	9a05      	ldr	r2, [sp, #20]
 8106b38:	464b      	mov	r3, r9
 8106b3a:	4442      	add	r2, r8
 8106b3c:	4631      	mov	r1, r6
 8106b3e:	4628      	mov	r0, r5
 8106b40:	47b8      	blx	r7
 8106b42:	3001      	adds	r0, #1
 8106b44:	d1c1      	bne.n	8106aca <_printf_float+0x33e>
 8106b46:	e680      	b.n	810684a <_printf_float+0xbe>
 8106b48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106b4a:	2a01      	cmp	r2, #1
 8106b4c:	dc01      	bgt.n	8106b52 <_printf_float+0x3c6>
 8106b4e:	07db      	lsls	r3, r3, #31
 8106b50:	d53a      	bpl.n	8106bc8 <_printf_float+0x43c>
 8106b52:	2301      	movs	r3, #1
 8106b54:	4642      	mov	r2, r8
 8106b56:	4631      	mov	r1, r6
 8106b58:	4628      	mov	r0, r5
 8106b5a:	47b8      	blx	r7
 8106b5c:	3001      	adds	r0, #1
 8106b5e:	f43f ae74 	beq.w	810684a <_printf_float+0xbe>
 8106b62:	ee18 3a10 	vmov	r3, s16
 8106b66:	4652      	mov	r2, sl
 8106b68:	4631      	mov	r1, r6
 8106b6a:	4628      	mov	r0, r5
 8106b6c:	47b8      	blx	r7
 8106b6e:	3001      	adds	r0, #1
 8106b70:	f43f ae6b 	beq.w	810684a <_printf_float+0xbe>
 8106b74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8106b78:	2200      	movs	r2, #0
 8106b7a:	2300      	movs	r3, #0
 8106b7c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8106b80:	f7fa f82a 	bl	8100bd8 <__aeabi_dcmpeq>
 8106b84:	b9d8      	cbnz	r0, 8106bbe <_printf_float+0x432>
 8106b86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8106b8a:	f108 0201 	add.w	r2, r8, #1
 8106b8e:	4631      	mov	r1, r6
 8106b90:	4628      	mov	r0, r5
 8106b92:	47b8      	blx	r7
 8106b94:	3001      	adds	r0, #1
 8106b96:	d10e      	bne.n	8106bb6 <_printf_float+0x42a>
 8106b98:	e657      	b.n	810684a <_printf_float+0xbe>
 8106b9a:	2301      	movs	r3, #1
 8106b9c:	4652      	mov	r2, sl
 8106b9e:	4631      	mov	r1, r6
 8106ba0:	4628      	mov	r0, r5
 8106ba2:	47b8      	blx	r7
 8106ba4:	3001      	adds	r0, #1
 8106ba6:	f43f ae50 	beq.w	810684a <_printf_float+0xbe>
 8106baa:	f108 0801 	add.w	r8, r8, #1
 8106bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106bb0:	3b01      	subs	r3, #1
 8106bb2:	4543      	cmp	r3, r8
 8106bb4:	dcf1      	bgt.n	8106b9a <_printf_float+0x40e>
 8106bb6:	464b      	mov	r3, r9
 8106bb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8106bbc:	e6da      	b.n	8106974 <_printf_float+0x1e8>
 8106bbe:	f04f 0800 	mov.w	r8, #0
 8106bc2:	f104 0a1a 	add.w	sl, r4, #26
 8106bc6:	e7f2      	b.n	8106bae <_printf_float+0x422>
 8106bc8:	2301      	movs	r3, #1
 8106bca:	4642      	mov	r2, r8
 8106bcc:	e7df      	b.n	8106b8e <_printf_float+0x402>
 8106bce:	2301      	movs	r3, #1
 8106bd0:	464a      	mov	r2, r9
 8106bd2:	4631      	mov	r1, r6
 8106bd4:	4628      	mov	r0, r5
 8106bd6:	47b8      	blx	r7
 8106bd8:	3001      	adds	r0, #1
 8106bda:	f43f ae36 	beq.w	810684a <_printf_float+0xbe>
 8106bde:	f108 0801 	add.w	r8, r8, #1
 8106be2:	68e3      	ldr	r3, [r4, #12]
 8106be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8106be6:	1a5b      	subs	r3, r3, r1
 8106be8:	4543      	cmp	r3, r8
 8106bea:	dcf0      	bgt.n	8106bce <_printf_float+0x442>
 8106bec:	e6f8      	b.n	81069e0 <_printf_float+0x254>
 8106bee:	f04f 0800 	mov.w	r8, #0
 8106bf2:	f104 0919 	add.w	r9, r4, #25
 8106bf6:	e7f4      	b.n	8106be2 <_printf_float+0x456>

08106bf8 <_printf_common>:
 8106bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8106bfc:	4616      	mov	r6, r2
 8106bfe:	4699      	mov	r9, r3
 8106c00:	688a      	ldr	r2, [r1, #8]
 8106c02:	690b      	ldr	r3, [r1, #16]
 8106c04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8106c08:	4293      	cmp	r3, r2
 8106c0a:	bfb8      	it	lt
 8106c0c:	4613      	movlt	r3, r2
 8106c0e:	6033      	str	r3, [r6, #0]
 8106c10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8106c14:	4607      	mov	r7, r0
 8106c16:	460c      	mov	r4, r1
 8106c18:	b10a      	cbz	r2, 8106c1e <_printf_common+0x26>
 8106c1a:	3301      	adds	r3, #1
 8106c1c:	6033      	str	r3, [r6, #0]
 8106c1e:	6823      	ldr	r3, [r4, #0]
 8106c20:	0699      	lsls	r1, r3, #26
 8106c22:	bf42      	ittt	mi
 8106c24:	6833      	ldrmi	r3, [r6, #0]
 8106c26:	3302      	addmi	r3, #2
 8106c28:	6033      	strmi	r3, [r6, #0]
 8106c2a:	6825      	ldr	r5, [r4, #0]
 8106c2c:	f015 0506 	ands.w	r5, r5, #6
 8106c30:	d106      	bne.n	8106c40 <_printf_common+0x48>
 8106c32:	f104 0a19 	add.w	sl, r4, #25
 8106c36:	68e3      	ldr	r3, [r4, #12]
 8106c38:	6832      	ldr	r2, [r6, #0]
 8106c3a:	1a9b      	subs	r3, r3, r2
 8106c3c:	42ab      	cmp	r3, r5
 8106c3e:	dc26      	bgt.n	8106c8e <_printf_common+0x96>
 8106c40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8106c44:	1e13      	subs	r3, r2, #0
 8106c46:	6822      	ldr	r2, [r4, #0]
 8106c48:	bf18      	it	ne
 8106c4a:	2301      	movne	r3, #1
 8106c4c:	0692      	lsls	r2, r2, #26
 8106c4e:	d42b      	bmi.n	8106ca8 <_printf_common+0xb0>
 8106c50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8106c54:	4649      	mov	r1, r9
 8106c56:	4638      	mov	r0, r7
 8106c58:	47c0      	blx	r8
 8106c5a:	3001      	adds	r0, #1
 8106c5c:	d01e      	beq.n	8106c9c <_printf_common+0xa4>
 8106c5e:	6823      	ldr	r3, [r4, #0]
 8106c60:	6922      	ldr	r2, [r4, #16]
 8106c62:	f003 0306 	and.w	r3, r3, #6
 8106c66:	2b04      	cmp	r3, #4
 8106c68:	bf02      	ittt	eq
 8106c6a:	68e5      	ldreq	r5, [r4, #12]
 8106c6c:	6833      	ldreq	r3, [r6, #0]
 8106c6e:	1aed      	subeq	r5, r5, r3
 8106c70:	68a3      	ldr	r3, [r4, #8]
 8106c72:	bf0c      	ite	eq
 8106c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8106c78:	2500      	movne	r5, #0
 8106c7a:	4293      	cmp	r3, r2
 8106c7c:	bfc4      	itt	gt
 8106c7e:	1a9b      	subgt	r3, r3, r2
 8106c80:	18ed      	addgt	r5, r5, r3
 8106c82:	2600      	movs	r6, #0
 8106c84:	341a      	adds	r4, #26
 8106c86:	42b5      	cmp	r5, r6
 8106c88:	d11a      	bne.n	8106cc0 <_printf_common+0xc8>
 8106c8a:	2000      	movs	r0, #0
 8106c8c:	e008      	b.n	8106ca0 <_printf_common+0xa8>
 8106c8e:	2301      	movs	r3, #1
 8106c90:	4652      	mov	r2, sl
 8106c92:	4649      	mov	r1, r9
 8106c94:	4638      	mov	r0, r7
 8106c96:	47c0      	blx	r8
 8106c98:	3001      	adds	r0, #1
 8106c9a:	d103      	bne.n	8106ca4 <_printf_common+0xac>
 8106c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8106ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106ca4:	3501      	adds	r5, #1
 8106ca6:	e7c6      	b.n	8106c36 <_printf_common+0x3e>
 8106ca8:	18e1      	adds	r1, r4, r3
 8106caa:	1c5a      	adds	r2, r3, #1
 8106cac:	2030      	movs	r0, #48	; 0x30
 8106cae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8106cb2:	4422      	add	r2, r4
 8106cb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8106cb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8106cbc:	3302      	adds	r3, #2
 8106cbe:	e7c7      	b.n	8106c50 <_printf_common+0x58>
 8106cc0:	2301      	movs	r3, #1
 8106cc2:	4622      	mov	r2, r4
 8106cc4:	4649      	mov	r1, r9
 8106cc6:	4638      	mov	r0, r7
 8106cc8:	47c0      	blx	r8
 8106cca:	3001      	adds	r0, #1
 8106ccc:	d0e6      	beq.n	8106c9c <_printf_common+0xa4>
 8106cce:	3601      	adds	r6, #1
 8106cd0:	e7d9      	b.n	8106c86 <_printf_common+0x8e>
	...

08106cd4 <_printf_i>:
 8106cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8106cd8:	7e0f      	ldrb	r7, [r1, #24]
 8106cda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8106cdc:	2f78      	cmp	r7, #120	; 0x78
 8106cde:	4691      	mov	r9, r2
 8106ce0:	4680      	mov	r8, r0
 8106ce2:	460c      	mov	r4, r1
 8106ce4:	469a      	mov	sl, r3
 8106ce6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8106cea:	d807      	bhi.n	8106cfc <_printf_i+0x28>
 8106cec:	2f62      	cmp	r7, #98	; 0x62
 8106cee:	d80a      	bhi.n	8106d06 <_printf_i+0x32>
 8106cf0:	2f00      	cmp	r7, #0
 8106cf2:	f000 80d4 	beq.w	8106e9e <_printf_i+0x1ca>
 8106cf6:	2f58      	cmp	r7, #88	; 0x58
 8106cf8:	f000 80c0 	beq.w	8106e7c <_printf_i+0x1a8>
 8106cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8106d00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8106d04:	e03a      	b.n	8106d7c <_printf_i+0xa8>
 8106d06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8106d0a:	2b15      	cmp	r3, #21
 8106d0c:	d8f6      	bhi.n	8106cfc <_printf_i+0x28>
 8106d0e:	a101      	add	r1, pc, #4	; (adr r1, 8106d14 <_printf_i+0x40>)
 8106d10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8106d14:	08106d6d 	.word	0x08106d6d
 8106d18:	08106d81 	.word	0x08106d81
 8106d1c:	08106cfd 	.word	0x08106cfd
 8106d20:	08106cfd 	.word	0x08106cfd
 8106d24:	08106cfd 	.word	0x08106cfd
 8106d28:	08106cfd 	.word	0x08106cfd
 8106d2c:	08106d81 	.word	0x08106d81
 8106d30:	08106cfd 	.word	0x08106cfd
 8106d34:	08106cfd 	.word	0x08106cfd
 8106d38:	08106cfd 	.word	0x08106cfd
 8106d3c:	08106cfd 	.word	0x08106cfd
 8106d40:	08106e85 	.word	0x08106e85
 8106d44:	08106dad 	.word	0x08106dad
 8106d48:	08106e3f 	.word	0x08106e3f
 8106d4c:	08106cfd 	.word	0x08106cfd
 8106d50:	08106cfd 	.word	0x08106cfd
 8106d54:	08106ea7 	.word	0x08106ea7
 8106d58:	08106cfd 	.word	0x08106cfd
 8106d5c:	08106dad 	.word	0x08106dad
 8106d60:	08106cfd 	.word	0x08106cfd
 8106d64:	08106cfd 	.word	0x08106cfd
 8106d68:	08106e47 	.word	0x08106e47
 8106d6c:	682b      	ldr	r3, [r5, #0]
 8106d6e:	1d1a      	adds	r2, r3, #4
 8106d70:	681b      	ldr	r3, [r3, #0]
 8106d72:	602a      	str	r2, [r5, #0]
 8106d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8106d78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8106d7c:	2301      	movs	r3, #1
 8106d7e:	e09f      	b.n	8106ec0 <_printf_i+0x1ec>
 8106d80:	6820      	ldr	r0, [r4, #0]
 8106d82:	682b      	ldr	r3, [r5, #0]
 8106d84:	0607      	lsls	r7, r0, #24
 8106d86:	f103 0104 	add.w	r1, r3, #4
 8106d8a:	6029      	str	r1, [r5, #0]
 8106d8c:	d501      	bpl.n	8106d92 <_printf_i+0xbe>
 8106d8e:	681e      	ldr	r6, [r3, #0]
 8106d90:	e003      	b.n	8106d9a <_printf_i+0xc6>
 8106d92:	0646      	lsls	r6, r0, #25
 8106d94:	d5fb      	bpl.n	8106d8e <_printf_i+0xba>
 8106d96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8106d9a:	2e00      	cmp	r6, #0
 8106d9c:	da03      	bge.n	8106da6 <_printf_i+0xd2>
 8106d9e:	232d      	movs	r3, #45	; 0x2d
 8106da0:	4276      	negs	r6, r6
 8106da2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106da6:	485a      	ldr	r0, [pc, #360]	; (8106f10 <_printf_i+0x23c>)
 8106da8:	230a      	movs	r3, #10
 8106daa:	e012      	b.n	8106dd2 <_printf_i+0xfe>
 8106dac:	682b      	ldr	r3, [r5, #0]
 8106dae:	6820      	ldr	r0, [r4, #0]
 8106db0:	1d19      	adds	r1, r3, #4
 8106db2:	6029      	str	r1, [r5, #0]
 8106db4:	0605      	lsls	r5, r0, #24
 8106db6:	d501      	bpl.n	8106dbc <_printf_i+0xe8>
 8106db8:	681e      	ldr	r6, [r3, #0]
 8106dba:	e002      	b.n	8106dc2 <_printf_i+0xee>
 8106dbc:	0641      	lsls	r1, r0, #25
 8106dbe:	d5fb      	bpl.n	8106db8 <_printf_i+0xe4>
 8106dc0:	881e      	ldrh	r6, [r3, #0]
 8106dc2:	4853      	ldr	r0, [pc, #332]	; (8106f10 <_printf_i+0x23c>)
 8106dc4:	2f6f      	cmp	r7, #111	; 0x6f
 8106dc6:	bf0c      	ite	eq
 8106dc8:	2308      	moveq	r3, #8
 8106dca:	230a      	movne	r3, #10
 8106dcc:	2100      	movs	r1, #0
 8106dce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8106dd2:	6865      	ldr	r5, [r4, #4]
 8106dd4:	60a5      	str	r5, [r4, #8]
 8106dd6:	2d00      	cmp	r5, #0
 8106dd8:	bfa2      	ittt	ge
 8106dda:	6821      	ldrge	r1, [r4, #0]
 8106ddc:	f021 0104 	bicge.w	r1, r1, #4
 8106de0:	6021      	strge	r1, [r4, #0]
 8106de2:	b90e      	cbnz	r6, 8106de8 <_printf_i+0x114>
 8106de4:	2d00      	cmp	r5, #0
 8106de6:	d04b      	beq.n	8106e80 <_printf_i+0x1ac>
 8106de8:	4615      	mov	r5, r2
 8106dea:	fbb6 f1f3 	udiv	r1, r6, r3
 8106dee:	fb03 6711 	mls	r7, r3, r1, r6
 8106df2:	5dc7      	ldrb	r7, [r0, r7]
 8106df4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8106df8:	4637      	mov	r7, r6
 8106dfa:	42bb      	cmp	r3, r7
 8106dfc:	460e      	mov	r6, r1
 8106dfe:	d9f4      	bls.n	8106dea <_printf_i+0x116>
 8106e00:	2b08      	cmp	r3, #8
 8106e02:	d10b      	bne.n	8106e1c <_printf_i+0x148>
 8106e04:	6823      	ldr	r3, [r4, #0]
 8106e06:	07de      	lsls	r6, r3, #31
 8106e08:	d508      	bpl.n	8106e1c <_printf_i+0x148>
 8106e0a:	6923      	ldr	r3, [r4, #16]
 8106e0c:	6861      	ldr	r1, [r4, #4]
 8106e0e:	4299      	cmp	r1, r3
 8106e10:	bfde      	ittt	le
 8106e12:	2330      	movle	r3, #48	; 0x30
 8106e14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8106e18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8106e1c:	1b52      	subs	r2, r2, r5
 8106e1e:	6122      	str	r2, [r4, #16]
 8106e20:	f8cd a000 	str.w	sl, [sp]
 8106e24:	464b      	mov	r3, r9
 8106e26:	aa03      	add	r2, sp, #12
 8106e28:	4621      	mov	r1, r4
 8106e2a:	4640      	mov	r0, r8
 8106e2c:	f7ff fee4 	bl	8106bf8 <_printf_common>
 8106e30:	3001      	adds	r0, #1
 8106e32:	d14a      	bne.n	8106eca <_printf_i+0x1f6>
 8106e34:	f04f 30ff 	mov.w	r0, #4294967295
 8106e38:	b004      	add	sp, #16
 8106e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106e3e:	6823      	ldr	r3, [r4, #0]
 8106e40:	f043 0320 	orr.w	r3, r3, #32
 8106e44:	6023      	str	r3, [r4, #0]
 8106e46:	4833      	ldr	r0, [pc, #204]	; (8106f14 <_printf_i+0x240>)
 8106e48:	2778      	movs	r7, #120	; 0x78
 8106e4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8106e4e:	6823      	ldr	r3, [r4, #0]
 8106e50:	6829      	ldr	r1, [r5, #0]
 8106e52:	061f      	lsls	r7, r3, #24
 8106e54:	f851 6b04 	ldr.w	r6, [r1], #4
 8106e58:	d402      	bmi.n	8106e60 <_printf_i+0x18c>
 8106e5a:	065f      	lsls	r7, r3, #25
 8106e5c:	bf48      	it	mi
 8106e5e:	b2b6      	uxthmi	r6, r6
 8106e60:	07df      	lsls	r7, r3, #31
 8106e62:	bf48      	it	mi
 8106e64:	f043 0320 	orrmi.w	r3, r3, #32
 8106e68:	6029      	str	r1, [r5, #0]
 8106e6a:	bf48      	it	mi
 8106e6c:	6023      	strmi	r3, [r4, #0]
 8106e6e:	b91e      	cbnz	r6, 8106e78 <_printf_i+0x1a4>
 8106e70:	6823      	ldr	r3, [r4, #0]
 8106e72:	f023 0320 	bic.w	r3, r3, #32
 8106e76:	6023      	str	r3, [r4, #0]
 8106e78:	2310      	movs	r3, #16
 8106e7a:	e7a7      	b.n	8106dcc <_printf_i+0xf8>
 8106e7c:	4824      	ldr	r0, [pc, #144]	; (8106f10 <_printf_i+0x23c>)
 8106e7e:	e7e4      	b.n	8106e4a <_printf_i+0x176>
 8106e80:	4615      	mov	r5, r2
 8106e82:	e7bd      	b.n	8106e00 <_printf_i+0x12c>
 8106e84:	682b      	ldr	r3, [r5, #0]
 8106e86:	6826      	ldr	r6, [r4, #0]
 8106e88:	6961      	ldr	r1, [r4, #20]
 8106e8a:	1d18      	adds	r0, r3, #4
 8106e8c:	6028      	str	r0, [r5, #0]
 8106e8e:	0635      	lsls	r5, r6, #24
 8106e90:	681b      	ldr	r3, [r3, #0]
 8106e92:	d501      	bpl.n	8106e98 <_printf_i+0x1c4>
 8106e94:	6019      	str	r1, [r3, #0]
 8106e96:	e002      	b.n	8106e9e <_printf_i+0x1ca>
 8106e98:	0670      	lsls	r0, r6, #25
 8106e9a:	d5fb      	bpl.n	8106e94 <_printf_i+0x1c0>
 8106e9c:	8019      	strh	r1, [r3, #0]
 8106e9e:	2300      	movs	r3, #0
 8106ea0:	6123      	str	r3, [r4, #16]
 8106ea2:	4615      	mov	r5, r2
 8106ea4:	e7bc      	b.n	8106e20 <_printf_i+0x14c>
 8106ea6:	682b      	ldr	r3, [r5, #0]
 8106ea8:	1d1a      	adds	r2, r3, #4
 8106eaa:	602a      	str	r2, [r5, #0]
 8106eac:	681d      	ldr	r5, [r3, #0]
 8106eae:	6862      	ldr	r2, [r4, #4]
 8106eb0:	2100      	movs	r1, #0
 8106eb2:	4628      	mov	r0, r5
 8106eb4:	f7f9 fa14 	bl	81002e0 <memchr>
 8106eb8:	b108      	cbz	r0, 8106ebe <_printf_i+0x1ea>
 8106eba:	1b40      	subs	r0, r0, r5
 8106ebc:	6060      	str	r0, [r4, #4]
 8106ebe:	6863      	ldr	r3, [r4, #4]
 8106ec0:	6123      	str	r3, [r4, #16]
 8106ec2:	2300      	movs	r3, #0
 8106ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106ec8:	e7aa      	b.n	8106e20 <_printf_i+0x14c>
 8106eca:	6923      	ldr	r3, [r4, #16]
 8106ecc:	462a      	mov	r2, r5
 8106ece:	4649      	mov	r1, r9
 8106ed0:	4640      	mov	r0, r8
 8106ed2:	47d0      	blx	sl
 8106ed4:	3001      	adds	r0, #1
 8106ed6:	d0ad      	beq.n	8106e34 <_printf_i+0x160>
 8106ed8:	6823      	ldr	r3, [r4, #0]
 8106eda:	079b      	lsls	r3, r3, #30
 8106edc:	d413      	bmi.n	8106f06 <_printf_i+0x232>
 8106ede:	68e0      	ldr	r0, [r4, #12]
 8106ee0:	9b03      	ldr	r3, [sp, #12]
 8106ee2:	4298      	cmp	r0, r3
 8106ee4:	bfb8      	it	lt
 8106ee6:	4618      	movlt	r0, r3
 8106ee8:	e7a6      	b.n	8106e38 <_printf_i+0x164>
 8106eea:	2301      	movs	r3, #1
 8106eec:	4632      	mov	r2, r6
 8106eee:	4649      	mov	r1, r9
 8106ef0:	4640      	mov	r0, r8
 8106ef2:	47d0      	blx	sl
 8106ef4:	3001      	adds	r0, #1
 8106ef6:	d09d      	beq.n	8106e34 <_printf_i+0x160>
 8106ef8:	3501      	adds	r5, #1
 8106efa:	68e3      	ldr	r3, [r4, #12]
 8106efc:	9903      	ldr	r1, [sp, #12]
 8106efe:	1a5b      	subs	r3, r3, r1
 8106f00:	42ab      	cmp	r3, r5
 8106f02:	dcf2      	bgt.n	8106eea <_printf_i+0x216>
 8106f04:	e7eb      	b.n	8106ede <_printf_i+0x20a>
 8106f06:	2500      	movs	r5, #0
 8106f08:	f104 0619 	add.w	r6, r4, #25
 8106f0c:	e7f5      	b.n	8106efa <_printf_i+0x226>
 8106f0e:	bf00      	nop
 8106f10:	0810b01e 	.word	0x0810b01e
 8106f14:	0810b02f 	.word	0x0810b02f

08106f18 <_scanf_float>:
 8106f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106f1c:	b087      	sub	sp, #28
 8106f1e:	4617      	mov	r7, r2
 8106f20:	9303      	str	r3, [sp, #12]
 8106f22:	688b      	ldr	r3, [r1, #8]
 8106f24:	1e5a      	subs	r2, r3, #1
 8106f26:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8106f2a:	bf83      	ittte	hi
 8106f2c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8106f30:	195b      	addhi	r3, r3, r5
 8106f32:	9302      	strhi	r3, [sp, #8]
 8106f34:	2300      	movls	r3, #0
 8106f36:	bf86      	itte	hi
 8106f38:	f240 135d 	movwhi	r3, #349	; 0x15d
 8106f3c:	608b      	strhi	r3, [r1, #8]
 8106f3e:	9302      	strls	r3, [sp, #8]
 8106f40:	680b      	ldr	r3, [r1, #0]
 8106f42:	468b      	mov	fp, r1
 8106f44:	2500      	movs	r5, #0
 8106f46:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8106f4a:	f84b 3b1c 	str.w	r3, [fp], #28
 8106f4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8106f52:	4680      	mov	r8, r0
 8106f54:	460c      	mov	r4, r1
 8106f56:	465e      	mov	r6, fp
 8106f58:	46aa      	mov	sl, r5
 8106f5a:	46a9      	mov	r9, r5
 8106f5c:	9501      	str	r5, [sp, #4]
 8106f5e:	68a2      	ldr	r2, [r4, #8]
 8106f60:	b152      	cbz	r2, 8106f78 <_scanf_float+0x60>
 8106f62:	683b      	ldr	r3, [r7, #0]
 8106f64:	781b      	ldrb	r3, [r3, #0]
 8106f66:	2b4e      	cmp	r3, #78	; 0x4e
 8106f68:	d864      	bhi.n	8107034 <_scanf_float+0x11c>
 8106f6a:	2b40      	cmp	r3, #64	; 0x40
 8106f6c:	d83c      	bhi.n	8106fe8 <_scanf_float+0xd0>
 8106f6e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8106f72:	b2c8      	uxtb	r0, r1
 8106f74:	280e      	cmp	r0, #14
 8106f76:	d93a      	bls.n	8106fee <_scanf_float+0xd6>
 8106f78:	f1b9 0f00 	cmp.w	r9, #0
 8106f7c:	d003      	beq.n	8106f86 <_scanf_float+0x6e>
 8106f7e:	6823      	ldr	r3, [r4, #0]
 8106f80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106f84:	6023      	str	r3, [r4, #0]
 8106f86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8106f8a:	f1ba 0f01 	cmp.w	sl, #1
 8106f8e:	f200 8113 	bhi.w	81071b8 <_scanf_float+0x2a0>
 8106f92:	455e      	cmp	r6, fp
 8106f94:	f200 8105 	bhi.w	81071a2 <_scanf_float+0x28a>
 8106f98:	2501      	movs	r5, #1
 8106f9a:	4628      	mov	r0, r5
 8106f9c:	b007      	add	sp, #28
 8106f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8106fa2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8106fa6:	2a0d      	cmp	r2, #13
 8106fa8:	d8e6      	bhi.n	8106f78 <_scanf_float+0x60>
 8106faa:	a101      	add	r1, pc, #4	; (adr r1, 8106fb0 <_scanf_float+0x98>)
 8106fac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8106fb0:	081070ef 	.word	0x081070ef
 8106fb4:	08106f79 	.word	0x08106f79
 8106fb8:	08106f79 	.word	0x08106f79
 8106fbc:	08106f79 	.word	0x08106f79
 8106fc0:	0810714f 	.word	0x0810714f
 8106fc4:	08107127 	.word	0x08107127
 8106fc8:	08106f79 	.word	0x08106f79
 8106fcc:	08106f79 	.word	0x08106f79
 8106fd0:	081070fd 	.word	0x081070fd
 8106fd4:	08106f79 	.word	0x08106f79
 8106fd8:	08106f79 	.word	0x08106f79
 8106fdc:	08106f79 	.word	0x08106f79
 8106fe0:	08106f79 	.word	0x08106f79
 8106fe4:	081070b5 	.word	0x081070b5
 8106fe8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8106fec:	e7db      	b.n	8106fa6 <_scanf_float+0x8e>
 8106fee:	290e      	cmp	r1, #14
 8106ff0:	d8c2      	bhi.n	8106f78 <_scanf_float+0x60>
 8106ff2:	a001      	add	r0, pc, #4	; (adr r0, 8106ff8 <_scanf_float+0xe0>)
 8106ff4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8106ff8:	081070a7 	.word	0x081070a7
 8106ffc:	08106f79 	.word	0x08106f79
 8107000:	081070a7 	.word	0x081070a7
 8107004:	0810713b 	.word	0x0810713b
 8107008:	08106f79 	.word	0x08106f79
 810700c:	08107055 	.word	0x08107055
 8107010:	08107091 	.word	0x08107091
 8107014:	08107091 	.word	0x08107091
 8107018:	08107091 	.word	0x08107091
 810701c:	08107091 	.word	0x08107091
 8107020:	08107091 	.word	0x08107091
 8107024:	08107091 	.word	0x08107091
 8107028:	08107091 	.word	0x08107091
 810702c:	08107091 	.word	0x08107091
 8107030:	08107091 	.word	0x08107091
 8107034:	2b6e      	cmp	r3, #110	; 0x6e
 8107036:	d809      	bhi.n	810704c <_scanf_float+0x134>
 8107038:	2b60      	cmp	r3, #96	; 0x60
 810703a:	d8b2      	bhi.n	8106fa2 <_scanf_float+0x8a>
 810703c:	2b54      	cmp	r3, #84	; 0x54
 810703e:	d077      	beq.n	8107130 <_scanf_float+0x218>
 8107040:	2b59      	cmp	r3, #89	; 0x59
 8107042:	d199      	bne.n	8106f78 <_scanf_float+0x60>
 8107044:	2d07      	cmp	r5, #7
 8107046:	d197      	bne.n	8106f78 <_scanf_float+0x60>
 8107048:	2508      	movs	r5, #8
 810704a:	e029      	b.n	81070a0 <_scanf_float+0x188>
 810704c:	2b74      	cmp	r3, #116	; 0x74
 810704e:	d06f      	beq.n	8107130 <_scanf_float+0x218>
 8107050:	2b79      	cmp	r3, #121	; 0x79
 8107052:	e7f6      	b.n	8107042 <_scanf_float+0x12a>
 8107054:	6821      	ldr	r1, [r4, #0]
 8107056:	05c8      	lsls	r0, r1, #23
 8107058:	d51a      	bpl.n	8107090 <_scanf_float+0x178>
 810705a:	9b02      	ldr	r3, [sp, #8]
 810705c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8107060:	6021      	str	r1, [r4, #0]
 8107062:	f109 0901 	add.w	r9, r9, #1
 8107066:	b11b      	cbz	r3, 8107070 <_scanf_float+0x158>
 8107068:	3b01      	subs	r3, #1
 810706a:	3201      	adds	r2, #1
 810706c:	9302      	str	r3, [sp, #8]
 810706e:	60a2      	str	r2, [r4, #8]
 8107070:	68a3      	ldr	r3, [r4, #8]
 8107072:	3b01      	subs	r3, #1
 8107074:	60a3      	str	r3, [r4, #8]
 8107076:	6923      	ldr	r3, [r4, #16]
 8107078:	3301      	adds	r3, #1
 810707a:	6123      	str	r3, [r4, #16]
 810707c:	687b      	ldr	r3, [r7, #4]
 810707e:	3b01      	subs	r3, #1
 8107080:	2b00      	cmp	r3, #0
 8107082:	607b      	str	r3, [r7, #4]
 8107084:	f340 8084 	ble.w	8107190 <_scanf_float+0x278>
 8107088:	683b      	ldr	r3, [r7, #0]
 810708a:	3301      	adds	r3, #1
 810708c:	603b      	str	r3, [r7, #0]
 810708e:	e766      	b.n	8106f5e <_scanf_float+0x46>
 8107090:	eb1a 0f05 	cmn.w	sl, r5
 8107094:	f47f af70 	bne.w	8106f78 <_scanf_float+0x60>
 8107098:	6822      	ldr	r2, [r4, #0]
 810709a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 810709e:	6022      	str	r2, [r4, #0]
 81070a0:	f806 3b01 	strb.w	r3, [r6], #1
 81070a4:	e7e4      	b.n	8107070 <_scanf_float+0x158>
 81070a6:	6822      	ldr	r2, [r4, #0]
 81070a8:	0610      	lsls	r0, r2, #24
 81070aa:	f57f af65 	bpl.w	8106f78 <_scanf_float+0x60>
 81070ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81070b2:	e7f4      	b.n	810709e <_scanf_float+0x186>
 81070b4:	f1ba 0f00 	cmp.w	sl, #0
 81070b8:	d10e      	bne.n	81070d8 <_scanf_float+0x1c0>
 81070ba:	f1b9 0f00 	cmp.w	r9, #0
 81070be:	d10e      	bne.n	81070de <_scanf_float+0x1c6>
 81070c0:	6822      	ldr	r2, [r4, #0]
 81070c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 81070c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 81070ca:	d108      	bne.n	81070de <_scanf_float+0x1c6>
 81070cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81070d0:	6022      	str	r2, [r4, #0]
 81070d2:	f04f 0a01 	mov.w	sl, #1
 81070d6:	e7e3      	b.n	81070a0 <_scanf_float+0x188>
 81070d8:	f1ba 0f02 	cmp.w	sl, #2
 81070dc:	d055      	beq.n	810718a <_scanf_float+0x272>
 81070de:	2d01      	cmp	r5, #1
 81070e0:	d002      	beq.n	81070e8 <_scanf_float+0x1d0>
 81070e2:	2d04      	cmp	r5, #4
 81070e4:	f47f af48 	bne.w	8106f78 <_scanf_float+0x60>
 81070e8:	3501      	adds	r5, #1
 81070ea:	b2ed      	uxtb	r5, r5
 81070ec:	e7d8      	b.n	81070a0 <_scanf_float+0x188>
 81070ee:	f1ba 0f01 	cmp.w	sl, #1
 81070f2:	f47f af41 	bne.w	8106f78 <_scanf_float+0x60>
 81070f6:	f04f 0a02 	mov.w	sl, #2
 81070fa:	e7d1      	b.n	81070a0 <_scanf_float+0x188>
 81070fc:	b97d      	cbnz	r5, 810711e <_scanf_float+0x206>
 81070fe:	f1b9 0f00 	cmp.w	r9, #0
 8107102:	f47f af3c 	bne.w	8106f7e <_scanf_float+0x66>
 8107106:	6822      	ldr	r2, [r4, #0]
 8107108:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810710c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107110:	f47f af39 	bne.w	8106f86 <_scanf_float+0x6e>
 8107114:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107118:	6022      	str	r2, [r4, #0]
 810711a:	2501      	movs	r5, #1
 810711c:	e7c0      	b.n	81070a0 <_scanf_float+0x188>
 810711e:	2d03      	cmp	r5, #3
 8107120:	d0e2      	beq.n	81070e8 <_scanf_float+0x1d0>
 8107122:	2d05      	cmp	r5, #5
 8107124:	e7de      	b.n	81070e4 <_scanf_float+0x1cc>
 8107126:	2d02      	cmp	r5, #2
 8107128:	f47f af26 	bne.w	8106f78 <_scanf_float+0x60>
 810712c:	2503      	movs	r5, #3
 810712e:	e7b7      	b.n	81070a0 <_scanf_float+0x188>
 8107130:	2d06      	cmp	r5, #6
 8107132:	f47f af21 	bne.w	8106f78 <_scanf_float+0x60>
 8107136:	2507      	movs	r5, #7
 8107138:	e7b2      	b.n	81070a0 <_scanf_float+0x188>
 810713a:	6822      	ldr	r2, [r4, #0]
 810713c:	0591      	lsls	r1, r2, #22
 810713e:	f57f af1b 	bpl.w	8106f78 <_scanf_float+0x60>
 8107142:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8107146:	6022      	str	r2, [r4, #0]
 8107148:	f8cd 9004 	str.w	r9, [sp, #4]
 810714c:	e7a8      	b.n	81070a0 <_scanf_float+0x188>
 810714e:	6822      	ldr	r2, [r4, #0]
 8107150:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8107154:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8107158:	d006      	beq.n	8107168 <_scanf_float+0x250>
 810715a:	0550      	lsls	r0, r2, #21
 810715c:	f57f af0c 	bpl.w	8106f78 <_scanf_float+0x60>
 8107160:	f1b9 0f00 	cmp.w	r9, #0
 8107164:	f43f af0f 	beq.w	8106f86 <_scanf_float+0x6e>
 8107168:	0591      	lsls	r1, r2, #22
 810716a:	bf58      	it	pl
 810716c:	9901      	ldrpl	r1, [sp, #4]
 810716e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107172:	bf58      	it	pl
 8107174:	eba9 0101 	subpl.w	r1, r9, r1
 8107178:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 810717c:	bf58      	it	pl
 810717e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8107182:	6022      	str	r2, [r4, #0]
 8107184:	f04f 0900 	mov.w	r9, #0
 8107188:	e78a      	b.n	81070a0 <_scanf_float+0x188>
 810718a:	f04f 0a03 	mov.w	sl, #3
 810718e:	e787      	b.n	81070a0 <_scanf_float+0x188>
 8107190:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8107194:	4639      	mov	r1, r7
 8107196:	4640      	mov	r0, r8
 8107198:	4798      	blx	r3
 810719a:	2800      	cmp	r0, #0
 810719c:	f43f aedf 	beq.w	8106f5e <_scanf_float+0x46>
 81071a0:	e6ea      	b.n	8106f78 <_scanf_float+0x60>
 81071a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81071a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81071aa:	463a      	mov	r2, r7
 81071ac:	4640      	mov	r0, r8
 81071ae:	4798      	blx	r3
 81071b0:	6923      	ldr	r3, [r4, #16]
 81071b2:	3b01      	subs	r3, #1
 81071b4:	6123      	str	r3, [r4, #16]
 81071b6:	e6ec      	b.n	8106f92 <_scanf_float+0x7a>
 81071b8:	1e6b      	subs	r3, r5, #1
 81071ba:	2b06      	cmp	r3, #6
 81071bc:	d825      	bhi.n	810720a <_scanf_float+0x2f2>
 81071be:	2d02      	cmp	r5, #2
 81071c0:	d836      	bhi.n	8107230 <_scanf_float+0x318>
 81071c2:	455e      	cmp	r6, fp
 81071c4:	f67f aee8 	bls.w	8106f98 <_scanf_float+0x80>
 81071c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81071cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81071d0:	463a      	mov	r2, r7
 81071d2:	4640      	mov	r0, r8
 81071d4:	4798      	blx	r3
 81071d6:	6923      	ldr	r3, [r4, #16]
 81071d8:	3b01      	subs	r3, #1
 81071da:	6123      	str	r3, [r4, #16]
 81071dc:	e7f1      	b.n	81071c2 <_scanf_float+0x2aa>
 81071de:	9802      	ldr	r0, [sp, #8]
 81071e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81071e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 81071e8:	9002      	str	r0, [sp, #8]
 81071ea:	463a      	mov	r2, r7
 81071ec:	4640      	mov	r0, r8
 81071ee:	4798      	blx	r3
 81071f0:	6923      	ldr	r3, [r4, #16]
 81071f2:	3b01      	subs	r3, #1
 81071f4:	6123      	str	r3, [r4, #16]
 81071f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 81071fa:	fa5f fa8a 	uxtb.w	sl, sl
 81071fe:	f1ba 0f02 	cmp.w	sl, #2
 8107202:	d1ec      	bne.n	81071de <_scanf_float+0x2c6>
 8107204:	3d03      	subs	r5, #3
 8107206:	b2ed      	uxtb	r5, r5
 8107208:	1b76      	subs	r6, r6, r5
 810720a:	6823      	ldr	r3, [r4, #0]
 810720c:	05da      	lsls	r2, r3, #23
 810720e:	d52f      	bpl.n	8107270 <_scanf_float+0x358>
 8107210:	055b      	lsls	r3, r3, #21
 8107212:	d510      	bpl.n	8107236 <_scanf_float+0x31e>
 8107214:	455e      	cmp	r6, fp
 8107216:	f67f aebf 	bls.w	8106f98 <_scanf_float+0x80>
 810721a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810721e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107222:	463a      	mov	r2, r7
 8107224:	4640      	mov	r0, r8
 8107226:	4798      	blx	r3
 8107228:	6923      	ldr	r3, [r4, #16]
 810722a:	3b01      	subs	r3, #1
 810722c:	6123      	str	r3, [r4, #16]
 810722e:	e7f1      	b.n	8107214 <_scanf_float+0x2fc>
 8107230:	46aa      	mov	sl, r5
 8107232:	9602      	str	r6, [sp, #8]
 8107234:	e7df      	b.n	81071f6 <_scanf_float+0x2de>
 8107236:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810723a:	6923      	ldr	r3, [r4, #16]
 810723c:	2965      	cmp	r1, #101	; 0x65
 810723e:	f103 33ff 	add.w	r3, r3, #4294967295
 8107242:	f106 35ff 	add.w	r5, r6, #4294967295
 8107246:	6123      	str	r3, [r4, #16]
 8107248:	d00c      	beq.n	8107264 <_scanf_float+0x34c>
 810724a:	2945      	cmp	r1, #69	; 0x45
 810724c:	d00a      	beq.n	8107264 <_scanf_float+0x34c>
 810724e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107252:	463a      	mov	r2, r7
 8107254:	4640      	mov	r0, r8
 8107256:	4798      	blx	r3
 8107258:	6923      	ldr	r3, [r4, #16]
 810725a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810725e:	3b01      	subs	r3, #1
 8107260:	1eb5      	subs	r5, r6, #2
 8107262:	6123      	str	r3, [r4, #16]
 8107264:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107268:	463a      	mov	r2, r7
 810726a:	4640      	mov	r0, r8
 810726c:	4798      	blx	r3
 810726e:	462e      	mov	r6, r5
 8107270:	6825      	ldr	r5, [r4, #0]
 8107272:	f015 0510 	ands.w	r5, r5, #16
 8107276:	d158      	bne.n	810732a <_scanf_float+0x412>
 8107278:	7035      	strb	r5, [r6, #0]
 810727a:	6823      	ldr	r3, [r4, #0]
 810727c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8107280:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8107284:	d11c      	bne.n	81072c0 <_scanf_float+0x3a8>
 8107286:	9b01      	ldr	r3, [sp, #4]
 8107288:	454b      	cmp	r3, r9
 810728a:	eba3 0209 	sub.w	r2, r3, r9
 810728e:	d124      	bne.n	81072da <_scanf_float+0x3c2>
 8107290:	2200      	movs	r2, #0
 8107292:	4659      	mov	r1, fp
 8107294:	4640      	mov	r0, r8
 8107296:	f002 fd33 	bl	8109d00 <_strtod_r>
 810729a:	9b03      	ldr	r3, [sp, #12]
 810729c:	6821      	ldr	r1, [r4, #0]
 810729e:	681b      	ldr	r3, [r3, #0]
 81072a0:	f011 0f02 	tst.w	r1, #2
 81072a4:	ec57 6b10 	vmov	r6, r7, d0
 81072a8:	f103 0204 	add.w	r2, r3, #4
 81072ac:	d020      	beq.n	81072f0 <_scanf_float+0x3d8>
 81072ae:	9903      	ldr	r1, [sp, #12]
 81072b0:	600a      	str	r2, [r1, #0]
 81072b2:	681b      	ldr	r3, [r3, #0]
 81072b4:	e9c3 6700 	strd	r6, r7, [r3]
 81072b8:	68e3      	ldr	r3, [r4, #12]
 81072ba:	3301      	adds	r3, #1
 81072bc:	60e3      	str	r3, [r4, #12]
 81072be:	e66c      	b.n	8106f9a <_scanf_float+0x82>
 81072c0:	9b04      	ldr	r3, [sp, #16]
 81072c2:	2b00      	cmp	r3, #0
 81072c4:	d0e4      	beq.n	8107290 <_scanf_float+0x378>
 81072c6:	9905      	ldr	r1, [sp, #20]
 81072c8:	230a      	movs	r3, #10
 81072ca:	462a      	mov	r2, r5
 81072cc:	3101      	adds	r1, #1
 81072ce:	4640      	mov	r0, r8
 81072d0:	f002 fd9e 	bl	8109e10 <_strtol_r>
 81072d4:	9b04      	ldr	r3, [sp, #16]
 81072d6:	9e05      	ldr	r6, [sp, #20]
 81072d8:	1ac2      	subs	r2, r0, r3
 81072da:	f204 136f 	addw	r3, r4, #367	; 0x16f
 81072de:	429e      	cmp	r6, r3
 81072e0:	bf28      	it	cs
 81072e2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 81072e6:	4912      	ldr	r1, [pc, #72]	; (8107330 <_scanf_float+0x418>)
 81072e8:	4630      	mov	r0, r6
 81072ea:	f000 f955 	bl	8107598 <siprintf>
 81072ee:	e7cf      	b.n	8107290 <_scanf_float+0x378>
 81072f0:	f011 0f04 	tst.w	r1, #4
 81072f4:	9903      	ldr	r1, [sp, #12]
 81072f6:	600a      	str	r2, [r1, #0]
 81072f8:	d1db      	bne.n	81072b2 <_scanf_float+0x39a>
 81072fa:	f8d3 8000 	ldr.w	r8, [r3]
 81072fe:	ee10 2a10 	vmov	r2, s0
 8107302:	ee10 0a10 	vmov	r0, s0
 8107306:	463b      	mov	r3, r7
 8107308:	4639      	mov	r1, r7
 810730a:	f7f9 fc97 	bl	8100c3c <__aeabi_dcmpun>
 810730e:	b128      	cbz	r0, 810731c <_scanf_float+0x404>
 8107310:	4808      	ldr	r0, [pc, #32]	; (8107334 <_scanf_float+0x41c>)
 8107312:	f000 fab9 	bl	8107888 <nanf>
 8107316:	ed88 0a00 	vstr	s0, [r8]
 810731a:	e7cd      	b.n	81072b8 <_scanf_float+0x3a0>
 810731c:	4630      	mov	r0, r6
 810731e:	4639      	mov	r1, r7
 8107320:	f7f9 fcea 	bl	8100cf8 <__aeabi_d2f>
 8107324:	f8c8 0000 	str.w	r0, [r8]
 8107328:	e7c6      	b.n	81072b8 <_scanf_float+0x3a0>
 810732a:	2500      	movs	r5, #0
 810732c:	e635      	b.n	8106f9a <_scanf_float+0x82>
 810732e:	bf00      	nop
 8107330:	0810b040 	.word	0x0810b040
 8107334:	0810b3d5 	.word	0x0810b3d5

08107338 <std>:
 8107338:	2300      	movs	r3, #0
 810733a:	b510      	push	{r4, lr}
 810733c:	4604      	mov	r4, r0
 810733e:	e9c0 3300 	strd	r3, r3, [r0]
 8107342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8107346:	6083      	str	r3, [r0, #8]
 8107348:	8181      	strh	r1, [r0, #12]
 810734a:	6643      	str	r3, [r0, #100]	; 0x64
 810734c:	81c2      	strh	r2, [r0, #14]
 810734e:	6183      	str	r3, [r0, #24]
 8107350:	4619      	mov	r1, r3
 8107352:	2208      	movs	r2, #8
 8107354:	305c      	adds	r0, #92	; 0x5c
 8107356:	f000 fa17 	bl	8107788 <memset>
 810735a:	4b0d      	ldr	r3, [pc, #52]	; (8107390 <std+0x58>)
 810735c:	6263      	str	r3, [r4, #36]	; 0x24
 810735e:	4b0d      	ldr	r3, [pc, #52]	; (8107394 <std+0x5c>)
 8107360:	62a3      	str	r3, [r4, #40]	; 0x28
 8107362:	4b0d      	ldr	r3, [pc, #52]	; (8107398 <std+0x60>)
 8107364:	62e3      	str	r3, [r4, #44]	; 0x2c
 8107366:	4b0d      	ldr	r3, [pc, #52]	; (810739c <std+0x64>)
 8107368:	6323      	str	r3, [r4, #48]	; 0x30
 810736a:	4b0d      	ldr	r3, [pc, #52]	; (81073a0 <std+0x68>)
 810736c:	6224      	str	r4, [r4, #32]
 810736e:	429c      	cmp	r4, r3
 8107370:	d006      	beq.n	8107380 <std+0x48>
 8107372:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8107376:	4294      	cmp	r4, r2
 8107378:	d002      	beq.n	8107380 <std+0x48>
 810737a:	33d0      	adds	r3, #208	; 0xd0
 810737c:	429c      	cmp	r4, r3
 810737e:	d105      	bne.n	810738c <std+0x54>
 8107380:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8107384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107388:	f000 ba7a 	b.w	8107880 <__retarget_lock_init_recursive>
 810738c:	bd10      	pop	{r4, pc}
 810738e:	bf00      	nop
 8107390:	081075d9 	.word	0x081075d9
 8107394:	081075fb 	.word	0x081075fb
 8107398:	08107633 	.word	0x08107633
 810739c:	08107657 	.word	0x08107657
 81073a0:	100002f4 	.word	0x100002f4

081073a4 <stdio_exit_handler>:
 81073a4:	4a02      	ldr	r2, [pc, #8]	; (81073b0 <stdio_exit_handler+0xc>)
 81073a6:	4903      	ldr	r1, [pc, #12]	; (81073b4 <stdio_exit_handler+0x10>)
 81073a8:	4803      	ldr	r0, [pc, #12]	; (81073b8 <stdio_exit_handler+0x14>)
 81073aa:	f000 b869 	b.w	8107480 <_fwalk_sglue>
 81073ae:	bf00      	nop
 81073b0:	1000001c 	.word	0x1000001c
 81073b4:	0810a459 	.word	0x0810a459
 81073b8:	10000028 	.word	0x10000028

081073bc <cleanup_stdio>:
 81073bc:	6841      	ldr	r1, [r0, #4]
 81073be:	4b0c      	ldr	r3, [pc, #48]	; (81073f0 <cleanup_stdio+0x34>)
 81073c0:	4299      	cmp	r1, r3
 81073c2:	b510      	push	{r4, lr}
 81073c4:	4604      	mov	r4, r0
 81073c6:	d001      	beq.n	81073cc <cleanup_stdio+0x10>
 81073c8:	f003 f846 	bl	810a458 <_fflush_r>
 81073cc:	68a1      	ldr	r1, [r4, #8]
 81073ce:	4b09      	ldr	r3, [pc, #36]	; (81073f4 <cleanup_stdio+0x38>)
 81073d0:	4299      	cmp	r1, r3
 81073d2:	d002      	beq.n	81073da <cleanup_stdio+0x1e>
 81073d4:	4620      	mov	r0, r4
 81073d6:	f003 f83f 	bl	810a458 <_fflush_r>
 81073da:	68e1      	ldr	r1, [r4, #12]
 81073dc:	4b06      	ldr	r3, [pc, #24]	; (81073f8 <cleanup_stdio+0x3c>)
 81073de:	4299      	cmp	r1, r3
 81073e0:	d004      	beq.n	81073ec <cleanup_stdio+0x30>
 81073e2:	4620      	mov	r0, r4
 81073e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81073e8:	f003 b836 	b.w	810a458 <_fflush_r>
 81073ec:	bd10      	pop	{r4, pc}
 81073ee:	bf00      	nop
 81073f0:	100002f4 	.word	0x100002f4
 81073f4:	1000035c 	.word	0x1000035c
 81073f8:	100003c4 	.word	0x100003c4

081073fc <global_stdio_init.part.0>:
 81073fc:	b510      	push	{r4, lr}
 81073fe:	4b0b      	ldr	r3, [pc, #44]	; (810742c <global_stdio_init.part.0+0x30>)
 8107400:	4c0b      	ldr	r4, [pc, #44]	; (8107430 <global_stdio_init.part.0+0x34>)
 8107402:	4a0c      	ldr	r2, [pc, #48]	; (8107434 <global_stdio_init.part.0+0x38>)
 8107404:	601a      	str	r2, [r3, #0]
 8107406:	4620      	mov	r0, r4
 8107408:	2200      	movs	r2, #0
 810740a:	2104      	movs	r1, #4
 810740c:	f7ff ff94 	bl	8107338 <std>
 8107410:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8107414:	2201      	movs	r2, #1
 8107416:	2109      	movs	r1, #9
 8107418:	f7ff ff8e 	bl	8107338 <std>
 810741c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8107420:	2202      	movs	r2, #2
 8107422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107426:	2112      	movs	r1, #18
 8107428:	f7ff bf86 	b.w	8107338 <std>
 810742c:	1000042c 	.word	0x1000042c
 8107430:	100002f4 	.word	0x100002f4
 8107434:	081073a5 	.word	0x081073a5

08107438 <__sfp_lock_acquire>:
 8107438:	4801      	ldr	r0, [pc, #4]	; (8107440 <__sfp_lock_acquire+0x8>)
 810743a:	f000 ba22 	b.w	8107882 <__retarget_lock_acquire_recursive>
 810743e:	bf00      	nop
 8107440:	10000435 	.word	0x10000435

08107444 <__sfp_lock_release>:
 8107444:	4801      	ldr	r0, [pc, #4]	; (810744c <__sfp_lock_release+0x8>)
 8107446:	f000 ba1d 	b.w	8107884 <__retarget_lock_release_recursive>
 810744a:	bf00      	nop
 810744c:	10000435 	.word	0x10000435

08107450 <__sinit>:
 8107450:	b510      	push	{r4, lr}
 8107452:	4604      	mov	r4, r0
 8107454:	f7ff fff0 	bl	8107438 <__sfp_lock_acquire>
 8107458:	6a23      	ldr	r3, [r4, #32]
 810745a:	b11b      	cbz	r3, 8107464 <__sinit+0x14>
 810745c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107460:	f7ff bff0 	b.w	8107444 <__sfp_lock_release>
 8107464:	4b04      	ldr	r3, [pc, #16]	; (8107478 <__sinit+0x28>)
 8107466:	6223      	str	r3, [r4, #32]
 8107468:	4b04      	ldr	r3, [pc, #16]	; (810747c <__sinit+0x2c>)
 810746a:	681b      	ldr	r3, [r3, #0]
 810746c:	2b00      	cmp	r3, #0
 810746e:	d1f5      	bne.n	810745c <__sinit+0xc>
 8107470:	f7ff ffc4 	bl	81073fc <global_stdio_init.part.0>
 8107474:	e7f2      	b.n	810745c <__sinit+0xc>
 8107476:	bf00      	nop
 8107478:	081073bd 	.word	0x081073bd
 810747c:	1000042c 	.word	0x1000042c

08107480 <_fwalk_sglue>:
 8107480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8107484:	4607      	mov	r7, r0
 8107486:	4688      	mov	r8, r1
 8107488:	4614      	mov	r4, r2
 810748a:	2600      	movs	r6, #0
 810748c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8107490:	f1b9 0901 	subs.w	r9, r9, #1
 8107494:	d505      	bpl.n	81074a2 <_fwalk_sglue+0x22>
 8107496:	6824      	ldr	r4, [r4, #0]
 8107498:	2c00      	cmp	r4, #0
 810749a:	d1f7      	bne.n	810748c <_fwalk_sglue+0xc>
 810749c:	4630      	mov	r0, r6
 810749e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81074a2:	89ab      	ldrh	r3, [r5, #12]
 81074a4:	2b01      	cmp	r3, #1
 81074a6:	d907      	bls.n	81074b8 <_fwalk_sglue+0x38>
 81074a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 81074ac:	3301      	adds	r3, #1
 81074ae:	d003      	beq.n	81074b8 <_fwalk_sglue+0x38>
 81074b0:	4629      	mov	r1, r5
 81074b2:	4638      	mov	r0, r7
 81074b4:	47c0      	blx	r8
 81074b6:	4306      	orrs	r6, r0
 81074b8:	3568      	adds	r5, #104	; 0x68
 81074ba:	e7e9      	b.n	8107490 <_fwalk_sglue+0x10>

081074bc <iprintf>:
 81074bc:	b40f      	push	{r0, r1, r2, r3}
 81074be:	b507      	push	{r0, r1, r2, lr}
 81074c0:	4906      	ldr	r1, [pc, #24]	; (81074dc <iprintf+0x20>)
 81074c2:	ab04      	add	r3, sp, #16
 81074c4:	6808      	ldr	r0, [r1, #0]
 81074c6:	f853 2b04 	ldr.w	r2, [r3], #4
 81074ca:	6881      	ldr	r1, [r0, #8]
 81074cc:	9301      	str	r3, [sp, #4]
 81074ce:	f002 fe23 	bl	810a118 <_vfiprintf_r>
 81074d2:	b003      	add	sp, #12
 81074d4:	f85d eb04 	ldr.w	lr, [sp], #4
 81074d8:	b004      	add	sp, #16
 81074da:	4770      	bx	lr
 81074dc:	10000074 	.word	0x10000074

081074e0 <_puts_r>:
 81074e0:	6a03      	ldr	r3, [r0, #32]
 81074e2:	b570      	push	{r4, r5, r6, lr}
 81074e4:	6884      	ldr	r4, [r0, #8]
 81074e6:	4605      	mov	r5, r0
 81074e8:	460e      	mov	r6, r1
 81074ea:	b90b      	cbnz	r3, 81074f0 <_puts_r+0x10>
 81074ec:	f7ff ffb0 	bl	8107450 <__sinit>
 81074f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81074f2:	07db      	lsls	r3, r3, #31
 81074f4:	d405      	bmi.n	8107502 <_puts_r+0x22>
 81074f6:	89a3      	ldrh	r3, [r4, #12]
 81074f8:	0598      	lsls	r0, r3, #22
 81074fa:	d402      	bmi.n	8107502 <_puts_r+0x22>
 81074fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81074fe:	f000 f9c0 	bl	8107882 <__retarget_lock_acquire_recursive>
 8107502:	89a3      	ldrh	r3, [r4, #12]
 8107504:	0719      	lsls	r1, r3, #28
 8107506:	d513      	bpl.n	8107530 <_puts_r+0x50>
 8107508:	6923      	ldr	r3, [r4, #16]
 810750a:	b18b      	cbz	r3, 8107530 <_puts_r+0x50>
 810750c:	3e01      	subs	r6, #1
 810750e:	68a3      	ldr	r3, [r4, #8]
 8107510:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8107514:	3b01      	subs	r3, #1
 8107516:	60a3      	str	r3, [r4, #8]
 8107518:	b9e9      	cbnz	r1, 8107556 <_puts_r+0x76>
 810751a:	2b00      	cmp	r3, #0
 810751c:	da2e      	bge.n	810757c <_puts_r+0x9c>
 810751e:	4622      	mov	r2, r4
 8107520:	210a      	movs	r1, #10
 8107522:	4628      	mov	r0, r5
 8107524:	f000 f89b 	bl	810765e <__swbuf_r>
 8107528:	3001      	adds	r0, #1
 810752a:	d007      	beq.n	810753c <_puts_r+0x5c>
 810752c:	250a      	movs	r5, #10
 810752e:	e007      	b.n	8107540 <_puts_r+0x60>
 8107530:	4621      	mov	r1, r4
 8107532:	4628      	mov	r0, r5
 8107534:	f000 f8d0 	bl	81076d8 <__swsetup_r>
 8107538:	2800      	cmp	r0, #0
 810753a:	d0e7      	beq.n	810750c <_puts_r+0x2c>
 810753c:	f04f 35ff 	mov.w	r5, #4294967295
 8107540:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8107542:	07da      	lsls	r2, r3, #31
 8107544:	d405      	bmi.n	8107552 <_puts_r+0x72>
 8107546:	89a3      	ldrh	r3, [r4, #12]
 8107548:	059b      	lsls	r3, r3, #22
 810754a:	d402      	bmi.n	8107552 <_puts_r+0x72>
 810754c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810754e:	f000 f999 	bl	8107884 <__retarget_lock_release_recursive>
 8107552:	4628      	mov	r0, r5
 8107554:	bd70      	pop	{r4, r5, r6, pc}
 8107556:	2b00      	cmp	r3, #0
 8107558:	da04      	bge.n	8107564 <_puts_r+0x84>
 810755a:	69a2      	ldr	r2, [r4, #24]
 810755c:	429a      	cmp	r2, r3
 810755e:	dc06      	bgt.n	810756e <_puts_r+0x8e>
 8107560:	290a      	cmp	r1, #10
 8107562:	d004      	beq.n	810756e <_puts_r+0x8e>
 8107564:	6823      	ldr	r3, [r4, #0]
 8107566:	1c5a      	adds	r2, r3, #1
 8107568:	6022      	str	r2, [r4, #0]
 810756a:	7019      	strb	r1, [r3, #0]
 810756c:	e7cf      	b.n	810750e <_puts_r+0x2e>
 810756e:	4622      	mov	r2, r4
 8107570:	4628      	mov	r0, r5
 8107572:	f000 f874 	bl	810765e <__swbuf_r>
 8107576:	3001      	adds	r0, #1
 8107578:	d1c9      	bne.n	810750e <_puts_r+0x2e>
 810757a:	e7df      	b.n	810753c <_puts_r+0x5c>
 810757c:	6823      	ldr	r3, [r4, #0]
 810757e:	250a      	movs	r5, #10
 8107580:	1c5a      	adds	r2, r3, #1
 8107582:	6022      	str	r2, [r4, #0]
 8107584:	701d      	strb	r5, [r3, #0]
 8107586:	e7db      	b.n	8107540 <_puts_r+0x60>

08107588 <puts>:
 8107588:	4b02      	ldr	r3, [pc, #8]	; (8107594 <puts+0xc>)
 810758a:	4601      	mov	r1, r0
 810758c:	6818      	ldr	r0, [r3, #0]
 810758e:	f7ff bfa7 	b.w	81074e0 <_puts_r>
 8107592:	bf00      	nop
 8107594:	10000074 	.word	0x10000074

08107598 <siprintf>:
 8107598:	b40e      	push	{r1, r2, r3}
 810759a:	b500      	push	{lr}
 810759c:	b09c      	sub	sp, #112	; 0x70
 810759e:	ab1d      	add	r3, sp, #116	; 0x74
 81075a0:	9002      	str	r0, [sp, #8]
 81075a2:	9006      	str	r0, [sp, #24]
 81075a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81075a8:	4809      	ldr	r0, [pc, #36]	; (81075d0 <siprintf+0x38>)
 81075aa:	9107      	str	r1, [sp, #28]
 81075ac:	9104      	str	r1, [sp, #16]
 81075ae:	4909      	ldr	r1, [pc, #36]	; (81075d4 <siprintf+0x3c>)
 81075b0:	f853 2b04 	ldr.w	r2, [r3], #4
 81075b4:	9105      	str	r1, [sp, #20]
 81075b6:	6800      	ldr	r0, [r0, #0]
 81075b8:	9301      	str	r3, [sp, #4]
 81075ba:	a902      	add	r1, sp, #8
 81075bc:	f002 fc84 	bl	8109ec8 <_svfiprintf_r>
 81075c0:	9b02      	ldr	r3, [sp, #8]
 81075c2:	2200      	movs	r2, #0
 81075c4:	701a      	strb	r2, [r3, #0]
 81075c6:	b01c      	add	sp, #112	; 0x70
 81075c8:	f85d eb04 	ldr.w	lr, [sp], #4
 81075cc:	b003      	add	sp, #12
 81075ce:	4770      	bx	lr
 81075d0:	10000074 	.word	0x10000074
 81075d4:	ffff0208 	.word	0xffff0208

081075d8 <__sread>:
 81075d8:	b510      	push	{r4, lr}
 81075da:	460c      	mov	r4, r1
 81075dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81075e0:	f000 f900 	bl	81077e4 <_read_r>
 81075e4:	2800      	cmp	r0, #0
 81075e6:	bfab      	itete	ge
 81075e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 81075ea:	89a3      	ldrhlt	r3, [r4, #12]
 81075ec:	181b      	addge	r3, r3, r0
 81075ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 81075f2:	bfac      	ite	ge
 81075f4:	6563      	strge	r3, [r4, #84]	; 0x54
 81075f6:	81a3      	strhlt	r3, [r4, #12]
 81075f8:	bd10      	pop	{r4, pc}

081075fa <__swrite>:
 81075fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81075fe:	461f      	mov	r7, r3
 8107600:	898b      	ldrh	r3, [r1, #12]
 8107602:	05db      	lsls	r3, r3, #23
 8107604:	4605      	mov	r5, r0
 8107606:	460c      	mov	r4, r1
 8107608:	4616      	mov	r6, r2
 810760a:	d505      	bpl.n	8107618 <__swrite+0x1e>
 810760c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107610:	2302      	movs	r3, #2
 8107612:	2200      	movs	r2, #0
 8107614:	f000 f8d4 	bl	81077c0 <_lseek_r>
 8107618:	89a3      	ldrh	r3, [r4, #12]
 810761a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810761e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8107622:	81a3      	strh	r3, [r4, #12]
 8107624:	4632      	mov	r2, r6
 8107626:	463b      	mov	r3, r7
 8107628:	4628      	mov	r0, r5
 810762a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810762e:	f000 b8eb 	b.w	8107808 <_write_r>

08107632 <__sseek>:
 8107632:	b510      	push	{r4, lr}
 8107634:	460c      	mov	r4, r1
 8107636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810763a:	f000 f8c1 	bl	81077c0 <_lseek_r>
 810763e:	1c43      	adds	r3, r0, #1
 8107640:	89a3      	ldrh	r3, [r4, #12]
 8107642:	bf15      	itete	ne
 8107644:	6560      	strne	r0, [r4, #84]	; 0x54
 8107646:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810764a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810764e:	81a3      	strheq	r3, [r4, #12]
 8107650:	bf18      	it	ne
 8107652:	81a3      	strhne	r3, [r4, #12]
 8107654:	bd10      	pop	{r4, pc}

08107656 <__sclose>:
 8107656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810765a:	f000 b8a1 	b.w	81077a0 <_close_r>

0810765e <__swbuf_r>:
 810765e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107660:	460e      	mov	r6, r1
 8107662:	4614      	mov	r4, r2
 8107664:	4605      	mov	r5, r0
 8107666:	b118      	cbz	r0, 8107670 <__swbuf_r+0x12>
 8107668:	6a03      	ldr	r3, [r0, #32]
 810766a:	b90b      	cbnz	r3, 8107670 <__swbuf_r+0x12>
 810766c:	f7ff fef0 	bl	8107450 <__sinit>
 8107670:	69a3      	ldr	r3, [r4, #24]
 8107672:	60a3      	str	r3, [r4, #8]
 8107674:	89a3      	ldrh	r3, [r4, #12]
 8107676:	071a      	lsls	r2, r3, #28
 8107678:	d525      	bpl.n	81076c6 <__swbuf_r+0x68>
 810767a:	6923      	ldr	r3, [r4, #16]
 810767c:	b31b      	cbz	r3, 81076c6 <__swbuf_r+0x68>
 810767e:	6823      	ldr	r3, [r4, #0]
 8107680:	6922      	ldr	r2, [r4, #16]
 8107682:	1a98      	subs	r0, r3, r2
 8107684:	6963      	ldr	r3, [r4, #20]
 8107686:	b2f6      	uxtb	r6, r6
 8107688:	4283      	cmp	r3, r0
 810768a:	4637      	mov	r7, r6
 810768c:	dc04      	bgt.n	8107698 <__swbuf_r+0x3a>
 810768e:	4621      	mov	r1, r4
 8107690:	4628      	mov	r0, r5
 8107692:	f002 fee1 	bl	810a458 <_fflush_r>
 8107696:	b9e0      	cbnz	r0, 81076d2 <__swbuf_r+0x74>
 8107698:	68a3      	ldr	r3, [r4, #8]
 810769a:	3b01      	subs	r3, #1
 810769c:	60a3      	str	r3, [r4, #8]
 810769e:	6823      	ldr	r3, [r4, #0]
 81076a0:	1c5a      	adds	r2, r3, #1
 81076a2:	6022      	str	r2, [r4, #0]
 81076a4:	701e      	strb	r6, [r3, #0]
 81076a6:	6962      	ldr	r2, [r4, #20]
 81076a8:	1c43      	adds	r3, r0, #1
 81076aa:	429a      	cmp	r2, r3
 81076ac:	d004      	beq.n	81076b8 <__swbuf_r+0x5a>
 81076ae:	89a3      	ldrh	r3, [r4, #12]
 81076b0:	07db      	lsls	r3, r3, #31
 81076b2:	d506      	bpl.n	81076c2 <__swbuf_r+0x64>
 81076b4:	2e0a      	cmp	r6, #10
 81076b6:	d104      	bne.n	81076c2 <__swbuf_r+0x64>
 81076b8:	4621      	mov	r1, r4
 81076ba:	4628      	mov	r0, r5
 81076bc:	f002 fecc 	bl	810a458 <_fflush_r>
 81076c0:	b938      	cbnz	r0, 81076d2 <__swbuf_r+0x74>
 81076c2:	4638      	mov	r0, r7
 81076c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81076c6:	4621      	mov	r1, r4
 81076c8:	4628      	mov	r0, r5
 81076ca:	f000 f805 	bl	81076d8 <__swsetup_r>
 81076ce:	2800      	cmp	r0, #0
 81076d0:	d0d5      	beq.n	810767e <__swbuf_r+0x20>
 81076d2:	f04f 37ff 	mov.w	r7, #4294967295
 81076d6:	e7f4      	b.n	81076c2 <__swbuf_r+0x64>

081076d8 <__swsetup_r>:
 81076d8:	b538      	push	{r3, r4, r5, lr}
 81076da:	4b2a      	ldr	r3, [pc, #168]	; (8107784 <__swsetup_r+0xac>)
 81076dc:	4605      	mov	r5, r0
 81076de:	6818      	ldr	r0, [r3, #0]
 81076e0:	460c      	mov	r4, r1
 81076e2:	b118      	cbz	r0, 81076ec <__swsetup_r+0x14>
 81076e4:	6a03      	ldr	r3, [r0, #32]
 81076e6:	b90b      	cbnz	r3, 81076ec <__swsetup_r+0x14>
 81076e8:	f7ff feb2 	bl	8107450 <__sinit>
 81076ec:	89a3      	ldrh	r3, [r4, #12]
 81076ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 81076f2:	0718      	lsls	r0, r3, #28
 81076f4:	d422      	bmi.n	810773c <__swsetup_r+0x64>
 81076f6:	06d9      	lsls	r1, r3, #27
 81076f8:	d407      	bmi.n	810770a <__swsetup_r+0x32>
 81076fa:	2309      	movs	r3, #9
 81076fc:	602b      	str	r3, [r5, #0]
 81076fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8107702:	81a3      	strh	r3, [r4, #12]
 8107704:	f04f 30ff 	mov.w	r0, #4294967295
 8107708:	e034      	b.n	8107774 <__swsetup_r+0x9c>
 810770a:	0758      	lsls	r0, r3, #29
 810770c:	d512      	bpl.n	8107734 <__swsetup_r+0x5c>
 810770e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8107710:	b141      	cbz	r1, 8107724 <__swsetup_r+0x4c>
 8107712:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8107716:	4299      	cmp	r1, r3
 8107718:	d002      	beq.n	8107720 <__swsetup_r+0x48>
 810771a:	4628      	mov	r0, r5
 810771c:	f000 ff36 	bl	810858c <_free_r>
 8107720:	2300      	movs	r3, #0
 8107722:	6363      	str	r3, [r4, #52]	; 0x34
 8107724:	89a3      	ldrh	r3, [r4, #12]
 8107726:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810772a:	81a3      	strh	r3, [r4, #12]
 810772c:	2300      	movs	r3, #0
 810772e:	6063      	str	r3, [r4, #4]
 8107730:	6923      	ldr	r3, [r4, #16]
 8107732:	6023      	str	r3, [r4, #0]
 8107734:	89a3      	ldrh	r3, [r4, #12]
 8107736:	f043 0308 	orr.w	r3, r3, #8
 810773a:	81a3      	strh	r3, [r4, #12]
 810773c:	6923      	ldr	r3, [r4, #16]
 810773e:	b94b      	cbnz	r3, 8107754 <__swsetup_r+0x7c>
 8107740:	89a3      	ldrh	r3, [r4, #12]
 8107742:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8107746:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810774a:	d003      	beq.n	8107754 <__swsetup_r+0x7c>
 810774c:	4621      	mov	r1, r4
 810774e:	4628      	mov	r0, r5
 8107750:	f002 fed0 	bl	810a4f4 <__smakebuf_r>
 8107754:	89a0      	ldrh	r0, [r4, #12]
 8107756:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810775a:	f010 0301 	ands.w	r3, r0, #1
 810775e:	d00a      	beq.n	8107776 <__swsetup_r+0x9e>
 8107760:	2300      	movs	r3, #0
 8107762:	60a3      	str	r3, [r4, #8]
 8107764:	6963      	ldr	r3, [r4, #20]
 8107766:	425b      	negs	r3, r3
 8107768:	61a3      	str	r3, [r4, #24]
 810776a:	6923      	ldr	r3, [r4, #16]
 810776c:	b943      	cbnz	r3, 8107780 <__swsetup_r+0xa8>
 810776e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8107772:	d1c4      	bne.n	81076fe <__swsetup_r+0x26>
 8107774:	bd38      	pop	{r3, r4, r5, pc}
 8107776:	0781      	lsls	r1, r0, #30
 8107778:	bf58      	it	pl
 810777a:	6963      	ldrpl	r3, [r4, #20]
 810777c:	60a3      	str	r3, [r4, #8]
 810777e:	e7f4      	b.n	810776a <__swsetup_r+0x92>
 8107780:	2000      	movs	r0, #0
 8107782:	e7f7      	b.n	8107774 <__swsetup_r+0x9c>
 8107784:	10000074 	.word	0x10000074

08107788 <memset>:
 8107788:	4402      	add	r2, r0
 810778a:	4603      	mov	r3, r0
 810778c:	4293      	cmp	r3, r2
 810778e:	d100      	bne.n	8107792 <memset+0xa>
 8107790:	4770      	bx	lr
 8107792:	f803 1b01 	strb.w	r1, [r3], #1
 8107796:	e7f9      	b.n	810778c <memset+0x4>

08107798 <_localeconv_r>:
 8107798:	4800      	ldr	r0, [pc, #0]	; (810779c <_localeconv_r+0x4>)
 810779a:	4770      	bx	lr
 810779c:	10000168 	.word	0x10000168

081077a0 <_close_r>:
 81077a0:	b538      	push	{r3, r4, r5, lr}
 81077a2:	4d06      	ldr	r5, [pc, #24]	; (81077bc <_close_r+0x1c>)
 81077a4:	2300      	movs	r3, #0
 81077a6:	4604      	mov	r4, r0
 81077a8:	4608      	mov	r0, r1
 81077aa:	602b      	str	r3, [r5, #0]
 81077ac:	f7fa fa02 	bl	8101bb4 <_close>
 81077b0:	1c43      	adds	r3, r0, #1
 81077b2:	d102      	bne.n	81077ba <_close_r+0x1a>
 81077b4:	682b      	ldr	r3, [r5, #0]
 81077b6:	b103      	cbz	r3, 81077ba <_close_r+0x1a>
 81077b8:	6023      	str	r3, [r4, #0]
 81077ba:	bd38      	pop	{r3, r4, r5, pc}
 81077bc:	10000430 	.word	0x10000430

081077c0 <_lseek_r>:
 81077c0:	b538      	push	{r3, r4, r5, lr}
 81077c2:	4d07      	ldr	r5, [pc, #28]	; (81077e0 <_lseek_r+0x20>)
 81077c4:	4604      	mov	r4, r0
 81077c6:	4608      	mov	r0, r1
 81077c8:	4611      	mov	r1, r2
 81077ca:	2200      	movs	r2, #0
 81077cc:	602a      	str	r2, [r5, #0]
 81077ce:	461a      	mov	r2, r3
 81077d0:	f7fa fa17 	bl	8101c02 <_lseek>
 81077d4:	1c43      	adds	r3, r0, #1
 81077d6:	d102      	bne.n	81077de <_lseek_r+0x1e>
 81077d8:	682b      	ldr	r3, [r5, #0]
 81077da:	b103      	cbz	r3, 81077de <_lseek_r+0x1e>
 81077dc:	6023      	str	r3, [r4, #0]
 81077de:	bd38      	pop	{r3, r4, r5, pc}
 81077e0:	10000430 	.word	0x10000430

081077e4 <_read_r>:
 81077e4:	b538      	push	{r3, r4, r5, lr}
 81077e6:	4d07      	ldr	r5, [pc, #28]	; (8107804 <_read_r+0x20>)
 81077e8:	4604      	mov	r4, r0
 81077ea:	4608      	mov	r0, r1
 81077ec:	4611      	mov	r1, r2
 81077ee:	2200      	movs	r2, #0
 81077f0:	602a      	str	r2, [r5, #0]
 81077f2:	461a      	mov	r2, r3
 81077f4:	f7fa f9a5 	bl	8101b42 <_read>
 81077f8:	1c43      	adds	r3, r0, #1
 81077fa:	d102      	bne.n	8107802 <_read_r+0x1e>
 81077fc:	682b      	ldr	r3, [r5, #0]
 81077fe:	b103      	cbz	r3, 8107802 <_read_r+0x1e>
 8107800:	6023      	str	r3, [r4, #0]
 8107802:	bd38      	pop	{r3, r4, r5, pc}
 8107804:	10000430 	.word	0x10000430

08107808 <_write_r>:
 8107808:	b538      	push	{r3, r4, r5, lr}
 810780a:	4d07      	ldr	r5, [pc, #28]	; (8107828 <_write_r+0x20>)
 810780c:	4604      	mov	r4, r0
 810780e:	4608      	mov	r0, r1
 8107810:	4611      	mov	r1, r2
 8107812:	2200      	movs	r2, #0
 8107814:	602a      	str	r2, [r5, #0]
 8107816:	461a      	mov	r2, r3
 8107818:	f7fa f9b0 	bl	8101b7c <_write>
 810781c:	1c43      	adds	r3, r0, #1
 810781e:	d102      	bne.n	8107826 <_write_r+0x1e>
 8107820:	682b      	ldr	r3, [r5, #0]
 8107822:	b103      	cbz	r3, 8107826 <_write_r+0x1e>
 8107824:	6023      	str	r3, [r4, #0]
 8107826:	bd38      	pop	{r3, r4, r5, pc}
 8107828:	10000430 	.word	0x10000430

0810782c <__errno>:
 810782c:	4b01      	ldr	r3, [pc, #4]	; (8107834 <__errno+0x8>)
 810782e:	6818      	ldr	r0, [r3, #0]
 8107830:	4770      	bx	lr
 8107832:	bf00      	nop
 8107834:	10000074 	.word	0x10000074

08107838 <__libc_init_array>:
 8107838:	b570      	push	{r4, r5, r6, lr}
 810783a:	4d0d      	ldr	r5, [pc, #52]	; (8107870 <__libc_init_array+0x38>)
 810783c:	4c0d      	ldr	r4, [pc, #52]	; (8107874 <__libc_init_array+0x3c>)
 810783e:	1b64      	subs	r4, r4, r5
 8107840:	10a4      	asrs	r4, r4, #2
 8107842:	2600      	movs	r6, #0
 8107844:	42a6      	cmp	r6, r4
 8107846:	d109      	bne.n	810785c <__libc_init_array+0x24>
 8107848:	4d0b      	ldr	r5, [pc, #44]	; (8107878 <__libc_init_array+0x40>)
 810784a:	4c0c      	ldr	r4, [pc, #48]	; (810787c <__libc_init_array+0x44>)
 810784c:	f003 fb44 	bl	810aed8 <_init>
 8107850:	1b64      	subs	r4, r4, r5
 8107852:	10a4      	asrs	r4, r4, #2
 8107854:	2600      	movs	r6, #0
 8107856:	42a6      	cmp	r6, r4
 8107858:	d105      	bne.n	8107866 <__libc_init_array+0x2e>
 810785a:	bd70      	pop	{r4, r5, r6, pc}
 810785c:	f855 3b04 	ldr.w	r3, [r5], #4
 8107860:	4798      	blx	r3
 8107862:	3601      	adds	r6, #1
 8107864:	e7ee      	b.n	8107844 <__libc_init_array+0xc>
 8107866:	f855 3b04 	ldr.w	r3, [r5], #4
 810786a:	4798      	blx	r3
 810786c:	3601      	adds	r6, #1
 810786e:	e7f2      	b.n	8107856 <__libc_init_array+0x1e>
 8107870:	0810b440 	.word	0x0810b440
 8107874:	0810b440 	.word	0x0810b440
 8107878:	0810b440 	.word	0x0810b440
 810787c:	0810b444 	.word	0x0810b444

08107880 <__retarget_lock_init_recursive>:
 8107880:	4770      	bx	lr

08107882 <__retarget_lock_acquire_recursive>:
 8107882:	4770      	bx	lr

08107884 <__retarget_lock_release_recursive>:
 8107884:	4770      	bx	lr
	...

08107888 <nanf>:
 8107888:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8107890 <nanf+0x8>
 810788c:	4770      	bx	lr
 810788e:	bf00      	nop
 8107890:	7fc00000 	.word	0x7fc00000

08107894 <quorem>:
 8107894:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107898:	6903      	ldr	r3, [r0, #16]
 810789a:	690c      	ldr	r4, [r1, #16]
 810789c:	42a3      	cmp	r3, r4
 810789e:	4607      	mov	r7, r0
 81078a0:	db7e      	blt.n	81079a0 <quorem+0x10c>
 81078a2:	3c01      	subs	r4, #1
 81078a4:	f101 0814 	add.w	r8, r1, #20
 81078a8:	f100 0514 	add.w	r5, r0, #20
 81078ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81078b0:	9301      	str	r3, [sp, #4]
 81078b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 81078b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81078ba:	3301      	adds	r3, #1
 81078bc:	429a      	cmp	r2, r3
 81078be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 81078c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 81078c6:	fbb2 f6f3 	udiv	r6, r2, r3
 81078ca:	d331      	bcc.n	8107930 <quorem+0x9c>
 81078cc:	f04f 0e00 	mov.w	lr, #0
 81078d0:	4640      	mov	r0, r8
 81078d2:	46ac      	mov	ip, r5
 81078d4:	46f2      	mov	sl, lr
 81078d6:	f850 2b04 	ldr.w	r2, [r0], #4
 81078da:	b293      	uxth	r3, r2
 81078dc:	fb06 e303 	mla	r3, r6, r3, lr
 81078e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 81078e4:	0c1a      	lsrs	r2, r3, #16
 81078e6:	b29b      	uxth	r3, r3
 81078e8:	ebaa 0303 	sub.w	r3, sl, r3
 81078ec:	f8dc a000 	ldr.w	sl, [ip]
 81078f0:	fa13 f38a 	uxtah	r3, r3, sl
 81078f4:	fb06 220e 	mla	r2, r6, lr, r2
 81078f8:	9300      	str	r3, [sp, #0]
 81078fa:	9b00      	ldr	r3, [sp, #0]
 81078fc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8107900:	b292      	uxth	r2, r2
 8107902:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8107906:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810790a:	f8bd 3000 	ldrh.w	r3, [sp]
 810790e:	4581      	cmp	r9, r0
 8107910:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8107914:	f84c 3b04 	str.w	r3, [ip], #4
 8107918:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810791c:	d2db      	bcs.n	81078d6 <quorem+0x42>
 810791e:	f855 300b 	ldr.w	r3, [r5, fp]
 8107922:	b92b      	cbnz	r3, 8107930 <quorem+0x9c>
 8107924:	9b01      	ldr	r3, [sp, #4]
 8107926:	3b04      	subs	r3, #4
 8107928:	429d      	cmp	r5, r3
 810792a:	461a      	mov	r2, r3
 810792c:	d32c      	bcc.n	8107988 <quorem+0xf4>
 810792e:	613c      	str	r4, [r7, #16]
 8107930:	4638      	mov	r0, r7
 8107932:	f001 f9f1 	bl	8108d18 <__mcmp>
 8107936:	2800      	cmp	r0, #0
 8107938:	db22      	blt.n	8107980 <quorem+0xec>
 810793a:	3601      	adds	r6, #1
 810793c:	4629      	mov	r1, r5
 810793e:	2000      	movs	r0, #0
 8107940:	f858 2b04 	ldr.w	r2, [r8], #4
 8107944:	f8d1 c000 	ldr.w	ip, [r1]
 8107948:	b293      	uxth	r3, r2
 810794a:	1ac3      	subs	r3, r0, r3
 810794c:	0c12      	lsrs	r2, r2, #16
 810794e:	fa13 f38c 	uxtah	r3, r3, ip
 8107952:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8107956:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810795a:	b29b      	uxth	r3, r3
 810795c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8107960:	45c1      	cmp	r9, r8
 8107962:	f841 3b04 	str.w	r3, [r1], #4
 8107966:	ea4f 4022 	mov.w	r0, r2, asr #16
 810796a:	d2e9      	bcs.n	8107940 <quorem+0xac>
 810796c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8107970:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8107974:	b922      	cbnz	r2, 8107980 <quorem+0xec>
 8107976:	3b04      	subs	r3, #4
 8107978:	429d      	cmp	r5, r3
 810797a:	461a      	mov	r2, r3
 810797c:	d30a      	bcc.n	8107994 <quorem+0x100>
 810797e:	613c      	str	r4, [r7, #16]
 8107980:	4630      	mov	r0, r6
 8107982:	b003      	add	sp, #12
 8107984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107988:	6812      	ldr	r2, [r2, #0]
 810798a:	3b04      	subs	r3, #4
 810798c:	2a00      	cmp	r2, #0
 810798e:	d1ce      	bne.n	810792e <quorem+0x9a>
 8107990:	3c01      	subs	r4, #1
 8107992:	e7c9      	b.n	8107928 <quorem+0x94>
 8107994:	6812      	ldr	r2, [r2, #0]
 8107996:	3b04      	subs	r3, #4
 8107998:	2a00      	cmp	r2, #0
 810799a:	d1f0      	bne.n	810797e <quorem+0xea>
 810799c:	3c01      	subs	r4, #1
 810799e:	e7eb      	b.n	8107978 <quorem+0xe4>
 81079a0:	2000      	movs	r0, #0
 81079a2:	e7ee      	b.n	8107982 <quorem+0xee>
 81079a4:	0000      	movs	r0, r0
	...

081079a8 <_dtoa_r>:
 81079a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81079ac:	ed2d 8b04 	vpush	{d8-d9}
 81079b0:	69c5      	ldr	r5, [r0, #28]
 81079b2:	b093      	sub	sp, #76	; 0x4c
 81079b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 81079b8:	ec57 6b10 	vmov	r6, r7, d0
 81079bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 81079c0:	9107      	str	r1, [sp, #28]
 81079c2:	4604      	mov	r4, r0
 81079c4:	920a      	str	r2, [sp, #40]	; 0x28
 81079c6:	930d      	str	r3, [sp, #52]	; 0x34
 81079c8:	b975      	cbnz	r5, 81079e8 <_dtoa_r+0x40>
 81079ca:	2010      	movs	r0, #16
 81079cc:	f000 fe2a 	bl	8108624 <malloc>
 81079d0:	4602      	mov	r2, r0
 81079d2:	61e0      	str	r0, [r4, #28]
 81079d4:	b920      	cbnz	r0, 81079e0 <_dtoa_r+0x38>
 81079d6:	4bae      	ldr	r3, [pc, #696]	; (8107c90 <_dtoa_r+0x2e8>)
 81079d8:	21ef      	movs	r1, #239	; 0xef
 81079da:	48ae      	ldr	r0, [pc, #696]	; (8107c94 <_dtoa_r+0x2ec>)
 81079dc:	f002 fe3c 	bl	810a658 <__assert_func>
 81079e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 81079e4:	6005      	str	r5, [r0, #0]
 81079e6:	60c5      	str	r5, [r0, #12]
 81079e8:	69e3      	ldr	r3, [r4, #28]
 81079ea:	6819      	ldr	r1, [r3, #0]
 81079ec:	b151      	cbz	r1, 8107a04 <_dtoa_r+0x5c>
 81079ee:	685a      	ldr	r2, [r3, #4]
 81079f0:	604a      	str	r2, [r1, #4]
 81079f2:	2301      	movs	r3, #1
 81079f4:	4093      	lsls	r3, r2
 81079f6:	608b      	str	r3, [r1, #8]
 81079f8:	4620      	mov	r0, r4
 81079fa:	f000 ff07 	bl	810880c <_Bfree>
 81079fe:	69e3      	ldr	r3, [r4, #28]
 8107a00:	2200      	movs	r2, #0
 8107a02:	601a      	str	r2, [r3, #0]
 8107a04:	1e3b      	subs	r3, r7, #0
 8107a06:	bfbb      	ittet	lt
 8107a08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8107a0c:	9303      	strlt	r3, [sp, #12]
 8107a0e:	2300      	movge	r3, #0
 8107a10:	2201      	movlt	r2, #1
 8107a12:	bfac      	ite	ge
 8107a14:	f8c8 3000 	strge.w	r3, [r8]
 8107a18:	f8c8 2000 	strlt.w	r2, [r8]
 8107a1c:	4b9e      	ldr	r3, [pc, #632]	; (8107c98 <_dtoa_r+0x2f0>)
 8107a1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8107a22:	ea33 0308 	bics.w	r3, r3, r8
 8107a26:	d11b      	bne.n	8107a60 <_dtoa_r+0xb8>
 8107a28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8107a2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8107a2e:	6013      	str	r3, [r2, #0]
 8107a30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8107a34:	4333      	orrs	r3, r6
 8107a36:	f000 8593 	beq.w	8108560 <_dtoa_r+0xbb8>
 8107a3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107a3c:	b963      	cbnz	r3, 8107a58 <_dtoa_r+0xb0>
 8107a3e:	4b97      	ldr	r3, [pc, #604]	; (8107c9c <_dtoa_r+0x2f4>)
 8107a40:	e027      	b.n	8107a92 <_dtoa_r+0xea>
 8107a42:	4b97      	ldr	r3, [pc, #604]	; (8107ca0 <_dtoa_r+0x2f8>)
 8107a44:	9300      	str	r3, [sp, #0]
 8107a46:	3308      	adds	r3, #8
 8107a48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8107a4a:	6013      	str	r3, [r2, #0]
 8107a4c:	9800      	ldr	r0, [sp, #0]
 8107a4e:	b013      	add	sp, #76	; 0x4c
 8107a50:	ecbd 8b04 	vpop	{d8-d9}
 8107a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107a58:	4b90      	ldr	r3, [pc, #576]	; (8107c9c <_dtoa_r+0x2f4>)
 8107a5a:	9300      	str	r3, [sp, #0]
 8107a5c:	3303      	adds	r3, #3
 8107a5e:	e7f3      	b.n	8107a48 <_dtoa_r+0xa0>
 8107a60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8107a64:	2200      	movs	r2, #0
 8107a66:	ec51 0b17 	vmov	r0, r1, d7
 8107a6a:	eeb0 8a47 	vmov.f32	s16, s14
 8107a6e:	eef0 8a67 	vmov.f32	s17, s15
 8107a72:	2300      	movs	r3, #0
 8107a74:	f7f9 f8b0 	bl	8100bd8 <__aeabi_dcmpeq>
 8107a78:	4681      	mov	r9, r0
 8107a7a:	b160      	cbz	r0, 8107a96 <_dtoa_r+0xee>
 8107a7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8107a7e:	2301      	movs	r3, #1
 8107a80:	6013      	str	r3, [r2, #0]
 8107a82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107a84:	2b00      	cmp	r3, #0
 8107a86:	f000 8568 	beq.w	810855a <_dtoa_r+0xbb2>
 8107a8a:	4b86      	ldr	r3, [pc, #536]	; (8107ca4 <_dtoa_r+0x2fc>)
 8107a8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8107a8e:	6013      	str	r3, [r2, #0]
 8107a90:	3b01      	subs	r3, #1
 8107a92:	9300      	str	r3, [sp, #0]
 8107a94:	e7da      	b.n	8107a4c <_dtoa_r+0xa4>
 8107a96:	aa10      	add	r2, sp, #64	; 0x40
 8107a98:	a911      	add	r1, sp, #68	; 0x44
 8107a9a:	4620      	mov	r0, r4
 8107a9c:	eeb0 0a48 	vmov.f32	s0, s16
 8107aa0:	eef0 0a68 	vmov.f32	s1, s17
 8107aa4:	f001 fa4e 	bl	8108f44 <__d2b>
 8107aa8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8107aac:	4682      	mov	sl, r0
 8107aae:	2d00      	cmp	r5, #0
 8107ab0:	d07f      	beq.n	8107bb2 <_dtoa_r+0x20a>
 8107ab2:	ee18 3a90 	vmov	r3, s17
 8107ab6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8107aba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8107abe:	ec51 0b18 	vmov	r0, r1, d8
 8107ac2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8107ac6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8107aca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8107ace:	4619      	mov	r1, r3
 8107ad0:	2200      	movs	r2, #0
 8107ad2:	4b75      	ldr	r3, [pc, #468]	; (8107ca8 <_dtoa_r+0x300>)
 8107ad4:	f7f8 fc60 	bl	8100398 <__aeabi_dsub>
 8107ad8:	a367      	add	r3, pc, #412	; (adr r3, 8107c78 <_dtoa_r+0x2d0>)
 8107ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107ade:	f7f8 fe13 	bl	8100708 <__aeabi_dmul>
 8107ae2:	a367      	add	r3, pc, #412	; (adr r3, 8107c80 <_dtoa_r+0x2d8>)
 8107ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107ae8:	f7f8 fc58 	bl	810039c <__adddf3>
 8107aec:	4606      	mov	r6, r0
 8107aee:	4628      	mov	r0, r5
 8107af0:	460f      	mov	r7, r1
 8107af2:	f7f8 fd9f 	bl	8100634 <__aeabi_i2d>
 8107af6:	a364      	add	r3, pc, #400	; (adr r3, 8107c88 <_dtoa_r+0x2e0>)
 8107af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107afc:	f7f8 fe04 	bl	8100708 <__aeabi_dmul>
 8107b00:	4602      	mov	r2, r0
 8107b02:	460b      	mov	r3, r1
 8107b04:	4630      	mov	r0, r6
 8107b06:	4639      	mov	r1, r7
 8107b08:	f7f8 fc48 	bl	810039c <__adddf3>
 8107b0c:	4606      	mov	r6, r0
 8107b0e:	460f      	mov	r7, r1
 8107b10:	f7f9 f8aa 	bl	8100c68 <__aeabi_d2iz>
 8107b14:	2200      	movs	r2, #0
 8107b16:	4683      	mov	fp, r0
 8107b18:	2300      	movs	r3, #0
 8107b1a:	4630      	mov	r0, r6
 8107b1c:	4639      	mov	r1, r7
 8107b1e:	f7f9 f865 	bl	8100bec <__aeabi_dcmplt>
 8107b22:	b148      	cbz	r0, 8107b38 <_dtoa_r+0x190>
 8107b24:	4658      	mov	r0, fp
 8107b26:	f7f8 fd85 	bl	8100634 <__aeabi_i2d>
 8107b2a:	4632      	mov	r2, r6
 8107b2c:	463b      	mov	r3, r7
 8107b2e:	f7f9 f853 	bl	8100bd8 <__aeabi_dcmpeq>
 8107b32:	b908      	cbnz	r0, 8107b38 <_dtoa_r+0x190>
 8107b34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8107b38:	f1bb 0f16 	cmp.w	fp, #22
 8107b3c:	d857      	bhi.n	8107bee <_dtoa_r+0x246>
 8107b3e:	4b5b      	ldr	r3, [pc, #364]	; (8107cac <_dtoa_r+0x304>)
 8107b40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8107b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b48:	ec51 0b18 	vmov	r0, r1, d8
 8107b4c:	f7f9 f84e 	bl	8100bec <__aeabi_dcmplt>
 8107b50:	2800      	cmp	r0, #0
 8107b52:	d04e      	beq.n	8107bf2 <_dtoa_r+0x24a>
 8107b54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8107b58:	2300      	movs	r3, #0
 8107b5a:	930c      	str	r3, [sp, #48]	; 0x30
 8107b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8107b5e:	1b5b      	subs	r3, r3, r5
 8107b60:	1e5a      	subs	r2, r3, #1
 8107b62:	bf45      	ittet	mi
 8107b64:	f1c3 0301 	rsbmi	r3, r3, #1
 8107b68:	9305      	strmi	r3, [sp, #20]
 8107b6a:	2300      	movpl	r3, #0
 8107b6c:	2300      	movmi	r3, #0
 8107b6e:	9206      	str	r2, [sp, #24]
 8107b70:	bf54      	ite	pl
 8107b72:	9305      	strpl	r3, [sp, #20]
 8107b74:	9306      	strmi	r3, [sp, #24]
 8107b76:	f1bb 0f00 	cmp.w	fp, #0
 8107b7a:	db3c      	blt.n	8107bf6 <_dtoa_r+0x24e>
 8107b7c:	9b06      	ldr	r3, [sp, #24]
 8107b7e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8107b82:	445b      	add	r3, fp
 8107b84:	9306      	str	r3, [sp, #24]
 8107b86:	2300      	movs	r3, #0
 8107b88:	9308      	str	r3, [sp, #32]
 8107b8a:	9b07      	ldr	r3, [sp, #28]
 8107b8c:	2b09      	cmp	r3, #9
 8107b8e:	d868      	bhi.n	8107c62 <_dtoa_r+0x2ba>
 8107b90:	2b05      	cmp	r3, #5
 8107b92:	bfc4      	itt	gt
 8107b94:	3b04      	subgt	r3, #4
 8107b96:	9307      	strgt	r3, [sp, #28]
 8107b98:	9b07      	ldr	r3, [sp, #28]
 8107b9a:	f1a3 0302 	sub.w	r3, r3, #2
 8107b9e:	bfcc      	ite	gt
 8107ba0:	2500      	movgt	r5, #0
 8107ba2:	2501      	movle	r5, #1
 8107ba4:	2b03      	cmp	r3, #3
 8107ba6:	f200 8085 	bhi.w	8107cb4 <_dtoa_r+0x30c>
 8107baa:	e8df f003 	tbb	[pc, r3]
 8107bae:	3b2e      	.short	0x3b2e
 8107bb0:	5839      	.short	0x5839
 8107bb2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8107bb6:	441d      	add	r5, r3
 8107bb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8107bbc:	2b20      	cmp	r3, #32
 8107bbe:	bfc1      	itttt	gt
 8107bc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8107bc4:	fa08 f803 	lslgt.w	r8, r8, r3
 8107bc8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8107bcc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8107bd0:	bfd6      	itet	le
 8107bd2:	f1c3 0320 	rsble	r3, r3, #32
 8107bd6:	ea48 0003 	orrgt.w	r0, r8, r3
 8107bda:	fa06 f003 	lslle.w	r0, r6, r3
 8107bde:	f7f8 fd19 	bl	8100614 <__aeabi_ui2d>
 8107be2:	2201      	movs	r2, #1
 8107be4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8107be8:	3d01      	subs	r5, #1
 8107bea:	920e      	str	r2, [sp, #56]	; 0x38
 8107bec:	e76f      	b.n	8107ace <_dtoa_r+0x126>
 8107bee:	2301      	movs	r3, #1
 8107bf0:	e7b3      	b.n	8107b5a <_dtoa_r+0x1b2>
 8107bf2:	900c      	str	r0, [sp, #48]	; 0x30
 8107bf4:	e7b2      	b.n	8107b5c <_dtoa_r+0x1b4>
 8107bf6:	9b05      	ldr	r3, [sp, #20]
 8107bf8:	eba3 030b 	sub.w	r3, r3, fp
 8107bfc:	9305      	str	r3, [sp, #20]
 8107bfe:	f1cb 0300 	rsb	r3, fp, #0
 8107c02:	9308      	str	r3, [sp, #32]
 8107c04:	2300      	movs	r3, #0
 8107c06:	930b      	str	r3, [sp, #44]	; 0x2c
 8107c08:	e7bf      	b.n	8107b8a <_dtoa_r+0x1e2>
 8107c0a:	2300      	movs	r3, #0
 8107c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8107c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107c10:	2b00      	cmp	r3, #0
 8107c12:	dc52      	bgt.n	8107cba <_dtoa_r+0x312>
 8107c14:	2301      	movs	r3, #1
 8107c16:	9301      	str	r3, [sp, #4]
 8107c18:	9304      	str	r3, [sp, #16]
 8107c1a:	461a      	mov	r2, r3
 8107c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8107c1e:	e00b      	b.n	8107c38 <_dtoa_r+0x290>
 8107c20:	2301      	movs	r3, #1
 8107c22:	e7f3      	b.n	8107c0c <_dtoa_r+0x264>
 8107c24:	2300      	movs	r3, #0
 8107c26:	9309      	str	r3, [sp, #36]	; 0x24
 8107c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107c2a:	445b      	add	r3, fp
 8107c2c:	9301      	str	r3, [sp, #4]
 8107c2e:	3301      	adds	r3, #1
 8107c30:	2b01      	cmp	r3, #1
 8107c32:	9304      	str	r3, [sp, #16]
 8107c34:	bfb8      	it	lt
 8107c36:	2301      	movlt	r3, #1
 8107c38:	69e0      	ldr	r0, [r4, #28]
 8107c3a:	2100      	movs	r1, #0
 8107c3c:	2204      	movs	r2, #4
 8107c3e:	f102 0614 	add.w	r6, r2, #20
 8107c42:	429e      	cmp	r6, r3
 8107c44:	d93d      	bls.n	8107cc2 <_dtoa_r+0x31a>
 8107c46:	6041      	str	r1, [r0, #4]
 8107c48:	4620      	mov	r0, r4
 8107c4a:	f000 fd9f 	bl	810878c <_Balloc>
 8107c4e:	9000      	str	r0, [sp, #0]
 8107c50:	2800      	cmp	r0, #0
 8107c52:	d139      	bne.n	8107cc8 <_dtoa_r+0x320>
 8107c54:	4b16      	ldr	r3, [pc, #88]	; (8107cb0 <_dtoa_r+0x308>)
 8107c56:	4602      	mov	r2, r0
 8107c58:	f240 11af 	movw	r1, #431	; 0x1af
 8107c5c:	e6bd      	b.n	81079da <_dtoa_r+0x32>
 8107c5e:	2301      	movs	r3, #1
 8107c60:	e7e1      	b.n	8107c26 <_dtoa_r+0x27e>
 8107c62:	2501      	movs	r5, #1
 8107c64:	2300      	movs	r3, #0
 8107c66:	9307      	str	r3, [sp, #28]
 8107c68:	9509      	str	r5, [sp, #36]	; 0x24
 8107c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8107c6e:	9301      	str	r3, [sp, #4]
 8107c70:	9304      	str	r3, [sp, #16]
 8107c72:	2200      	movs	r2, #0
 8107c74:	2312      	movs	r3, #18
 8107c76:	e7d1      	b.n	8107c1c <_dtoa_r+0x274>
 8107c78:	636f4361 	.word	0x636f4361
 8107c7c:	3fd287a7 	.word	0x3fd287a7
 8107c80:	8b60c8b3 	.word	0x8b60c8b3
 8107c84:	3fc68a28 	.word	0x3fc68a28
 8107c88:	509f79fb 	.word	0x509f79fb
 8107c8c:	3fd34413 	.word	0x3fd34413
 8107c90:	0810b052 	.word	0x0810b052
 8107c94:	0810b069 	.word	0x0810b069
 8107c98:	7ff00000 	.word	0x7ff00000
 8107c9c:	0810b04e 	.word	0x0810b04e
 8107ca0:	0810b045 	.word	0x0810b045
 8107ca4:	0810b01d 	.word	0x0810b01d
 8107ca8:	3ff80000 	.word	0x3ff80000
 8107cac:	0810b158 	.word	0x0810b158
 8107cb0:	0810b0c1 	.word	0x0810b0c1
 8107cb4:	2301      	movs	r3, #1
 8107cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8107cb8:	e7d7      	b.n	8107c6a <_dtoa_r+0x2c2>
 8107cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107cbc:	9301      	str	r3, [sp, #4]
 8107cbe:	9304      	str	r3, [sp, #16]
 8107cc0:	e7ba      	b.n	8107c38 <_dtoa_r+0x290>
 8107cc2:	3101      	adds	r1, #1
 8107cc4:	0052      	lsls	r2, r2, #1
 8107cc6:	e7ba      	b.n	8107c3e <_dtoa_r+0x296>
 8107cc8:	69e3      	ldr	r3, [r4, #28]
 8107cca:	9a00      	ldr	r2, [sp, #0]
 8107ccc:	601a      	str	r2, [r3, #0]
 8107cce:	9b04      	ldr	r3, [sp, #16]
 8107cd0:	2b0e      	cmp	r3, #14
 8107cd2:	f200 80a8 	bhi.w	8107e26 <_dtoa_r+0x47e>
 8107cd6:	2d00      	cmp	r5, #0
 8107cd8:	f000 80a5 	beq.w	8107e26 <_dtoa_r+0x47e>
 8107cdc:	f1bb 0f00 	cmp.w	fp, #0
 8107ce0:	dd38      	ble.n	8107d54 <_dtoa_r+0x3ac>
 8107ce2:	4bc0      	ldr	r3, [pc, #768]	; (8107fe4 <_dtoa_r+0x63c>)
 8107ce4:	f00b 020f 	and.w	r2, fp, #15
 8107ce8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107cec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8107cf0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8107cf4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8107cf8:	d019      	beq.n	8107d2e <_dtoa_r+0x386>
 8107cfa:	4bbb      	ldr	r3, [pc, #748]	; (8107fe8 <_dtoa_r+0x640>)
 8107cfc:	ec51 0b18 	vmov	r0, r1, d8
 8107d00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8107d04:	f7f8 fe2a 	bl	810095c <__aeabi_ddiv>
 8107d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8107d0c:	f008 080f 	and.w	r8, r8, #15
 8107d10:	2503      	movs	r5, #3
 8107d12:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8107fe8 <_dtoa_r+0x640>
 8107d16:	f1b8 0f00 	cmp.w	r8, #0
 8107d1a:	d10a      	bne.n	8107d32 <_dtoa_r+0x38a>
 8107d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8107d20:	4632      	mov	r2, r6
 8107d22:	463b      	mov	r3, r7
 8107d24:	f7f8 fe1a 	bl	810095c <__aeabi_ddiv>
 8107d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8107d2c:	e02b      	b.n	8107d86 <_dtoa_r+0x3de>
 8107d2e:	2502      	movs	r5, #2
 8107d30:	e7ef      	b.n	8107d12 <_dtoa_r+0x36a>
 8107d32:	f018 0f01 	tst.w	r8, #1
 8107d36:	d008      	beq.n	8107d4a <_dtoa_r+0x3a2>
 8107d38:	4630      	mov	r0, r6
 8107d3a:	4639      	mov	r1, r7
 8107d3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8107d40:	f7f8 fce2 	bl	8100708 <__aeabi_dmul>
 8107d44:	3501      	adds	r5, #1
 8107d46:	4606      	mov	r6, r0
 8107d48:	460f      	mov	r7, r1
 8107d4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8107d4e:	f109 0908 	add.w	r9, r9, #8
 8107d52:	e7e0      	b.n	8107d16 <_dtoa_r+0x36e>
 8107d54:	f000 809f 	beq.w	8107e96 <_dtoa_r+0x4ee>
 8107d58:	f1cb 0600 	rsb	r6, fp, #0
 8107d5c:	4ba1      	ldr	r3, [pc, #644]	; (8107fe4 <_dtoa_r+0x63c>)
 8107d5e:	4fa2      	ldr	r7, [pc, #648]	; (8107fe8 <_dtoa_r+0x640>)
 8107d60:	f006 020f 	and.w	r2, r6, #15
 8107d64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107d6c:	ec51 0b18 	vmov	r0, r1, d8
 8107d70:	f7f8 fcca 	bl	8100708 <__aeabi_dmul>
 8107d74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8107d78:	1136      	asrs	r6, r6, #4
 8107d7a:	2300      	movs	r3, #0
 8107d7c:	2502      	movs	r5, #2
 8107d7e:	2e00      	cmp	r6, #0
 8107d80:	d17e      	bne.n	8107e80 <_dtoa_r+0x4d8>
 8107d82:	2b00      	cmp	r3, #0
 8107d84:	d1d0      	bne.n	8107d28 <_dtoa_r+0x380>
 8107d86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8107d88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8107d8c:	2b00      	cmp	r3, #0
 8107d8e:	f000 8084 	beq.w	8107e9a <_dtoa_r+0x4f2>
 8107d92:	4b96      	ldr	r3, [pc, #600]	; (8107fec <_dtoa_r+0x644>)
 8107d94:	2200      	movs	r2, #0
 8107d96:	4640      	mov	r0, r8
 8107d98:	4649      	mov	r1, r9
 8107d9a:	f7f8 ff27 	bl	8100bec <__aeabi_dcmplt>
 8107d9e:	2800      	cmp	r0, #0
 8107da0:	d07b      	beq.n	8107e9a <_dtoa_r+0x4f2>
 8107da2:	9b04      	ldr	r3, [sp, #16]
 8107da4:	2b00      	cmp	r3, #0
 8107da6:	d078      	beq.n	8107e9a <_dtoa_r+0x4f2>
 8107da8:	9b01      	ldr	r3, [sp, #4]
 8107daa:	2b00      	cmp	r3, #0
 8107dac:	dd39      	ble.n	8107e22 <_dtoa_r+0x47a>
 8107dae:	4b90      	ldr	r3, [pc, #576]	; (8107ff0 <_dtoa_r+0x648>)
 8107db0:	2200      	movs	r2, #0
 8107db2:	4640      	mov	r0, r8
 8107db4:	4649      	mov	r1, r9
 8107db6:	f7f8 fca7 	bl	8100708 <__aeabi_dmul>
 8107dba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8107dbe:	9e01      	ldr	r6, [sp, #4]
 8107dc0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8107dc4:	3501      	adds	r5, #1
 8107dc6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8107dca:	4628      	mov	r0, r5
 8107dcc:	f7f8 fc32 	bl	8100634 <__aeabi_i2d>
 8107dd0:	4642      	mov	r2, r8
 8107dd2:	464b      	mov	r3, r9
 8107dd4:	f7f8 fc98 	bl	8100708 <__aeabi_dmul>
 8107dd8:	4b86      	ldr	r3, [pc, #536]	; (8107ff4 <_dtoa_r+0x64c>)
 8107dda:	2200      	movs	r2, #0
 8107ddc:	f7f8 fade 	bl	810039c <__adddf3>
 8107de0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8107de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8107de8:	9303      	str	r3, [sp, #12]
 8107dea:	2e00      	cmp	r6, #0
 8107dec:	d158      	bne.n	8107ea0 <_dtoa_r+0x4f8>
 8107dee:	4b82      	ldr	r3, [pc, #520]	; (8107ff8 <_dtoa_r+0x650>)
 8107df0:	2200      	movs	r2, #0
 8107df2:	4640      	mov	r0, r8
 8107df4:	4649      	mov	r1, r9
 8107df6:	f7f8 facf 	bl	8100398 <__aeabi_dsub>
 8107dfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8107dfe:	4680      	mov	r8, r0
 8107e00:	4689      	mov	r9, r1
 8107e02:	f7f8 ff11 	bl	8100c28 <__aeabi_dcmpgt>
 8107e06:	2800      	cmp	r0, #0
 8107e08:	f040 8296 	bne.w	8108338 <_dtoa_r+0x990>
 8107e0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8107e10:	4640      	mov	r0, r8
 8107e12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8107e16:	4649      	mov	r1, r9
 8107e18:	f7f8 fee8 	bl	8100bec <__aeabi_dcmplt>
 8107e1c:	2800      	cmp	r0, #0
 8107e1e:	f040 8289 	bne.w	8108334 <_dtoa_r+0x98c>
 8107e22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8107e26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8107e28:	2b00      	cmp	r3, #0
 8107e2a:	f2c0 814e 	blt.w	81080ca <_dtoa_r+0x722>
 8107e2e:	f1bb 0f0e 	cmp.w	fp, #14
 8107e32:	f300 814a 	bgt.w	81080ca <_dtoa_r+0x722>
 8107e36:	4b6b      	ldr	r3, [pc, #428]	; (8107fe4 <_dtoa_r+0x63c>)
 8107e38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8107e3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8107e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107e42:	2b00      	cmp	r3, #0
 8107e44:	f280 80dc 	bge.w	8108000 <_dtoa_r+0x658>
 8107e48:	9b04      	ldr	r3, [sp, #16]
 8107e4a:	2b00      	cmp	r3, #0
 8107e4c:	f300 80d8 	bgt.w	8108000 <_dtoa_r+0x658>
 8107e50:	f040 826f 	bne.w	8108332 <_dtoa_r+0x98a>
 8107e54:	4b68      	ldr	r3, [pc, #416]	; (8107ff8 <_dtoa_r+0x650>)
 8107e56:	2200      	movs	r2, #0
 8107e58:	4640      	mov	r0, r8
 8107e5a:	4649      	mov	r1, r9
 8107e5c:	f7f8 fc54 	bl	8100708 <__aeabi_dmul>
 8107e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8107e64:	f7f8 fed6 	bl	8100c14 <__aeabi_dcmpge>
 8107e68:	9e04      	ldr	r6, [sp, #16]
 8107e6a:	4637      	mov	r7, r6
 8107e6c:	2800      	cmp	r0, #0
 8107e6e:	f040 8245 	bne.w	81082fc <_dtoa_r+0x954>
 8107e72:	9d00      	ldr	r5, [sp, #0]
 8107e74:	2331      	movs	r3, #49	; 0x31
 8107e76:	f805 3b01 	strb.w	r3, [r5], #1
 8107e7a:	f10b 0b01 	add.w	fp, fp, #1
 8107e7e:	e241      	b.n	8108304 <_dtoa_r+0x95c>
 8107e80:	07f2      	lsls	r2, r6, #31
 8107e82:	d505      	bpl.n	8107e90 <_dtoa_r+0x4e8>
 8107e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107e88:	f7f8 fc3e 	bl	8100708 <__aeabi_dmul>
 8107e8c:	3501      	adds	r5, #1
 8107e8e:	2301      	movs	r3, #1
 8107e90:	1076      	asrs	r6, r6, #1
 8107e92:	3708      	adds	r7, #8
 8107e94:	e773      	b.n	8107d7e <_dtoa_r+0x3d6>
 8107e96:	2502      	movs	r5, #2
 8107e98:	e775      	b.n	8107d86 <_dtoa_r+0x3de>
 8107e9a:	9e04      	ldr	r6, [sp, #16]
 8107e9c:	465f      	mov	r7, fp
 8107e9e:	e792      	b.n	8107dc6 <_dtoa_r+0x41e>
 8107ea0:	9900      	ldr	r1, [sp, #0]
 8107ea2:	4b50      	ldr	r3, [pc, #320]	; (8107fe4 <_dtoa_r+0x63c>)
 8107ea4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8107ea8:	4431      	add	r1, r6
 8107eaa:	9102      	str	r1, [sp, #8]
 8107eac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107eae:	eeb0 9a47 	vmov.f32	s18, s14
 8107eb2:	eef0 9a67 	vmov.f32	s19, s15
 8107eb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8107eba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8107ebe:	2900      	cmp	r1, #0
 8107ec0:	d044      	beq.n	8107f4c <_dtoa_r+0x5a4>
 8107ec2:	494e      	ldr	r1, [pc, #312]	; (8107ffc <_dtoa_r+0x654>)
 8107ec4:	2000      	movs	r0, #0
 8107ec6:	f7f8 fd49 	bl	810095c <__aeabi_ddiv>
 8107eca:	ec53 2b19 	vmov	r2, r3, d9
 8107ece:	f7f8 fa63 	bl	8100398 <__aeabi_dsub>
 8107ed2:	9d00      	ldr	r5, [sp, #0]
 8107ed4:	ec41 0b19 	vmov	d9, r0, r1
 8107ed8:	4649      	mov	r1, r9
 8107eda:	4640      	mov	r0, r8
 8107edc:	f7f8 fec4 	bl	8100c68 <__aeabi_d2iz>
 8107ee0:	4606      	mov	r6, r0
 8107ee2:	f7f8 fba7 	bl	8100634 <__aeabi_i2d>
 8107ee6:	4602      	mov	r2, r0
 8107ee8:	460b      	mov	r3, r1
 8107eea:	4640      	mov	r0, r8
 8107eec:	4649      	mov	r1, r9
 8107eee:	f7f8 fa53 	bl	8100398 <__aeabi_dsub>
 8107ef2:	3630      	adds	r6, #48	; 0x30
 8107ef4:	f805 6b01 	strb.w	r6, [r5], #1
 8107ef8:	ec53 2b19 	vmov	r2, r3, d9
 8107efc:	4680      	mov	r8, r0
 8107efe:	4689      	mov	r9, r1
 8107f00:	f7f8 fe74 	bl	8100bec <__aeabi_dcmplt>
 8107f04:	2800      	cmp	r0, #0
 8107f06:	d164      	bne.n	8107fd2 <_dtoa_r+0x62a>
 8107f08:	4642      	mov	r2, r8
 8107f0a:	464b      	mov	r3, r9
 8107f0c:	4937      	ldr	r1, [pc, #220]	; (8107fec <_dtoa_r+0x644>)
 8107f0e:	2000      	movs	r0, #0
 8107f10:	f7f8 fa42 	bl	8100398 <__aeabi_dsub>
 8107f14:	ec53 2b19 	vmov	r2, r3, d9
 8107f18:	f7f8 fe68 	bl	8100bec <__aeabi_dcmplt>
 8107f1c:	2800      	cmp	r0, #0
 8107f1e:	f040 80b6 	bne.w	810808e <_dtoa_r+0x6e6>
 8107f22:	9b02      	ldr	r3, [sp, #8]
 8107f24:	429d      	cmp	r5, r3
 8107f26:	f43f af7c 	beq.w	8107e22 <_dtoa_r+0x47a>
 8107f2a:	4b31      	ldr	r3, [pc, #196]	; (8107ff0 <_dtoa_r+0x648>)
 8107f2c:	ec51 0b19 	vmov	r0, r1, d9
 8107f30:	2200      	movs	r2, #0
 8107f32:	f7f8 fbe9 	bl	8100708 <__aeabi_dmul>
 8107f36:	4b2e      	ldr	r3, [pc, #184]	; (8107ff0 <_dtoa_r+0x648>)
 8107f38:	ec41 0b19 	vmov	d9, r0, r1
 8107f3c:	2200      	movs	r2, #0
 8107f3e:	4640      	mov	r0, r8
 8107f40:	4649      	mov	r1, r9
 8107f42:	f7f8 fbe1 	bl	8100708 <__aeabi_dmul>
 8107f46:	4680      	mov	r8, r0
 8107f48:	4689      	mov	r9, r1
 8107f4a:	e7c5      	b.n	8107ed8 <_dtoa_r+0x530>
 8107f4c:	ec51 0b17 	vmov	r0, r1, d7
 8107f50:	f7f8 fbda 	bl	8100708 <__aeabi_dmul>
 8107f54:	9b02      	ldr	r3, [sp, #8]
 8107f56:	9d00      	ldr	r5, [sp, #0]
 8107f58:	930f      	str	r3, [sp, #60]	; 0x3c
 8107f5a:	ec41 0b19 	vmov	d9, r0, r1
 8107f5e:	4649      	mov	r1, r9
 8107f60:	4640      	mov	r0, r8
 8107f62:	f7f8 fe81 	bl	8100c68 <__aeabi_d2iz>
 8107f66:	4606      	mov	r6, r0
 8107f68:	f7f8 fb64 	bl	8100634 <__aeabi_i2d>
 8107f6c:	3630      	adds	r6, #48	; 0x30
 8107f6e:	4602      	mov	r2, r0
 8107f70:	460b      	mov	r3, r1
 8107f72:	4640      	mov	r0, r8
 8107f74:	4649      	mov	r1, r9
 8107f76:	f7f8 fa0f 	bl	8100398 <__aeabi_dsub>
 8107f7a:	f805 6b01 	strb.w	r6, [r5], #1
 8107f7e:	9b02      	ldr	r3, [sp, #8]
 8107f80:	429d      	cmp	r5, r3
 8107f82:	4680      	mov	r8, r0
 8107f84:	4689      	mov	r9, r1
 8107f86:	f04f 0200 	mov.w	r2, #0
 8107f8a:	d124      	bne.n	8107fd6 <_dtoa_r+0x62e>
 8107f8c:	4b1b      	ldr	r3, [pc, #108]	; (8107ffc <_dtoa_r+0x654>)
 8107f8e:	ec51 0b19 	vmov	r0, r1, d9
 8107f92:	f7f8 fa03 	bl	810039c <__adddf3>
 8107f96:	4602      	mov	r2, r0
 8107f98:	460b      	mov	r3, r1
 8107f9a:	4640      	mov	r0, r8
 8107f9c:	4649      	mov	r1, r9
 8107f9e:	f7f8 fe43 	bl	8100c28 <__aeabi_dcmpgt>
 8107fa2:	2800      	cmp	r0, #0
 8107fa4:	d173      	bne.n	810808e <_dtoa_r+0x6e6>
 8107fa6:	ec53 2b19 	vmov	r2, r3, d9
 8107faa:	4914      	ldr	r1, [pc, #80]	; (8107ffc <_dtoa_r+0x654>)
 8107fac:	2000      	movs	r0, #0
 8107fae:	f7f8 f9f3 	bl	8100398 <__aeabi_dsub>
 8107fb2:	4602      	mov	r2, r0
 8107fb4:	460b      	mov	r3, r1
 8107fb6:	4640      	mov	r0, r8
 8107fb8:	4649      	mov	r1, r9
 8107fba:	f7f8 fe17 	bl	8100bec <__aeabi_dcmplt>
 8107fbe:	2800      	cmp	r0, #0
 8107fc0:	f43f af2f 	beq.w	8107e22 <_dtoa_r+0x47a>
 8107fc4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8107fc6:	1e6b      	subs	r3, r5, #1
 8107fc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8107fca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8107fce:	2b30      	cmp	r3, #48	; 0x30
 8107fd0:	d0f8      	beq.n	8107fc4 <_dtoa_r+0x61c>
 8107fd2:	46bb      	mov	fp, r7
 8107fd4:	e04a      	b.n	810806c <_dtoa_r+0x6c4>
 8107fd6:	4b06      	ldr	r3, [pc, #24]	; (8107ff0 <_dtoa_r+0x648>)
 8107fd8:	f7f8 fb96 	bl	8100708 <__aeabi_dmul>
 8107fdc:	4680      	mov	r8, r0
 8107fde:	4689      	mov	r9, r1
 8107fe0:	e7bd      	b.n	8107f5e <_dtoa_r+0x5b6>
 8107fe2:	bf00      	nop
 8107fe4:	0810b158 	.word	0x0810b158
 8107fe8:	0810b130 	.word	0x0810b130
 8107fec:	3ff00000 	.word	0x3ff00000
 8107ff0:	40240000 	.word	0x40240000
 8107ff4:	401c0000 	.word	0x401c0000
 8107ff8:	40140000 	.word	0x40140000
 8107ffc:	3fe00000 	.word	0x3fe00000
 8108000:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8108004:	9d00      	ldr	r5, [sp, #0]
 8108006:	4642      	mov	r2, r8
 8108008:	464b      	mov	r3, r9
 810800a:	4630      	mov	r0, r6
 810800c:	4639      	mov	r1, r7
 810800e:	f7f8 fca5 	bl	810095c <__aeabi_ddiv>
 8108012:	f7f8 fe29 	bl	8100c68 <__aeabi_d2iz>
 8108016:	9001      	str	r0, [sp, #4]
 8108018:	f7f8 fb0c 	bl	8100634 <__aeabi_i2d>
 810801c:	4642      	mov	r2, r8
 810801e:	464b      	mov	r3, r9
 8108020:	f7f8 fb72 	bl	8100708 <__aeabi_dmul>
 8108024:	4602      	mov	r2, r0
 8108026:	460b      	mov	r3, r1
 8108028:	4630      	mov	r0, r6
 810802a:	4639      	mov	r1, r7
 810802c:	f7f8 f9b4 	bl	8100398 <__aeabi_dsub>
 8108030:	9e01      	ldr	r6, [sp, #4]
 8108032:	9f04      	ldr	r7, [sp, #16]
 8108034:	3630      	adds	r6, #48	; 0x30
 8108036:	f805 6b01 	strb.w	r6, [r5], #1
 810803a:	9e00      	ldr	r6, [sp, #0]
 810803c:	1bae      	subs	r6, r5, r6
 810803e:	42b7      	cmp	r7, r6
 8108040:	4602      	mov	r2, r0
 8108042:	460b      	mov	r3, r1
 8108044:	d134      	bne.n	81080b0 <_dtoa_r+0x708>
 8108046:	f7f8 f9a9 	bl	810039c <__adddf3>
 810804a:	4642      	mov	r2, r8
 810804c:	464b      	mov	r3, r9
 810804e:	4606      	mov	r6, r0
 8108050:	460f      	mov	r7, r1
 8108052:	f7f8 fde9 	bl	8100c28 <__aeabi_dcmpgt>
 8108056:	b9c8      	cbnz	r0, 810808c <_dtoa_r+0x6e4>
 8108058:	4642      	mov	r2, r8
 810805a:	464b      	mov	r3, r9
 810805c:	4630      	mov	r0, r6
 810805e:	4639      	mov	r1, r7
 8108060:	f7f8 fdba 	bl	8100bd8 <__aeabi_dcmpeq>
 8108064:	b110      	cbz	r0, 810806c <_dtoa_r+0x6c4>
 8108066:	9b01      	ldr	r3, [sp, #4]
 8108068:	07db      	lsls	r3, r3, #31
 810806a:	d40f      	bmi.n	810808c <_dtoa_r+0x6e4>
 810806c:	4651      	mov	r1, sl
 810806e:	4620      	mov	r0, r4
 8108070:	f000 fbcc 	bl	810880c <_Bfree>
 8108074:	2300      	movs	r3, #0
 8108076:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8108078:	702b      	strb	r3, [r5, #0]
 810807a:	f10b 0301 	add.w	r3, fp, #1
 810807e:	6013      	str	r3, [r2, #0]
 8108080:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8108082:	2b00      	cmp	r3, #0
 8108084:	f43f ace2 	beq.w	8107a4c <_dtoa_r+0xa4>
 8108088:	601d      	str	r5, [r3, #0]
 810808a:	e4df      	b.n	8107a4c <_dtoa_r+0xa4>
 810808c:	465f      	mov	r7, fp
 810808e:	462b      	mov	r3, r5
 8108090:	461d      	mov	r5, r3
 8108092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8108096:	2a39      	cmp	r2, #57	; 0x39
 8108098:	d106      	bne.n	81080a8 <_dtoa_r+0x700>
 810809a:	9a00      	ldr	r2, [sp, #0]
 810809c:	429a      	cmp	r2, r3
 810809e:	d1f7      	bne.n	8108090 <_dtoa_r+0x6e8>
 81080a0:	9900      	ldr	r1, [sp, #0]
 81080a2:	2230      	movs	r2, #48	; 0x30
 81080a4:	3701      	adds	r7, #1
 81080a6:	700a      	strb	r2, [r1, #0]
 81080a8:	781a      	ldrb	r2, [r3, #0]
 81080aa:	3201      	adds	r2, #1
 81080ac:	701a      	strb	r2, [r3, #0]
 81080ae:	e790      	b.n	8107fd2 <_dtoa_r+0x62a>
 81080b0:	4ba3      	ldr	r3, [pc, #652]	; (8108340 <_dtoa_r+0x998>)
 81080b2:	2200      	movs	r2, #0
 81080b4:	f7f8 fb28 	bl	8100708 <__aeabi_dmul>
 81080b8:	2200      	movs	r2, #0
 81080ba:	2300      	movs	r3, #0
 81080bc:	4606      	mov	r6, r0
 81080be:	460f      	mov	r7, r1
 81080c0:	f7f8 fd8a 	bl	8100bd8 <__aeabi_dcmpeq>
 81080c4:	2800      	cmp	r0, #0
 81080c6:	d09e      	beq.n	8108006 <_dtoa_r+0x65e>
 81080c8:	e7d0      	b.n	810806c <_dtoa_r+0x6c4>
 81080ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81080cc:	2a00      	cmp	r2, #0
 81080ce:	f000 80ca 	beq.w	8108266 <_dtoa_r+0x8be>
 81080d2:	9a07      	ldr	r2, [sp, #28]
 81080d4:	2a01      	cmp	r2, #1
 81080d6:	f300 80ad 	bgt.w	8108234 <_dtoa_r+0x88c>
 81080da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 81080dc:	2a00      	cmp	r2, #0
 81080de:	f000 80a5 	beq.w	810822c <_dtoa_r+0x884>
 81080e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 81080e6:	9e08      	ldr	r6, [sp, #32]
 81080e8:	9d05      	ldr	r5, [sp, #20]
 81080ea:	9a05      	ldr	r2, [sp, #20]
 81080ec:	441a      	add	r2, r3
 81080ee:	9205      	str	r2, [sp, #20]
 81080f0:	9a06      	ldr	r2, [sp, #24]
 81080f2:	2101      	movs	r1, #1
 81080f4:	441a      	add	r2, r3
 81080f6:	4620      	mov	r0, r4
 81080f8:	9206      	str	r2, [sp, #24]
 81080fa:	f000 fc87 	bl	8108a0c <__i2b>
 81080fe:	4607      	mov	r7, r0
 8108100:	b165      	cbz	r5, 810811c <_dtoa_r+0x774>
 8108102:	9b06      	ldr	r3, [sp, #24]
 8108104:	2b00      	cmp	r3, #0
 8108106:	dd09      	ble.n	810811c <_dtoa_r+0x774>
 8108108:	42ab      	cmp	r3, r5
 810810a:	9a05      	ldr	r2, [sp, #20]
 810810c:	bfa8      	it	ge
 810810e:	462b      	movge	r3, r5
 8108110:	1ad2      	subs	r2, r2, r3
 8108112:	9205      	str	r2, [sp, #20]
 8108114:	9a06      	ldr	r2, [sp, #24]
 8108116:	1aed      	subs	r5, r5, r3
 8108118:	1ad3      	subs	r3, r2, r3
 810811a:	9306      	str	r3, [sp, #24]
 810811c:	9b08      	ldr	r3, [sp, #32]
 810811e:	b1f3      	cbz	r3, 810815e <_dtoa_r+0x7b6>
 8108120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108122:	2b00      	cmp	r3, #0
 8108124:	f000 80a3 	beq.w	810826e <_dtoa_r+0x8c6>
 8108128:	2e00      	cmp	r6, #0
 810812a:	dd10      	ble.n	810814e <_dtoa_r+0x7a6>
 810812c:	4639      	mov	r1, r7
 810812e:	4632      	mov	r2, r6
 8108130:	4620      	mov	r0, r4
 8108132:	f000 fd2b 	bl	8108b8c <__pow5mult>
 8108136:	4652      	mov	r2, sl
 8108138:	4601      	mov	r1, r0
 810813a:	4607      	mov	r7, r0
 810813c:	4620      	mov	r0, r4
 810813e:	f000 fc7b 	bl	8108a38 <__multiply>
 8108142:	4651      	mov	r1, sl
 8108144:	4680      	mov	r8, r0
 8108146:	4620      	mov	r0, r4
 8108148:	f000 fb60 	bl	810880c <_Bfree>
 810814c:	46c2      	mov	sl, r8
 810814e:	9b08      	ldr	r3, [sp, #32]
 8108150:	1b9a      	subs	r2, r3, r6
 8108152:	d004      	beq.n	810815e <_dtoa_r+0x7b6>
 8108154:	4651      	mov	r1, sl
 8108156:	4620      	mov	r0, r4
 8108158:	f000 fd18 	bl	8108b8c <__pow5mult>
 810815c:	4682      	mov	sl, r0
 810815e:	2101      	movs	r1, #1
 8108160:	4620      	mov	r0, r4
 8108162:	f000 fc53 	bl	8108a0c <__i2b>
 8108166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108168:	2b00      	cmp	r3, #0
 810816a:	4606      	mov	r6, r0
 810816c:	f340 8081 	ble.w	8108272 <_dtoa_r+0x8ca>
 8108170:	461a      	mov	r2, r3
 8108172:	4601      	mov	r1, r0
 8108174:	4620      	mov	r0, r4
 8108176:	f000 fd09 	bl	8108b8c <__pow5mult>
 810817a:	9b07      	ldr	r3, [sp, #28]
 810817c:	2b01      	cmp	r3, #1
 810817e:	4606      	mov	r6, r0
 8108180:	dd7a      	ble.n	8108278 <_dtoa_r+0x8d0>
 8108182:	f04f 0800 	mov.w	r8, #0
 8108186:	6933      	ldr	r3, [r6, #16]
 8108188:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810818c:	6918      	ldr	r0, [r3, #16]
 810818e:	f000 fbef 	bl	8108970 <__hi0bits>
 8108192:	f1c0 0020 	rsb	r0, r0, #32
 8108196:	9b06      	ldr	r3, [sp, #24]
 8108198:	4418      	add	r0, r3
 810819a:	f010 001f 	ands.w	r0, r0, #31
 810819e:	f000 8094 	beq.w	81082ca <_dtoa_r+0x922>
 81081a2:	f1c0 0320 	rsb	r3, r0, #32
 81081a6:	2b04      	cmp	r3, #4
 81081a8:	f340 8085 	ble.w	81082b6 <_dtoa_r+0x90e>
 81081ac:	9b05      	ldr	r3, [sp, #20]
 81081ae:	f1c0 001c 	rsb	r0, r0, #28
 81081b2:	4403      	add	r3, r0
 81081b4:	9305      	str	r3, [sp, #20]
 81081b6:	9b06      	ldr	r3, [sp, #24]
 81081b8:	4403      	add	r3, r0
 81081ba:	4405      	add	r5, r0
 81081bc:	9306      	str	r3, [sp, #24]
 81081be:	9b05      	ldr	r3, [sp, #20]
 81081c0:	2b00      	cmp	r3, #0
 81081c2:	dd05      	ble.n	81081d0 <_dtoa_r+0x828>
 81081c4:	4651      	mov	r1, sl
 81081c6:	461a      	mov	r2, r3
 81081c8:	4620      	mov	r0, r4
 81081ca:	f000 fd39 	bl	8108c40 <__lshift>
 81081ce:	4682      	mov	sl, r0
 81081d0:	9b06      	ldr	r3, [sp, #24]
 81081d2:	2b00      	cmp	r3, #0
 81081d4:	dd05      	ble.n	81081e2 <_dtoa_r+0x83a>
 81081d6:	4631      	mov	r1, r6
 81081d8:	461a      	mov	r2, r3
 81081da:	4620      	mov	r0, r4
 81081dc:	f000 fd30 	bl	8108c40 <__lshift>
 81081e0:	4606      	mov	r6, r0
 81081e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81081e4:	2b00      	cmp	r3, #0
 81081e6:	d072      	beq.n	81082ce <_dtoa_r+0x926>
 81081e8:	4631      	mov	r1, r6
 81081ea:	4650      	mov	r0, sl
 81081ec:	f000 fd94 	bl	8108d18 <__mcmp>
 81081f0:	2800      	cmp	r0, #0
 81081f2:	da6c      	bge.n	81082ce <_dtoa_r+0x926>
 81081f4:	2300      	movs	r3, #0
 81081f6:	4651      	mov	r1, sl
 81081f8:	220a      	movs	r2, #10
 81081fa:	4620      	mov	r0, r4
 81081fc:	f000 fb28 	bl	8108850 <__multadd>
 8108200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108202:	f10b 3bff 	add.w	fp, fp, #4294967295
 8108206:	4682      	mov	sl, r0
 8108208:	2b00      	cmp	r3, #0
 810820a:	f000 81b0 	beq.w	810856e <_dtoa_r+0xbc6>
 810820e:	2300      	movs	r3, #0
 8108210:	4639      	mov	r1, r7
 8108212:	220a      	movs	r2, #10
 8108214:	4620      	mov	r0, r4
 8108216:	f000 fb1b 	bl	8108850 <__multadd>
 810821a:	9b01      	ldr	r3, [sp, #4]
 810821c:	2b00      	cmp	r3, #0
 810821e:	4607      	mov	r7, r0
 8108220:	f300 8096 	bgt.w	8108350 <_dtoa_r+0x9a8>
 8108224:	9b07      	ldr	r3, [sp, #28]
 8108226:	2b02      	cmp	r3, #2
 8108228:	dc59      	bgt.n	81082de <_dtoa_r+0x936>
 810822a:	e091      	b.n	8108350 <_dtoa_r+0x9a8>
 810822c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810822e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8108232:	e758      	b.n	81080e6 <_dtoa_r+0x73e>
 8108234:	9b04      	ldr	r3, [sp, #16]
 8108236:	1e5e      	subs	r6, r3, #1
 8108238:	9b08      	ldr	r3, [sp, #32]
 810823a:	42b3      	cmp	r3, r6
 810823c:	bfbf      	itttt	lt
 810823e:	9b08      	ldrlt	r3, [sp, #32]
 8108240:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8108242:	9608      	strlt	r6, [sp, #32]
 8108244:	1af3      	sublt	r3, r6, r3
 8108246:	bfb4      	ite	lt
 8108248:	18d2      	addlt	r2, r2, r3
 810824a:	1b9e      	subge	r6, r3, r6
 810824c:	9b04      	ldr	r3, [sp, #16]
 810824e:	bfbc      	itt	lt
 8108250:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8108252:	2600      	movlt	r6, #0
 8108254:	2b00      	cmp	r3, #0
 8108256:	bfb7      	itett	lt
 8108258:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 810825c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8108260:	1a9d      	sublt	r5, r3, r2
 8108262:	2300      	movlt	r3, #0
 8108264:	e741      	b.n	81080ea <_dtoa_r+0x742>
 8108266:	9e08      	ldr	r6, [sp, #32]
 8108268:	9d05      	ldr	r5, [sp, #20]
 810826a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 810826c:	e748      	b.n	8108100 <_dtoa_r+0x758>
 810826e:	9a08      	ldr	r2, [sp, #32]
 8108270:	e770      	b.n	8108154 <_dtoa_r+0x7ac>
 8108272:	9b07      	ldr	r3, [sp, #28]
 8108274:	2b01      	cmp	r3, #1
 8108276:	dc19      	bgt.n	81082ac <_dtoa_r+0x904>
 8108278:	9b02      	ldr	r3, [sp, #8]
 810827a:	b9bb      	cbnz	r3, 81082ac <_dtoa_r+0x904>
 810827c:	9b03      	ldr	r3, [sp, #12]
 810827e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8108282:	b99b      	cbnz	r3, 81082ac <_dtoa_r+0x904>
 8108284:	9b03      	ldr	r3, [sp, #12]
 8108286:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810828a:	0d1b      	lsrs	r3, r3, #20
 810828c:	051b      	lsls	r3, r3, #20
 810828e:	b183      	cbz	r3, 81082b2 <_dtoa_r+0x90a>
 8108290:	9b05      	ldr	r3, [sp, #20]
 8108292:	3301      	adds	r3, #1
 8108294:	9305      	str	r3, [sp, #20]
 8108296:	9b06      	ldr	r3, [sp, #24]
 8108298:	3301      	adds	r3, #1
 810829a:	9306      	str	r3, [sp, #24]
 810829c:	f04f 0801 	mov.w	r8, #1
 81082a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81082a2:	2b00      	cmp	r3, #0
 81082a4:	f47f af6f 	bne.w	8108186 <_dtoa_r+0x7de>
 81082a8:	2001      	movs	r0, #1
 81082aa:	e774      	b.n	8108196 <_dtoa_r+0x7ee>
 81082ac:	f04f 0800 	mov.w	r8, #0
 81082b0:	e7f6      	b.n	81082a0 <_dtoa_r+0x8f8>
 81082b2:	4698      	mov	r8, r3
 81082b4:	e7f4      	b.n	81082a0 <_dtoa_r+0x8f8>
 81082b6:	d082      	beq.n	81081be <_dtoa_r+0x816>
 81082b8:	9a05      	ldr	r2, [sp, #20]
 81082ba:	331c      	adds	r3, #28
 81082bc:	441a      	add	r2, r3
 81082be:	9205      	str	r2, [sp, #20]
 81082c0:	9a06      	ldr	r2, [sp, #24]
 81082c2:	441a      	add	r2, r3
 81082c4:	441d      	add	r5, r3
 81082c6:	9206      	str	r2, [sp, #24]
 81082c8:	e779      	b.n	81081be <_dtoa_r+0x816>
 81082ca:	4603      	mov	r3, r0
 81082cc:	e7f4      	b.n	81082b8 <_dtoa_r+0x910>
 81082ce:	9b04      	ldr	r3, [sp, #16]
 81082d0:	2b00      	cmp	r3, #0
 81082d2:	dc37      	bgt.n	8108344 <_dtoa_r+0x99c>
 81082d4:	9b07      	ldr	r3, [sp, #28]
 81082d6:	2b02      	cmp	r3, #2
 81082d8:	dd34      	ble.n	8108344 <_dtoa_r+0x99c>
 81082da:	9b04      	ldr	r3, [sp, #16]
 81082dc:	9301      	str	r3, [sp, #4]
 81082de:	9b01      	ldr	r3, [sp, #4]
 81082e0:	b963      	cbnz	r3, 81082fc <_dtoa_r+0x954>
 81082e2:	4631      	mov	r1, r6
 81082e4:	2205      	movs	r2, #5
 81082e6:	4620      	mov	r0, r4
 81082e8:	f000 fab2 	bl	8108850 <__multadd>
 81082ec:	4601      	mov	r1, r0
 81082ee:	4606      	mov	r6, r0
 81082f0:	4650      	mov	r0, sl
 81082f2:	f000 fd11 	bl	8108d18 <__mcmp>
 81082f6:	2800      	cmp	r0, #0
 81082f8:	f73f adbb 	bgt.w	8107e72 <_dtoa_r+0x4ca>
 81082fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81082fe:	9d00      	ldr	r5, [sp, #0]
 8108300:	ea6f 0b03 	mvn.w	fp, r3
 8108304:	f04f 0800 	mov.w	r8, #0
 8108308:	4631      	mov	r1, r6
 810830a:	4620      	mov	r0, r4
 810830c:	f000 fa7e 	bl	810880c <_Bfree>
 8108310:	2f00      	cmp	r7, #0
 8108312:	f43f aeab 	beq.w	810806c <_dtoa_r+0x6c4>
 8108316:	f1b8 0f00 	cmp.w	r8, #0
 810831a:	d005      	beq.n	8108328 <_dtoa_r+0x980>
 810831c:	45b8      	cmp	r8, r7
 810831e:	d003      	beq.n	8108328 <_dtoa_r+0x980>
 8108320:	4641      	mov	r1, r8
 8108322:	4620      	mov	r0, r4
 8108324:	f000 fa72 	bl	810880c <_Bfree>
 8108328:	4639      	mov	r1, r7
 810832a:	4620      	mov	r0, r4
 810832c:	f000 fa6e 	bl	810880c <_Bfree>
 8108330:	e69c      	b.n	810806c <_dtoa_r+0x6c4>
 8108332:	2600      	movs	r6, #0
 8108334:	4637      	mov	r7, r6
 8108336:	e7e1      	b.n	81082fc <_dtoa_r+0x954>
 8108338:	46bb      	mov	fp, r7
 810833a:	4637      	mov	r7, r6
 810833c:	e599      	b.n	8107e72 <_dtoa_r+0x4ca>
 810833e:	bf00      	nop
 8108340:	40240000 	.word	0x40240000
 8108344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108346:	2b00      	cmp	r3, #0
 8108348:	f000 80c8 	beq.w	81084dc <_dtoa_r+0xb34>
 810834c:	9b04      	ldr	r3, [sp, #16]
 810834e:	9301      	str	r3, [sp, #4]
 8108350:	2d00      	cmp	r5, #0
 8108352:	dd05      	ble.n	8108360 <_dtoa_r+0x9b8>
 8108354:	4639      	mov	r1, r7
 8108356:	462a      	mov	r2, r5
 8108358:	4620      	mov	r0, r4
 810835a:	f000 fc71 	bl	8108c40 <__lshift>
 810835e:	4607      	mov	r7, r0
 8108360:	f1b8 0f00 	cmp.w	r8, #0
 8108364:	d05b      	beq.n	810841e <_dtoa_r+0xa76>
 8108366:	6879      	ldr	r1, [r7, #4]
 8108368:	4620      	mov	r0, r4
 810836a:	f000 fa0f 	bl	810878c <_Balloc>
 810836e:	4605      	mov	r5, r0
 8108370:	b928      	cbnz	r0, 810837e <_dtoa_r+0x9d6>
 8108372:	4b83      	ldr	r3, [pc, #524]	; (8108580 <_dtoa_r+0xbd8>)
 8108374:	4602      	mov	r2, r0
 8108376:	f240 21ef 	movw	r1, #751	; 0x2ef
 810837a:	f7ff bb2e 	b.w	81079da <_dtoa_r+0x32>
 810837e:	693a      	ldr	r2, [r7, #16]
 8108380:	3202      	adds	r2, #2
 8108382:	0092      	lsls	r2, r2, #2
 8108384:	f107 010c 	add.w	r1, r7, #12
 8108388:	300c      	adds	r0, #12
 810838a:	f002 f94d 	bl	810a628 <memcpy>
 810838e:	2201      	movs	r2, #1
 8108390:	4629      	mov	r1, r5
 8108392:	4620      	mov	r0, r4
 8108394:	f000 fc54 	bl	8108c40 <__lshift>
 8108398:	9b00      	ldr	r3, [sp, #0]
 810839a:	3301      	adds	r3, #1
 810839c:	9304      	str	r3, [sp, #16]
 810839e:	e9dd 2300 	ldrd	r2, r3, [sp]
 81083a2:	4413      	add	r3, r2
 81083a4:	9308      	str	r3, [sp, #32]
 81083a6:	9b02      	ldr	r3, [sp, #8]
 81083a8:	f003 0301 	and.w	r3, r3, #1
 81083ac:	46b8      	mov	r8, r7
 81083ae:	9306      	str	r3, [sp, #24]
 81083b0:	4607      	mov	r7, r0
 81083b2:	9b04      	ldr	r3, [sp, #16]
 81083b4:	4631      	mov	r1, r6
 81083b6:	3b01      	subs	r3, #1
 81083b8:	4650      	mov	r0, sl
 81083ba:	9301      	str	r3, [sp, #4]
 81083bc:	f7ff fa6a 	bl	8107894 <quorem>
 81083c0:	4641      	mov	r1, r8
 81083c2:	9002      	str	r0, [sp, #8]
 81083c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 81083c8:	4650      	mov	r0, sl
 81083ca:	f000 fca5 	bl	8108d18 <__mcmp>
 81083ce:	463a      	mov	r2, r7
 81083d0:	9005      	str	r0, [sp, #20]
 81083d2:	4631      	mov	r1, r6
 81083d4:	4620      	mov	r0, r4
 81083d6:	f000 fcbb 	bl	8108d50 <__mdiff>
 81083da:	68c2      	ldr	r2, [r0, #12]
 81083dc:	4605      	mov	r5, r0
 81083de:	bb02      	cbnz	r2, 8108422 <_dtoa_r+0xa7a>
 81083e0:	4601      	mov	r1, r0
 81083e2:	4650      	mov	r0, sl
 81083e4:	f000 fc98 	bl	8108d18 <__mcmp>
 81083e8:	4602      	mov	r2, r0
 81083ea:	4629      	mov	r1, r5
 81083ec:	4620      	mov	r0, r4
 81083ee:	9209      	str	r2, [sp, #36]	; 0x24
 81083f0:	f000 fa0c 	bl	810880c <_Bfree>
 81083f4:	9b07      	ldr	r3, [sp, #28]
 81083f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81083f8:	9d04      	ldr	r5, [sp, #16]
 81083fa:	ea43 0102 	orr.w	r1, r3, r2
 81083fe:	9b06      	ldr	r3, [sp, #24]
 8108400:	4319      	orrs	r1, r3
 8108402:	d110      	bne.n	8108426 <_dtoa_r+0xa7e>
 8108404:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8108408:	d029      	beq.n	810845e <_dtoa_r+0xab6>
 810840a:	9b05      	ldr	r3, [sp, #20]
 810840c:	2b00      	cmp	r3, #0
 810840e:	dd02      	ble.n	8108416 <_dtoa_r+0xa6e>
 8108410:	9b02      	ldr	r3, [sp, #8]
 8108412:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8108416:	9b01      	ldr	r3, [sp, #4]
 8108418:	f883 9000 	strb.w	r9, [r3]
 810841c:	e774      	b.n	8108308 <_dtoa_r+0x960>
 810841e:	4638      	mov	r0, r7
 8108420:	e7ba      	b.n	8108398 <_dtoa_r+0x9f0>
 8108422:	2201      	movs	r2, #1
 8108424:	e7e1      	b.n	81083ea <_dtoa_r+0xa42>
 8108426:	9b05      	ldr	r3, [sp, #20]
 8108428:	2b00      	cmp	r3, #0
 810842a:	db04      	blt.n	8108436 <_dtoa_r+0xa8e>
 810842c:	9907      	ldr	r1, [sp, #28]
 810842e:	430b      	orrs	r3, r1
 8108430:	9906      	ldr	r1, [sp, #24]
 8108432:	430b      	orrs	r3, r1
 8108434:	d120      	bne.n	8108478 <_dtoa_r+0xad0>
 8108436:	2a00      	cmp	r2, #0
 8108438:	dded      	ble.n	8108416 <_dtoa_r+0xa6e>
 810843a:	4651      	mov	r1, sl
 810843c:	2201      	movs	r2, #1
 810843e:	4620      	mov	r0, r4
 8108440:	f000 fbfe 	bl	8108c40 <__lshift>
 8108444:	4631      	mov	r1, r6
 8108446:	4682      	mov	sl, r0
 8108448:	f000 fc66 	bl	8108d18 <__mcmp>
 810844c:	2800      	cmp	r0, #0
 810844e:	dc03      	bgt.n	8108458 <_dtoa_r+0xab0>
 8108450:	d1e1      	bne.n	8108416 <_dtoa_r+0xa6e>
 8108452:	f019 0f01 	tst.w	r9, #1
 8108456:	d0de      	beq.n	8108416 <_dtoa_r+0xa6e>
 8108458:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 810845c:	d1d8      	bne.n	8108410 <_dtoa_r+0xa68>
 810845e:	9a01      	ldr	r2, [sp, #4]
 8108460:	2339      	movs	r3, #57	; 0x39
 8108462:	7013      	strb	r3, [r2, #0]
 8108464:	462b      	mov	r3, r5
 8108466:	461d      	mov	r5, r3
 8108468:	3b01      	subs	r3, #1
 810846a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810846e:	2a39      	cmp	r2, #57	; 0x39
 8108470:	d06c      	beq.n	810854c <_dtoa_r+0xba4>
 8108472:	3201      	adds	r2, #1
 8108474:	701a      	strb	r2, [r3, #0]
 8108476:	e747      	b.n	8108308 <_dtoa_r+0x960>
 8108478:	2a00      	cmp	r2, #0
 810847a:	dd07      	ble.n	810848c <_dtoa_r+0xae4>
 810847c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8108480:	d0ed      	beq.n	810845e <_dtoa_r+0xab6>
 8108482:	9a01      	ldr	r2, [sp, #4]
 8108484:	f109 0301 	add.w	r3, r9, #1
 8108488:	7013      	strb	r3, [r2, #0]
 810848a:	e73d      	b.n	8108308 <_dtoa_r+0x960>
 810848c:	9b04      	ldr	r3, [sp, #16]
 810848e:	9a08      	ldr	r2, [sp, #32]
 8108490:	f803 9c01 	strb.w	r9, [r3, #-1]
 8108494:	4293      	cmp	r3, r2
 8108496:	d043      	beq.n	8108520 <_dtoa_r+0xb78>
 8108498:	4651      	mov	r1, sl
 810849a:	2300      	movs	r3, #0
 810849c:	220a      	movs	r2, #10
 810849e:	4620      	mov	r0, r4
 81084a0:	f000 f9d6 	bl	8108850 <__multadd>
 81084a4:	45b8      	cmp	r8, r7
 81084a6:	4682      	mov	sl, r0
 81084a8:	f04f 0300 	mov.w	r3, #0
 81084ac:	f04f 020a 	mov.w	r2, #10
 81084b0:	4641      	mov	r1, r8
 81084b2:	4620      	mov	r0, r4
 81084b4:	d107      	bne.n	81084c6 <_dtoa_r+0xb1e>
 81084b6:	f000 f9cb 	bl	8108850 <__multadd>
 81084ba:	4680      	mov	r8, r0
 81084bc:	4607      	mov	r7, r0
 81084be:	9b04      	ldr	r3, [sp, #16]
 81084c0:	3301      	adds	r3, #1
 81084c2:	9304      	str	r3, [sp, #16]
 81084c4:	e775      	b.n	81083b2 <_dtoa_r+0xa0a>
 81084c6:	f000 f9c3 	bl	8108850 <__multadd>
 81084ca:	4639      	mov	r1, r7
 81084cc:	4680      	mov	r8, r0
 81084ce:	2300      	movs	r3, #0
 81084d0:	220a      	movs	r2, #10
 81084d2:	4620      	mov	r0, r4
 81084d4:	f000 f9bc 	bl	8108850 <__multadd>
 81084d8:	4607      	mov	r7, r0
 81084da:	e7f0      	b.n	81084be <_dtoa_r+0xb16>
 81084dc:	9b04      	ldr	r3, [sp, #16]
 81084de:	9301      	str	r3, [sp, #4]
 81084e0:	9d00      	ldr	r5, [sp, #0]
 81084e2:	4631      	mov	r1, r6
 81084e4:	4650      	mov	r0, sl
 81084e6:	f7ff f9d5 	bl	8107894 <quorem>
 81084ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 81084ee:	9b00      	ldr	r3, [sp, #0]
 81084f0:	f805 9b01 	strb.w	r9, [r5], #1
 81084f4:	1aea      	subs	r2, r5, r3
 81084f6:	9b01      	ldr	r3, [sp, #4]
 81084f8:	4293      	cmp	r3, r2
 81084fa:	dd07      	ble.n	810850c <_dtoa_r+0xb64>
 81084fc:	4651      	mov	r1, sl
 81084fe:	2300      	movs	r3, #0
 8108500:	220a      	movs	r2, #10
 8108502:	4620      	mov	r0, r4
 8108504:	f000 f9a4 	bl	8108850 <__multadd>
 8108508:	4682      	mov	sl, r0
 810850a:	e7ea      	b.n	81084e2 <_dtoa_r+0xb3a>
 810850c:	9b01      	ldr	r3, [sp, #4]
 810850e:	2b00      	cmp	r3, #0
 8108510:	bfc8      	it	gt
 8108512:	461d      	movgt	r5, r3
 8108514:	9b00      	ldr	r3, [sp, #0]
 8108516:	bfd8      	it	le
 8108518:	2501      	movle	r5, #1
 810851a:	441d      	add	r5, r3
 810851c:	f04f 0800 	mov.w	r8, #0
 8108520:	4651      	mov	r1, sl
 8108522:	2201      	movs	r2, #1
 8108524:	4620      	mov	r0, r4
 8108526:	f000 fb8b 	bl	8108c40 <__lshift>
 810852a:	4631      	mov	r1, r6
 810852c:	4682      	mov	sl, r0
 810852e:	f000 fbf3 	bl	8108d18 <__mcmp>
 8108532:	2800      	cmp	r0, #0
 8108534:	dc96      	bgt.n	8108464 <_dtoa_r+0xabc>
 8108536:	d102      	bne.n	810853e <_dtoa_r+0xb96>
 8108538:	f019 0f01 	tst.w	r9, #1
 810853c:	d192      	bne.n	8108464 <_dtoa_r+0xabc>
 810853e:	462b      	mov	r3, r5
 8108540:	461d      	mov	r5, r3
 8108542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8108546:	2a30      	cmp	r2, #48	; 0x30
 8108548:	d0fa      	beq.n	8108540 <_dtoa_r+0xb98>
 810854a:	e6dd      	b.n	8108308 <_dtoa_r+0x960>
 810854c:	9a00      	ldr	r2, [sp, #0]
 810854e:	429a      	cmp	r2, r3
 8108550:	d189      	bne.n	8108466 <_dtoa_r+0xabe>
 8108552:	f10b 0b01 	add.w	fp, fp, #1
 8108556:	2331      	movs	r3, #49	; 0x31
 8108558:	e796      	b.n	8108488 <_dtoa_r+0xae0>
 810855a:	4b0a      	ldr	r3, [pc, #40]	; (8108584 <_dtoa_r+0xbdc>)
 810855c:	f7ff ba99 	b.w	8107a92 <_dtoa_r+0xea>
 8108560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8108562:	2b00      	cmp	r3, #0
 8108564:	f47f aa6d 	bne.w	8107a42 <_dtoa_r+0x9a>
 8108568:	4b07      	ldr	r3, [pc, #28]	; (8108588 <_dtoa_r+0xbe0>)
 810856a:	f7ff ba92 	b.w	8107a92 <_dtoa_r+0xea>
 810856e:	9b01      	ldr	r3, [sp, #4]
 8108570:	2b00      	cmp	r3, #0
 8108572:	dcb5      	bgt.n	81084e0 <_dtoa_r+0xb38>
 8108574:	9b07      	ldr	r3, [sp, #28]
 8108576:	2b02      	cmp	r3, #2
 8108578:	f73f aeb1 	bgt.w	81082de <_dtoa_r+0x936>
 810857c:	e7b0      	b.n	81084e0 <_dtoa_r+0xb38>
 810857e:	bf00      	nop
 8108580:	0810b0c1 	.word	0x0810b0c1
 8108584:	0810b01c 	.word	0x0810b01c
 8108588:	0810b045 	.word	0x0810b045

0810858c <_free_r>:
 810858c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810858e:	2900      	cmp	r1, #0
 8108590:	d044      	beq.n	810861c <_free_r+0x90>
 8108592:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8108596:	9001      	str	r0, [sp, #4]
 8108598:	2b00      	cmp	r3, #0
 810859a:	f1a1 0404 	sub.w	r4, r1, #4
 810859e:	bfb8      	it	lt
 81085a0:	18e4      	addlt	r4, r4, r3
 81085a2:	f000 f8e7 	bl	8108774 <__malloc_lock>
 81085a6:	4a1e      	ldr	r2, [pc, #120]	; (8108620 <_free_r+0x94>)
 81085a8:	9801      	ldr	r0, [sp, #4]
 81085aa:	6813      	ldr	r3, [r2, #0]
 81085ac:	b933      	cbnz	r3, 81085bc <_free_r+0x30>
 81085ae:	6063      	str	r3, [r4, #4]
 81085b0:	6014      	str	r4, [r2, #0]
 81085b2:	b003      	add	sp, #12
 81085b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 81085b8:	f000 b8e2 	b.w	8108780 <__malloc_unlock>
 81085bc:	42a3      	cmp	r3, r4
 81085be:	d908      	bls.n	81085d2 <_free_r+0x46>
 81085c0:	6825      	ldr	r5, [r4, #0]
 81085c2:	1961      	adds	r1, r4, r5
 81085c4:	428b      	cmp	r3, r1
 81085c6:	bf01      	itttt	eq
 81085c8:	6819      	ldreq	r1, [r3, #0]
 81085ca:	685b      	ldreq	r3, [r3, #4]
 81085cc:	1949      	addeq	r1, r1, r5
 81085ce:	6021      	streq	r1, [r4, #0]
 81085d0:	e7ed      	b.n	81085ae <_free_r+0x22>
 81085d2:	461a      	mov	r2, r3
 81085d4:	685b      	ldr	r3, [r3, #4]
 81085d6:	b10b      	cbz	r3, 81085dc <_free_r+0x50>
 81085d8:	42a3      	cmp	r3, r4
 81085da:	d9fa      	bls.n	81085d2 <_free_r+0x46>
 81085dc:	6811      	ldr	r1, [r2, #0]
 81085de:	1855      	adds	r5, r2, r1
 81085e0:	42a5      	cmp	r5, r4
 81085e2:	d10b      	bne.n	81085fc <_free_r+0x70>
 81085e4:	6824      	ldr	r4, [r4, #0]
 81085e6:	4421      	add	r1, r4
 81085e8:	1854      	adds	r4, r2, r1
 81085ea:	42a3      	cmp	r3, r4
 81085ec:	6011      	str	r1, [r2, #0]
 81085ee:	d1e0      	bne.n	81085b2 <_free_r+0x26>
 81085f0:	681c      	ldr	r4, [r3, #0]
 81085f2:	685b      	ldr	r3, [r3, #4]
 81085f4:	6053      	str	r3, [r2, #4]
 81085f6:	440c      	add	r4, r1
 81085f8:	6014      	str	r4, [r2, #0]
 81085fa:	e7da      	b.n	81085b2 <_free_r+0x26>
 81085fc:	d902      	bls.n	8108604 <_free_r+0x78>
 81085fe:	230c      	movs	r3, #12
 8108600:	6003      	str	r3, [r0, #0]
 8108602:	e7d6      	b.n	81085b2 <_free_r+0x26>
 8108604:	6825      	ldr	r5, [r4, #0]
 8108606:	1961      	adds	r1, r4, r5
 8108608:	428b      	cmp	r3, r1
 810860a:	bf04      	itt	eq
 810860c:	6819      	ldreq	r1, [r3, #0]
 810860e:	685b      	ldreq	r3, [r3, #4]
 8108610:	6063      	str	r3, [r4, #4]
 8108612:	bf04      	itt	eq
 8108614:	1949      	addeq	r1, r1, r5
 8108616:	6021      	streq	r1, [r4, #0]
 8108618:	6054      	str	r4, [r2, #4]
 810861a:	e7ca      	b.n	81085b2 <_free_r+0x26>
 810861c:	b003      	add	sp, #12
 810861e:	bd30      	pop	{r4, r5, pc}
 8108620:	10000438 	.word	0x10000438

08108624 <malloc>:
 8108624:	4b02      	ldr	r3, [pc, #8]	; (8108630 <malloc+0xc>)
 8108626:	4601      	mov	r1, r0
 8108628:	6818      	ldr	r0, [r3, #0]
 810862a:	f000 b823 	b.w	8108674 <_malloc_r>
 810862e:	bf00      	nop
 8108630:	10000074 	.word	0x10000074

08108634 <sbrk_aligned>:
 8108634:	b570      	push	{r4, r5, r6, lr}
 8108636:	4e0e      	ldr	r6, [pc, #56]	; (8108670 <sbrk_aligned+0x3c>)
 8108638:	460c      	mov	r4, r1
 810863a:	6831      	ldr	r1, [r6, #0]
 810863c:	4605      	mov	r5, r0
 810863e:	b911      	cbnz	r1, 8108646 <sbrk_aligned+0x12>
 8108640:	f001 ffe2 	bl	810a608 <_sbrk_r>
 8108644:	6030      	str	r0, [r6, #0]
 8108646:	4621      	mov	r1, r4
 8108648:	4628      	mov	r0, r5
 810864a:	f001 ffdd 	bl	810a608 <_sbrk_r>
 810864e:	1c43      	adds	r3, r0, #1
 8108650:	d00a      	beq.n	8108668 <sbrk_aligned+0x34>
 8108652:	1cc4      	adds	r4, r0, #3
 8108654:	f024 0403 	bic.w	r4, r4, #3
 8108658:	42a0      	cmp	r0, r4
 810865a:	d007      	beq.n	810866c <sbrk_aligned+0x38>
 810865c:	1a21      	subs	r1, r4, r0
 810865e:	4628      	mov	r0, r5
 8108660:	f001 ffd2 	bl	810a608 <_sbrk_r>
 8108664:	3001      	adds	r0, #1
 8108666:	d101      	bne.n	810866c <sbrk_aligned+0x38>
 8108668:	f04f 34ff 	mov.w	r4, #4294967295
 810866c:	4620      	mov	r0, r4
 810866e:	bd70      	pop	{r4, r5, r6, pc}
 8108670:	1000043c 	.word	0x1000043c

08108674 <_malloc_r>:
 8108674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108678:	1ccd      	adds	r5, r1, #3
 810867a:	f025 0503 	bic.w	r5, r5, #3
 810867e:	3508      	adds	r5, #8
 8108680:	2d0c      	cmp	r5, #12
 8108682:	bf38      	it	cc
 8108684:	250c      	movcc	r5, #12
 8108686:	2d00      	cmp	r5, #0
 8108688:	4607      	mov	r7, r0
 810868a:	db01      	blt.n	8108690 <_malloc_r+0x1c>
 810868c:	42a9      	cmp	r1, r5
 810868e:	d905      	bls.n	810869c <_malloc_r+0x28>
 8108690:	230c      	movs	r3, #12
 8108692:	603b      	str	r3, [r7, #0]
 8108694:	2600      	movs	r6, #0
 8108696:	4630      	mov	r0, r6
 8108698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810869c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8108770 <_malloc_r+0xfc>
 81086a0:	f000 f868 	bl	8108774 <__malloc_lock>
 81086a4:	f8d8 3000 	ldr.w	r3, [r8]
 81086a8:	461c      	mov	r4, r3
 81086aa:	bb5c      	cbnz	r4, 8108704 <_malloc_r+0x90>
 81086ac:	4629      	mov	r1, r5
 81086ae:	4638      	mov	r0, r7
 81086b0:	f7ff ffc0 	bl	8108634 <sbrk_aligned>
 81086b4:	1c43      	adds	r3, r0, #1
 81086b6:	4604      	mov	r4, r0
 81086b8:	d155      	bne.n	8108766 <_malloc_r+0xf2>
 81086ba:	f8d8 4000 	ldr.w	r4, [r8]
 81086be:	4626      	mov	r6, r4
 81086c0:	2e00      	cmp	r6, #0
 81086c2:	d145      	bne.n	8108750 <_malloc_r+0xdc>
 81086c4:	2c00      	cmp	r4, #0
 81086c6:	d048      	beq.n	810875a <_malloc_r+0xe6>
 81086c8:	6823      	ldr	r3, [r4, #0]
 81086ca:	4631      	mov	r1, r6
 81086cc:	4638      	mov	r0, r7
 81086ce:	eb04 0903 	add.w	r9, r4, r3
 81086d2:	f001 ff99 	bl	810a608 <_sbrk_r>
 81086d6:	4581      	cmp	r9, r0
 81086d8:	d13f      	bne.n	810875a <_malloc_r+0xe6>
 81086da:	6821      	ldr	r1, [r4, #0]
 81086dc:	1a6d      	subs	r5, r5, r1
 81086de:	4629      	mov	r1, r5
 81086e0:	4638      	mov	r0, r7
 81086e2:	f7ff ffa7 	bl	8108634 <sbrk_aligned>
 81086e6:	3001      	adds	r0, #1
 81086e8:	d037      	beq.n	810875a <_malloc_r+0xe6>
 81086ea:	6823      	ldr	r3, [r4, #0]
 81086ec:	442b      	add	r3, r5
 81086ee:	6023      	str	r3, [r4, #0]
 81086f0:	f8d8 3000 	ldr.w	r3, [r8]
 81086f4:	2b00      	cmp	r3, #0
 81086f6:	d038      	beq.n	810876a <_malloc_r+0xf6>
 81086f8:	685a      	ldr	r2, [r3, #4]
 81086fa:	42a2      	cmp	r2, r4
 81086fc:	d12b      	bne.n	8108756 <_malloc_r+0xe2>
 81086fe:	2200      	movs	r2, #0
 8108700:	605a      	str	r2, [r3, #4]
 8108702:	e00f      	b.n	8108724 <_malloc_r+0xb0>
 8108704:	6822      	ldr	r2, [r4, #0]
 8108706:	1b52      	subs	r2, r2, r5
 8108708:	d41f      	bmi.n	810874a <_malloc_r+0xd6>
 810870a:	2a0b      	cmp	r2, #11
 810870c:	d917      	bls.n	810873e <_malloc_r+0xca>
 810870e:	1961      	adds	r1, r4, r5
 8108710:	42a3      	cmp	r3, r4
 8108712:	6025      	str	r5, [r4, #0]
 8108714:	bf18      	it	ne
 8108716:	6059      	strne	r1, [r3, #4]
 8108718:	6863      	ldr	r3, [r4, #4]
 810871a:	bf08      	it	eq
 810871c:	f8c8 1000 	streq.w	r1, [r8]
 8108720:	5162      	str	r2, [r4, r5]
 8108722:	604b      	str	r3, [r1, #4]
 8108724:	4638      	mov	r0, r7
 8108726:	f104 060b 	add.w	r6, r4, #11
 810872a:	f000 f829 	bl	8108780 <__malloc_unlock>
 810872e:	f026 0607 	bic.w	r6, r6, #7
 8108732:	1d23      	adds	r3, r4, #4
 8108734:	1af2      	subs	r2, r6, r3
 8108736:	d0ae      	beq.n	8108696 <_malloc_r+0x22>
 8108738:	1b9b      	subs	r3, r3, r6
 810873a:	50a3      	str	r3, [r4, r2]
 810873c:	e7ab      	b.n	8108696 <_malloc_r+0x22>
 810873e:	42a3      	cmp	r3, r4
 8108740:	6862      	ldr	r2, [r4, #4]
 8108742:	d1dd      	bne.n	8108700 <_malloc_r+0x8c>
 8108744:	f8c8 2000 	str.w	r2, [r8]
 8108748:	e7ec      	b.n	8108724 <_malloc_r+0xb0>
 810874a:	4623      	mov	r3, r4
 810874c:	6864      	ldr	r4, [r4, #4]
 810874e:	e7ac      	b.n	81086aa <_malloc_r+0x36>
 8108750:	4634      	mov	r4, r6
 8108752:	6876      	ldr	r6, [r6, #4]
 8108754:	e7b4      	b.n	81086c0 <_malloc_r+0x4c>
 8108756:	4613      	mov	r3, r2
 8108758:	e7cc      	b.n	81086f4 <_malloc_r+0x80>
 810875a:	230c      	movs	r3, #12
 810875c:	603b      	str	r3, [r7, #0]
 810875e:	4638      	mov	r0, r7
 8108760:	f000 f80e 	bl	8108780 <__malloc_unlock>
 8108764:	e797      	b.n	8108696 <_malloc_r+0x22>
 8108766:	6025      	str	r5, [r4, #0]
 8108768:	e7dc      	b.n	8108724 <_malloc_r+0xb0>
 810876a:	605b      	str	r3, [r3, #4]
 810876c:	deff      	udf	#255	; 0xff
 810876e:	bf00      	nop
 8108770:	10000438 	.word	0x10000438

08108774 <__malloc_lock>:
 8108774:	4801      	ldr	r0, [pc, #4]	; (810877c <__malloc_lock+0x8>)
 8108776:	f7ff b884 	b.w	8107882 <__retarget_lock_acquire_recursive>
 810877a:	bf00      	nop
 810877c:	10000434 	.word	0x10000434

08108780 <__malloc_unlock>:
 8108780:	4801      	ldr	r0, [pc, #4]	; (8108788 <__malloc_unlock+0x8>)
 8108782:	f7ff b87f 	b.w	8107884 <__retarget_lock_release_recursive>
 8108786:	bf00      	nop
 8108788:	10000434 	.word	0x10000434

0810878c <_Balloc>:
 810878c:	b570      	push	{r4, r5, r6, lr}
 810878e:	69c6      	ldr	r6, [r0, #28]
 8108790:	4604      	mov	r4, r0
 8108792:	460d      	mov	r5, r1
 8108794:	b976      	cbnz	r6, 81087b4 <_Balloc+0x28>
 8108796:	2010      	movs	r0, #16
 8108798:	f7ff ff44 	bl	8108624 <malloc>
 810879c:	4602      	mov	r2, r0
 810879e:	61e0      	str	r0, [r4, #28]
 81087a0:	b920      	cbnz	r0, 81087ac <_Balloc+0x20>
 81087a2:	4b18      	ldr	r3, [pc, #96]	; (8108804 <_Balloc+0x78>)
 81087a4:	4818      	ldr	r0, [pc, #96]	; (8108808 <_Balloc+0x7c>)
 81087a6:	216b      	movs	r1, #107	; 0x6b
 81087a8:	f001 ff56 	bl	810a658 <__assert_func>
 81087ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 81087b0:	6006      	str	r6, [r0, #0]
 81087b2:	60c6      	str	r6, [r0, #12]
 81087b4:	69e6      	ldr	r6, [r4, #28]
 81087b6:	68f3      	ldr	r3, [r6, #12]
 81087b8:	b183      	cbz	r3, 81087dc <_Balloc+0x50>
 81087ba:	69e3      	ldr	r3, [r4, #28]
 81087bc:	68db      	ldr	r3, [r3, #12]
 81087be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 81087c2:	b9b8      	cbnz	r0, 81087f4 <_Balloc+0x68>
 81087c4:	2101      	movs	r1, #1
 81087c6:	fa01 f605 	lsl.w	r6, r1, r5
 81087ca:	1d72      	adds	r2, r6, #5
 81087cc:	0092      	lsls	r2, r2, #2
 81087ce:	4620      	mov	r0, r4
 81087d0:	f001 ff60 	bl	810a694 <_calloc_r>
 81087d4:	b160      	cbz	r0, 81087f0 <_Balloc+0x64>
 81087d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 81087da:	e00e      	b.n	81087fa <_Balloc+0x6e>
 81087dc:	2221      	movs	r2, #33	; 0x21
 81087de:	2104      	movs	r1, #4
 81087e0:	4620      	mov	r0, r4
 81087e2:	f001 ff57 	bl	810a694 <_calloc_r>
 81087e6:	69e3      	ldr	r3, [r4, #28]
 81087e8:	60f0      	str	r0, [r6, #12]
 81087ea:	68db      	ldr	r3, [r3, #12]
 81087ec:	2b00      	cmp	r3, #0
 81087ee:	d1e4      	bne.n	81087ba <_Balloc+0x2e>
 81087f0:	2000      	movs	r0, #0
 81087f2:	bd70      	pop	{r4, r5, r6, pc}
 81087f4:	6802      	ldr	r2, [r0, #0]
 81087f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 81087fa:	2300      	movs	r3, #0
 81087fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8108800:	e7f7      	b.n	81087f2 <_Balloc+0x66>
 8108802:	bf00      	nop
 8108804:	0810b052 	.word	0x0810b052
 8108808:	0810b0d2 	.word	0x0810b0d2

0810880c <_Bfree>:
 810880c:	b570      	push	{r4, r5, r6, lr}
 810880e:	69c6      	ldr	r6, [r0, #28]
 8108810:	4605      	mov	r5, r0
 8108812:	460c      	mov	r4, r1
 8108814:	b976      	cbnz	r6, 8108834 <_Bfree+0x28>
 8108816:	2010      	movs	r0, #16
 8108818:	f7ff ff04 	bl	8108624 <malloc>
 810881c:	4602      	mov	r2, r0
 810881e:	61e8      	str	r0, [r5, #28]
 8108820:	b920      	cbnz	r0, 810882c <_Bfree+0x20>
 8108822:	4b09      	ldr	r3, [pc, #36]	; (8108848 <_Bfree+0x3c>)
 8108824:	4809      	ldr	r0, [pc, #36]	; (810884c <_Bfree+0x40>)
 8108826:	218f      	movs	r1, #143	; 0x8f
 8108828:	f001 ff16 	bl	810a658 <__assert_func>
 810882c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8108830:	6006      	str	r6, [r0, #0]
 8108832:	60c6      	str	r6, [r0, #12]
 8108834:	b13c      	cbz	r4, 8108846 <_Bfree+0x3a>
 8108836:	69eb      	ldr	r3, [r5, #28]
 8108838:	6862      	ldr	r2, [r4, #4]
 810883a:	68db      	ldr	r3, [r3, #12]
 810883c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8108840:	6021      	str	r1, [r4, #0]
 8108842:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8108846:	bd70      	pop	{r4, r5, r6, pc}
 8108848:	0810b052 	.word	0x0810b052
 810884c:	0810b0d2 	.word	0x0810b0d2

08108850 <__multadd>:
 8108850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108854:	690d      	ldr	r5, [r1, #16]
 8108856:	4607      	mov	r7, r0
 8108858:	460c      	mov	r4, r1
 810885a:	461e      	mov	r6, r3
 810885c:	f101 0c14 	add.w	ip, r1, #20
 8108860:	2000      	movs	r0, #0
 8108862:	f8dc 3000 	ldr.w	r3, [ip]
 8108866:	b299      	uxth	r1, r3
 8108868:	fb02 6101 	mla	r1, r2, r1, r6
 810886c:	0c1e      	lsrs	r6, r3, #16
 810886e:	0c0b      	lsrs	r3, r1, #16
 8108870:	fb02 3306 	mla	r3, r2, r6, r3
 8108874:	b289      	uxth	r1, r1
 8108876:	3001      	adds	r0, #1
 8108878:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810887c:	4285      	cmp	r5, r0
 810887e:	f84c 1b04 	str.w	r1, [ip], #4
 8108882:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8108886:	dcec      	bgt.n	8108862 <__multadd+0x12>
 8108888:	b30e      	cbz	r6, 81088ce <__multadd+0x7e>
 810888a:	68a3      	ldr	r3, [r4, #8]
 810888c:	42ab      	cmp	r3, r5
 810888e:	dc19      	bgt.n	81088c4 <__multadd+0x74>
 8108890:	6861      	ldr	r1, [r4, #4]
 8108892:	4638      	mov	r0, r7
 8108894:	3101      	adds	r1, #1
 8108896:	f7ff ff79 	bl	810878c <_Balloc>
 810889a:	4680      	mov	r8, r0
 810889c:	b928      	cbnz	r0, 81088aa <__multadd+0x5a>
 810889e:	4602      	mov	r2, r0
 81088a0:	4b0c      	ldr	r3, [pc, #48]	; (81088d4 <__multadd+0x84>)
 81088a2:	480d      	ldr	r0, [pc, #52]	; (81088d8 <__multadd+0x88>)
 81088a4:	21ba      	movs	r1, #186	; 0xba
 81088a6:	f001 fed7 	bl	810a658 <__assert_func>
 81088aa:	6922      	ldr	r2, [r4, #16]
 81088ac:	3202      	adds	r2, #2
 81088ae:	f104 010c 	add.w	r1, r4, #12
 81088b2:	0092      	lsls	r2, r2, #2
 81088b4:	300c      	adds	r0, #12
 81088b6:	f001 feb7 	bl	810a628 <memcpy>
 81088ba:	4621      	mov	r1, r4
 81088bc:	4638      	mov	r0, r7
 81088be:	f7ff ffa5 	bl	810880c <_Bfree>
 81088c2:	4644      	mov	r4, r8
 81088c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 81088c8:	3501      	adds	r5, #1
 81088ca:	615e      	str	r6, [r3, #20]
 81088cc:	6125      	str	r5, [r4, #16]
 81088ce:	4620      	mov	r0, r4
 81088d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81088d4:	0810b0c1 	.word	0x0810b0c1
 81088d8:	0810b0d2 	.word	0x0810b0d2

081088dc <__s2b>:
 81088dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81088e0:	460c      	mov	r4, r1
 81088e2:	4615      	mov	r5, r2
 81088e4:	461f      	mov	r7, r3
 81088e6:	2209      	movs	r2, #9
 81088e8:	3308      	adds	r3, #8
 81088ea:	4606      	mov	r6, r0
 81088ec:	fb93 f3f2 	sdiv	r3, r3, r2
 81088f0:	2100      	movs	r1, #0
 81088f2:	2201      	movs	r2, #1
 81088f4:	429a      	cmp	r2, r3
 81088f6:	db09      	blt.n	810890c <__s2b+0x30>
 81088f8:	4630      	mov	r0, r6
 81088fa:	f7ff ff47 	bl	810878c <_Balloc>
 81088fe:	b940      	cbnz	r0, 8108912 <__s2b+0x36>
 8108900:	4602      	mov	r2, r0
 8108902:	4b19      	ldr	r3, [pc, #100]	; (8108968 <__s2b+0x8c>)
 8108904:	4819      	ldr	r0, [pc, #100]	; (810896c <__s2b+0x90>)
 8108906:	21d3      	movs	r1, #211	; 0xd3
 8108908:	f001 fea6 	bl	810a658 <__assert_func>
 810890c:	0052      	lsls	r2, r2, #1
 810890e:	3101      	adds	r1, #1
 8108910:	e7f0      	b.n	81088f4 <__s2b+0x18>
 8108912:	9b08      	ldr	r3, [sp, #32]
 8108914:	6143      	str	r3, [r0, #20]
 8108916:	2d09      	cmp	r5, #9
 8108918:	f04f 0301 	mov.w	r3, #1
 810891c:	6103      	str	r3, [r0, #16]
 810891e:	dd16      	ble.n	810894e <__s2b+0x72>
 8108920:	f104 0909 	add.w	r9, r4, #9
 8108924:	46c8      	mov	r8, r9
 8108926:	442c      	add	r4, r5
 8108928:	f818 3b01 	ldrb.w	r3, [r8], #1
 810892c:	4601      	mov	r1, r0
 810892e:	3b30      	subs	r3, #48	; 0x30
 8108930:	220a      	movs	r2, #10
 8108932:	4630      	mov	r0, r6
 8108934:	f7ff ff8c 	bl	8108850 <__multadd>
 8108938:	45a0      	cmp	r8, r4
 810893a:	d1f5      	bne.n	8108928 <__s2b+0x4c>
 810893c:	f1a5 0408 	sub.w	r4, r5, #8
 8108940:	444c      	add	r4, r9
 8108942:	1b2d      	subs	r5, r5, r4
 8108944:	1963      	adds	r3, r4, r5
 8108946:	42bb      	cmp	r3, r7
 8108948:	db04      	blt.n	8108954 <__s2b+0x78>
 810894a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810894e:	340a      	adds	r4, #10
 8108950:	2509      	movs	r5, #9
 8108952:	e7f6      	b.n	8108942 <__s2b+0x66>
 8108954:	f814 3b01 	ldrb.w	r3, [r4], #1
 8108958:	4601      	mov	r1, r0
 810895a:	3b30      	subs	r3, #48	; 0x30
 810895c:	220a      	movs	r2, #10
 810895e:	4630      	mov	r0, r6
 8108960:	f7ff ff76 	bl	8108850 <__multadd>
 8108964:	e7ee      	b.n	8108944 <__s2b+0x68>
 8108966:	bf00      	nop
 8108968:	0810b0c1 	.word	0x0810b0c1
 810896c:	0810b0d2 	.word	0x0810b0d2

08108970 <__hi0bits>:
 8108970:	0c03      	lsrs	r3, r0, #16
 8108972:	041b      	lsls	r3, r3, #16
 8108974:	b9d3      	cbnz	r3, 81089ac <__hi0bits+0x3c>
 8108976:	0400      	lsls	r0, r0, #16
 8108978:	2310      	movs	r3, #16
 810897a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810897e:	bf04      	itt	eq
 8108980:	0200      	lsleq	r0, r0, #8
 8108982:	3308      	addeq	r3, #8
 8108984:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8108988:	bf04      	itt	eq
 810898a:	0100      	lsleq	r0, r0, #4
 810898c:	3304      	addeq	r3, #4
 810898e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8108992:	bf04      	itt	eq
 8108994:	0080      	lsleq	r0, r0, #2
 8108996:	3302      	addeq	r3, #2
 8108998:	2800      	cmp	r0, #0
 810899a:	db05      	blt.n	81089a8 <__hi0bits+0x38>
 810899c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 81089a0:	f103 0301 	add.w	r3, r3, #1
 81089a4:	bf08      	it	eq
 81089a6:	2320      	moveq	r3, #32
 81089a8:	4618      	mov	r0, r3
 81089aa:	4770      	bx	lr
 81089ac:	2300      	movs	r3, #0
 81089ae:	e7e4      	b.n	810897a <__hi0bits+0xa>

081089b0 <__lo0bits>:
 81089b0:	6803      	ldr	r3, [r0, #0]
 81089b2:	f013 0207 	ands.w	r2, r3, #7
 81089b6:	d00c      	beq.n	81089d2 <__lo0bits+0x22>
 81089b8:	07d9      	lsls	r1, r3, #31
 81089ba:	d422      	bmi.n	8108a02 <__lo0bits+0x52>
 81089bc:	079a      	lsls	r2, r3, #30
 81089be:	bf49      	itett	mi
 81089c0:	085b      	lsrmi	r3, r3, #1
 81089c2:	089b      	lsrpl	r3, r3, #2
 81089c4:	6003      	strmi	r3, [r0, #0]
 81089c6:	2201      	movmi	r2, #1
 81089c8:	bf5c      	itt	pl
 81089ca:	6003      	strpl	r3, [r0, #0]
 81089cc:	2202      	movpl	r2, #2
 81089ce:	4610      	mov	r0, r2
 81089d0:	4770      	bx	lr
 81089d2:	b299      	uxth	r1, r3
 81089d4:	b909      	cbnz	r1, 81089da <__lo0bits+0x2a>
 81089d6:	0c1b      	lsrs	r3, r3, #16
 81089d8:	2210      	movs	r2, #16
 81089da:	b2d9      	uxtb	r1, r3
 81089dc:	b909      	cbnz	r1, 81089e2 <__lo0bits+0x32>
 81089de:	3208      	adds	r2, #8
 81089e0:	0a1b      	lsrs	r3, r3, #8
 81089e2:	0719      	lsls	r1, r3, #28
 81089e4:	bf04      	itt	eq
 81089e6:	091b      	lsreq	r3, r3, #4
 81089e8:	3204      	addeq	r2, #4
 81089ea:	0799      	lsls	r1, r3, #30
 81089ec:	bf04      	itt	eq
 81089ee:	089b      	lsreq	r3, r3, #2
 81089f0:	3202      	addeq	r2, #2
 81089f2:	07d9      	lsls	r1, r3, #31
 81089f4:	d403      	bmi.n	81089fe <__lo0bits+0x4e>
 81089f6:	085b      	lsrs	r3, r3, #1
 81089f8:	f102 0201 	add.w	r2, r2, #1
 81089fc:	d003      	beq.n	8108a06 <__lo0bits+0x56>
 81089fe:	6003      	str	r3, [r0, #0]
 8108a00:	e7e5      	b.n	81089ce <__lo0bits+0x1e>
 8108a02:	2200      	movs	r2, #0
 8108a04:	e7e3      	b.n	81089ce <__lo0bits+0x1e>
 8108a06:	2220      	movs	r2, #32
 8108a08:	e7e1      	b.n	81089ce <__lo0bits+0x1e>
	...

08108a0c <__i2b>:
 8108a0c:	b510      	push	{r4, lr}
 8108a0e:	460c      	mov	r4, r1
 8108a10:	2101      	movs	r1, #1
 8108a12:	f7ff febb 	bl	810878c <_Balloc>
 8108a16:	4602      	mov	r2, r0
 8108a18:	b928      	cbnz	r0, 8108a26 <__i2b+0x1a>
 8108a1a:	4b05      	ldr	r3, [pc, #20]	; (8108a30 <__i2b+0x24>)
 8108a1c:	4805      	ldr	r0, [pc, #20]	; (8108a34 <__i2b+0x28>)
 8108a1e:	f240 1145 	movw	r1, #325	; 0x145
 8108a22:	f001 fe19 	bl	810a658 <__assert_func>
 8108a26:	2301      	movs	r3, #1
 8108a28:	6144      	str	r4, [r0, #20]
 8108a2a:	6103      	str	r3, [r0, #16]
 8108a2c:	bd10      	pop	{r4, pc}
 8108a2e:	bf00      	nop
 8108a30:	0810b0c1 	.word	0x0810b0c1
 8108a34:	0810b0d2 	.word	0x0810b0d2

08108a38 <__multiply>:
 8108a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108a3c:	4691      	mov	r9, r2
 8108a3e:	690a      	ldr	r2, [r1, #16]
 8108a40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8108a44:	429a      	cmp	r2, r3
 8108a46:	bfb8      	it	lt
 8108a48:	460b      	movlt	r3, r1
 8108a4a:	460c      	mov	r4, r1
 8108a4c:	bfbc      	itt	lt
 8108a4e:	464c      	movlt	r4, r9
 8108a50:	4699      	movlt	r9, r3
 8108a52:	6927      	ldr	r7, [r4, #16]
 8108a54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8108a58:	68a3      	ldr	r3, [r4, #8]
 8108a5a:	6861      	ldr	r1, [r4, #4]
 8108a5c:	eb07 060a 	add.w	r6, r7, sl
 8108a60:	42b3      	cmp	r3, r6
 8108a62:	b085      	sub	sp, #20
 8108a64:	bfb8      	it	lt
 8108a66:	3101      	addlt	r1, #1
 8108a68:	f7ff fe90 	bl	810878c <_Balloc>
 8108a6c:	b930      	cbnz	r0, 8108a7c <__multiply+0x44>
 8108a6e:	4602      	mov	r2, r0
 8108a70:	4b44      	ldr	r3, [pc, #272]	; (8108b84 <__multiply+0x14c>)
 8108a72:	4845      	ldr	r0, [pc, #276]	; (8108b88 <__multiply+0x150>)
 8108a74:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8108a78:	f001 fdee 	bl	810a658 <__assert_func>
 8108a7c:	f100 0514 	add.w	r5, r0, #20
 8108a80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8108a84:	462b      	mov	r3, r5
 8108a86:	2200      	movs	r2, #0
 8108a88:	4543      	cmp	r3, r8
 8108a8a:	d321      	bcc.n	8108ad0 <__multiply+0x98>
 8108a8c:	f104 0314 	add.w	r3, r4, #20
 8108a90:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8108a94:	f109 0314 	add.w	r3, r9, #20
 8108a98:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8108a9c:	9202      	str	r2, [sp, #8]
 8108a9e:	1b3a      	subs	r2, r7, r4
 8108aa0:	3a15      	subs	r2, #21
 8108aa2:	f022 0203 	bic.w	r2, r2, #3
 8108aa6:	3204      	adds	r2, #4
 8108aa8:	f104 0115 	add.w	r1, r4, #21
 8108aac:	428f      	cmp	r7, r1
 8108aae:	bf38      	it	cc
 8108ab0:	2204      	movcc	r2, #4
 8108ab2:	9201      	str	r2, [sp, #4]
 8108ab4:	9a02      	ldr	r2, [sp, #8]
 8108ab6:	9303      	str	r3, [sp, #12]
 8108ab8:	429a      	cmp	r2, r3
 8108aba:	d80c      	bhi.n	8108ad6 <__multiply+0x9e>
 8108abc:	2e00      	cmp	r6, #0
 8108abe:	dd03      	ble.n	8108ac8 <__multiply+0x90>
 8108ac0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8108ac4:	2b00      	cmp	r3, #0
 8108ac6:	d05b      	beq.n	8108b80 <__multiply+0x148>
 8108ac8:	6106      	str	r6, [r0, #16]
 8108aca:	b005      	add	sp, #20
 8108acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108ad0:	f843 2b04 	str.w	r2, [r3], #4
 8108ad4:	e7d8      	b.n	8108a88 <__multiply+0x50>
 8108ad6:	f8b3 a000 	ldrh.w	sl, [r3]
 8108ada:	f1ba 0f00 	cmp.w	sl, #0
 8108ade:	d024      	beq.n	8108b2a <__multiply+0xf2>
 8108ae0:	f104 0e14 	add.w	lr, r4, #20
 8108ae4:	46a9      	mov	r9, r5
 8108ae6:	f04f 0c00 	mov.w	ip, #0
 8108aea:	f85e 2b04 	ldr.w	r2, [lr], #4
 8108aee:	f8d9 1000 	ldr.w	r1, [r9]
 8108af2:	fa1f fb82 	uxth.w	fp, r2
 8108af6:	b289      	uxth	r1, r1
 8108af8:	fb0a 110b 	mla	r1, sl, fp, r1
 8108afc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8108b00:	f8d9 2000 	ldr.w	r2, [r9]
 8108b04:	4461      	add	r1, ip
 8108b06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8108b0a:	fb0a c20b 	mla	r2, sl, fp, ip
 8108b0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8108b12:	b289      	uxth	r1, r1
 8108b14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8108b18:	4577      	cmp	r7, lr
 8108b1a:	f849 1b04 	str.w	r1, [r9], #4
 8108b1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8108b22:	d8e2      	bhi.n	8108aea <__multiply+0xb2>
 8108b24:	9a01      	ldr	r2, [sp, #4]
 8108b26:	f845 c002 	str.w	ip, [r5, r2]
 8108b2a:	9a03      	ldr	r2, [sp, #12]
 8108b2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8108b30:	3304      	adds	r3, #4
 8108b32:	f1b9 0f00 	cmp.w	r9, #0
 8108b36:	d021      	beq.n	8108b7c <__multiply+0x144>
 8108b38:	6829      	ldr	r1, [r5, #0]
 8108b3a:	f104 0c14 	add.w	ip, r4, #20
 8108b3e:	46ae      	mov	lr, r5
 8108b40:	f04f 0a00 	mov.w	sl, #0
 8108b44:	f8bc b000 	ldrh.w	fp, [ip]
 8108b48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8108b4c:	fb09 220b 	mla	r2, r9, fp, r2
 8108b50:	4452      	add	r2, sl
 8108b52:	b289      	uxth	r1, r1
 8108b54:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8108b58:	f84e 1b04 	str.w	r1, [lr], #4
 8108b5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8108b60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8108b64:	f8be 1000 	ldrh.w	r1, [lr]
 8108b68:	fb09 110a 	mla	r1, r9, sl, r1
 8108b6c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8108b70:	4567      	cmp	r7, ip
 8108b72:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8108b76:	d8e5      	bhi.n	8108b44 <__multiply+0x10c>
 8108b78:	9a01      	ldr	r2, [sp, #4]
 8108b7a:	50a9      	str	r1, [r5, r2]
 8108b7c:	3504      	adds	r5, #4
 8108b7e:	e799      	b.n	8108ab4 <__multiply+0x7c>
 8108b80:	3e01      	subs	r6, #1
 8108b82:	e79b      	b.n	8108abc <__multiply+0x84>
 8108b84:	0810b0c1 	.word	0x0810b0c1
 8108b88:	0810b0d2 	.word	0x0810b0d2

08108b8c <__pow5mult>:
 8108b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108b90:	4615      	mov	r5, r2
 8108b92:	f012 0203 	ands.w	r2, r2, #3
 8108b96:	4606      	mov	r6, r0
 8108b98:	460f      	mov	r7, r1
 8108b9a:	d007      	beq.n	8108bac <__pow5mult+0x20>
 8108b9c:	4c25      	ldr	r4, [pc, #148]	; (8108c34 <__pow5mult+0xa8>)
 8108b9e:	3a01      	subs	r2, #1
 8108ba0:	2300      	movs	r3, #0
 8108ba2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8108ba6:	f7ff fe53 	bl	8108850 <__multadd>
 8108baa:	4607      	mov	r7, r0
 8108bac:	10ad      	asrs	r5, r5, #2
 8108bae:	d03d      	beq.n	8108c2c <__pow5mult+0xa0>
 8108bb0:	69f4      	ldr	r4, [r6, #28]
 8108bb2:	b97c      	cbnz	r4, 8108bd4 <__pow5mult+0x48>
 8108bb4:	2010      	movs	r0, #16
 8108bb6:	f7ff fd35 	bl	8108624 <malloc>
 8108bba:	4602      	mov	r2, r0
 8108bbc:	61f0      	str	r0, [r6, #28]
 8108bbe:	b928      	cbnz	r0, 8108bcc <__pow5mult+0x40>
 8108bc0:	4b1d      	ldr	r3, [pc, #116]	; (8108c38 <__pow5mult+0xac>)
 8108bc2:	481e      	ldr	r0, [pc, #120]	; (8108c3c <__pow5mult+0xb0>)
 8108bc4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8108bc8:	f001 fd46 	bl	810a658 <__assert_func>
 8108bcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8108bd0:	6004      	str	r4, [r0, #0]
 8108bd2:	60c4      	str	r4, [r0, #12]
 8108bd4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8108bd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8108bdc:	b94c      	cbnz	r4, 8108bf2 <__pow5mult+0x66>
 8108bde:	f240 2171 	movw	r1, #625	; 0x271
 8108be2:	4630      	mov	r0, r6
 8108be4:	f7ff ff12 	bl	8108a0c <__i2b>
 8108be8:	2300      	movs	r3, #0
 8108bea:	f8c8 0008 	str.w	r0, [r8, #8]
 8108bee:	4604      	mov	r4, r0
 8108bf0:	6003      	str	r3, [r0, #0]
 8108bf2:	f04f 0900 	mov.w	r9, #0
 8108bf6:	07eb      	lsls	r3, r5, #31
 8108bf8:	d50a      	bpl.n	8108c10 <__pow5mult+0x84>
 8108bfa:	4639      	mov	r1, r7
 8108bfc:	4622      	mov	r2, r4
 8108bfe:	4630      	mov	r0, r6
 8108c00:	f7ff ff1a 	bl	8108a38 <__multiply>
 8108c04:	4639      	mov	r1, r7
 8108c06:	4680      	mov	r8, r0
 8108c08:	4630      	mov	r0, r6
 8108c0a:	f7ff fdff 	bl	810880c <_Bfree>
 8108c0e:	4647      	mov	r7, r8
 8108c10:	106d      	asrs	r5, r5, #1
 8108c12:	d00b      	beq.n	8108c2c <__pow5mult+0xa0>
 8108c14:	6820      	ldr	r0, [r4, #0]
 8108c16:	b938      	cbnz	r0, 8108c28 <__pow5mult+0x9c>
 8108c18:	4622      	mov	r2, r4
 8108c1a:	4621      	mov	r1, r4
 8108c1c:	4630      	mov	r0, r6
 8108c1e:	f7ff ff0b 	bl	8108a38 <__multiply>
 8108c22:	6020      	str	r0, [r4, #0]
 8108c24:	f8c0 9000 	str.w	r9, [r0]
 8108c28:	4604      	mov	r4, r0
 8108c2a:	e7e4      	b.n	8108bf6 <__pow5mult+0x6a>
 8108c2c:	4638      	mov	r0, r7
 8108c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108c32:	bf00      	nop
 8108c34:	0810b220 	.word	0x0810b220
 8108c38:	0810b052 	.word	0x0810b052
 8108c3c:	0810b0d2 	.word	0x0810b0d2

08108c40 <__lshift>:
 8108c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108c44:	460c      	mov	r4, r1
 8108c46:	6849      	ldr	r1, [r1, #4]
 8108c48:	6923      	ldr	r3, [r4, #16]
 8108c4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8108c4e:	68a3      	ldr	r3, [r4, #8]
 8108c50:	4607      	mov	r7, r0
 8108c52:	4691      	mov	r9, r2
 8108c54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8108c58:	f108 0601 	add.w	r6, r8, #1
 8108c5c:	42b3      	cmp	r3, r6
 8108c5e:	db0b      	blt.n	8108c78 <__lshift+0x38>
 8108c60:	4638      	mov	r0, r7
 8108c62:	f7ff fd93 	bl	810878c <_Balloc>
 8108c66:	4605      	mov	r5, r0
 8108c68:	b948      	cbnz	r0, 8108c7e <__lshift+0x3e>
 8108c6a:	4602      	mov	r2, r0
 8108c6c:	4b28      	ldr	r3, [pc, #160]	; (8108d10 <__lshift+0xd0>)
 8108c6e:	4829      	ldr	r0, [pc, #164]	; (8108d14 <__lshift+0xd4>)
 8108c70:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8108c74:	f001 fcf0 	bl	810a658 <__assert_func>
 8108c78:	3101      	adds	r1, #1
 8108c7a:	005b      	lsls	r3, r3, #1
 8108c7c:	e7ee      	b.n	8108c5c <__lshift+0x1c>
 8108c7e:	2300      	movs	r3, #0
 8108c80:	f100 0114 	add.w	r1, r0, #20
 8108c84:	f100 0210 	add.w	r2, r0, #16
 8108c88:	4618      	mov	r0, r3
 8108c8a:	4553      	cmp	r3, sl
 8108c8c:	db33      	blt.n	8108cf6 <__lshift+0xb6>
 8108c8e:	6920      	ldr	r0, [r4, #16]
 8108c90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8108c94:	f104 0314 	add.w	r3, r4, #20
 8108c98:	f019 091f 	ands.w	r9, r9, #31
 8108c9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8108ca0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8108ca4:	d02b      	beq.n	8108cfe <__lshift+0xbe>
 8108ca6:	f1c9 0e20 	rsb	lr, r9, #32
 8108caa:	468a      	mov	sl, r1
 8108cac:	2200      	movs	r2, #0
 8108cae:	6818      	ldr	r0, [r3, #0]
 8108cb0:	fa00 f009 	lsl.w	r0, r0, r9
 8108cb4:	4310      	orrs	r0, r2
 8108cb6:	f84a 0b04 	str.w	r0, [sl], #4
 8108cba:	f853 2b04 	ldr.w	r2, [r3], #4
 8108cbe:	459c      	cmp	ip, r3
 8108cc0:	fa22 f20e 	lsr.w	r2, r2, lr
 8108cc4:	d8f3      	bhi.n	8108cae <__lshift+0x6e>
 8108cc6:	ebac 0304 	sub.w	r3, ip, r4
 8108cca:	3b15      	subs	r3, #21
 8108ccc:	f023 0303 	bic.w	r3, r3, #3
 8108cd0:	3304      	adds	r3, #4
 8108cd2:	f104 0015 	add.w	r0, r4, #21
 8108cd6:	4584      	cmp	ip, r0
 8108cd8:	bf38      	it	cc
 8108cda:	2304      	movcc	r3, #4
 8108cdc:	50ca      	str	r2, [r1, r3]
 8108cde:	b10a      	cbz	r2, 8108ce4 <__lshift+0xa4>
 8108ce0:	f108 0602 	add.w	r6, r8, #2
 8108ce4:	3e01      	subs	r6, #1
 8108ce6:	4638      	mov	r0, r7
 8108ce8:	612e      	str	r6, [r5, #16]
 8108cea:	4621      	mov	r1, r4
 8108cec:	f7ff fd8e 	bl	810880c <_Bfree>
 8108cf0:	4628      	mov	r0, r5
 8108cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108cf6:	f842 0f04 	str.w	r0, [r2, #4]!
 8108cfa:	3301      	adds	r3, #1
 8108cfc:	e7c5      	b.n	8108c8a <__lshift+0x4a>
 8108cfe:	3904      	subs	r1, #4
 8108d00:	f853 2b04 	ldr.w	r2, [r3], #4
 8108d04:	f841 2f04 	str.w	r2, [r1, #4]!
 8108d08:	459c      	cmp	ip, r3
 8108d0a:	d8f9      	bhi.n	8108d00 <__lshift+0xc0>
 8108d0c:	e7ea      	b.n	8108ce4 <__lshift+0xa4>
 8108d0e:	bf00      	nop
 8108d10:	0810b0c1 	.word	0x0810b0c1
 8108d14:	0810b0d2 	.word	0x0810b0d2

08108d18 <__mcmp>:
 8108d18:	b530      	push	{r4, r5, lr}
 8108d1a:	6902      	ldr	r2, [r0, #16]
 8108d1c:	690c      	ldr	r4, [r1, #16]
 8108d1e:	1b12      	subs	r2, r2, r4
 8108d20:	d10e      	bne.n	8108d40 <__mcmp+0x28>
 8108d22:	f100 0314 	add.w	r3, r0, #20
 8108d26:	3114      	adds	r1, #20
 8108d28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8108d2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8108d30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8108d34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8108d38:	42a5      	cmp	r5, r4
 8108d3a:	d003      	beq.n	8108d44 <__mcmp+0x2c>
 8108d3c:	d305      	bcc.n	8108d4a <__mcmp+0x32>
 8108d3e:	2201      	movs	r2, #1
 8108d40:	4610      	mov	r0, r2
 8108d42:	bd30      	pop	{r4, r5, pc}
 8108d44:	4283      	cmp	r3, r0
 8108d46:	d3f3      	bcc.n	8108d30 <__mcmp+0x18>
 8108d48:	e7fa      	b.n	8108d40 <__mcmp+0x28>
 8108d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8108d4e:	e7f7      	b.n	8108d40 <__mcmp+0x28>

08108d50 <__mdiff>:
 8108d50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108d54:	460c      	mov	r4, r1
 8108d56:	4606      	mov	r6, r0
 8108d58:	4611      	mov	r1, r2
 8108d5a:	4620      	mov	r0, r4
 8108d5c:	4690      	mov	r8, r2
 8108d5e:	f7ff ffdb 	bl	8108d18 <__mcmp>
 8108d62:	1e05      	subs	r5, r0, #0
 8108d64:	d110      	bne.n	8108d88 <__mdiff+0x38>
 8108d66:	4629      	mov	r1, r5
 8108d68:	4630      	mov	r0, r6
 8108d6a:	f7ff fd0f 	bl	810878c <_Balloc>
 8108d6e:	b930      	cbnz	r0, 8108d7e <__mdiff+0x2e>
 8108d70:	4b3a      	ldr	r3, [pc, #232]	; (8108e5c <__mdiff+0x10c>)
 8108d72:	4602      	mov	r2, r0
 8108d74:	f240 2137 	movw	r1, #567	; 0x237
 8108d78:	4839      	ldr	r0, [pc, #228]	; (8108e60 <__mdiff+0x110>)
 8108d7a:	f001 fc6d 	bl	810a658 <__assert_func>
 8108d7e:	2301      	movs	r3, #1
 8108d80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8108d84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108d88:	bfa4      	itt	ge
 8108d8a:	4643      	movge	r3, r8
 8108d8c:	46a0      	movge	r8, r4
 8108d8e:	4630      	mov	r0, r6
 8108d90:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8108d94:	bfa6      	itte	ge
 8108d96:	461c      	movge	r4, r3
 8108d98:	2500      	movge	r5, #0
 8108d9a:	2501      	movlt	r5, #1
 8108d9c:	f7ff fcf6 	bl	810878c <_Balloc>
 8108da0:	b920      	cbnz	r0, 8108dac <__mdiff+0x5c>
 8108da2:	4b2e      	ldr	r3, [pc, #184]	; (8108e5c <__mdiff+0x10c>)
 8108da4:	4602      	mov	r2, r0
 8108da6:	f240 2145 	movw	r1, #581	; 0x245
 8108daa:	e7e5      	b.n	8108d78 <__mdiff+0x28>
 8108dac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8108db0:	6926      	ldr	r6, [r4, #16]
 8108db2:	60c5      	str	r5, [r0, #12]
 8108db4:	f104 0914 	add.w	r9, r4, #20
 8108db8:	f108 0514 	add.w	r5, r8, #20
 8108dbc:	f100 0e14 	add.w	lr, r0, #20
 8108dc0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8108dc4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8108dc8:	f108 0210 	add.w	r2, r8, #16
 8108dcc:	46f2      	mov	sl, lr
 8108dce:	2100      	movs	r1, #0
 8108dd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8108dd4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8108dd8:	fa11 f88b 	uxtah	r8, r1, fp
 8108ddc:	b299      	uxth	r1, r3
 8108dde:	0c1b      	lsrs	r3, r3, #16
 8108de0:	eba8 0801 	sub.w	r8, r8, r1
 8108de4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8108de8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8108dec:	fa1f f888 	uxth.w	r8, r8
 8108df0:	1419      	asrs	r1, r3, #16
 8108df2:	454e      	cmp	r6, r9
 8108df4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8108df8:	f84a 3b04 	str.w	r3, [sl], #4
 8108dfc:	d8e8      	bhi.n	8108dd0 <__mdiff+0x80>
 8108dfe:	1b33      	subs	r3, r6, r4
 8108e00:	3b15      	subs	r3, #21
 8108e02:	f023 0303 	bic.w	r3, r3, #3
 8108e06:	3304      	adds	r3, #4
 8108e08:	3415      	adds	r4, #21
 8108e0a:	42a6      	cmp	r6, r4
 8108e0c:	bf38      	it	cc
 8108e0e:	2304      	movcc	r3, #4
 8108e10:	441d      	add	r5, r3
 8108e12:	4473      	add	r3, lr
 8108e14:	469e      	mov	lr, r3
 8108e16:	462e      	mov	r6, r5
 8108e18:	4566      	cmp	r6, ip
 8108e1a:	d30e      	bcc.n	8108e3a <__mdiff+0xea>
 8108e1c:	f10c 0203 	add.w	r2, ip, #3
 8108e20:	1b52      	subs	r2, r2, r5
 8108e22:	f022 0203 	bic.w	r2, r2, #3
 8108e26:	3d03      	subs	r5, #3
 8108e28:	45ac      	cmp	ip, r5
 8108e2a:	bf38      	it	cc
 8108e2c:	2200      	movcc	r2, #0
 8108e2e:	4413      	add	r3, r2
 8108e30:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8108e34:	b17a      	cbz	r2, 8108e56 <__mdiff+0x106>
 8108e36:	6107      	str	r7, [r0, #16]
 8108e38:	e7a4      	b.n	8108d84 <__mdiff+0x34>
 8108e3a:	f856 8b04 	ldr.w	r8, [r6], #4
 8108e3e:	fa11 f288 	uxtah	r2, r1, r8
 8108e42:	1414      	asrs	r4, r2, #16
 8108e44:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8108e48:	b292      	uxth	r2, r2
 8108e4a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8108e4e:	f84e 2b04 	str.w	r2, [lr], #4
 8108e52:	1421      	asrs	r1, r4, #16
 8108e54:	e7e0      	b.n	8108e18 <__mdiff+0xc8>
 8108e56:	3f01      	subs	r7, #1
 8108e58:	e7ea      	b.n	8108e30 <__mdiff+0xe0>
 8108e5a:	bf00      	nop
 8108e5c:	0810b0c1 	.word	0x0810b0c1
 8108e60:	0810b0d2 	.word	0x0810b0d2

08108e64 <__ulp>:
 8108e64:	b082      	sub	sp, #8
 8108e66:	ed8d 0b00 	vstr	d0, [sp]
 8108e6a:	9a01      	ldr	r2, [sp, #4]
 8108e6c:	4b0f      	ldr	r3, [pc, #60]	; (8108eac <__ulp+0x48>)
 8108e6e:	4013      	ands	r3, r2
 8108e70:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8108e74:	2b00      	cmp	r3, #0
 8108e76:	dc08      	bgt.n	8108e8a <__ulp+0x26>
 8108e78:	425b      	negs	r3, r3
 8108e7a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8108e7e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8108e82:	da04      	bge.n	8108e8e <__ulp+0x2a>
 8108e84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8108e88:	4113      	asrs	r3, r2
 8108e8a:	2200      	movs	r2, #0
 8108e8c:	e008      	b.n	8108ea0 <__ulp+0x3c>
 8108e8e:	f1a2 0314 	sub.w	r3, r2, #20
 8108e92:	2b1e      	cmp	r3, #30
 8108e94:	bfda      	itte	le
 8108e96:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8108e9a:	40da      	lsrle	r2, r3
 8108e9c:	2201      	movgt	r2, #1
 8108e9e:	2300      	movs	r3, #0
 8108ea0:	4619      	mov	r1, r3
 8108ea2:	4610      	mov	r0, r2
 8108ea4:	ec41 0b10 	vmov	d0, r0, r1
 8108ea8:	b002      	add	sp, #8
 8108eaa:	4770      	bx	lr
 8108eac:	7ff00000 	.word	0x7ff00000

08108eb0 <__b2d>:
 8108eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108eb4:	6906      	ldr	r6, [r0, #16]
 8108eb6:	f100 0814 	add.w	r8, r0, #20
 8108eba:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8108ebe:	1f37      	subs	r7, r6, #4
 8108ec0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8108ec4:	4610      	mov	r0, r2
 8108ec6:	f7ff fd53 	bl	8108970 <__hi0bits>
 8108eca:	f1c0 0320 	rsb	r3, r0, #32
 8108ece:	280a      	cmp	r0, #10
 8108ed0:	600b      	str	r3, [r1, #0]
 8108ed2:	491b      	ldr	r1, [pc, #108]	; (8108f40 <__b2d+0x90>)
 8108ed4:	dc15      	bgt.n	8108f02 <__b2d+0x52>
 8108ed6:	f1c0 0c0b 	rsb	ip, r0, #11
 8108eda:	fa22 f30c 	lsr.w	r3, r2, ip
 8108ede:	45b8      	cmp	r8, r7
 8108ee0:	ea43 0501 	orr.w	r5, r3, r1
 8108ee4:	bf34      	ite	cc
 8108ee6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8108eea:	2300      	movcs	r3, #0
 8108eec:	3015      	adds	r0, #21
 8108eee:	fa02 f000 	lsl.w	r0, r2, r0
 8108ef2:	fa23 f30c 	lsr.w	r3, r3, ip
 8108ef6:	4303      	orrs	r3, r0
 8108ef8:	461c      	mov	r4, r3
 8108efa:	ec45 4b10 	vmov	d0, r4, r5
 8108efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8108f02:	45b8      	cmp	r8, r7
 8108f04:	bf3a      	itte	cc
 8108f06:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8108f0a:	f1a6 0708 	subcc.w	r7, r6, #8
 8108f0e:	2300      	movcs	r3, #0
 8108f10:	380b      	subs	r0, #11
 8108f12:	d012      	beq.n	8108f3a <__b2d+0x8a>
 8108f14:	f1c0 0120 	rsb	r1, r0, #32
 8108f18:	fa23 f401 	lsr.w	r4, r3, r1
 8108f1c:	4082      	lsls	r2, r0
 8108f1e:	4322      	orrs	r2, r4
 8108f20:	4547      	cmp	r7, r8
 8108f22:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8108f26:	bf8c      	ite	hi
 8108f28:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8108f2c:	2200      	movls	r2, #0
 8108f2e:	4083      	lsls	r3, r0
 8108f30:	40ca      	lsrs	r2, r1
 8108f32:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8108f36:	4313      	orrs	r3, r2
 8108f38:	e7de      	b.n	8108ef8 <__b2d+0x48>
 8108f3a:	ea42 0501 	orr.w	r5, r2, r1
 8108f3e:	e7db      	b.n	8108ef8 <__b2d+0x48>
 8108f40:	3ff00000 	.word	0x3ff00000

08108f44 <__d2b>:
 8108f44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8108f48:	460f      	mov	r7, r1
 8108f4a:	2101      	movs	r1, #1
 8108f4c:	ec59 8b10 	vmov	r8, r9, d0
 8108f50:	4616      	mov	r6, r2
 8108f52:	f7ff fc1b 	bl	810878c <_Balloc>
 8108f56:	4604      	mov	r4, r0
 8108f58:	b930      	cbnz	r0, 8108f68 <__d2b+0x24>
 8108f5a:	4602      	mov	r2, r0
 8108f5c:	4b24      	ldr	r3, [pc, #144]	; (8108ff0 <__d2b+0xac>)
 8108f5e:	4825      	ldr	r0, [pc, #148]	; (8108ff4 <__d2b+0xb0>)
 8108f60:	f240 310f 	movw	r1, #783	; 0x30f
 8108f64:	f001 fb78 	bl	810a658 <__assert_func>
 8108f68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8108f6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8108f70:	bb2d      	cbnz	r5, 8108fbe <__d2b+0x7a>
 8108f72:	9301      	str	r3, [sp, #4]
 8108f74:	f1b8 0300 	subs.w	r3, r8, #0
 8108f78:	d026      	beq.n	8108fc8 <__d2b+0x84>
 8108f7a:	4668      	mov	r0, sp
 8108f7c:	9300      	str	r3, [sp, #0]
 8108f7e:	f7ff fd17 	bl	81089b0 <__lo0bits>
 8108f82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8108f86:	b1e8      	cbz	r0, 8108fc4 <__d2b+0x80>
 8108f88:	f1c0 0320 	rsb	r3, r0, #32
 8108f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8108f90:	430b      	orrs	r3, r1
 8108f92:	40c2      	lsrs	r2, r0
 8108f94:	6163      	str	r3, [r4, #20]
 8108f96:	9201      	str	r2, [sp, #4]
 8108f98:	9b01      	ldr	r3, [sp, #4]
 8108f9a:	61a3      	str	r3, [r4, #24]
 8108f9c:	2b00      	cmp	r3, #0
 8108f9e:	bf14      	ite	ne
 8108fa0:	2202      	movne	r2, #2
 8108fa2:	2201      	moveq	r2, #1
 8108fa4:	6122      	str	r2, [r4, #16]
 8108fa6:	b1bd      	cbz	r5, 8108fd8 <__d2b+0x94>
 8108fa8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8108fac:	4405      	add	r5, r0
 8108fae:	603d      	str	r5, [r7, #0]
 8108fb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8108fb4:	6030      	str	r0, [r6, #0]
 8108fb6:	4620      	mov	r0, r4
 8108fb8:	b003      	add	sp, #12
 8108fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8108fbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8108fc2:	e7d6      	b.n	8108f72 <__d2b+0x2e>
 8108fc4:	6161      	str	r1, [r4, #20]
 8108fc6:	e7e7      	b.n	8108f98 <__d2b+0x54>
 8108fc8:	a801      	add	r0, sp, #4
 8108fca:	f7ff fcf1 	bl	81089b0 <__lo0bits>
 8108fce:	9b01      	ldr	r3, [sp, #4]
 8108fd0:	6163      	str	r3, [r4, #20]
 8108fd2:	3020      	adds	r0, #32
 8108fd4:	2201      	movs	r2, #1
 8108fd6:	e7e5      	b.n	8108fa4 <__d2b+0x60>
 8108fd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8108fdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8108fe0:	6038      	str	r0, [r7, #0]
 8108fe2:	6918      	ldr	r0, [r3, #16]
 8108fe4:	f7ff fcc4 	bl	8108970 <__hi0bits>
 8108fe8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8108fec:	e7e2      	b.n	8108fb4 <__d2b+0x70>
 8108fee:	bf00      	nop
 8108ff0:	0810b0c1 	.word	0x0810b0c1
 8108ff4:	0810b0d2 	.word	0x0810b0d2

08108ff8 <__ratio>:
 8108ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108ffc:	4688      	mov	r8, r1
 8108ffe:	4669      	mov	r1, sp
 8109000:	4681      	mov	r9, r0
 8109002:	f7ff ff55 	bl	8108eb0 <__b2d>
 8109006:	a901      	add	r1, sp, #4
 8109008:	4640      	mov	r0, r8
 810900a:	ec55 4b10 	vmov	r4, r5, d0
 810900e:	f7ff ff4f 	bl	8108eb0 <__b2d>
 8109012:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8109016:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810901a:	eba3 0c02 	sub.w	ip, r3, r2
 810901e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8109022:	1a9b      	subs	r3, r3, r2
 8109024:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8109028:	ec51 0b10 	vmov	r0, r1, d0
 810902c:	2b00      	cmp	r3, #0
 810902e:	bfd6      	itet	le
 8109030:	460a      	movle	r2, r1
 8109032:	462a      	movgt	r2, r5
 8109034:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8109038:	468b      	mov	fp, r1
 810903a:	462f      	mov	r7, r5
 810903c:	bfd4      	ite	le
 810903e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8109042:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8109046:	4620      	mov	r0, r4
 8109048:	ee10 2a10 	vmov	r2, s0
 810904c:	465b      	mov	r3, fp
 810904e:	4639      	mov	r1, r7
 8109050:	f7f7 fc84 	bl	810095c <__aeabi_ddiv>
 8109054:	ec41 0b10 	vmov	d0, r0, r1
 8109058:	b003      	add	sp, #12
 810905a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810905e <__copybits>:
 810905e:	3901      	subs	r1, #1
 8109060:	b570      	push	{r4, r5, r6, lr}
 8109062:	1149      	asrs	r1, r1, #5
 8109064:	6914      	ldr	r4, [r2, #16]
 8109066:	3101      	adds	r1, #1
 8109068:	f102 0314 	add.w	r3, r2, #20
 810906c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8109070:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8109074:	1f05      	subs	r5, r0, #4
 8109076:	42a3      	cmp	r3, r4
 8109078:	d30c      	bcc.n	8109094 <__copybits+0x36>
 810907a:	1aa3      	subs	r3, r4, r2
 810907c:	3b11      	subs	r3, #17
 810907e:	f023 0303 	bic.w	r3, r3, #3
 8109082:	3211      	adds	r2, #17
 8109084:	42a2      	cmp	r2, r4
 8109086:	bf88      	it	hi
 8109088:	2300      	movhi	r3, #0
 810908a:	4418      	add	r0, r3
 810908c:	2300      	movs	r3, #0
 810908e:	4288      	cmp	r0, r1
 8109090:	d305      	bcc.n	810909e <__copybits+0x40>
 8109092:	bd70      	pop	{r4, r5, r6, pc}
 8109094:	f853 6b04 	ldr.w	r6, [r3], #4
 8109098:	f845 6f04 	str.w	r6, [r5, #4]!
 810909c:	e7eb      	b.n	8109076 <__copybits+0x18>
 810909e:	f840 3b04 	str.w	r3, [r0], #4
 81090a2:	e7f4      	b.n	810908e <__copybits+0x30>

081090a4 <__any_on>:
 81090a4:	f100 0214 	add.w	r2, r0, #20
 81090a8:	6900      	ldr	r0, [r0, #16]
 81090aa:	114b      	asrs	r3, r1, #5
 81090ac:	4298      	cmp	r0, r3
 81090ae:	b510      	push	{r4, lr}
 81090b0:	db11      	blt.n	81090d6 <__any_on+0x32>
 81090b2:	dd0a      	ble.n	81090ca <__any_on+0x26>
 81090b4:	f011 011f 	ands.w	r1, r1, #31
 81090b8:	d007      	beq.n	81090ca <__any_on+0x26>
 81090ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 81090be:	fa24 f001 	lsr.w	r0, r4, r1
 81090c2:	fa00 f101 	lsl.w	r1, r0, r1
 81090c6:	428c      	cmp	r4, r1
 81090c8:	d10b      	bne.n	81090e2 <__any_on+0x3e>
 81090ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 81090ce:	4293      	cmp	r3, r2
 81090d0:	d803      	bhi.n	81090da <__any_on+0x36>
 81090d2:	2000      	movs	r0, #0
 81090d4:	bd10      	pop	{r4, pc}
 81090d6:	4603      	mov	r3, r0
 81090d8:	e7f7      	b.n	81090ca <__any_on+0x26>
 81090da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 81090de:	2900      	cmp	r1, #0
 81090e0:	d0f5      	beq.n	81090ce <__any_on+0x2a>
 81090e2:	2001      	movs	r0, #1
 81090e4:	e7f6      	b.n	81090d4 <__any_on+0x30>

081090e6 <sulp>:
 81090e6:	b570      	push	{r4, r5, r6, lr}
 81090e8:	4604      	mov	r4, r0
 81090ea:	460d      	mov	r5, r1
 81090ec:	ec45 4b10 	vmov	d0, r4, r5
 81090f0:	4616      	mov	r6, r2
 81090f2:	f7ff feb7 	bl	8108e64 <__ulp>
 81090f6:	ec51 0b10 	vmov	r0, r1, d0
 81090fa:	b17e      	cbz	r6, 810911c <sulp+0x36>
 81090fc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8109100:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109104:	2b00      	cmp	r3, #0
 8109106:	dd09      	ble.n	810911c <sulp+0x36>
 8109108:	051b      	lsls	r3, r3, #20
 810910a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 810910e:	2400      	movs	r4, #0
 8109110:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8109114:	4622      	mov	r2, r4
 8109116:	462b      	mov	r3, r5
 8109118:	f7f7 faf6 	bl	8100708 <__aeabi_dmul>
 810911c:	bd70      	pop	{r4, r5, r6, pc}
	...

08109120 <_strtod_l>:
 8109120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109124:	ed2d 8b02 	vpush	{d8}
 8109128:	b09b      	sub	sp, #108	; 0x6c
 810912a:	4604      	mov	r4, r0
 810912c:	9213      	str	r2, [sp, #76]	; 0x4c
 810912e:	2200      	movs	r2, #0
 8109130:	9216      	str	r2, [sp, #88]	; 0x58
 8109132:	460d      	mov	r5, r1
 8109134:	f04f 0800 	mov.w	r8, #0
 8109138:	f04f 0900 	mov.w	r9, #0
 810913c:	460a      	mov	r2, r1
 810913e:	9215      	str	r2, [sp, #84]	; 0x54
 8109140:	7811      	ldrb	r1, [r2, #0]
 8109142:	292b      	cmp	r1, #43	; 0x2b
 8109144:	d04c      	beq.n	81091e0 <_strtod_l+0xc0>
 8109146:	d83a      	bhi.n	81091be <_strtod_l+0x9e>
 8109148:	290d      	cmp	r1, #13
 810914a:	d834      	bhi.n	81091b6 <_strtod_l+0x96>
 810914c:	2908      	cmp	r1, #8
 810914e:	d834      	bhi.n	81091ba <_strtod_l+0x9a>
 8109150:	2900      	cmp	r1, #0
 8109152:	d03d      	beq.n	81091d0 <_strtod_l+0xb0>
 8109154:	2200      	movs	r2, #0
 8109156:	920a      	str	r2, [sp, #40]	; 0x28
 8109158:	9e15      	ldr	r6, [sp, #84]	; 0x54
 810915a:	7832      	ldrb	r2, [r6, #0]
 810915c:	2a30      	cmp	r2, #48	; 0x30
 810915e:	f040 80b4 	bne.w	81092ca <_strtod_l+0x1aa>
 8109162:	7872      	ldrb	r2, [r6, #1]
 8109164:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8109168:	2a58      	cmp	r2, #88	; 0x58
 810916a:	d170      	bne.n	810924e <_strtod_l+0x12e>
 810916c:	9302      	str	r3, [sp, #8]
 810916e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109170:	9301      	str	r3, [sp, #4]
 8109172:	ab16      	add	r3, sp, #88	; 0x58
 8109174:	9300      	str	r3, [sp, #0]
 8109176:	4a8e      	ldr	r2, [pc, #568]	; (81093b0 <_strtod_l+0x290>)
 8109178:	ab17      	add	r3, sp, #92	; 0x5c
 810917a:	a915      	add	r1, sp, #84	; 0x54
 810917c:	4620      	mov	r0, r4
 810917e:	f001 fb07 	bl	810a790 <__gethex>
 8109182:	f010 070f 	ands.w	r7, r0, #15
 8109186:	4605      	mov	r5, r0
 8109188:	d005      	beq.n	8109196 <_strtod_l+0x76>
 810918a:	2f06      	cmp	r7, #6
 810918c:	d12a      	bne.n	81091e4 <_strtod_l+0xc4>
 810918e:	3601      	adds	r6, #1
 8109190:	2300      	movs	r3, #0
 8109192:	9615      	str	r6, [sp, #84]	; 0x54
 8109194:	930a      	str	r3, [sp, #40]	; 0x28
 8109196:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109198:	2b00      	cmp	r3, #0
 810919a:	f040 857f 	bne.w	8109c9c <_strtod_l+0xb7c>
 810919e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81091a0:	b1db      	cbz	r3, 81091da <_strtod_l+0xba>
 81091a2:	4642      	mov	r2, r8
 81091a4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 81091a8:	ec43 2b10 	vmov	d0, r2, r3
 81091ac:	b01b      	add	sp, #108	; 0x6c
 81091ae:	ecbd 8b02 	vpop	{d8}
 81091b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81091b6:	2920      	cmp	r1, #32
 81091b8:	d1cc      	bne.n	8109154 <_strtod_l+0x34>
 81091ba:	3201      	adds	r2, #1
 81091bc:	e7bf      	b.n	810913e <_strtod_l+0x1e>
 81091be:	292d      	cmp	r1, #45	; 0x2d
 81091c0:	d1c8      	bne.n	8109154 <_strtod_l+0x34>
 81091c2:	2101      	movs	r1, #1
 81091c4:	910a      	str	r1, [sp, #40]	; 0x28
 81091c6:	1c51      	adds	r1, r2, #1
 81091c8:	9115      	str	r1, [sp, #84]	; 0x54
 81091ca:	7852      	ldrb	r2, [r2, #1]
 81091cc:	2a00      	cmp	r2, #0
 81091ce:	d1c3      	bne.n	8109158 <_strtod_l+0x38>
 81091d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81091d2:	9515      	str	r5, [sp, #84]	; 0x54
 81091d4:	2b00      	cmp	r3, #0
 81091d6:	f040 855f 	bne.w	8109c98 <_strtod_l+0xb78>
 81091da:	4642      	mov	r2, r8
 81091dc:	464b      	mov	r3, r9
 81091de:	e7e3      	b.n	81091a8 <_strtod_l+0x88>
 81091e0:	2100      	movs	r1, #0
 81091e2:	e7ef      	b.n	81091c4 <_strtod_l+0xa4>
 81091e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 81091e6:	b13a      	cbz	r2, 81091f8 <_strtod_l+0xd8>
 81091e8:	2135      	movs	r1, #53	; 0x35
 81091ea:	a818      	add	r0, sp, #96	; 0x60
 81091ec:	f7ff ff37 	bl	810905e <__copybits>
 81091f0:	9916      	ldr	r1, [sp, #88]	; 0x58
 81091f2:	4620      	mov	r0, r4
 81091f4:	f7ff fb0a 	bl	810880c <_Bfree>
 81091f8:	3f01      	subs	r7, #1
 81091fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81091fc:	2f04      	cmp	r7, #4
 81091fe:	d806      	bhi.n	810920e <_strtod_l+0xee>
 8109200:	e8df f007 	tbb	[pc, r7]
 8109204:	201d0314 	.word	0x201d0314
 8109208:	14          	.byte	0x14
 8109209:	00          	.byte	0x00
 810920a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 810920e:	05e9      	lsls	r1, r5, #23
 8109210:	bf48      	it	mi
 8109212:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8109216:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810921a:	0d1b      	lsrs	r3, r3, #20
 810921c:	051b      	lsls	r3, r3, #20
 810921e:	2b00      	cmp	r3, #0
 8109220:	d1b9      	bne.n	8109196 <_strtod_l+0x76>
 8109222:	f7fe fb03 	bl	810782c <__errno>
 8109226:	2322      	movs	r3, #34	; 0x22
 8109228:	6003      	str	r3, [r0, #0]
 810922a:	e7b4      	b.n	8109196 <_strtod_l+0x76>
 810922c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8109230:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8109234:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8109238:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 810923c:	e7e7      	b.n	810920e <_strtod_l+0xee>
 810923e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 81093b8 <_strtod_l+0x298>
 8109242:	e7e4      	b.n	810920e <_strtod_l+0xee>
 8109244:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8109248:	f04f 38ff 	mov.w	r8, #4294967295
 810924c:	e7df      	b.n	810920e <_strtod_l+0xee>
 810924e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109250:	1c5a      	adds	r2, r3, #1
 8109252:	9215      	str	r2, [sp, #84]	; 0x54
 8109254:	785b      	ldrb	r3, [r3, #1]
 8109256:	2b30      	cmp	r3, #48	; 0x30
 8109258:	d0f9      	beq.n	810924e <_strtod_l+0x12e>
 810925a:	2b00      	cmp	r3, #0
 810925c:	d09b      	beq.n	8109196 <_strtod_l+0x76>
 810925e:	2301      	movs	r3, #1
 8109260:	f04f 0a00 	mov.w	sl, #0
 8109264:	9304      	str	r3, [sp, #16]
 8109266:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109268:	930b      	str	r3, [sp, #44]	; 0x2c
 810926a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 810926e:	46d3      	mov	fp, sl
 8109270:	220a      	movs	r2, #10
 8109272:	9815      	ldr	r0, [sp, #84]	; 0x54
 8109274:	7806      	ldrb	r6, [r0, #0]
 8109276:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 810927a:	b2d9      	uxtb	r1, r3
 810927c:	2909      	cmp	r1, #9
 810927e:	d926      	bls.n	81092ce <_strtod_l+0x1ae>
 8109280:	494c      	ldr	r1, [pc, #304]	; (81093b4 <_strtod_l+0x294>)
 8109282:	2201      	movs	r2, #1
 8109284:	f001 f98c 	bl	810a5a0 <strncmp>
 8109288:	2800      	cmp	r0, #0
 810928a:	d030      	beq.n	81092ee <_strtod_l+0x1ce>
 810928c:	2000      	movs	r0, #0
 810928e:	4632      	mov	r2, r6
 8109290:	9005      	str	r0, [sp, #20]
 8109292:	465e      	mov	r6, fp
 8109294:	4603      	mov	r3, r0
 8109296:	2a65      	cmp	r2, #101	; 0x65
 8109298:	d001      	beq.n	810929e <_strtod_l+0x17e>
 810929a:	2a45      	cmp	r2, #69	; 0x45
 810929c:	d113      	bne.n	81092c6 <_strtod_l+0x1a6>
 810929e:	b91e      	cbnz	r6, 81092a8 <_strtod_l+0x188>
 81092a0:	9a04      	ldr	r2, [sp, #16]
 81092a2:	4302      	orrs	r2, r0
 81092a4:	d094      	beq.n	81091d0 <_strtod_l+0xb0>
 81092a6:	2600      	movs	r6, #0
 81092a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 81092aa:	1c6a      	adds	r2, r5, #1
 81092ac:	9215      	str	r2, [sp, #84]	; 0x54
 81092ae:	786a      	ldrb	r2, [r5, #1]
 81092b0:	2a2b      	cmp	r2, #43	; 0x2b
 81092b2:	d074      	beq.n	810939e <_strtod_l+0x27e>
 81092b4:	2a2d      	cmp	r2, #45	; 0x2d
 81092b6:	d078      	beq.n	81093aa <_strtod_l+0x28a>
 81092b8:	f04f 0c00 	mov.w	ip, #0
 81092bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 81092c0:	2909      	cmp	r1, #9
 81092c2:	d97f      	bls.n	81093c4 <_strtod_l+0x2a4>
 81092c4:	9515      	str	r5, [sp, #84]	; 0x54
 81092c6:	2700      	movs	r7, #0
 81092c8:	e09e      	b.n	8109408 <_strtod_l+0x2e8>
 81092ca:	2300      	movs	r3, #0
 81092cc:	e7c8      	b.n	8109260 <_strtod_l+0x140>
 81092ce:	f1bb 0f08 	cmp.w	fp, #8
 81092d2:	bfd8      	it	le
 81092d4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 81092d6:	f100 0001 	add.w	r0, r0, #1
 81092da:	bfda      	itte	le
 81092dc:	fb02 3301 	mlale	r3, r2, r1, r3
 81092e0:	9309      	strle	r3, [sp, #36]	; 0x24
 81092e2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 81092e6:	f10b 0b01 	add.w	fp, fp, #1
 81092ea:	9015      	str	r0, [sp, #84]	; 0x54
 81092ec:	e7c1      	b.n	8109272 <_strtod_l+0x152>
 81092ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81092f0:	1c5a      	adds	r2, r3, #1
 81092f2:	9215      	str	r2, [sp, #84]	; 0x54
 81092f4:	785a      	ldrb	r2, [r3, #1]
 81092f6:	f1bb 0f00 	cmp.w	fp, #0
 81092fa:	d037      	beq.n	810936c <_strtod_l+0x24c>
 81092fc:	9005      	str	r0, [sp, #20]
 81092fe:	465e      	mov	r6, fp
 8109300:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8109304:	2b09      	cmp	r3, #9
 8109306:	d912      	bls.n	810932e <_strtod_l+0x20e>
 8109308:	2301      	movs	r3, #1
 810930a:	e7c4      	b.n	8109296 <_strtod_l+0x176>
 810930c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810930e:	1c5a      	adds	r2, r3, #1
 8109310:	9215      	str	r2, [sp, #84]	; 0x54
 8109312:	785a      	ldrb	r2, [r3, #1]
 8109314:	3001      	adds	r0, #1
 8109316:	2a30      	cmp	r2, #48	; 0x30
 8109318:	d0f8      	beq.n	810930c <_strtod_l+0x1ec>
 810931a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 810931e:	2b08      	cmp	r3, #8
 8109320:	f200 84c1 	bhi.w	8109ca6 <_strtod_l+0xb86>
 8109324:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109326:	9005      	str	r0, [sp, #20]
 8109328:	2000      	movs	r0, #0
 810932a:	930b      	str	r3, [sp, #44]	; 0x2c
 810932c:	4606      	mov	r6, r0
 810932e:	3a30      	subs	r2, #48	; 0x30
 8109330:	f100 0301 	add.w	r3, r0, #1
 8109334:	d014      	beq.n	8109360 <_strtod_l+0x240>
 8109336:	9905      	ldr	r1, [sp, #20]
 8109338:	4419      	add	r1, r3
 810933a:	9105      	str	r1, [sp, #20]
 810933c:	4633      	mov	r3, r6
 810933e:	eb00 0c06 	add.w	ip, r0, r6
 8109342:	210a      	movs	r1, #10
 8109344:	4563      	cmp	r3, ip
 8109346:	d113      	bne.n	8109370 <_strtod_l+0x250>
 8109348:	1833      	adds	r3, r6, r0
 810934a:	2b08      	cmp	r3, #8
 810934c:	f106 0601 	add.w	r6, r6, #1
 8109350:	4406      	add	r6, r0
 8109352:	dc1a      	bgt.n	810938a <_strtod_l+0x26a>
 8109354:	9909      	ldr	r1, [sp, #36]	; 0x24
 8109356:	230a      	movs	r3, #10
 8109358:	fb03 2301 	mla	r3, r3, r1, r2
 810935c:	9309      	str	r3, [sp, #36]	; 0x24
 810935e:	2300      	movs	r3, #0
 8109360:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8109362:	1c51      	adds	r1, r2, #1
 8109364:	9115      	str	r1, [sp, #84]	; 0x54
 8109366:	7852      	ldrb	r2, [r2, #1]
 8109368:	4618      	mov	r0, r3
 810936a:	e7c9      	b.n	8109300 <_strtod_l+0x1e0>
 810936c:	4658      	mov	r0, fp
 810936e:	e7d2      	b.n	8109316 <_strtod_l+0x1f6>
 8109370:	2b08      	cmp	r3, #8
 8109372:	f103 0301 	add.w	r3, r3, #1
 8109376:	dc03      	bgt.n	8109380 <_strtod_l+0x260>
 8109378:	9f09      	ldr	r7, [sp, #36]	; 0x24
 810937a:	434f      	muls	r7, r1
 810937c:	9709      	str	r7, [sp, #36]	; 0x24
 810937e:	e7e1      	b.n	8109344 <_strtod_l+0x224>
 8109380:	2b10      	cmp	r3, #16
 8109382:	bfd8      	it	le
 8109384:	fb01 fa0a 	mulle.w	sl, r1, sl
 8109388:	e7dc      	b.n	8109344 <_strtod_l+0x224>
 810938a:	2e10      	cmp	r6, #16
 810938c:	bfdc      	itt	le
 810938e:	230a      	movle	r3, #10
 8109390:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8109394:	e7e3      	b.n	810935e <_strtod_l+0x23e>
 8109396:	2300      	movs	r3, #0
 8109398:	9305      	str	r3, [sp, #20]
 810939a:	2301      	movs	r3, #1
 810939c:	e780      	b.n	81092a0 <_strtod_l+0x180>
 810939e:	f04f 0c00 	mov.w	ip, #0
 81093a2:	1caa      	adds	r2, r5, #2
 81093a4:	9215      	str	r2, [sp, #84]	; 0x54
 81093a6:	78aa      	ldrb	r2, [r5, #2]
 81093a8:	e788      	b.n	81092bc <_strtod_l+0x19c>
 81093aa:	f04f 0c01 	mov.w	ip, #1
 81093ae:	e7f8      	b.n	81093a2 <_strtod_l+0x282>
 81093b0:	0810b230 	.word	0x0810b230
 81093b4:	0810b22c 	.word	0x0810b22c
 81093b8:	7ff00000 	.word	0x7ff00000
 81093bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 81093be:	1c51      	adds	r1, r2, #1
 81093c0:	9115      	str	r1, [sp, #84]	; 0x54
 81093c2:	7852      	ldrb	r2, [r2, #1]
 81093c4:	2a30      	cmp	r2, #48	; 0x30
 81093c6:	d0f9      	beq.n	81093bc <_strtod_l+0x29c>
 81093c8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 81093cc:	2908      	cmp	r1, #8
 81093ce:	f63f af7a 	bhi.w	81092c6 <_strtod_l+0x1a6>
 81093d2:	3a30      	subs	r2, #48	; 0x30
 81093d4:	9208      	str	r2, [sp, #32]
 81093d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 81093d8:	920c      	str	r2, [sp, #48]	; 0x30
 81093da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 81093dc:	1c57      	adds	r7, r2, #1
 81093de:	9715      	str	r7, [sp, #84]	; 0x54
 81093e0:	7852      	ldrb	r2, [r2, #1]
 81093e2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 81093e6:	f1be 0f09 	cmp.w	lr, #9
 81093ea:	d938      	bls.n	810945e <_strtod_l+0x33e>
 81093ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 81093ee:	1a7f      	subs	r7, r7, r1
 81093f0:	2f08      	cmp	r7, #8
 81093f2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 81093f6:	dc03      	bgt.n	8109400 <_strtod_l+0x2e0>
 81093f8:	9908      	ldr	r1, [sp, #32]
 81093fa:	428f      	cmp	r7, r1
 81093fc:	bfa8      	it	ge
 81093fe:	460f      	movge	r7, r1
 8109400:	f1bc 0f00 	cmp.w	ip, #0
 8109404:	d000      	beq.n	8109408 <_strtod_l+0x2e8>
 8109406:	427f      	negs	r7, r7
 8109408:	2e00      	cmp	r6, #0
 810940a:	d14f      	bne.n	81094ac <_strtod_l+0x38c>
 810940c:	9904      	ldr	r1, [sp, #16]
 810940e:	4301      	orrs	r1, r0
 8109410:	f47f aec1 	bne.w	8109196 <_strtod_l+0x76>
 8109414:	2b00      	cmp	r3, #0
 8109416:	f47f aedb 	bne.w	81091d0 <_strtod_l+0xb0>
 810941a:	2a69      	cmp	r2, #105	; 0x69
 810941c:	d029      	beq.n	8109472 <_strtod_l+0x352>
 810941e:	dc26      	bgt.n	810946e <_strtod_l+0x34e>
 8109420:	2a49      	cmp	r2, #73	; 0x49
 8109422:	d026      	beq.n	8109472 <_strtod_l+0x352>
 8109424:	2a4e      	cmp	r2, #78	; 0x4e
 8109426:	f47f aed3 	bne.w	81091d0 <_strtod_l+0xb0>
 810942a:	499b      	ldr	r1, [pc, #620]	; (8109698 <_strtod_l+0x578>)
 810942c:	a815      	add	r0, sp, #84	; 0x54
 810942e:	f001 fbef 	bl	810ac10 <__match>
 8109432:	2800      	cmp	r0, #0
 8109434:	f43f aecc 	beq.w	81091d0 <_strtod_l+0xb0>
 8109438:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810943a:	781b      	ldrb	r3, [r3, #0]
 810943c:	2b28      	cmp	r3, #40	; 0x28
 810943e:	d12f      	bne.n	81094a0 <_strtod_l+0x380>
 8109440:	4996      	ldr	r1, [pc, #600]	; (810969c <_strtod_l+0x57c>)
 8109442:	aa18      	add	r2, sp, #96	; 0x60
 8109444:	a815      	add	r0, sp, #84	; 0x54
 8109446:	f001 fbf7 	bl	810ac38 <__hexnan>
 810944a:	2805      	cmp	r0, #5
 810944c:	d128      	bne.n	81094a0 <_strtod_l+0x380>
 810944e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8109450:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8109454:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8109458:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 810945c:	e69b      	b.n	8109196 <_strtod_l+0x76>
 810945e:	9f08      	ldr	r7, [sp, #32]
 8109460:	210a      	movs	r1, #10
 8109462:	fb01 2107 	mla	r1, r1, r7, r2
 8109466:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 810946a:	9208      	str	r2, [sp, #32]
 810946c:	e7b5      	b.n	81093da <_strtod_l+0x2ba>
 810946e:	2a6e      	cmp	r2, #110	; 0x6e
 8109470:	e7d9      	b.n	8109426 <_strtod_l+0x306>
 8109472:	498b      	ldr	r1, [pc, #556]	; (81096a0 <_strtod_l+0x580>)
 8109474:	a815      	add	r0, sp, #84	; 0x54
 8109476:	f001 fbcb 	bl	810ac10 <__match>
 810947a:	2800      	cmp	r0, #0
 810947c:	f43f aea8 	beq.w	81091d0 <_strtod_l+0xb0>
 8109480:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109482:	4988      	ldr	r1, [pc, #544]	; (81096a4 <_strtod_l+0x584>)
 8109484:	3b01      	subs	r3, #1
 8109486:	a815      	add	r0, sp, #84	; 0x54
 8109488:	9315      	str	r3, [sp, #84]	; 0x54
 810948a:	f001 fbc1 	bl	810ac10 <__match>
 810948e:	b910      	cbnz	r0, 8109496 <_strtod_l+0x376>
 8109490:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109492:	3301      	adds	r3, #1
 8109494:	9315      	str	r3, [sp, #84]	; 0x54
 8109496:	f8df 921c 	ldr.w	r9, [pc, #540]	; 81096b4 <_strtod_l+0x594>
 810949a:	f04f 0800 	mov.w	r8, #0
 810949e:	e67a      	b.n	8109196 <_strtod_l+0x76>
 81094a0:	4881      	ldr	r0, [pc, #516]	; (81096a8 <_strtod_l+0x588>)
 81094a2:	f001 f8d1 	bl	810a648 <nan>
 81094a6:	ec59 8b10 	vmov	r8, r9, d0
 81094aa:	e674      	b.n	8109196 <_strtod_l+0x76>
 81094ac:	9b05      	ldr	r3, [sp, #20]
 81094ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 81094b0:	1afb      	subs	r3, r7, r3
 81094b2:	f1bb 0f00 	cmp.w	fp, #0
 81094b6:	bf08      	it	eq
 81094b8:	46b3      	moveq	fp, r6
 81094ba:	2e10      	cmp	r6, #16
 81094bc:	9308      	str	r3, [sp, #32]
 81094be:	4635      	mov	r5, r6
 81094c0:	bfa8      	it	ge
 81094c2:	2510      	movge	r5, #16
 81094c4:	f7f7 f8a6 	bl	8100614 <__aeabi_ui2d>
 81094c8:	2e09      	cmp	r6, #9
 81094ca:	4680      	mov	r8, r0
 81094cc:	4689      	mov	r9, r1
 81094ce:	dd13      	ble.n	81094f8 <_strtod_l+0x3d8>
 81094d0:	4b76      	ldr	r3, [pc, #472]	; (81096ac <_strtod_l+0x58c>)
 81094d2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 81094d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 81094da:	f7f7 f915 	bl	8100708 <__aeabi_dmul>
 81094de:	4680      	mov	r8, r0
 81094e0:	4650      	mov	r0, sl
 81094e2:	4689      	mov	r9, r1
 81094e4:	f7f7 f896 	bl	8100614 <__aeabi_ui2d>
 81094e8:	4602      	mov	r2, r0
 81094ea:	460b      	mov	r3, r1
 81094ec:	4640      	mov	r0, r8
 81094ee:	4649      	mov	r1, r9
 81094f0:	f7f6 ff54 	bl	810039c <__adddf3>
 81094f4:	4680      	mov	r8, r0
 81094f6:	4689      	mov	r9, r1
 81094f8:	2e0f      	cmp	r6, #15
 81094fa:	dc38      	bgt.n	810956e <_strtod_l+0x44e>
 81094fc:	9b08      	ldr	r3, [sp, #32]
 81094fe:	2b00      	cmp	r3, #0
 8109500:	f43f ae49 	beq.w	8109196 <_strtod_l+0x76>
 8109504:	dd24      	ble.n	8109550 <_strtod_l+0x430>
 8109506:	2b16      	cmp	r3, #22
 8109508:	dc0b      	bgt.n	8109522 <_strtod_l+0x402>
 810950a:	4968      	ldr	r1, [pc, #416]	; (81096ac <_strtod_l+0x58c>)
 810950c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8109510:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109514:	4642      	mov	r2, r8
 8109516:	464b      	mov	r3, r9
 8109518:	f7f7 f8f6 	bl	8100708 <__aeabi_dmul>
 810951c:	4680      	mov	r8, r0
 810951e:	4689      	mov	r9, r1
 8109520:	e639      	b.n	8109196 <_strtod_l+0x76>
 8109522:	9a08      	ldr	r2, [sp, #32]
 8109524:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8109528:	4293      	cmp	r3, r2
 810952a:	db20      	blt.n	810956e <_strtod_l+0x44e>
 810952c:	4c5f      	ldr	r4, [pc, #380]	; (81096ac <_strtod_l+0x58c>)
 810952e:	f1c6 060f 	rsb	r6, r6, #15
 8109532:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8109536:	4642      	mov	r2, r8
 8109538:	464b      	mov	r3, r9
 810953a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810953e:	f7f7 f8e3 	bl	8100708 <__aeabi_dmul>
 8109542:	9b08      	ldr	r3, [sp, #32]
 8109544:	1b9e      	subs	r6, r3, r6
 8109546:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 810954a:	e9d4 2300 	ldrd	r2, r3, [r4]
 810954e:	e7e3      	b.n	8109518 <_strtod_l+0x3f8>
 8109550:	9b08      	ldr	r3, [sp, #32]
 8109552:	3316      	adds	r3, #22
 8109554:	db0b      	blt.n	810956e <_strtod_l+0x44e>
 8109556:	9b05      	ldr	r3, [sp, #20]
 8109558:	1bdf      	subs	r7, r3, r7
 810955a:	4b54      	ldr	r3, [pc, #336]	; (81096ac <_strtod_l+0x58c>)
 810955c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8109560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8109564:	4640      	mov	r0, r8
 8109566:	4649      	mov	r1, r9
 8109568:	f7f7 f9f8 	bl	810095c <__aeabi_ddiv>
 810956c:	e7d6      	b.n	810951c <_strtod_l+0x3fc>
 810956e:	9b08      	ldr	r3, [sp, #32]
 8109570:	1b75      	subs	r5, r6, r5
 8109572:	441d      	add	r5, r3
 8109574:	2d00      	cmp	r5, #0
 8109576:	dd70      	ble.n	810965a <_strtod_l+0x53a>
 8109578:	f015 030f 	ands.w	r3, r5, #15
 810957c:	d00a      	beq.n	8109594 <_strtod_l+0x474>
 810957e:	494b      	ldr	r1, [pc, #300]	; (81096ac <_strtod_l+0x58c>)
 8109580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8109584:	4642      	mov	r2, r8
 8109586:	464b      	mov	r3, r9
 8109588:	e9d1 0100 	ldrd	r0, r1, [r1]
 810958c:	f7f7 f8bc 	bl	8100708 <__aeabi_dmul>
 8109590:	4680      	mov	r8, r0
 8109592:	4689      	mov	r9, r1
 8109594:	f035 050f 	bics.w	r5, r5, #15
 8109598:	d04d      	beq.n	8109636 <_strtod_l+0x516>
 810959a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 810959e:	dd22      	ble.n	81095e6 <_strtod_l+0x4c6>
 81095a0:	2500      	movs	r5, #0
 81095a2:	46ab      	mov	fp, r5
 81095a4:	9509      	str	r5, [sp, #36]	; 0x24
 81095a6:	9505      	str	r5, [sp, #20]
 81095a8:	2322      	movs	r3, #34	; 0x22
 81095aa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 81096b4 <_strtod_l+0x594>
 81095ae:	6023      	str	r3, [r4, #0]
 81095b0:	f04f 0800 	mov.w	r8, #0
 81095b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81095b6:	2b00      	cmp	r3, #0
 81095b8:	f43f aded 	beq.w	8109196 <_strtod_l+0x76>
 81095bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 81095be:	4620      	mov	r0, r4
 81095c0:	f7ff f924 	bl	810880c <_Bfree>
 81095c4:	9905      	ldr	r1, [sp, #20]
 81095c6:	4620      	mov	r0, r4
 81095c8:	f7ff f920 	bl	810880c <_Bfree>
 81095cc:	4659      	mov	r1, fp
 81095ce:	4620      	mov	r0, r4
 81095d0:	f7ff f91c 	bl	810880c <_Bfree>
 81095d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 81095d6:	4620      	mov	r0, r4
 81095d8:	f7ff f918 	bl	810880c <_Bfree>
 81095dc:	4629      	mov	r1, r5
 81095de:	4620      	mov	r0, r4
 81095e0:	f7ff f914 	bl	810880c <_Bfree>
 81095e4:	e5d7      	b.n	8109196 <_strtod_l+0x76>
 81095e6:	4b32      	ldr	r3, [pc, #200]	; (81096b0 <_strtod_l+0x590>)
 81095e8:	9304      	str	r3, [sp, #16]
 81095ea:	2300      	movs	r3, #0
 81095ec:	112d      	asrs	r5, r5, #4
 81095ee:	4640      	mov	r0, r8
 81095f0:	4649      	mov	r1, r9
 81095f2:	469a      	mov	sl, r3
 81095f4:	2d01      	cmp	r5, #1
 81095f6:	dc21      	bgt.n	810963c <_strtod_l+0x51c>
 81095f8:	b10b      	cbz	r3, 81095fe <_strtod_l+0x4de>
 81095fa:	4680      	mov	r8, r0
 81095fc:	4689      	mov	r9, r1
 81095fe:	492c      	ldr	r1, [pc, #176]	; (81096b0 <_strtod_l+0x590>)
 8109600:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8109604:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8109608:	4642      	mov	r2, r8
 810960a:	464b      	mov	r3, r9
 810960c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109610:	f7f7 f87a 	bl	8100708 <__aeabi_dmul>
 8109614:	4b27      	ldr	r3, [pc, #156]	; (81096b4 <_strtod_l+0x594>)
 8109616:	460a      	mov	r2, r1
 8109618:	400b      	ands	r3, r1
 810961a:	4927      	ldr	r1, [pc, #156]	; (81096b8 <_strtod_l+0x598>)
 810961c:	428b      	cmp	r3, r1
 810961e:	4680      	mov	r8, r0
 8109620:	d8be      	bhi.n	81095a0 <_strtod_l+0x480>
 8109622:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8109626:	428b      	cmp	r3, r1
 8109628:	bf86      	itte	hi
 810962a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 81096bc <_strtod_l+0x59c>
 810962e:	f04f 38ff 	movhi.w	r8, #4294967295
 8109632:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8109636:	2300      	movs	r3, #0
 8109638:	9304      	str	r3, [sp, #16]
 810963a:	e07b      	b.n	8109734 <_strtod_l+0x614>
 810963c:	07ea      	lsls	r2, r5, #31
 810963e:	d505      	bpl.n	810964c <_strtod_l+0x52c>
 8109640:	9b04      	ldr	r3, [sp, #16]
 8109642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109646:	f7f7 f85f 	bl	8100708 <__aeabi_dmul>
 810964a:	2301      	movs	r3, #1
 810964c:	9a04      	ldr	r2, [sp, #16]
 810964e:	3208      	adds	r2, #8
 8109650:	f10a 0a01 	add.w	sl, sl, #1
 8109654:	106d      	asrs	r5, r5, #1
 8109656:	9204      	str	r2, [sp, #16]
 8109658:	e7cc      	b.n	81095f4 <_strtod_l+0x4d4>
 810965a:	d0ec      	beq.n	8109636 <_strtod_l+0x516>
 810965c:	426d      	negs	r5, r5
 810965e:	f015 020f 	ands.w	r2, r5, #15
 8109662:	d00a      	beq.n	810967a <_strtod_l+0x55a>
 8109664:	4b11      	ldr	r3, [pc, #68]	; (81096ac <_strtod_l+0x58c>)
 8109666:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810966a:	4640      	mov	r0, r8
 810966c:	4649      	mov	r1, r9
 810966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109672:	f7f7 f973 	bl	810095c <__aeabi_ddiv>
 8109676:	4680      	mov	r8, r0
 8109678:	4689      	mov	r9, r1
 810967a:	112d      	asrs	r5, r5, #4
 810967c:	d0db      	beq.n	8109636 <_strtod_l+0x516>
 810967e:	2d1f      	cmp	r5, #31
 8109680:	dd1e      	ble.n	81096c0 <_strtod_l+0x5a0>
 8109682:	2500      	movs	r5, #0
 8109684:	46ab      	mov	fp, r5
 8109686:	9509      	str	r5, [sp, #36]	; 0x24
 8109688:	9505      	str	r5, [sp, #20]
 810968a:	2322      	movs	r3, #34	; 0x22
 810968c:	f04f 0800 	mov.w	r8, #0
 8109690:	f04f 0900 	mov.w	r9, #0
 8109694:	6023      	str	r3, [r4, #0]
 8109696:	e78d      	b.n	81095b4 <_strtod_l+0x494>
 8109698:	0810b019 	.word	0x0810b019
 810969c:	0810b244 	.word	0x0810b244
 81096a0:	0810b011 	.word	0x0810b011
 81096a4:	0810b048 	.word	0x0810b048
 81096a8:	0810b3d5 	.word	0x0810b3d5
 81096ac:	0810b158 	.word	0x0810b158
 81096b0:	0810b130 	.word	0x0810b130
 81096b4:	7ff00000 	.word	0x7ff00000
 81096b8:	7ca00000 	.word	0x7ca00000
 81096bc:	7fefffff 	.word	0x7fefffff
 81096c0:	f015 0310 	ands.w	r3, r5, #16
 81096c4:	bf18      	it	ne
 81096c6:	236a      	movne	r3, #106	; 0x6a
 81096c8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8109a6c <_strtod_l+0x94c>
 81096cc:	9304      	str	r3, [sp, #16]
 81096ce:	4640      	mov	r0, r8
 81096d0:	4649      	mov	r1, r9
 81096d2:	2300      	movs	r3, #0
 81096d4:	07ea      	lsls	r2, r5, #31
 81096d6:	d504      	bpl.n	81096e2 <_strtod_l+0x5c2>
 81096d8:	e9da 2300 	ldrd	r2, r3, [sl]
 81096dc:	f7f7 f814 	bl	8100708 <__aeabi_dmul>
 81096e0:	2301      	movs	r3, #1
 81096e2:	106d      	asrs	r5, r5, #1
 81096e4:	f10a 0a08 	add.w	sl, sl, #8
 81096e8:	d1f4      	bne.n	81096d4 <_strtod_l+0x5b4>
 81096ea:	b10b      	cbz	r3, 81096f0 <_strtod_l+0x5d0>
 81096ec:	4680      	mov	r8, r0
 81096ee:	4689      	mov	r9, r1
 81096f0:	9b04      	ldr	r3, [sp, #16]
 81096f2:	b1bb      	cbz	r3, 8109724 <_strtod_l+0x604>
 81096f4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 81096f8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 81096fc:	2b00      	cmp	r3, #0
 81096fe:	4649      	mov	r1, r9
 8109700:	dd10      	ble.n	8109724 <_strtod_l+0x604>
 8109702:	2b1f      	cmp	r3, #31
 8109704:	f340 811e 	ble.w	8109944 <_strtod_l+0x824>
 8109708:	2b34      	cmp	r3, #52	; 0x34
 810970a:	bfde      	ittt	le
 810970c:	f04f 33ff 	movle.w	r3, #4294967295
 8109710:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8109714:	4093      	lslle	r3, r2
 8109716:	f04f 0800 	mov.w	r8, #0
 810971a:	bfcc      	ite	gt
 810971c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8109720:	ea03 0901 	andle.w	r9, r3, r1
 8109724:	2200      	movs	r2, #0
 8109726:	2300      	movs	r3, #0
 8109728:	4640      	mov	r0, r8
 810972a:	4649      	mov	r1, r9
 810972c:	f7f7 fa54 	bl	8100bd8 <__aeabi_dcmpeq>
 8109730:	2800      	cmp	r0, #0
 8109732:	d1a6      	bne.n	8109682 <_strtod_l+0x562>
 8109734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109736:	9300      	str	r3, [sp, #0]
 8109738:	990b      	ldr	r1, [sp, #44]	; 0x2c
 810973a:	4633      	mov	r3, r6
 810973c:	465a      	mov	r2, fp
 810973e:	4620      	mov	r0, r4
 8109740:	f7ff f8cc 	bl	81088dc <__s2b>
 8109744:	9009      	str	r0, [sp, #36]	; 0x24
 8109746:	2800      	cmp	r0, #0
 8109748:	f43f af2a 	beq.w	81095a0 <_strtod_l+0x480>
 810974c:	9a08      	ldr	r2, [sp, #32]
 810974e:	9b05      	ldr	r3, [sp, #20]
 8109750:	2a00      	cmp	r2, #0
 8109752:	eba3 0307 	sub.w	r3, r3, r7
 8109756:	bfa8      	it	ge
 8109758:	2300      	movge	r3, #0
 810975a:	930c      	str	r3, [sp, #48]	; 0x30
 810975c:	2500      	movs	r5, #0
 810975e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8109762:	9312      	str	r3, [sp, #72]	; 0x48
 8109764:	46ab      	mov	fp, r5
 8109766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109768:	4620      	mov	r0, r4
 810976a:	6859      	ldr	r1, [r3, #4]
 810976c:	f7ff f80e 	bl	810878c <_Balloc>
 8109770:	9005      	str	r0, [sp, #20]
 8109772:	2800      	cmp	r0, #0
 8109774:	f43f af18 	beq.w	81095a8 <_strtod_l+0x488>
 8109778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810977a:	691a      	ldr	r2, [r3, #16]
 810977c:	3202      	adds	r2, #2
 810977e:	f103 010c 	add.w	r1, r3, #12
 8109782:	0092      	lsls	r2, r2, #2
 8109784:	300c      	adds	r0, #12
 8109786:	f000 ff4f 	bl	810a628 <memcpy>
 810978a:	ec49 8b10 	vmov	d0, r8, r9
 810978e:	aa18      	add	r2, sp, #96	; 0x60
 8109790:	a917      	add	r1, sp, #92	; 0x5c
 8109792:	4620      	mov	r0, r4
 8109794:	f7ff fbd6 	bl	8108f44 <__d2b>
 8109798:	ec49 8b18 	vmov	d8, r8, r9
 810979c:	9016      	str	r0, [sp, #88]	; 0x58
 810979e:	2800      	cmp	r0, #0
 81097a0:	f43f af02 	beq.w	81095a8 <_strtod_l+0x488>
 81097a4:	2101      	movs	r1, #1
 81097a6:	4620      	mov	r0, r4
 81097a8:	f7ff f930 	bl	8108a0c <__i2b>
 81097ac:	4683      	mov	fp, r0
 81097ae:	2800      	cmp	r0, #0
 81097b0:	f43f aefa 	beq.w	81095a8 <_strtod_l+0x488>
 81097b4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 81097b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 81097b8:	2e00      	cmp	r6, #0
 81097ba:	bfab      	itete	ge
 81097bc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 81097be:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 81097c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 81097c2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 81097c6:	bfac      	ite	ge
 81097c8:	eb06 0a03 	addge.w	sl, r6, r3
 81097cc:	1b9f      	sublt	r7, r3, r6
 81097ce:	9b04      	ldr	r3, [sp, #16]
 81097d0:	1af6      	subs	r6, r6, r3
 81097d2:	4416      	add	r6, r2
 81097d4:	4ba0      	ldr	r3, [pc, #640]	; (8109a58 <_strtod_l+0x938>)
 81097d6:	3e01      	subs	r6, #1
 81097d8:	429e      	cmp	r6, r3
 81097da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 81097de:	f280 80c4 	bge.w	810996a <_strtod_l+0x84a>
 81097e2:	1b9b      	subs	r3, r3, r6
 81097e4:	2b1f      	cmp	r3, #31
 81097e6:	eba2 0203 	sub.w	r2, r2, r3
 81097ea:	f04f 0101 	mov.w	r1, #1
 81097ee:	f300 80b0 	bgt.w	8109952 <_strtod_l+0x832>
 81097f2:	fa01 f303 	lsl.w	r3, r1, r3
 81097f6:	930e      	str	r3, [sp, #56]	; 0x38
 81097f8:	2300      	movs	r3, #0
 81097fa:	930d      	str	r3, [sp, #52]	; 0x34
 81097fc:	eb0a 0602 	add.w	r6, sl, r2
 8109800:	9b04      	ldr	r3, [sp, #16]
 8109802:	45b2      	cmp	sl, r6
 8109804:	4417      	add	r7, r2
 8109806:	441f      	add	r7, r3
 8109808:	4653      	mov	r3, sl
 810980a:	bfa8      	it	ge
 810980c:	4633      	movge	r3, r6
 810980e:	42bb      	cmp	r3, r7
 8109810:	bfa8      	it	ge
 8109812:	463b      	movge	r3, r7
 8109814:	2b00      	cmp	r3, #0
 8109816:	bfc2      	ittt	gt
 8109818:	1af6      	subgt	r6, r6, r3
 810981a:	1aff      	subgt	r7, r7, r3
 810981c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8109820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109822:	2b00      	cmp	r3, #0
 8109824:	dd17      	ble.n	8109856 <_strtod_l+0x736>
 8109826:	4659      	mov	r1, fp
 8109828:	461a      	mov	r2, r3
 810982a:	4620      	mov	r0, r4
 810982c:	f7ff f9ae 	bl	8108b8c <__pow5mult>
 8109830:	4683      	mov	fp, r0
 8109832:	2800      	cmp	r0, #0
 8109834:	f43f aeb8 	beq.w	81095a8 <_strtod_l+0x488>
 8109838:	4601      	mov	r1, r0
 810983a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 810983c:	4620      	mov	r0, r4
 810983e:	f7ff f8fb 	bl	8108a38 <__multiply>
 8109842:	900b      	str	r0, [sp, #44]	; 0x2c
 8109844:	2800      	cmp	r0, #0
 8109846:	f43f aeaf 	beq.w	81095a8 <_strtod_l+0x488>
 810984a:	9916      	ldr	r1, [sp, #88]	; 0x58
 810984c:	4620      	mov	r0, r4
 810984e:	f7fe ffdd 	bl	810880c <_Bfree>
 8109852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109854:	9316      	str	r3, [sp, #88]	; 0x58
 8109856:	2e00      	cmp	r6, #0
 8109858:	f300 808c 	bgt.w	8109974 <_strtod_l+0x854>
 810985c:	9b08      	ldr	r3, [sp, #32]
 810985e:	2b00      	cmp	r3, #0
 8109860:	dd08      	ble.n	8109874 <_strtod_l+0x754>
 8109862:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8109864:	9905      	ldr	r1, [sp, #20]
 8109866:	4620      	mov	r0, r4
 8109868:	f7ff f990 	bl	8108b8c <__pow5mult>
 810986c:	9005      	str	r0, [sp, #20]
 810986e:	2800      	cmp	r0, #0
 8109870:	f43f ae9a 	beq.w	81095a8 <_strtod_l+0x488>
 8109874:	2f00      	cmp	r7, #0
 8109876:	dd08      	ble.n	810988a <_strtod_l+0x76a>
 8109878:	9905      	ldr	r1, [sp, #20]
 810987a:	463a      	mov	r2, r7
 810987c:	4620      	mov	r0, r4
 810987e:	f7ff f9df 	bl	8108c40 <__lshift>
 8109882:	9005      	str	r0, [sp, #20]
 8109884:	2800      	cmp	r0, #0
 8109886:	f43f ae8f 	beq.w	81095a8 <_strtod_l+0x488>
 810988a:	f1ba 0f00 	cmp.w	sl, #0
 810988e:	dd08      	ble.n	81098a2 <_strtod_l+0x782>
 8109890:	4659      	mov	r1, fp
 8109892:	4652      	mov	r2, sl
 8109894:	4620      	mov	r0, r4
 8109896:	f7ff f9d3 	bl	8108c40 <__lshift>
 810989a:	4683      	mov	fp, r0
 810989c:	2800      	cmp	r0, #0
 810989e:	f43f ae83 	beq.w	81095a8 <_strtod_l+0x488>
 81098a2:	9a05      	ldr	r2, [sp, #20]
 81098a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 81098a6:	4620      	mov	r0, r4
 81098a8:	f7ff fa52 	bl	8108d50 <__mdiff>
 81098ac:	4605      	mov	r5, r0
 81098ae:	2800      	cmp	r0, #0
 81098b0:	f43f ae7a 	beq.w	81095a8 <_strtod_l+0x488>
 81098b4:	68c3      	ldr	r3, [r0, #12]
 81098b6:	930b      	str	r3, [sp, #44]	; 0x2c
 81098b8:	2300      	movs	r3, #0
 81098ba:	60c3      	str	r3, [r0, #12]
 81098bc:	4659      	mov	r1, fp
 81098be:	f7ff fa2b 	bl	8108d18 <__mcmp>
 81098c2:	2800      	cmp	r0, #0
 81098c4:	da60      	bge.n	8109988 <_strtod_l+0x868>
 81098c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81098c8:	ea53 0308 	orrs.w	r3, r3, r8
 81098cc:	f040 8084 	bne.w	81099d8 <_strtod_l+0x8b8>
 81098d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 81098d4:	2b00      	cmp	r3, #0
 81098d6:	d17f      	bne.n	81099d8 <_strtod_l+0x8b8>
 81098d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 81098dc:	0d1b      	lsrs	r3, r3, #20
 81098de:	051b      	lsls	r3, r3, #20
 81098e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 81098e4:	d978      	bls.n	81099d8 <_strtod_l+0x8b8>
 81098e6:	696b      	ldr	r3, [r5, #20]
 81098e8:	b913      	cbnz	r3, 81098f0 <_strtod_l+0x7d0>
 81098ea:	692b      	ldr	r3, [r5, #16]
 81098ec:	2b01      	cmp	r3, #1
 81098ee:	dd73      	ble.n	81099d8 <_strtod_l+0x8b8>
 81098f0:	4629      	mov	r1, r5
 81098f2:	2201      	movs	r2, #1
 81098f4:	4620      	mov	r0, r4
 81098f6:	f7ff f9a3 	bl	8108c40 <__lshift>
 81098fa:	4659      	mov	r1, fp
 81098fc:	4605      	mov	r5, r0
 81098fe:	f7ff fa0b 	bl	8108d18 <__mcmp>
 8109902:	2800      	cmp	r0, #0
 8109904:	dd68      	ble.n	81099d8 <_strtod_l+0x8b8>
 8109906:	9904      	ldr	r1, [sp, #16]
 8109908:	4a54      	ldr	r2, [pc, #336]	; (8109a5c <_strtod_l+0x93c>)
 810990a:	464b      	mov	r3, r9
 810990c:	2900      	cmp	r1, #0
 810990e:	f000 8084 	beq.w	8109a1a <_strtod_l+0x8fa>
 8109912:	ea02 0109 	and.w	r1, r2, r9
 8109916:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 810991a:	dc7e      	bgt.n	8109a1a <_strtod_l+0x8fa>
 810991c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8109920:	f77f aeb3 	ble.w	810968a <_strtod_l+0x56a>
 8109924:	4b4e      	ldr	r3, [pc, #312]	; (8109a60 <_strtod_l+0x940>)
 8109926:	4640      	mov	r0, r8
 8109928:	4649      	mov	r1, r9
 810992a:	2200      	movs	r2, #0
 810992c:	f7f6 feec 	bl	8100708 <__aeabi_dmul>
 8109930:	4b4a      	ldr	r3, [pc, #296]	; (8109a5c <_strtod_l+0x93c>)
 8109932:	400b      	ands	r3, r1
 8109934:	4680      	mov	r8, r0
 8109936:	4689      	mov	r9, r1
 8109938:	2b00      	cmp	r3, #0
 810993a:	f47f ae3f 	bne.w	81095bc <_strtod_l+0x49c>
 810993e:	2322      	movs	r3, #34	; 0x22
 8109940:	6023      	str	r3, [r4, #0]
 8109942:	e63b      	b.n	81095bc <_strtod_l+0x49c>
 8109944:	f04f 32ff 	mov.w	r2, #4294967295
 8109948:	fa02 f303 	lsl.w	r3, r2, r3
 810994c:	ea03 0808 	and.w	r8, r3, r8
 8109950:	e6e8      	b.n	8109724 <_strtod_l+0x604>
 8109952:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8109956:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 810995a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 810995e:	36e2      	adds	r6, #226	; 0xe2
 8109960:	fa01 f306 	lsl.w	r3, r1, r6
 8109964:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8109968:	e748      	b.n	81097fc <_strtod_l+0x6dc>
 810996a:	2100      	movs	r1, #0
 810996c:	2301      	movs	r3, #1
 810996e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8109972:	e743      	b.n	81097fc <_strtod_l+0x6dc>
 8109974:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109976:	4632      	mov	r2, r6
 8109978:	4620      	mov	r0, r4
 810997a:	f7ff f961 	bl	8108c40 <__lshift>
 810997e:	9016      	str	r0, [sp, #88]	; 0x58
 8109980:	2800      	cmp	r0, #0
 8109982:	f47f af6b 	bne.w	810985c <_strtod_l+0x73c>
 8109986:	e60f      	b.n	81095a8 <_strtod_l+0x488>
 8109988:	46ca      	mov	sl, r9
 810998a:	d171      	bne.n	8109a70 <_strtod_l+0x950>
 810998c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810998e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109992:	b352      	cbz	r2, 81099ea <_strtod_l+0x8ca>
 8109994:	4a33      	ldr	r2, [pc, #204]	; (8109a64 <_strtod_l+0x944>)
 8109996:	4293      	cmp	r3, r2
 8109998:	d12a      	bne.n	81099f0 <_strtod_l+0x8d0>
 810999a:	9b04      	ldr	r3, [sp, #16]
 810999c:	4641      	mov	r1, r8
 810999e:	b1fb      	cbz	r3, 81099e0 <_strtod_l+0x8c0>
 81099a0:	4b2e      	ldr	r3, [pc, #184]	; (8109a5c <_strtod_l+0x93c>)
 81099a2:	ea09 0303 	and.w	r3, r9, r3
 81099a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 81099aa:	f04f 32ff 	mov.w	r2, #4294967295
 81099ae:	d81a      	bhi.n	81099e6 <_strtod_l+0x8c6>
 81099b0:	0d1b      	lsrs	r3, r3, #20
 81099b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81099b6:	fa02 f303 	lsl.w	r3, r2, r3
 81099ba:	4299      	cmp	r1, r3
 81099bc:	d118      	bne.n	81099f0 <_strtod_l+0x8d0>
 81099be:	4b2a      	ldr	r3, [pc, #168]	; (8109a68 <_strtod_l+0x948>)
 81099c0:	459a      	cmp	sl, r3
 81099c2:	d102      	bne.n	81099ca <_strtod_l+0x8aa>
 81099c4:	3101      	adds	r1, #1
 81099c6:	f43f adef 	beq.w	81095a8 <_strtod_l+0x488>
 81099ca:	4b24      	ldr	r3, [pc, #144]	; (8109a5c <_strtod_l+0x93c>)
 81099cc:	ea0a 0303 	and.w	r3, sl, r3
 81099d0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 81099d4:	f04f 0800 	mov.w	r8, #0
 81099d8:	9b04      	ldr	r3, [sp, #16]
 81099da:	2b00      	cmp	r3, #0
 81099dc:	d1a2      	bne.n	8109924 <_strtod_l+0x804>
 81099de:	e5ed      	b.n	81095bc <_strtod_l+0x49c>
 81099e0:	f04f 33ff 	mov.w	r3, #4294967295
 81099e4:	e7e9      	b.n	81099ba <_strtod_l+0x89a>
 81099e6:	4613      	mov	r3, r2
 81099e8:	e7e7      	b.n	81099ba <_strtod_l+0x89a>
 81099ea:	ea53 0308 	orrs.w	r3, r3, r8
 81099ee:	d08a      	beq.n	8109906 <_strtod_l+0x7e6>
 81099f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81099f2:	b1e3      	cbz	r3, 8109a2e <_strtod_l+0x90e>
 81099f4:	ea13 0f0a 	tst.w	r3, sl
 81099f8:	d0ee      	beq.n	81099d8 <_strtod_l+0x8b8>
 81099fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81099fc:	9a04      	ldr	r2, [sp, #16]
 81099fe:	4640      	mov	r0, r8
 8109a00:	4649      	mov	r1, r9
 8109a02:	b1c3      	cbz	r3, 8109a36 <_strtod_l+0x916>
 8109a04:	f7ff fb6f 	bl	81090e6 <sulp>
 8109a08:	4602      	mov	r2, r0
 8109a0a:	460b      	mov	r3, r1
 8109a0c:	ec51 0b18 	vmov	r0, r1, d8
 8109a10:	f7f6 fcc4 	bl	810039c <__adddf3>
 8109a14:	4680      	mov	r8, r0
 8109a16:	4689      	mov	r9, r1
 8109a18:	e7de      	b.n	81099d8 <_strtod_l+0x8b8>
 8109a1a:	4013      	ands	r3, r2
 8109a1c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8109a20:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8109a24:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8109a28:	f04f 38ff 	mov.w	r8, #4294967295
 8109a2c:	e7d4      	b.n	81099d8 <_strtod_l+0x8b8>
 8109a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8109a30:	ea13 0f08 	tst.w	r3, r8
 8109a34:	e7e0      	b.n	81099f8 <_strtod_l+0x8d8>
 8109a36:	f7ff fb56 	bl	81090e6 <sulp>
 8109a3a:	4602      	mov	r2, r0
 8109a3c:	460b      	mov	r3, r1
 8109a3e:	ec51 0b18 	vmov	r0, r1, d8
 8109a42:	f7f6 fca9 	bl	8100398 <__aeabi_dsub>
 8109a46:	2200      	movs	r2, #0
 8109a48:	2300      	movs	r3, #0
 8109a4a:	4680      	mov	r8, r0
 8109a4c:	4689      	mov	r9, r1
 8109a4e:	f7f7 f8c3 	bl	8100bd8 <__aeabi_dcmpeq>
 8109a52:	2800      	cmp	r0, #0
 8109a54:	d0c0      	beq.n	81099d8 <_strtod_l+0x8b8>
 8109a56:	e618      	b.n	810968a <_strtod_l+0x56a>
 8109a58:	fffffc02 	.word	0xfffffc02
 8109a5c:	7ff00000 	.word	0x7ff00000
 8109a60:	39500000 	.word	0x39500000
 8109a64:	000fffff 	.word	0x000fffff
 8109a68:	7fefffff 	.word	0x7fefffff
 8109a6c:	0810b258 	.word	0x0810b258
 8109a70:	4659      	mov	r1, fp
 8109a72:	4628      	mov	r0, r5
 8109a74:	f7ff fac0 	bl	8108ff8 <__ratio>
 8109a78:	ec57 6b10 	vmov	r6, r7, d0
 8109a7c:	ee10 0a10 	vmov	r0, s0
 8109a80:	2200      	movs	r2, #0
 8109a82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8109a86:	4639      	mov	r1, r7
 8109a88:	f7f7 f8ba 	bl	8100c00 <__aeabi_dcmple>
 8109a8c:	2800      	cmp	r0, #0
 8109a8e:	d071      	beq.n	8109b74 <_strtod_l+0xa54>
 8109a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109a92:	2b00      	cmp	r3, #0
 8109a94:	d17c      	bne.n	8109b90 <_strtod_l+0xa70>
 8109a96:	f1b8 0f00 	cmp.w	r8, #0
 8109a9a:	d15a      	bne.n	8109b52 <_strtod_l+0xa32>
 8109a9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109aa0:	2b00      	cmp	r3, #0
 8109aa2:	d15d      	bne.n	8109b60 <_strtod_l+0xa40>
 8109aa4:	4b90      	ldr	r3, [pc, #576]	; (8109ce8 <_strtod_l+0xbc8>)
 8109aa6:	2200      	movs	r2, #0
 8109aa8:	4630      	mov	r0, r6
 8109aaa:	4639      	mov	r1, r7
 8109aac:	f7f7 f89e 	bl	8100bec <__aeabi_dcmplt>
 8109ab0:	2800      	cmp	r0, #0
 8109ab2:	d15c      	bne.n	8109b6e <_strtod_l+0xa4e>
 8109ab4:	4630      	mov	r0, r6
 8109ab6:	4639      	mov	r1, r7
 8109ab8:	4b8c      	ldr	r3, [pc, #560]	; (8109cec <_strtod_l+0xbcc>)
 8109aba:	2200      	movs	r2, #0
 8109abc:	f7f6 fe24 	bl	8100708 <__aeabi_dmul>
 8109ac0:	4606      	mov	r6, r0
 8109ac2:	460f      	mov	r7, r1
 8109ac4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8109ac8:	9606      	str	r6, [sp, #24]
 8109aca:	9307      	str	r3, [sp, #28]
 8109acc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8109ad0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8109ad4:	4b86      	ldr	r3, [pc, #536]	; (8109cf0 <_strtod_l+0xbd0>)
 8109ad6:	ea0a 0303 	and.w	r3, sl, r3
 8109ada:	930d      	str	r3, [sp, #52]	; 0x34
 8109adc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109ade:	4b85      	ldr	r3, [pc, #532]	; (8109cf4 <_strtod_l+0xbd4>)
 8109ae0:	429a      	cmp	r2, r3
 8109ae2:	f040 8090 	bne.w	8109c06 <_strtod_l+0xae6>
 8109ae6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8109aea:	ec49 8b10 	vmov	d0, r8, r9
 8109aee:	f7ff f9b9 	bl	8108e64 <__ulp>
 8109af2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8109af6:	ec51 0b10 	vmov	r0, r1, d0
 8109afa:	f7f6 fe05 	bl	8100708 <__aeabi_dmul>
 8109afe:	4642      	mov	r2, r8
 8109b00:	464b      	mov	r3, r9
 8109b02:	f7f6 fc4b 	bl	810039c <__adddf3>
 8109b06:	460b      	mov	r3, r1
 8109b08:	4979      	ldr	r1, [pc, #484]	; (8109cf0 <_strtod_l+0xbd0>)
 8109b0a:	4a7b      	ldr	r2, [pc, #492]	; (8109cf8 <_strtod_l+0xbd8>)
 8109b0c:	4019      	ands	r1, r3
 8109b0e:	4291      	cmp	r1, r2
 8109b10:	4680      	mov	r8, r0
 8109b12:	d944      	bls.n	8109b9e <_strtod_l+0xa7e>
 8109b14:	ee18 2a90 	vmov	r2, s17
 8109b18:	4b78      	ldr	r3, [pc, #480]	; (8109cfc <_strtod_l+0xbdc>)
 8109b1a:	429a      	cmp	r2, r3
 8109b1c:	d104      	bne.n	8109b28 <_strtod_l+0xa08>
 8109b1e:	ee18 3a10 	vmov	r3, s16
 8109b22:	3301      	adds	r3, #1
 8109b24:	f43f ad40 	beq.w	81095a8 <_strtod_l+0x488>
 8109b28:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8109cfc <_strtod_l+0xbdc>
 8109b2c:	f04f 38ff 	mov.w	r8, #4294967295
 8109b30:	9916      	ldr	r1, [sp, #88]	; 0x58
 8109b32:	4620      	mov	r0, r4
 8109b34:	f7fe fe6a 	bl	810880c <_Bfree>
 8109b38:	9905      	ldr	r1, [sp, #20]
 8109b3a:	4620      	mov	r0, r4
 8109b3c:	f7fe fe66 	bl	810880c <_Bfree>
 8109b40:	4659      	mov	r1, fp
 8109b42:	4620      	mov	r0, r4
 8109b44:	f7fe fe62 	bl	810880c <_Bfree>
 8109b48:	4629      	mov	r1, r5
 8109b4a:	4620      	mov	r0, r4
 8109b4c:	f7fe fe5e 	bl	810880c <_Bfree>
 8109b50:	e609      	b.n	8109766 <_strtod_l+0x646>
 8109b52:	f1b8 0f01 	cmp.w	r8, #1
 8109b56:	d103      	bne.n	8109b60 <_strtod_l+0xa40>
 8109b58:	f1b9 0f00 	cmp.w	r9, #0
 8109b5c:	f43f ad95 	beq.w	810968a <_strtod_l+0x56a>
 8109b60:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8109cb8 <_strtod_l+0xb98>
 8109b64:	4f60      	ldr	r7, [pc, #384]	; (8109ce8 <_strtod_l+0xbc8>)
 8109b66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8109b6a:	2600      	movs	r6, #0
 8109b6c:	e7ae      	b.n	8109acc <_strtod_l+0x9ac>
 8109b6e:	4f5f      	ldr	r7, [pc, #380]	; (8109cec <_strtod_l+0xbcc>)
 8109b70:	2600      	movs	r6, #0
 8109b72:	e7a7      	b.n	8109ac4 <_strtod_l+0x9a4>
 8109b74:	4b5d      	ldr	r3, [pc, #372]	; (8109cec <_strtod_l+0xbcc>)
 8109b76:	4630      	mov	r0, r6
 8109b78:	4639      	mov	r1, r7
 8109b7a:	2200      	movs	r2, #0
 8109b7c:	f7f6 fdc4 	bl	8100708 <__aeabi_dmul>
 8109b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109b82:	4606      	mov	r6, r0
 8109b84:	460f      	mov	r7, r1
 8109b86:	2b00      	cmp	r3, #0
 8109b88:	d09c      	beq.n	8109ac4 <_strtod_l+0x9a4>
 8109b8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8109b8e:	e79d      	b.n	8109acc <_strtod_l+0x9ac>
 8109b90:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8109cc0 <_strtod_l+0xba0>
 8109b94:	ed8d 7b06 	vstr	d7, [sp, #24]
 8109b98:	ec57 6b17 	vmov	r6, r7, d7
 8109b9c:	e796      	b.n	8109acc <_strtod_l+0x9ac>
 8109b9e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8109ba2:	9b04      	ldr	r3, [sp, #16]
 8109ba4:	46ca      	mov	sl, r9
 8109ba6:	2b00      	cmp	r3, #0
 8109ba8:	d1c2      	bne.n	8109b30 <_strtod_l+0xa10>
 8109baa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8109bae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109bb0:	0d1b      	lsrs	r3, r3, #20
 8109bb2:	051b      	lsls	r3, r3, #20
 8109bb4:	429a      	cmp	r2, r3
 8109bb6:	d1bb      	bne.n	8109b30 <_strtod_l+0xa10>
 8109bb8:	4630      	mov	r0, r6
 8109bba:	4639      	mov	r1, r7
 8109bbc:	f7f7 f904 	bl	8100dc8 <__aeabi_d2lz>
 8109bc0:	f7f6 fd74 	bl	81006ac <__aeabi_l2d>
 8109bc4:	4602      	mov	r2, r0
 8109bc6:	460b      	mov	r3, r1
 8109bc8:	4630      	mov	r0, r6
 8109bca:	4639      	mov	r1, r7
 8109bcc:	f7f6 fbe4 	bl	8100398 <__aeabi_dsub>
 8109bd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109bd2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8109bd6:	ea43 0308 	orr.w	r3, r3, r8
 8109bda:	4313      	orrs	r3, r2
 8109bdc:	4606      	mov	r6, r0
 8109bde:	460f      	mov	r7, r1
 8109be0:	d054      	beq.n	8109c8c <_strtod_l+0xb6c>
 8109be2:	a339      	add	r3, pc, #228	; (adr r3, 8109cc8 <_strtod_l+0xba8>)
 8109be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109be8:	f7f7 f800 	bl	8100bec <__aeabi_dcmplt>
 8109bec:	2800      	cmp	r0, #0
 8109bee:	f47f ace5 	bne.w	81095bc <_strtod_l+0x49c>
 8109bf2:	a337      	add	r3, pc, #220	; (adr r3, 8109cd0 <_strtod_l+0xbb0>)
 8109bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109bf8:	4630      	mov	r0, r6
 8109bfa:	4639      	mov	r1, r7
 8109bfc:	f7f7 f814 	bl	8100c28 <__aeabi_dcmpgt>
 8109c00:	2800      	cmp	r0, #0
 8109c02:	d095      	beq.n	8109b30 <_strtod_l+0xa10>
 8109c04:	e4da      	b.n	81095bc <_strtod_l+0x49c>
 8109c06:	9b04      	ldr	r3, [sp, #16]
 8109c08:	b333      	cbz	r3, 8109c58 <_strtod_l+0xb38>
 8109c0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109c0c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109c10:	d822      	bhi.n	8109c58 <_strtod_l+0xb38>
 8109c12:	a331      	add	r3, pc, #196	; (adr r3, 8109cd8 <_strtod_l+0xbb8>)
 8109c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c18:	4630      	mov	r0, r6
 8109c1a:	4639      	mov	r1, r7
 8109c1c:	f7f6 fff0 	bl	8100c00 <__aeabi_dcmple>
 8109c20:	b1a0      	cbz	r0, 8109c4c <_strtod_l+0xb2c>
 8109c22:	4639      	mov	r1, r7
 8109c24:	4630      	mov	r0, r6
 8109c26:	f7f7 f847 	bl	8100cb8 <__aeabi_d2uiz>
 8109c2a:	2801      	cmp	r0, #1
 8109c2c:	bf38      	it	cc
 8109c2e:	2001      	movcc	r0, #1
 8109c30:	f7f6 fcf0 	bl	8100614 <__aeabi_ui2d>
 8109c34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109c36:	4606      	mov	r6, r0
 8109c38:	460f      	mov	r7, r1
 8109c3a:	bb23      	cbnz	r3, 8109c86 <_strtod_l+0xb66>
 8109c3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109c40:	9010      	str	r0, [sp, #64]	; 0x40
 8109c42:	9311      	str	r3, [sp, #68]	; 0x44
 8109c44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8109c48:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8109c4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109c4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109c50:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109c54:	1a9b      	subs	r3, r3, r2
 8109c56:	930f      	str	r3, [sp, #60]	; 0x3c
 8109c58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8109c5c:	eeb0 0a48 	vmov.f32	s0, s16
 8109c60:	eef0 0a68 	vmov.f32	s1, s17
 8109c64:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8109c68:	f7ff f8fc 	bl	8108e64 <__ulp>
 8109c6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8109c70:	ec53 2b10 	vmov	r2, r3, d0
 8109c74:	f7f6 fd48 	bl	8100708 <__aeabi_dmul>
 8109c78:	ec53 2b18 	vmov	r2, r3, d8
 8109c7c:	f7f6 fb8e 	bl	810039c <__adddf3>
 8109c80:	4680      	mov	r8, r0
 8109c82:	4689      	mov	r9, r1
 8109c84:	e78d      	b.n	8109ba2 <_strtod_l+0xa82>
 8109c86:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8109c8a:	e7db      	b.n	8109c44 <_strtod_l+0xb24>
 8109c8c:	a314      	add	r3, pc, #80	; (adr r3, 8109ce0 <_strtod_l+0xbc0>)
 8109c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c92:	f7f6 ffab 	bl	8100bec <__aeabi_dcmplt>
 8109c96:	e7b3      	b.n	8109c00 <_strtod_l+0xae0>
 8109c98:	2300      	movs	r3, #0
 8109c9a:	930a      	str	r3, [sp, #40]	; 0x28
 8109c9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8109c9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8109ca0:	6013      	str	r3, [r2, #0]
 8109ca2:	f7ff ba7c 	b.w	810919e <_strtod_l+0x7e>
 8109ca6:	2a65      	cmp	r2, #101	; 0x65
 8109ca8:	f43f ab75 	beq.w	8109396 <_strtod_l+0x276>
 8109cac:	2a45      	cmp	r2, #69	; 0x45
 8109cae:	f43f ab72 	beq.w	8109396 <_strtod_l+0x276>
 8109cb2:	2301      	movs	r3, #1
 8109cb4:	f7ff bbaa 	b.w	810940c <_strtod_l+0x2ec>
 8109cb8:	00000000 	.word	0x00000000
 8109cbc:	bff00000 	.word	0xbff00000
 8109cc0:	00000000 	.word	0x00000000
 8109cc4:	3ff00000 	.word	0x3ff00000
 8109cc8:	94a03595 	.word	0x94a03595
 8109ccc:	3fdfffff 	.word	0x3fdfffff
 8109cd0:	35afe535 	.word	0x35afe535
 8109cd4:	3fe00000 	.word	0x3fe00000
 8109cd8:	ffc00000 	.word	0xffc00000
 8109cdc:	41dfffff 	.word	0x41dfffff
 8109ce0:	94a03595 	.word	0x94a03595
 8109ce4:	3fcfffff 	.word	0x3fcfffff
 8109ce8:	3ff00000 	.word	0x3ff00000
 8109cec:	3fe00000 	.word	0x3fe00000
 8109cf0:	7ff00000 	.word	0x7ff00000
 8109cf4:	7fe00000 	.word	0x7fe00000
 8109cf8:	7c9fffff 	.word	0x7c9fffff
 8109cfc:	7fefffff 	.word	0x7fefffff

08109d00 <_strtod_r>:
 8109d00:	4b01      	ldr	r3, [pc, #4]	; (8109d08 <_strtod_r+0x8>)
 8109d02:	f7ff ba0d 	b.w	8109120 <_strtod_l>
 8109d06:	bf00      	nop
 8109d08:	10000078 	.word	0x10000078

08109d0c <_strtol_l.constprop.0>:
 8109d0c:	2b01      	cmp	r3, #1
 8109d0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109d12:	d001      	beq.n	8109d18 <_strtol_l.constprop.0+0xc>
 8109d14:	2b24      	cmp	r3, #36	; 0x24
 8109d16:	d906      	bls.n	8109d26 <_strtol_l.constprop.0+0x1a>
 8109d18:	f7fd fd88 	bl	810782c <__errno>
 8109d1c:	2316      	movs	r3, #22
 8109d1e:	6003      	str	r3, [r0, #0]
 8109d20:	2000      	movs	r0, #0
 8109d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109d26:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8109e0c <_strtol_l.constprop.0+0x100>
 8109d2a:	460d      	mov	r5, r1
 8109d2c:	462e      	mov	r6, r5
 8109d2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8109d32:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8109d36:	f017 0708 	ands.w	r7, r7, #8
 8109d3a:	d1f7      	bne.n	8109d2c <_strtol_l.constprop.0+0x20>
 8109d3c:	2c2d      	cmp	r4, #45	; 0x2d
 8109d3e:	d132      	bne.n	8109da6 <_strtol_l.constprop.0+0x9a>
 8109d40:	782c      	ldrb	r4, [r5, #0]
 8109d42:	2701      	movs	r7, #1
 8109d44:	1cb5      	adds	r5, r6, #2
 8109d46:	2b00      	cmp	r3, #0
 8109d48:	d05b      	beq.n	8109e02 <_strtol_l.constprop.0+0xf6>
 8109d4a:	2b10      	cmp	r3, #16
 8109d4c:	d109      	bne.n	8109d62 <_strtol_l.constprop.0+0x56>
 8109d4e:	2c30      	cmp	r4, #48	; 0x30
 8109d50:	d107      	bne.n	8109d62 <_strtol_l.constprop.0+0x56>
 8109d52:	782c      	ldrb	r4, [r5, #0]
 8109d54:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8109d58:	2c58      	cmp	r4, #88	; 0x58
 8109d5a:	d14d      	bne.n	8109df8 <_strtol_l.constprop.0+0xec>
 8109d5c:	786c      	ldrb	r4, [r5, #1]
 8109d5e:	2310      	movs	r3, #16
 8109d60:	3502      	adds	r5, #2
 8109d62:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8109d66:	f108 38ff 	add.w	r8, r8, #4294967295
 8109d6a:	f04f 0e00 	mov.w	lr, #0
 8109d6e:	fbb8 f9f3 	udiv	r9, r8, r3
 8109d72:	4676      	mov	r6, lr
 8109d74:	fb03 8a19 	mls	sl, r3, r9, r8
 8109d78:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8109d7c:	f1bc 0f09 	cmp.w	ip, #9
 8109d80:	d816      	bhi.n	8109db0 <_strtol_l.constprop.0+0xa4>
 8109d82:	4664      	mov	r4, ip
 8109d84:	42a3      	cmp	r3, r4
 8109d86:	dd24      	ble.n	8109dd2 <_strtol_l.constprop.0+0xc6>
 8109d88:	f1be 3fff 	cmp.w	lr, #4294967295
 8109d8c:	d008      	beq.n	8109da0 <_strtol_l.constprop.0+0x94>
 8109d8e:	45b1      	cmp	r9, r6
 8109d90:	d31c      	bcc.n	8109dcc <_strtol_l.constprop.0+0xc0>
 8109d92:	d101      	bne.n	8109d98 <_strtol_l.constprop.0+0x8c>
 8109d94:	45a2      	cmp	sl, r4
 8109d96:	db19      	blt.n	8109dcc <_strtol_l.constprop.0+0xc0>
 8109d98:	fb06 4603 	mla	r6, r6, r3, r4
 8109d9c:	f04f 0e01 	mov.w	lr, #1
 8109da0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8109da4:	e7e8      	b.n	8109d78 <_strtol_l.constprop.0+0x6c>
 8109da6:	2c2b      	cmp	r4, #43	; 0x2b
 8109da8:	bf04      	itt	eq
 8109daa:	782c      	ldrbeq	r4, [r5, #0]
 8109dac:	1cb5      	addeq	r5, r6, #2
 8109dae:	e7ca      	b.n	8109d46 <_strtol_l.constprop.0+0x3a>
 8109db0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8109db4:	f1bc 0f19 	cmp.w	ip, #25
 8109db8:	d801      	bhi.n	8109dbe <_strtol_l.constprop.0+0xb2>
 8109dba:	3c37      	subs	r4, #55	; 0x37
 8109dbc:	e7e2      	b.n	8109d84 <_strtol_l.constprop.0+0x78>
 8109dbe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8109dc2:	f1bc 0f19 	cmp.w	ip, #25
 8109dc6:	d804      	bhi.n	8109dd2 <_strtol_l.constprop.0+0xc6>
 8109dc8:	3c57      	subs	r4, #87	; 0x57
 8109dca:	e7db      	b.n	8109d84 <_strtol_l.constprop.0+0x78>
 8109dcc:	f04f 3eff 	mov.w	lr, #4294967295
 8109dd0:	e7e6      	b.n	8109da0 <_strtol_l.constprop.0+0x94>
 8109dd2:	f1be 3fff 	cmp.w	lr, #4294967295
 8109dd6:	d105      	bne.n	8109de4 <_strtol_l.constprop.0+0xd8>
 8109dd8:	2322      	movs	r3, #34	; 0x22
 8109dda:	6003      	str	r3, [r0, #0]
 8109ddc:	4646      	mov	r6, r8
 8109dde:	b942      	cbnz	r2, 8109df2 <_strtol_l.constprop.0+0xe6>
 8109de0:	4630      	mov	r0, r6
 8109de2:	e79e      	b.n	8109d22 <_strtol_l.constprop.0+0x16>
 8109de4:	b107      	cbz	r7, 8109de8 <_strtol_l.constprop.0+0xdc>
 8109de6:	4276      	negs	r6, r6
 8109de8:	2a00      	cmp	r2, #0
 8109dea:	d0f9      	beq.n	8109de0 <_strtol_l.constprop.0+0xd4>
 8109dec:	f1be 0f00 	cmp.w	lr, #0
 8109df0:	d000      	beq.n	8109df4 <_strtol_l.constprop.0+0xe8>
 8109df2:	1e69      	subs	r1, r5, #1
 8109df4:	6011      	str	r1, [r2, #0]
 8109df6:	e7f3      	b.n	8109de0 <_strtol_l.constprop.0+0xd4>
 8109df8:	2430      	movs	r4, #48	; 0x30
 8109dfa:	2b00      	cmp	r3, #0
 8109dfc:	d1b1      	bne.n	8109d62 <_strtol_l.constprop.0+0x56>
 8109dfe:	2308      	movs	r3, #8
 8109e00:	e7af      	b.n	8109d62 <_strtol_l.constprop.0+0x56>
 8109e02:	2c30      	cmp	r4, #48	; 0x30
 8109e04:	d0a5      	beq.n	8109d52 <_strtol_l.constprop.0+0x46>
 8109e06:	230a      	movs	r3, #10
 8109e08:	e7ab      	b.n	8109d62 <_strtol_l.constprop.0+0x56>
 8109e0a:	bf00      	nop
 8109e0c:	0810b281 	.word	0x0810b281

08109e10 <_strtol_r>:
 8109e10:	f7ff bf7c 	b.w	8109d0c <_strtol_l.constprop.0>

08109e14 <__ssputs_r>:
 8109e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109e18:	688e      	ldr	r6, [r1, #8]
 8109e1a:	461f      	mov	r7, r3
 8109e1c:	42be      	cmp	r6, r7
 8109e1e:	680b      	ldr	r3, [r1, #0]
 8109e20:	4682      	mov	sl, r0
 8109e22:	460c      	mov	r4, r1
 8109e24:	4690      	mov	r8, r2
 8109e26:	d82c      	bhi.n	8109e82 <__ssputs_r+0x6e>
 8109e28:	898a      	ldrh	r2, [r1, #12]
 8109e2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8109e2e:	d026      	beq.n	8109e7e <__ssputs_r+0x6a>
 8109e30:	6965      	ldr	r5, [r4, #20]
 8109e32:	6909      	ldr	r1, [r1, #16]
 8109e34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8109e38:	eba3 0901 	sub.w	r9, r3, r1
 8109e3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8109e40:	1c7b      	adds	r3, r7, #1
 8109e42:	444b      	add	r3, r9
 8109e44:	106d      	asrs	r5, r5, #1
 8109e46:	429d      	cmp	r5, r3
 8109e48:	bf38      	it	cc
 8109e4a:	461d      	movcc	r5, r3
 8109e4c:	0553      	lsls	r3, r2, #21
 8109e4e:	d527      	bpl.n	8109ea0 <__ssputs_r+0x8c>
 8109e50:	4629      	mov	r1, r5
 8109e52:	f7fe fc0f 	bl	8108674 <_malloc_r>
 8109e56:	4606      	mov	r6, r0
 8109e58:	b360      	cbz	r0, 8109eb4 <__ssputs_r+0xa0>
 8109e5a:	6921      	ldr	r1, [r4, #16]
 8109e5c:	464a      	mov	r2, r9
 8109e5e:	f000 fbe3 	bl	810a628 <memcpy>
 8109e62:	89a3      	ldrh	r3, [r4, #12]
 8109e64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8109e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8109e6c:	81a3      	strh	r3, [r4, #12]
 8109e6e:	6126      	str	r6, [r4, #16]
 8109e70:	6165      	str	r5, [r4, #20]
 8109e72:	444e      	add	r6, r9
 8109e74:	eba5 0509 	sub.w	r5, r5, r9
 8109e78:	6026      	str	r6, [r4, #0]
 8109e7a:	60a5      	str	r5, [r4, #8]
 8109e7c:	463e      	mov	r6, r7
 8109e7e:	42be      	cmp	r6, r7
 8109e80:	d900      	bls.n	8109e84 <__ssputs_r+0x70>
 8109e82:	463e      	mov	r6, r7
 8109e84:	6820      	ldr	r0, [r4, #0]
 8109e86:	4632      	mov	r2, r6
 8109e88:	4641      	mov	r1, r8
 8109e8a:	f000 fb6f 	bl	810a56c <memmove>
 8109e8e:	68a3      	ldr	r3, [r4, #8]
 8109e90:	1b9b      	subs	r3, r3, r6
 8109e92:	60a3      	str	r3, [r4, #8]
 8109e94:	6823      	ldr	r3, [r4, #0]
 8109e96:	4433      	add	r3, r6
 8109e98:	6023      	str	r3, [r4, #0]
 8109e9a:	2000      	movs	r0, #0
 8109e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109ea0:	462a      	mov	r2, r5
 8109ea2:	f000 ff76 	bl	810ad92 <_realloc_r>
 8109ea6:	4606      	mov	r6, r0
 8109ea8:	2800      	cmp	r0, #0
 8109eaa:	d1e0      	bne.n	8109e6e <__ssputs_r+0x5a>
 8109eac:	6921      	ldr	r1, [r4, #16]
 8109eae:	4650      	mov	r0, sl
 8109eb0:	f7fe fb6c 	bl	810858c <_free_r>
 8109eb4:	230c      	movs	r3, #12
 8109eb6:	f8ca 3000 	str.w	r3, [sl]
 8109eba:	89a3      	ldrh	r3, [r4, #12]
 8109ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8109ec0:	81a3      	strh	r3, [r4, #12]
 8109ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8109ec6:	e7e9      	b.n	8109e9c <__ssputs_r+0x88>

08109ec8 <_svfiprintf_r>:
 8109ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109ecc:	4698      	mov	r8, r3
 8109ece:	898b      	ldrh	r3, [r1, #12]
 8109ed0:	061b      	lsls	r3, r3, #24
 8109ed2:	b09d      	sub	sp, #116	; 0x74
 8109ed4:	4607      	mov	r7, r0
 8109ed6:	460d      	mov	r5, r1
 8109ed8:	4614      	mov	r4, r2
 8109eda:	d50e      	bpl.n	8109efa <_svfiprintf_r+0x32>
 8109edc:	690b      	ldr	r3, [r1, #16]
 8109ede:	b963      	cbnz	r3, 8109efa <_svfiprintf_r+0x32>
 8109ee0:	2140      	movs	r1, #64	; 0x40
 8109ee2:	f7fe fbc7 	bl	8108674 <_malloc_r>
 8109ee6:	6028      	str	r0, [r5, #0]
 8109ee8:	6128      	str	r0, [r5, #16]
 8109eea:	b920      	cbnz	r0, 8109ef6 <_svfiprintf_r+0x2e>
 8109eec:	230c      	movs	r3, #12
 8109eee:	603b      	str	r3, [r7, #0]
 8109ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8109ef4:	e0d0      	b.n	810a098 <_svfiprintf_r+0x1d0>
 8109ef6:	2340      	movs	r3, #64	; 0x40
 8109ef8:	616b      	str	r3, [r5, #20]
 8109efa:	2300      	movs	r3, #0
 8109efc:	9309      	str	r3, [sp, #36]	; 0x24
 8109efe:	2320      	movs	r3, #32
 8109f00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109f04:	f8cd 800c 	str.w	r8, [sp, #12]
 8109f08:	2330      	movs	r3, #48	; 0x30
 8109f0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 810a0b0 <_svfiprintf_r+0x1e8>
 8109f0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8109f12:	f04f 0901 	mov.w	r9, #1
 8109f16:	4623      	mov	r3, r4
 8109f18:	469a      	mov	sl, r3
 8109f1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109f1e:	b10a      	cbz	r2, 8109f24 <_svfiprintf_r+0x5c>
 8109f20:	2a25      	cmp	r2, #37	; 0x25
 8109f22:	d1f9      	bne.n	8109f18 <_svfiprintf_r+0x50>
 8109f24:	ebba 0b04 	subs.w	fp, sl, r4
 8109f28:	d00b      	beq.n	8109f42 <_svfiprintf_r+0x7a>
 8109f2a:	465b      	mov	r3, fp
 8109f2c:	4622      	mov	r2, r4
 8109f2e:	4629      	mov	r1, r5
 8109f30:	4638      	mov	r0, r7
 8109f32:	f7ff ff6f 	bl	8109e14 <__ssputs_r>
 8109f36:	3001      	adds	r0, #1
 8109f38:	f000 80a9 	beq.w	810a08e <_svfiprintf_r+0x1c6>
 8109f3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109f3e:	445a      	add	r2, fp
 8109f40:	9209      	str	r2, [sp, #36]	; 0x24
 8109f42:	f89a 3000 	ldrb.w	r3, [sl]
 8109f46:	2b00      	cmp	r3, #0
 8109f48:	f000 80a1 	beq.w	810a08e <_svfiprintf_r+0x1c6>
 8109f4c:	2300      	movs	r3, #0
 8109f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8109f52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8109f56:	f10a 0a01 	add.w	sl, sl, #1
 8109f5a:	9304      	str	r3, [sp, #16]
 8109f5c:	9307      	str	r3, [sp, #28]
 8109f5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8109f62:	931a      	str	r3, [sp, #104]	; 0x68
 8109f64:	4654      	mov	r4, sl
 8109f66:	2205      	movs	r2, #5
 8109f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109f6c:	4850      	ldr	r0, [pc, #320]	; (810a0b0 <_svfiprintf_r+0x1e8>)
 8109f6e:	f7f6 f9b7 	bl	81002e0 <memchr>
 8109f72:	9a04      	ldr	r2, [sp, #16]
 8109f74:	b9d8      	cbnz	r0, 8109fae <_svfiprintf_r+0xe6>
 8109f76:	06d0      	lsls	r0, r2, #27
 8109f78:	bf44      	itt	mi
 8109f7a:	2320      	movmi	r3, #32
 8109f7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109f80:	0711      	lsls	r1, r2, #28
 8109f82:	bf44      	itt	mi
 8109f84:	232b      	movmi	r3, #43	; 0x2b
 8109f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8109f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8109f90:	d015      	beq.n	8109fbe <_svfiprintf_r+0xf6>
 8109f92:	9a07      	ldr	r2, [sp, #28]
 8109f94:	4654      	mov	r4, sl
 8109f96:	2000      	movs	r0, #0
 8109f98:	f04f 0c0a 	mov.w	ip, #10
 8109f9c:	4621      	mov	r1, r4
 8109f9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8109fa2:	3b30      	subs	r3, #48	; 0x30
 8109fa4:	2b09      	cmp	r3, #9
 8109fa6:	d94d      	bls.n	810a044 <_svfiprintf_r+0x17c>
 8109fa8:	b1b0      	cbz	r0, 8109fd8 <_svfiprintf_r+0x110>
 8109faa:	9207      	str	r2, [sp, #28]
 8109fac:	e014      	b.n	8109fd8 <_svfiprintf_r+0x110>
 8109fae:	eba0 0308 	sub.w	r3, r0, r8
 8109fb2:	fa09 f303 	lsl.w	r3, r9, r3
 8109fb6:	4313      	orrs	r3, r2
 8109fb8:	9304      	str	r3, [sp, #16]
 8109fba:	46a2      	mov	sl, r4
 8109fbc:	e7d2      	b.n	8109f64 <_svfiprintf_r+0x9c>
 8109fbe:	9b03      	ldr	r3, [sp, #12]
 8109fc0:	1d19      	adds	r1, r3, #4
 8109fc2:	681b      	ldr	r3, [r3, #0]
 8109fc4:	9103      	str	r1, [sp, #12]
 8109fc6:	2b00      	cmp	r3, #0
 8109fc8:	bfbb      	ittet	lt
 8109fca:	425b      	neglt	r3, r3
 8109fcc:	f042 0202 	orrlt.w	r2, r2, #2
 8109fd0:	9307      	strge	r3, [sp, #28]
 8109fd2:	9307      	strlt	r3, [sp, #28]
 8109fd4:	bfb8      	it	lt
 8109fd6:	9204      	strlt	r2, [sp, #16]
 8109fd8:	7823      	ldrb	r3, [r4, #0]
 8109fda:	2b2e      	cmp	r3, #46	; 0x2e
 8109fdc:	d10c      	bne.n	8109ff8 <_svfiprintf_r+0x130>
 8109fde:	7863      	ldrb	r3, [r4, #1]
 8109fe0:	2b2a      	cmp	r3, #42	; 0x2a
 8109fe2:	d134      	bne.n	810a04e <_svfiprintf_r+0x186>
 8109fe4:	9b03      	ldr	r3, [sp, #12]
 8109fe6:	1d1a      	adds	r2, r3, #4
 8109fe8:	681b      	ldr	r3, [r3, #0]
 8109fea:	9203      	str	r2, [sp, #12]
 8109fec:	2b00      	cmp	r3, #0
 8109fee:	bfb8      	it	lt
 8109ff0:	f04f 33ff 	movlt.w	r3, #4294967295
 8109ff4:	3402      	adds	r4, #2
 8109ff6:	9305      	str	r3, [sp, #20]
 8109ff8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 810a0c0 <_svfiprintf_r+0x1f8>
 8109ffc:	7821      	ldrb	r1, [r4, #0]
 8109ffe:	2203      	movs	r2, #3
 810a000:	4650      	mov	r0, sl
 810a002:	f7f6 f96d 	bl	81002e0 <memchr>
 810a006:	b138      	cbz	r0, 810a018 <_svfiprintf_r+0x150>
 810a008:	9b04      	ldr	r3, [sp, #16]
 810a00a:	eba0 000a 	sub.w	r0, r0, sl
 810a00e:	2240      	movs	r2, #64	; 0x40
 810a010:	4082      	lsls	r2, r0
 810a012:	4313      	orrs	r3, r2
 810a014:	3401      	adds	r4, #1
 810a016:	9304      	str	r3, [sp, #16]
 810a018:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a01c:	4825      	ldr	r0, [pc, #148]	; (810a0b4 <_svfiprintf_r+0x1ec>)
 810a01e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810a022:	2206      	movs	r2, #6
 810a024:	f7f6 f95c 	bl	81002e0 <memchr>
 810a028:	2800      	cmp	r0, #0
 810a02a:	d038      	beq.n	810a09e <_svfiprintf_r+0x1d6>
 810a02c:	4b22      	ldr	r3, [pc, #136]	; (810a0b8 <_svfiprintf_r+0x1f0>)
 810a02e:	bb1b      	cbnz	r3, 810a078 <_svfiprintf_r+0x1b0>
 810a030:	9b03      	ldr	r3, [sp, #12]
 810a032:	3307      	adds	r3, #7
 810a034:	f023 0307 	bic.w	r3, r3, #7
 810a038:	3308      	adds	r3, #8
 810a03a:	9303      	str	r3, [sp, #12]
 810a03c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a03e:	4433      	add	r3, r6
 810a040:	9309      	str	r3, [sp, #36]	; 0x24
 810a042:	e768      	b.n	8109f16 <_svfiprintf_r+0x4e>
 810a044:	fb0c 3202 	mla	r2, ip, r2, r3
 810a048:	460c      	mov	r4, r1
 810a04a:	2001      	movs	r0, #1
 810a04c:	e7a6      	b.n	8109f9c <_svfiprintf_r+0xd4>
 810a04e:	2300      	movs	r3, #0
 810a050:	3401      	adds	r4, #1
 810a052:	9305      	str	r3, [sp, #20]
 810a054:	4619      	mov	r1, r3
 810a056:	f04f 0c0a 	mov.w	ip, #10
 810a05a:	4620      	mov	r0, r4
 810a05c:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a060:	3a30      	subs	r2, #48	; 0x30
 810a062:	2a09      	cmp	r2, #9
 810a064:	d903      	bls.n	810a06e <_svfiprintf_r+0x1a6>
 810a066:	2b00      	cmp	r3, #0
 810a068:	d0c6      	beq.n	8109ff8 <_svfiprintf_r+0x130>
 810a06a:	9105      	str	r1, [sp, #20]
 810a06c:	e7c4      	b.n	8109ff8 <_svfiprintf_r+0x130>
 810a06e:	fb0c 2101 	mla	r1, ip, r1, r2
 810a072:	4604      	mov	r4, r0
 810a074:	2301      	movs	r3, #1
 810a076:	e7f0      	b.n	810a05a <_svfiprintf_r+0x192>
 810a078:	ab03      	add	r3, sp, #12
 810a07a:	9300      	str	r3, [sp, #0]
 810a07c:	462a      	mov	r2, r5
 810a07e:	4b0f      	ldr	r3, [pc, #60]	; (810a0bc <_svfiprintf_r+0x1f4>)
 810a080:	a904      	add	r1, sp, #16
 810a082:	4638      	mov	r0, r7
 810a084:	f7fc fb82 	bl	810678c <_printf_float>
 810a088:	1c42      	adds	r2, r0, #1
 810a08a:	4606      	mov	r6, r0
 810a08c:	d1d6      	bne.n	810a03c <_svfiprintf_r+0x174>
 810a08e:	89ab      	ldrh	r3, [r5, #12]
 810a090:	065b      	lsls	r3, r3, #25
 810a092:	f53f af2d 	bmi.w	8109ef0 <_svfiprintf_r+0x28>
 810a096:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a098:	b01d      	add	sp, #116	; 0x74
 810a09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a09e:	ab03      	add	r3, sp, #12
 810a0a0:	9300      	str	r3, [sp, #0]
 810a0a2:	462a      	mov	r2, r5
 810a0a4:	4b05      	ldr	r3, [pc, #20]	; (810a0bc <_svfiprintf_r+0x1f4>)
 810a0a6:	a904      	add	r1, sp, #16
 810a0a8:	4638      	mov	r0, r7
 810a0aa:	f7fc fe13 	bl	8106cd4 <_printf_i>
 810a0ae:	e7eb      	b.n	810a088 <_svfiprintf_r+0x1c0>
 810a0b0:	0810b381 	.word	0x0810b381
 810a0b4:	0810b38b 	.word	0x0810b38b
 810a0b8:	0810678d 	.word	0x0810678d
 810a0bc:	08109e15 	.word	0x08109e15
 810a0c0:	0810b387 	.word	0x0810b387

0810a0c4 <__sfputc_r>:
 810a0c4:	6893      	ldr	r3, [r2, #8]
 810a0c6:	3b01      	subs	r3, #1
 810a0c8:	2b00      	cmp	r3, #0
 810a0ca:	b410      	push	{r4}
 810a0cc:	6093      	str	r3, [r2, #8]
 810a0ce:	da08      	bge.n	810a0e2 <__sfputc_r+0x1e>
 810a0d0:	6994      	ldr	r4, [r2, #24]
 810a0d2:	42a3      	cmp	r3, r4
 810a0d4:	db01      	blt.n	810a0da <__sfputc_r+0x16>
 810a0d6:	290a      	cmp	r1, #10
 810a0d8:	d103      	bne.n	810a0e2 <__sfputc_r+0x1e>
 810a0da:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a0de:	f7fd babe 	b.w	810765e <__swbuf_r>
 810a0e2:	6813      	ldr	r3, [r2, #0]
 810a0e4:	1c58      	adds	r0, r3, #1
 810a0e6:	6010      	str	r0, [r2, #0]
 810a0e8:	7019      	strb	r1, [r3, #0]
 810a0ea:	4608      	mov	r0, r1
 810a0ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a0f0:	4770      	bx	lr

0810a0f2 <__sfputs_r>:
 810a0f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a0f4:	4606      	mov	r6, r0
 810a0f6:	460f      	mov	r7, r1
 810a0f8:	4614      	mov	r4, r2
 810a0fa:	18d5      	adds	r5, r2, r3
 810a0fc:	42ac      	cmp	r4, r5
 810a0fe:	d101      	bne.n	810a104 <__sfputs_r+0x12>
 810a100:	2000      	movs	r0, #0
 810a102:	e007      	b.n	810a114 <__sfputs_r+0x22>
 810a104:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a108:	463a      	mov	r2, r7
 810a10a:	4630      	mov	r0, r6
 810a10c:	f7ff ffda 	bl	810a0c4 <__sfputc_r>
 810a110:	1c43      	adds	r3, r0, #1
 810a112:	d1f3      	bne.n	810a0fc <__sfputs_r+0xa>
 810a114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810a118 <_vfiprintf_r>:
 810a118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a11c:	460d      	mov	r5, r1
 810a11e:	b09d      	sub	sp, #116	; 0x74
 810a120:	4614      	mov	r4, r2
 810a122:	4698      	mov	r8, r3
 810a124:	4606      	mov	r6, r0
 810a126:	b118      	cbz	r0, 810a130 <_vfiprintf_r+0x18>
 810a128:	6a03      	ldr	r3, [r0, #32]
 810a12a:	b90b      	cbnz	r3, 810a130 <_vfiprintf_r+0x18>
 810a12c:	f7fd f990 	bl	8107450 <__sinit>
 810a130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a132:	07d9      	lsls	r1, r3, #31
 810a134:	d405      	bmi.n	810a142 <_vfiprintf_r+0x2a>
 810a136:	89ab      	ldrh	r3, [r5, #12]
 810a138:	059a      	lsls	r2, r3, #22
 810a13a:	d402      	bmi.n	810a142 <_vfiprintf_r+0x2a>
 810a13c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a13e:	f7fd fba0 	bl	8107882 <__retarget_lock_acquire_recursive>
 810a142:	89ab      	ldrh	r3, [r5, #12]
 810a144:	071b      	lsls	r3, r3, #28
 810a146:	d501      	bpl.n	810a14c <_vfiprintf_r+0x34>
 810a148:	692b      	ldr	r3, [r5, #16]
 810a14a:	b99b      	cbnz	r3, 810a174 <_vfiprintf_r+0x5c>
 810a14c:	4629      	mov	r1, r5
 810a14e:	4630      	mov	r0, r6
 810a150:	f7fd fac2 	bl	81076d8 <__swsetup_r>
 810a154:	b170      	cbz	r0, 810a174 <_vfiprintf_r+0x5c>
 810a156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a158:	07dc      	lsls	r4, r3, #31
 810a15a:	d504      	bpl.n	810a166 <_vfiprintf_r+0x4e>
 810a15c:	f04f 30ff 	mov.w	r0, #4294967295
 810a160:	b01d      	add	sp, #116	; 0x74
 810a162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a166:	89ab      	ldrh	r3, [r5, #12]
 810a168:	0598      	lsls	r0, r3, #22
 810a16a:	d4f7      	bmi.n	810a15c <_vfiprintf_r+0x44>
 810a16c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a16e:	f7fd fb89 	bl	8107884 <__retarget_lock_release_recursive>
 810a172:	e7f3      	b.n	810a15c <_vfiprintf_r+0x44>
 810a174:	2300      	movs	r3, #0
 810a176:	9309      	str	r3, [sp, #36]	; 0x24
 810a178:	2320      	movs	r3, #32
 810a17a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810a17e:	f8cd 800c 	str.w	r8, [sp, #12]
 810a182:	2330      	movs	r3, #48	; 0x30
 810a184:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 810a338 <_vfiprintf_r+0x220>
 810a188:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810a18c:	f04f 0901 	mov.w	r9, #1
 810a190:	4623      	mov	r3, r4
 810a192:	469a      	mov	sl, r3
 810a194:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a198:	b10a      	cbz	r2, 810a19e <_vfiprintf_r+0x86>
 810a19a:	2a25      	cmp	r2, #37	; 0x25
 810a19c:	d1f9      	bne.n	810a192 <_vfiprintf_r+0x7a>
 810a19e:	ebba 0b04 	subs.w	fp, sl, r4
 810a1a2:	d00b      	beq.n	810a1bc <_vfiprintf_r+0xa4>
 810a1a4:	465b      	mov	r3, fp
 810a1a6:	4622      	mov	r2, r4
 810a1a8:	4629      	mov	r1, r5
 810a1aa:	4630      	mov	r0, r6
 810a1ac:	f7ff ffa1 	bl	810a0f2 <__sfputs_r>
 810a1b0:	3001      	adds	r0, #1
 810a1b2:	f000 80a9 	beq.w	810a308 <_vfiprintf_r+0x1f0>
 810a1b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a1b8:	445a      	add	r2, fp
 810a1ba:	9209      	str	r2, [sp, #36]	; 0x24
 810a1bc:	f89a 3000 	ldrb.w	r3, [sl]
 810a1c0:	2b00      	cmp	r3, #0
 810a1c2:	f000 80a1 	beq.w	810a308 <_vfiprintf_r+0x1f0>
 810a1c6:	2300      	movs	r3, #0
 810a1c8:	f04f 32ff 	mov.w	r2, #4294967295
 810a1cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810a1d0:	f10a 0a01 	add.w	sl, sl, #1
 810a1d4:	9304      	str	r3, [sp, #16]
 810a1d6:	9307      	str	r3, [sp, #28]
 810a1d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810a1dc:	931a      	str	r3, [sp, #104]	; 0x68
 810a1de:	4654      	mov	r4, sl
 810a1e0:	2205      	movs	r2, #5
 810a1e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a1e6:	4854      	ldr	r0, [pc, #336]	; (810a338 <_vfiprintf_r+0x220>)
 810a1e8:	f7f6 f87a 	bl	81002e0 <memchr>
 810a1ec:	9a04      	ldr	r2, [sp, #16]
 810a1ee:	b9d8      	cbnz	r0, 810a228 <_vfiprintf_r+0x110>
 810a1f0:	06d1      	lsls	r1, r2, #27
 810a1f2:	bf44      	itt	mi
 810a1f4:	2320      	movmi	r3, #32
 810a1f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a1fa:	0713      	lsls	r3, r2, #28
 810a1fc:	bf44      	itt	mi
 810a1fe:	232b      	movmi	r3, #43	; 0x2b
 810a200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810a204:	f89a 3000 	ldrb.w	r3, [sl]
 810a208:	2b2a      	cmp	r3, #42	; 0x2a
 810a20a:	d015      	beq.n	810a238 <_vfiprintf_r+0x120>
 810a20c:	9a07      	ldr	r2, [sp, #28]
 810a20e:	4654      	mov	r4, sl
 810a210:	2000      	movs	r0, #0
 810a212:	f04f 0c0a 	mov.w	ip, #10
 810a216:	4621      	mov	r1, r4
 810a218:	f811 3b01 	ldrb.w	r3, [r1], #1
 810a21c:	3b30      	subs	r3, #48	; 0x30
 810a21e:	2b09      	cmp	r3, #9
 810a220:	d94d      	bls.n	810a2be <_vfiprintf_r+0x1a6>
 810a222:	b1b0      	cbz	r0, 810a252 <_vfiprintf_r+0x13a>
 810a224:	9207      	str	r2, [sp, #28]
 810a226:	e014      	b.n	810a252 <_vfiprintf_r+0x13a>
 810a228:	eba0 0308 	sub.w	r3, r0, r8
 810a22c:	fa09 f303 	lsl.w	r3, r9, r3
 810a230:	4313      	orrs	r3, r2
 810a232:	9304      	str	r3, [sp, #16]
 810a234:	46a2      	mov	sl, r4
 810a236:	e7d2      	b.n	810a1de <_vfiprintf_r+0xc6>
 810a238:	9b03      	ldr	r3, [sp, #12]
 810a23a:	1d19      	adds	r1, r3, #4
 810a23c:	681b      	ldr	r3, [r3, #0]
 810a23e:	9103      	str	r1, [sp, #12]
 810a240:	2b00      	cmp	r3, #0
 810a242:	bfbb      	ittet	lt
 810a244:	425b      	neglt	r3, r3
 810a246:	f042 0202 	orrlt.w	r2, r2, #2
 810a24a:	9307      	strge	r3, [sp, #28]
 810a24c:	9307      	strlt	r3, [sp, #28]
 810a24e:	bfb8      	it	lt
 810a250:	9204      	strlt	r2, [sp, #16]
 810a252:	7823      	ldrb	r3, [r4, #0]
 810a254:	2b2e      	cmp	r3, #46	; 0x2e
 810a256:	d10c      	bne.n	810a272 <_vfiprintf_r+0x15a>
 810a258:	7863      	ldrb	r3, [r4, #1]
 810a25a:	2b2a      	cmp	r3, #42	; 0x2a
 810a25c:	d134      	bne.n	810a2c8 <_vfiprintf_r+0x1b0>
 810a25e:	9b03      	ldr	r3, [sp, #12]
 810a260:	1d1a      	adds	r2, r3, #4
 810a262:	681b      	ldr	r3, [r3, #0]
 810a264:	9203      	str	r2, [sp, #12]
 810a266:	2b00      	cmp	r3, #0
 810a268:	bfb8      	it	lt
 810a26a:	f04f 33ff 	movlt.w	r3, #4294967295
 810a26e:	3402      	adds	r4, #2
 810a270:	9305      	str	r3, [sp, #20]
 810a272:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 810a348 <_vfiprintf_r+0x230>
 810a276:	7821      	ldrb	r1, [r4, #0]
 810a278:	2203      	movs	r2, #3
 810a27a:	4650      	mov	r0, sl
 810a27c:	f7f6 f830 	bl	81002e0 <memchr>
 810a280:	b138      	cbz	r0, 810a292 <_vfiprintf_r+0x17a>
 810a282:	9b04      	ldr	r3, [sp, #16]
 810a284:	eba0 000a 	sub.w	r0, r0, sl
 810a288:	2240      	movs	r2, #64	; 0x40
 810a28a:	4082      	lsls	r2, r0
 810a28c:	4313      	orrs	r3, r2
 810a28e:	3401      	adds	r4, #1
 810a290:	9304      	str	r3, [sp, #16]
 810a292:	f814 1b01 	ldrb.w	r1, [r4], #1
 810a296:	4829      	ldr	r0, [pc, #164]	; (810a33c <_vfiprintf_r+0x224>)
 810a298:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810a29c:	2206      	movs	r2, #6
 810a29e:	f7f6 f81f 	bl	81002e0 <memchr>
 810a2a2:	2800      	cmp	r0, #0
 810a2a4:	d03f      	beq.n	810a326 <_vfiprintf_r+0x20e>
 810a2a6:	4b26      	ldr	r3, [pc, #152]	; (810a340 <_vfiprintf_r+0x228>)
 810a2a8:	bb1b      	cbnz	r3, 810a2f2 <_vfiprintf_r+0x1da>
 810a2aa:	9b03      	ldr	r3, [sp, #12]
 810a2ac:	3307      	adds	r3, #7
 810a2ae:	f023 0307 	bic.w	r3, r3, #7
 810a2b2:	3308      	adds	r3, #8
 810a2b4:	9303      	str	r3, [sp, #12]
 810a2b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a2b8:	443b      	add	r3, r7
 810a2ba:	9309      	str	r3, [sp, #36]	; 0x24
 810a2bc:	e768      	b.n	810a190 <_vfiprintf_r+0x78>
 810a2be:	fb0c 3202 	mla	r2, ip, r2, r3
 810a2c2:	460c      	mov	r4, r1
 810a2c4:	2001      	movs	r0, #1
 810a2c6:	e7a6      	b.n	810a216 <_vfiprintf_r+0xfe>
 810a2c8:	2300      	movs	r3, #0
 810a2ca:	3401      	adds	r4, #1
 810a2cc:	9305      	str	r3, [sp, #20]
 810a2ce:	4619      	mov	r1, r3
 810a2d0:	f04f 0c0a 	mov.w	ip, #10
 810a2d4:	4620      	mov	r0, r4
 810a2d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a2da:	3a30      	subs	r2, #48	; 0x30
 810a2dc:	2a09      	cmp	r2, #9
 810a2de:	d903      	bls.n	810a2e8 <_vfiprintf_r+0x1d0>
 810a2e0:	2b00      	cmp	r3, #0
 810a2e2:	d0c6      	beq.n	810a272 <_vfiprintf_r+0x15a>
 810a2e4:	9105      	str	r1, [sp, #20]
 810a2e6:	e7c4      	b.n	810a272 <_vfiprintf_r+0x15a>
 810a2e8:	fb0c 2101 	mla	r1, ip, r1, r2
 810a2ec:	4604      	mov	r4, r0
 810a2ee:	2301      	movs	r3, #1
 810a2f0:	e7f0      	b.n	810a2d4 <_vfiprintf_r+0x1bc>
 810a2f2:	ab03      	add	r3, sp, #12
 810a2f4:	9300      	str	r3, [sp, #0]
 810a2f6:	462a      	mov	r2, r5
 810a2f8:	4b12      	ldr	r3, [pc, #72]	; (810a344 <_vfiprintf_r+0x22c>)
 810a2fa:	a904      	add	r1, sp, #16
 810a2fc:	4630      	mov	r0, r6
 810a2fe:	f7fc fa45 	bl	810678c <_printf_float>
 810a302:	4607      	mov	r7, r0
 810a304:	1c78      	adds	r0, r7, #1
 810a306:	d1d6      	bne.n	810a2b6 <_vfiprintf_r+0x19e>
 810a308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810a30a:	07d9      	lsls	r1, r3, #31
 810a30c:	d405      	bmi.n	810a31a <_vfiprintf_r+0x202>
 810a30e:	89ab      	ldrh	r3, [r5, #12]
 810a310:	059a      	lsls	r2, r3, #22
 810a312:	d402      	bmi.n	810a31a <_vfiprintf_r+0x202>
 810a314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810a316:	f7fd fab5 	bl	8107884 <__retarget_lock_release_recursive>
 810a31a:	89ab      	ldrh	r3, [r5, #12]
 810a31c:	065b      	lsls	r3, r3, #25
 810a31e:	f53f af1d 	bmi.w	810a15c <_vfiprintf_r+0x44>
 810a322:	9809      	ldr	r0, [sp, #36]	; 0x24
 810a324:	e71c      	b.n	810a160 <_vfiprintf_r+0x48>
 810a326:	ab03      	add	r3, sp, #12
 810a328:	9300      	str	r3, [sp, #0]
 810a32a:	462a      	mov	r2, r5
 810a32c:	4b05      	ldr	r3, [pc, #20]	; (810a344 <_vfiprintf_r+0x22c>)
 810a32e:	a904      	add	r1, sp, #16
 810a330:	4630      	mov	r0, r6
 810a332:	f7fc fccf 	bl	8106cd4 <_printf_i>
 810a336:	e7e4      	b.n	810a302 <_vfiprintf_r+0x1ea>
 810a338:	0810b381 	.word	0x0810b381
 810a33c:	0810b38b 	.word	0x0810b38b
 810a340:	0810678d 	.word	0x0810678d
 810a344:	0810a0f3 	.word	0x0810a0f3
 810a348:	0810b387 	.word	0x0810b387

0810a34c <__sflush_r>:
 810a34c:	898a      	ldrh	r2, [r1, #12]
 810a34e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a352:	4605      	mov	r5, r0
 810a354:	0710      	lsls	r0, r2, #28
 810a356:	460c      	mov	r4, r1
 810a358:	d458      	bmi.n	810a40c <__sflush_r+0xc0>
 810a35a:	684b      	ldr	r3, [r1, #4]
 810a35c:	2b00      	cmp	r3, #0
 810a35e:	dc05      	bgt.n	810a36c <__sflush_r+0x20>
 810a360:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810a362:	2b00      	cmp	r3, #0
 810a364:	dc02      	bgt.n	810a36c <__sflush_r+0x20>
 810a366:	2000      	movs	r0, #0
 810a368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a36c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a36e:	2e00      	cmp	r6, #0
 810a370:	d0f9      	beq.n	810a366 <__sflush_r+0x1a>
 810a372:	2300      	movs	r3, #0
 810a374:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810a378:	682f      	ldr	r7, [r5, #0]
 810a37a:	6a21      	ldr	r1, [r4, #32]
 810a37c:	602b      	str	r3, [r5, #0]
 810a37e:	d032      	beq.n	810a3e6 <__sflush_r+0x9a>
 810a380:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810a382:	89a3      	ldrh	r3, [r4, #12]
 810a384:	075a      	lsls	r2, r3, #29
 810a386:	d505      	bpl.n	810a394 <__sflush_r+0x48>
 810a388:	6863      	ldr	r3, [r4, #4]
 810a38a:	1ac0      	subs	r0, r0, r3
 810a38c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810a38e:	b10b      	cbz	r3, 810a394 <__sflush_r+0x48>
 810a390:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810a392:	1ac0      	subs	r0, r0, r3
 810a394:	2300      	movs	r3, #0
 810a396:	4602      	mov	r2, r0
 810a398:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a39a:	6a21      	ldr	r1, [r4, #32]
 810a39c:	4628      	mov	r0, r5
 810a39e:	47b0      	blx	r6
 810a3a0:	1c43      	adds	r3, r0, #1
 810a3a2:	89a3      	ldrh	r3, [r4, #12]
 810a3a4:	d106      	bne.n	810a3b4 <__sflush_r+0x68>
 810a3a6:	6829      	ldr	r1, [r5, #0]
 810a3a8:	291d      	cmp	r1, #29
 810a3aa:	d82b      	bhi.n	810a404 <__sflush_r+0xb8>
 810a3ac:	4a29      	ldr	r2, [pc, #164]	; (810a454 <__sflush_r+0x108>)
 810a3ae:	410a      	asrs	r2, r1
 810a3b0:	07d6      	lsls	r6, r2, #31
 810a3b2:	d427      	bmi.n	810a404 <__sflush_r+0xb8>
 810a3b4:	2200      	movs	r2, #0
 810a3b6:	6062      	str	r2, [r4, #4]
 810a3b8:	04d9      	lsls	r1, r3, #19
 810a3ba:	6922      	ldr	r2, [r4, #16]
 810a3bc:	6022      	str	r2, [r4, #0]
 810a3be:	d504      	bpl.n	810a3ca <__sflush_r+0x7e>
 810a3c0:	1c42      	adds	r2, r0, #1
 810a3c2:	d101      	bne.n	810a3c8 <__sflush_r+0x7c>
 810a3c4:	682b      	ldr	r3, [r5, #0]
 810a3c6:	b903      	cbnz	r3, 810a3ca <__sflush_r+0x7e>
 810a3c8:	6560      	str	r0, [r4, #84]	; 0x54
 810a3ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a3cc:	602f      	str	r7, [r5, #0]
 810a3ce:	2900      	cmp	r1, #0
 810a3d0:	d0c9      	beq.n	810a366 <__sflush_r+0x1a>
 810a3d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a3d6:	4299      	cmp	r1, r3
 810a3d8:	d002      	beq.n	810a3e0 <__sflush_r+0x94>
 810a3da:	4628      	mov	r0, r5
 810a3dc:	f7fe f8d6 	bl	810858c <_free_r>
 810a3e0:	2000      	movs	r0, #0
 810a3e2:	6360      	str	r0, [r4, #52]	; 0x34
 810a3e4:	e7c0      	b.n	810a368 <__sflush_r+0x1c>
 810a3e6:	2301      	movs	r3, #1
 810a3e8:	4628      	mov	r0, r5
 810a3ea:	47b0      	blx	r6
 810a3ec:	1c41      	adds	r1, r0, #1
 810a3ee:	d1c8      	bne.n	810a382 <__sflush_r+0x36>
 810a3f0:	682b      	ldr	r3, [r5, #0]
 810a3f2:	2b00      	cmp	r3, #0
 810a3f4:	d0c5      	beq.n	810a382 <__sflush_r+0x36>
 810a3f6:	2b1d      	cmp	r3, #29
 810a3f8:	d001      	beq.n	810a3fe <__sflush_r+0xb2>
 810a3fa:	2b16      	cmp	r3, #22
 810a3fc:	d101      	bne.n	810a402 <__sflush_r+0xb6>
 810a3fe:	602f      	str	r7, [r5, #0]
 810a400:	e7b1      	b.n	810a366 <__sflush_r+0x1a>
 810a402:	89a3      	ldrh	r3, [r4, #12]
 810a404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a408:	81a3      	strh	r3, [r4, #12]
 810a40a:	e7ad      	b.n	810a368 <__sflush_r+0x1c>
 810a40c:	690f      	ldr	r7, [r1, #16]
 810a40e:	2f00      	cmp	r7, #0
 810a410:	d0a9      	beq.n	810a366 <__sflush_r+0x1a>
 810a412:	0793      	lsls	r3, r2, #30
 810a414:	680e      	ldr	r6, [r1, #0]
 810a416:	bf08      	it	eq
 810a418:	694b      	ldreq	r3, [r1, #20]
 810a41a:	600f      	str	r7, [r1, #0]
 810a41c:	bf18      	it	ne
 810a41e:	2300      	movne	r3, #0
 810a420:	eba6 0807 	sub.w	r8, r6, r7
 810a424:	608b      	str	r3, [r1, #8]
 810a426:	f1b8 0f00 	cmp.w	r8, #0
 810a42a:	dd9c      	ble.n	810a366 <__sflush_r+0x1a>
 810a42c:	6a21      	ldr	r1, [r4, #32]
 810a42e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810a430:	4643      	mov	r3, r8
 810a432:	463a      	mov	r2, r7
 810a434:	4628      	mov	r0, r5
 810a436:	47b0      	blx	r6
 810a438:	2800      	cmp	r0, #0
 810a43a:	dc06      	bgt.n	810a44a <__sflush_r+0xfe>
 810a43c:	89a3      	ldrh	r3, [r4, #12]
 810a43e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a442:	81a3      	strh	r3, [r4, #12]
 810a444:	f04f 30ff 	mov.w	r0, #4294967295
 810a448:	e78e      	b.n	810a368 <__sflush_r+0x1c>
 810a44a:	4407      	add	r7, r0
 810a44c:	eba8 0800 	sub.w	r8, r8, r0
 810a450:	e7e9      	b.n	810a426 <__sflush_r+0xda>
 810a452:	bf00      	nop
 810a454:	dfbffffe 	.word	0xdfbffffe

0810a458 <_fflush_r>:
 810a458:	b538      	push	{r3, r4, r5, lr}
 810a45a:	690b      	ldr	r3, [r1, #16]
 810a45c:	4605      	mov	r5, r0
 810a45e:	460c      	mov	r4, r1
 810a460:	b913      	cbnz	r3, 810a468 <_fflush_r+0x10>
 810a462:	2500      	movs	r5, #0
 810a464:	4628      	mov	r0, r5
 810a466:	bd38      	pop	{r3, r4, r5, pc}
 810a468:	b118      	cbz	r0, 810a472 <_fflush_r+0x1a>
 810a46a:	6a03      	ldr	r3, [r0, #32]
 810a46c:	b90b      	cbnz	r3, 810a472 <_fflush_r+0x1a>
 810a46e:	f7fc ffef 	bl	8107450 <__sinit>
 810a472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a476:	2b00      	cmp	r3, #0
 810a478:	d0f3      	beq.n	810a462 <_fflush_r+0xa>
 810a47a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810a47c:	07d0      	lsls	r0, r2, #31
 810a47e:	d404      	bmi.n	810a48a <_fflush_r+0x32>
 810a480:	0599      	lsls	r1, r3, #22
 810a482:	d402      	bmi.n	810a48a <_fflush_r+0x32>
 810a484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a486:	f7fd f9fc 	bl	8107882 <__retarget_lock_acquire_recursive>
 810a48a:	4628      	mov	r0, r5
 810a48c:	4621      	mov	r1, r4
 810a48e:	f7ff ff5d 	bl	810a34c <__sflush_r>
 810a492:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810a494:	07da      	lsls	r2, r3, #31
 810a496:	4605      	mov	r5, r0
 810a498:	d4e4      	bmi.n	810a464 <_fflush_r+0xc>
 810a49a:	89a3      	ldrh	r3, [r4, #12]
 810a49c:	059b      	lsls	r3, r3, #22
 810a49e:	d4e1      	bmi.n	810a464 <_fflush_r+0xc>
 810a4a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a4a2:	f7fd f9ef 	bl	8107884 <__retarget_lock_release_recursive>
 810a4a6:	e7dd      	b.n	810a464 <_fflush_r+0xc>

0810a4a8 <__swhatbuf_r>:
 810a4a8:	b570      	push	{r4, r5, r6, lr}
 810a4aa:	460c      	mov	r4, r1
 810a4ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a4b0:	2900      	cmp	r1, #0
 810a4b2:	b096      	sub	sp, #88	; 0x58
 810a4b4:	4615      	mov	r5, r2
 810a4b6:	461e      	mov	r6, r3
 810a4b8:	da0d      	bge.n	810a4d6 <__swhatbuf_r+0x2e>
 810a4ba:	89a3      	ldrh	r3, [r4, #12]
 810a4bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 810a4c0:	f04f 0100 	mov.w	r1, #0
 810a4c4:	bf0c      	ite	eq
 810a4c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 810a4ca:	2340      	movne	r3, #64	; 0x40
 810a4cc:	2000      	movs	r0, #0
 810a4ce:	6031      	str	r1, [r6, #0]
 810a4d0:	602b      	str	r3, [r5, #0]
 810a4d2:	b016      	add	sp, #88	; 0x58
 810a4d4:	bd70      	pop	{r4, r5, r6, pc}
 810a4d6:	466a      	mov	r2, sp
 810a4d8:	f000 f874 	bl	810a5c4 <_fstat_r>
 810a4dc:	2800      	cmp	r0, #0
 810a4de:	dbec      	blt.n	810a4ba <__swhatbuf_r+0x12>
 810a4e0:	9901      	ldr	r1, [sp, #4]
 810a4e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 810a4e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 810a4ea:	4259      	negs	r1, r3
 810a4ec:	4159      	adcs	r1, r3
 810a4ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810a4f2:	e7eb      	b.n	810a4cc <__swhatbuf_r+0x24>

0810a4f4 <__smakebuf_r>:
 810a4f4:	898b      	ldrh	r3, [r1, #12]
 810a4f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810a4f8:	079d      	lsls	r5, r3, #30
 810a4fa:	4606      	mov	r6, r0
 810a4fc:	460c      	mov	r4, r1
 810a4fe:	d507      	bpl.n	810a510 <__smakebuf_r+0x1c>
 810a500:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810a504:	6023      	str	r3, [r4, #0]
 810a506:	6123      	str	r3, [r4, #16]
 810a508:	2301      	movs	r3, #1
 810a50a:	6163      	str	r3, [r4, #20]
 810a50c:	b002      	add	sp, #8
 810a50e:	bd70      	pop	{r4, r5, r6, pc}
 810a510:	ab01      	add	r3, sp, #4
 810a512:	466a      	mov	r2, sp
 810a514:	f7ff ffc8 	bl	810a4a8 <__swhatbuf_r>
 810a518:	9900      	ldr	r1, [sp, #0]
 810a51a:	4605      	mov	r5, r0
 810a51c:	4630      	mov	r0, r6
 810a51e:	f7fe f8a9 	bl	8108674 <_malloc_r>
 810a522:	b948      	cbnz	r0, 810a538 <__smakebuf_r+0x44>
 810a524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a528:	059a      	lsls	r2, r3, #22
 810a52a:	d4ef      	bmi.n	810a50c <__smakebuf_r+0x18>
 810a52c:	f023 0303 	bic.w	r3, r3, #3
 810a530:	f043 0302 	orr.w	r3, r3, #2
 810a534:	81a3      	strh	r3, [r4, #12]
 810a536:	e7e3      	b.n	810a500 <__smakebuf_r+0xc>
 810a538:	89a3      	ldrh	r3, [r4, #12]
 810a53a:	6020      	str	r0, [r4, #0]
 810a53c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a540:	81a3      	strh	r3, [r4, #12]
 810a542:	9b00      	ldr	r3, [sp, #0]
 810a544:	6163      	str	r3, [r4, #20]
 810a546:	9b01      	ldr	r3, [sp, #4]
 810a548:	6120      	str	r0, [r4, #16]
 810a54a:	b15b      	cbz	r3, 810a564 <__smakebuf_r+0x70>
 810a54c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a550:	4630      	mov	r0, r6
 810a552:	f000 f849 	bl	810a5e8 <_isatty_r>
 810a556:	b128      	cbz	r0, 810a564 <__smakebuf_r+0x70>
 810a558:	89a3      	ldrh	r3, [r4, #12]
 810a55a:	f023 0303 	bic.w	r3, r3, #3
 810a55e:	f043 0301 	orr.w	r3, r3, #1
 810a562:	81a3      	strh	r3, [r4, #12]
 810a564:	89a3      	ldrh	r3, [r4, #12]
 810a566:	431d      	orrs	r5, r3
 810a568:	81a5      	strh	r5, [r4, #12]
 810a56a:	e7cf      	b.n	810a50c <__smakebuf_r+0x18>

0810a56c <memmove>:
 810a56c:	4288      	cmp	r0, r1
 810a56e:	b510      	push	{r4, lr}
 810a570:	eb01 0402 	add.w	r4, r1, r2
 810a574:	d902      	bls.n	810a57c <memmove+0x10>
 810a576:	4284      	cmp	r4, r0
 810a578:	4623      	mov	r3, r4
 810a57a:	d807      	bhi.n	810a58c <memmove+0x20>
 810a57c:	1e43      	subs	r3, r0, #1
 810a57e:	42a1      	cmp	r1, r4
 810a580:	d008      	beq.n	810a594 <memmove+0x28>
 810a582:	f811 2b01 	ldrb.w	r2, [r1], #1
 810a586:	f803 2f01 	strb.w	r2, [r3, #1]!
 810a58a:	e7f8      	b.n	810a57e <memmove+0x12>
 810a58c:	4402      	add	r2, r0
 810a58e:	4601      	mov	r1, r0
 810a590:	428a      	cmp	r2, r1
 810a592:	d100      	bne.n	810a596 <memmove+0x2a>
 810a594:	bd10      	pop	{r4, pc}
 810a596:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810a59a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810a59e:	e7f7      	b.n	810a590 <memmove+0x24>

0810a5a0 <strncmp>:
 810a5a0:	b510      	push	{r4, lr}
 810a5a2:	b16a      	cbz	r2, 810a5c0 <strncmp+0x20>
 810a5a4:	3901      	subs	r1, #1
 810a5a6:	1884      	adds	r4, r0, r2
 810a5a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 810a5ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810a5b0:	429a      	cmp	r2, r3
 810a5b2:	d103      	bne.n	810a5bc <strncmp+0x1c>
 810a5b4:	42a0      	cmp	r0, r4
 810a5b6:	d001      	beq.n	810a5bc <strncmp+0x1c>
 810a5b8:	2a00      	cmp	r2, #0
 810a5ba:	d1f5      	bne.n	810a5a8 <strncmp+0x8>
 810a5bc:	1ad0      	subs	r0, r2, r3
 810a5be:	bd10      	pop	{r4, pc}
 810a5c0:	4610      	mov	r0, r2
 810a5c2:	e7fc      	b.n	810a5be <strncmp+0x1e>

0810a5c4 <_fstat_r>:
 810a5c4:	b538      	push	{r3, r4, r5, lr}
 810a5c6:	4d07      	ldr	r5, [pc, #28]	; (810a5e4 <_fstat_r+0x20>)
 810a5c8:	2300      	movs	r3, #0
 810a5ca:	4604      	mov	r4, r0
 810a5cc:	4608      	mov	r0, r1
 810a5ce:	4611      	mov	r1, r2
 810a5d0:	602b      	str	r3, [r5, #0]
 810a5d2:	f7f7 fafb 	bl	8101bcc <_fstat>
 810a5d6:	1c43      	adds	r3, r0, #1
 810a5d8:	d102      	bne.n	810a5e0 <_fstat_r+0x1c>
 810a5da:	682b      	ldr	r3, [r5, #0]
 810a5dc:	b103      	cbz	r3, 810a5e0 <_fstat_r+0x1c>
 810a5de:	6023      	str	r3, [r4, #0]
 810a5e0:	bd38      	pop	{r3, r4, r5, pc}
 810a5e2:	bf00      	nop
 810a5e4:	10000430 	.word	0x10000430

0810a5e8 <_isatty_r>:
 810a5e8:	b538      	push	{r3, r4, r5, lr}
 810a5ea:	4d06      	ldr	r5, [pc, #24]	; (810a604 <_isatty_r+0x1c>)
 810a5ec:	2300      	movs	r3, #0
 810a5ee:	4604      	mov	r4, r0
 810a5f0:	4608      	mov	r0, r1
 810a5f2:	602b      	str	r3, [r5, #0]
 810a5f4:	f7f7 fafa 	bl	8101bec <_isatty>
 810a5f8:	1c43      	adds	r3, r0, #1
 810a5fa:	d102      	bne.n	810a602 <_isatty_r+0x1a>
 810a5fc:	682b      	ldr	r3, [r5, #0]
 810a5fe:	b103      	cbz	r3, 810a602 <_isatty_r+0x1a>
 810a600:	6023      	str	r3, [r4, #0]
 810a602:	bd38      	pop	{r3, r4, r5, pc}
 810a604:	10000430 	.word	0x10000430

0810a608 <_sbrk_r>:
 810a608:	b538      	push	{r3, r4, r5, lr}
 810a60a:	4d06      	ldr	r5, [pc, #24]	; (810a624 <_sbrk_r+0x1c>)
 810a60c:	2300      	movs	r3, #0
 810a60e:	4604      	mov	r4, r0
 810a610:	4608      	mov	r0, r1
 810a612:	602b      	str	r3, [r5, #0]
 810a614:	f7f7 fb02 	bl	8101c1c <_sbrk>
 810a618:	1c43      	adds	r3, r0, #1
 810a61a:	d102      	bne.n	810a622 <_sbrk_r+0x1a>
 810a61c:	682b      	ldr	r3, [r5, #0]
 810a61e:	b103      	cbz	r3, 810a622 <_sbrk_r+0x1a>
 810a620:	6023      	str	r3, [r4, #0]
 810a622:	bd38      	pop	{r3, r4, r5, pc}
 810a624:	10000430 	.word	0x10000430

0810a628 <memcpy>:
 810a628:	440a      	add	r2, r1
 810a62a:	4291      	cmp	r1, r2
 810a62c:	f100 33ff 	add.w	r3, r0, #4294967295
 810a630:	d100      	bne.n	810a634 <memcpy+0xc>
 810a632:	4770      	bx	lr
 810a634:	b510      	push	{r4, lr}
 810a636:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a63a:	f803 4f01 	strb.w	r4, [r3, #1]!
 810a63e:	4291      	cmp	r1, r2
 810a640:	d1f9      	bne.n	810a636 <memcpy+0xe>
 810a642:	bd10      	pop	{r4, pc}
 810a644:	0000      	movs	r0, r0
	...

0810a648 <nan>:
 810a648:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810a650 <nan+0x8>
 810a64c:	4770      	bx	lr
 810a64e:	bf00      	nop
 810a650:	00000000 	.word	0x00000000
 810a654:	7ff80000 	.word	0x7ff80000

0810a658 <__assert_func>:
 810a658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810a65a:	4614      	mov	r4, r2
 810a65c:	461a      	mov	r2, r3
 810a65e:	4b09      	ldr	r3, [pc, #36]	; (810a684 <__assert_func+0x2c>)
 810a660:	681b      	ldr	r3, [r3, #0]
 810a662:	4605      	mov	r5, r0
 810a664:	68d8      	ldr	r0, [r3, #12]
 810a666:	b14c      	cbz	r4, 810a67c <__assert_func+0x24>
 810a668:	4b07      	ldr	r3, [pc, #28]	; (810a688 <__assert_func+0x30>)
 810a66a:	9100      	str	r1, [sp, #0]
 810a66c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810a670:	4906      	ldr	r1, [pc, #24]	; (810a68c <__assert_func+0x34>)
 810a672:	462b      	mov	r3, r5
 810a674:	f000 fbca 	bl	810ae0c <fiprintf>
 810a678:	f000 fbda 	bl	810ae30 <abort>
 810a67c:	4b04      	ldr	r3, [pc, #16]	; (810a690 <__assert_func+0x38>)
 810a67e:	461c      	mov	r4, r3
 810a680:	e7f3      	b.n	810a66a <__assert_func+0x12>
 810a682:	bf00      	nop
 810a684:	10000074 	.word	0x10000074
 810a688:	0810b39a 	.word	0x0810b39a
 810a68c:	0810b3a7 	.word	0x0810b3a7
 810a690:	0810b3d5 	.word	0x0810b3d5

0810a694 <_calloc_r>:
 810a694:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810a696:	fba1 2402 	umull	r2, r4, r1, r2
 810a69a:	b94c      	cbnz	r4, 810a6b0 <_calloc_r+0x1c>
 810a69c:	4611      	mov	r1, r2
 810a69e:	9201      	str	r2, [sp, #4]
 810a6a0:	f7fd ffe8 	bl	8108674 <_malloc_r>
 810a6a4:	9a01      	ldr	r2, [sp, #4]
 810a6a6:	4605      	mov	r5, r0
 810a6a8:	b930      	cbnz	r0, 810a6b8 <_calloc_r+0x24>
 810a6aa:	4628      	mov	r0, r5
 810a6ac:	b003      	add	sp, #12
 810a6ae:	bd30      	pop	{r4, r5, pc}
 810a6b0:	220c      	movs	r2, #12
 810a6b2:	6002      	str	r2, [r0, #0]
 810a6b4:	2500      	movs	r5, #0
 810a6b6:	e7f8      	b.n	810a6aa <_calloc_r+0x16>
 810a6b8:	4621      	mov	r1, r4
 810a6ba:	f7fd f865 	bl	8107788 <memset>
 810a6be:	e7f4      	b.n	810a6aa <_calloc_r+0x16>

0810a6c0 <rshift>:
 810a6c0:	6903      	ldr	r3, [r0, #16]
 810a6c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810a6c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810a6ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 810a6ce:	f100 0414 	add.w	r4, r0, #20
 810a6d2:	dd45      	ble.n	810a760 <rshift+0xa0>
 810a6d4:	f011 011f 	ands.w	r1, r1, #31
 810a6d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810a6dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810a6e0:	d10c      	bne.n	810a6fc <rshift+0x3c>
 810a6e2:	f100 0710 	add.w	r7, r0, #16
 810a6e6:	4629      	mov	r1, r5
 810a6e8:	42b1      	cmp	r1, r6
 810a6ea:	d334      	bcc.n	810a756 <rshift+0x96>
 810a6ec:	1a9b      	subs	r3, r3, r2
 810a6ee:	009b      	lsls	r3, r3, #2
 810a6f0:	1eea      	subs	r2, r5, #3
 810a6f2:	4296      	cmp	r6, r2
 810a6f4:	bf38      	it	cc
 810a6f6:	2300      	movcc	r3, #0
 810a6f8:	4423      	add	r3, r4
 810a6fa:	e015      	b.n	810a728 <rshift+0x68>
 810a6fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810a700:	f1c1 0820 	rsb	r8, r1, #32
 810a704:	40cf      	lsrs	r7, r1
 810a706:	f105 0e04 	add.w	lr, r5, #4
 810a70a:	46a1      	mov	r9, r4
 810a70c:	4576      	cmp	r6, lr
 810a70e:	46f4      	mov	ip, lr
 810a710:	d815      	bhi.n	810a73e <rshift+0x7e>
 810a712:	1a9a      	subs	r2, r3, r2
 810a714:	0092      	lsls	r2, r2, #2
 810a716:	3a04      	subs	r2, #4
 810a718:	3501      	adds	r5, #1
 810a71a:	42ae      	cmp	r6, r5
 810a71c:	bf38      	it	cc
 810a71e:	2200      	movcc	r2, #0
 810a720:	18a3      	adds	r3, r4, r2
 810a722:	50a7      	str	r7, [r4, r2]
 810a724:	b107      	cbz	r7, 810a728 <rshift+0x68>
 810a726:	3304      	adds	r3, #4
 810a728:	1b1a      	subs	r2, r3, r4
 810a72a:	42a3      	cmp	r3, r4
 810a72c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810a730:	bf08      	it	eq
 810a732:	2300      	moveq	r3, #0
 810a734:	6102      	str	r2, [r0, #16]
 810a736:	bf08      	it	eq
 810a738:	6143      	streq	r3, [r0, #20]
 810a73a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810a73e:	f8dc c000 	ldr.w	ip, [ip]
 810a742:	fa0c fc08 	lsl.w	ip, ip, r8
 810a746:	ea4c 0707 	orr.w	r7, ip, r7
 810a74a:	f849 7b04 	str.w	r7, [r9], #4
 810a74e:	f85e 7b04 	ldr.w	r7, [lr], #4
 810a752:	40cf      	lsrs	r7, r1
 810a754:	e7da      	b.n	810a70c <rshift+0x4c>
 810a756:	f851 cb04 	ldr.w	ip, [r1], #4
 810a75a:	f847 cf04 	str.w	ip, [r7, #4]!
 810a75e:	e7c3      	b.n	810a6e8 <rshift+0x28>
 810a760:	4623      	mov	r3, r4
 810a762:	e7e1      	b.n	810a728 <rshift+0x68>

0810a764 <__hexdig_fun>:
 810a764:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810a768:	2b09      	cmp	r3, #9
 810a76a:	d802      	bhi.n	810a772 <__hexdig_fun+0xe>
 810a76c:	3820      	subs	r0, #32
 810a76e:	b2c0      	uxtb	r0, r0
 810a770:	4770      	bx	lr
 810a772:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810a776:	2b05      	cmp	r3, #5
 810a778:	d801      	bhi.n	810a77e <__hexdig_fun+0x1a>
 810a77a:	3847      	subs	r0, #71	; 0x47
 810a77c:	e7f7      	b.n	810a76e <__hexdig_fun+0xa>
 810a77e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810a782:	2b05      	cmp	r3, #5
 810a784:	d801      	bhi.n	810a78a <__hexdig_fun+0x26>
 810a786:	3827      	subs	r0, #39	; 0x27
 810a788:	e7f1      	b.n	810a76e <__hexdig_fun+0xa>
 810a78a:	2000      	movs	r0, #0
 810a78c:	4770      	bx	lr
	...

0810a790 <__gethex>:
 810a790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a794:	4617      	mov	r7, r2
 810a796:	680a      	ldr	r2, [r1, #0]
 810a798:	b085      	sub	sp, #20
 810a79a:	f102 0b02 	add.w	fp, r2, #2
 810a79e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810a7a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810a7a6:	4681      	mov	r9, r0
 810a7a8:	468a      	mov	sl, r1
 810a7aa:	9302      	str	r3, [sp, #8]
 810a7ac:	32fe      	adds	r2, #254	; 0xfe
 810a7ae:	eb02 030b 	add.w	r3, r2, fp
 810a7b2:	46d8      	mov	r8, fp
 810a7b4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 810a7b8:	9301      	str	r3, [sp, #4]
 810a7ba:	2830      	cmp	r0, #48	; 0x30
 810a7bc:	d0f7      	beq.n	810a7ae <__gethex+0x1e>
 810a7be:	f7ff ffd1 	bl	810a764 <__hexdig_fun>
 810a7c2:	4604      	mov	r4, r0
 810a7c4:	2800      	cmp	r0, #0
 810a7c6:	d138      	bne.n	810a83a <__gethex+0xaa>
 810a7c8:	49a7      	ldr	r1, [pc, #668]	; (810aa68 <__gethex+0x2d8>)
 810a7ca:	2201      	movs	r2, #1
 810a7cc:	4640      	mov	r0, r8
 810a7ce:	f7ff fee7 	bl	810a5a0 <strncmp>
 810a7d2:	4606      	mov	r6, r0
 810a7d4:	2800      	cmp	r0, #0
 810a7d6:	d169      	bne.n	810a8ac <__gethex+0x11c>
 810a7d8:	f898 0001 	ldrb.w	r0, [r8, #1]
 810a7dc:	465d      	mov	r5, fp
 810a7de:	f7ff ffc1 	bl	810a764 <__hexdig_fun>
 810a7e2:	2800      	cmp	r0, #0
 810a7e4:	d064      	beq.n	810a8b0 <__gethex+0x120>
 810a7e6:	465a      	mov	r2, fp
 810a7e8:	7810      	ldrb	r0, [r2, #0]
 810a7ea:	2830      	cmp	r0, #48	; 0x30
 810a7ec:	4690      	mov	r8, r2
 810a7ee:	f102 0201 	add.w	r2, r2, #1
 810a7f2:	d0f9      	beq.n	810a7e8 <__gethex+0x58>
 810a7f4:	f7ff ffb6 	bl	810a764 <__hexdig_fun>
 810a7f8:	2301      	movs	r3, #1
 810a7fa:	fab0 f480 	clz	r4, r0
 810a7fe:	0964      	lsrs	r4, r4, #5
 810a800:	465e      	mov	r6, fp
 810a802:	9301      	str	r3, [sp, #4]
 810a804:	4642      	mov	r2, r8
 810a806:	4615      	mov	r5, r2
 810a808:	3201      	adds	r2, #1
 810a80a:	7828      	ldrb	r0, [r5, #0]
 810a80c:	f7ff ffaa 	bl	810a764 <__hexdig_fun>
 810a810:	2800      	cmp	r0, #0
 810a812:	d1f8      	bne.n	810a806 <__gethex+0x76>
 810a814:	4994      	ldr	r1, [pc, #592]	; (810aa68 <__gethex+0x2d8>)
 810a816:	2201      	movs	r2, #1
 810a818:	4628      	mov	r0, r5
 810a81a:	f7ff fec1 	bl	810a5a0 <strncmp>
 810a81e:	b978      	cbnz	r0, 810a840 <__gethex+0xb0>
 810a820:	b946      	cbnz	r6, 810a834 <__gethex+0xa4>
 810a822:	1c6e      	adds	r6, r5, #1
 810a824:	4632      	mov	r2, r6
 810a826:	4615      	mov	r5, r2
 810a828:	3201      	adds	r2, #1
 810a82a:	7828      	ldrb	r0, [r5, #0]
 810a82c:	f7ff ff9a 	bl	810a764 <__hexdig_fun>
 810a830:	2800      	cmp	r0, #0
 810a832:	d1f8      	bne.n	810a826 <__gethex+0x96>
 810a834:	1b73      	subs	r3, r6, r5
 810a836:	009e      	lsls	r6, r3, #2
 810a838:	e004      	b.n	810a844 <__gethex+0xb4>
 810a83a:	2400      	movs	r4, #0
 810a83c:	4626      	mov	r6, r4
 810a83e:	e7e1      	b.n	810a804 <__gethex+0x74>
 810a840:	2e00      	cmp	r6, #0
 810a842:	d1f7      	bne.n	810a834 <__gethex+0xa4>
 810a844:	782b      	ldrb	r3, [r5, #0]
 810a846:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810a84a:	2b50      	cmp	r3, #80	; 0x50
 810a84c:	d13d      	bne.n	810a8ca <__gethex+0x13a>
 810a84e:	786b      	ldrb	r3, [r5, #1]
 810a850:	2b2b      	cmp	r3, #43	; 0x2b
 810a852:	d02f      	beq.n	810a8b4 <__gethex+0x124>
 810a854:	2b2d      	cmp	r3, #45	; 0x2d
 810a856:	d031      	beq.n	810a8bc <__gethex+0x12c>
 810a858:	1c69      	adds	r1, r5, #1
 810a85a:	f04f 0b00 	mov.w	fp, #0
 810a85e:	7808      	ldrb	r0, [r1, #0]
 810a860:	f7ff ff80 	bl	810a764 <__hexdig_fun>
 810a864:	1e42      	subs	r2, r0, #1
 810a866:	b2d2      	uxtb	r2, r2
 810a868:	2a18      	cmp	r2, #24
 810a86a:	d82e      	bhi.n	810a8ca <__gethex+0x13a>
 810a86c:	f1a0 0210 	sub.w	r2, r0, #16
 810a870:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810a874:	f7ff ff76 	bl	810a764 <__hexdig_fun>
 810a878:	f100 3cff 	add.w	ip, r0, #4294967295
 810a87c:	fa5f fc8c 	uxtb.w	ip, ip
 810a880:	f1bc 0f18 	cmp.w	ip, #24
 810a884:	d91d      	bls.n	810a8c2 <__gethex+0x132>
 810a886:	f1bb 0f00 	cmp.w	fp, #0
 810a88a:	d000      	beq.n	810a88e <__gethex+0xfe>
 810a88c:	4252      	negs	r2, r2
 810a88e:	4416      	add	r6, r2
 810a890:	f8ca 1000 	str.w	r1, [sl]
 810a894:	b1dc      	cbz	r4, 810a8ce <__gethex+0x13e>
 810a896:	9b01      	ldr	r3, [sp, #4]
 810a898:	2b00      	cmp	r3, #0
 810a89a:	bf14      	ite	ne
 810a89c:	f04f 0800 	movne.w	r8, #0
 810a8a0:	f04f 0806 	moveq.w	r8, #6
 810a8a4:	4640      	mov	r0, r8
 810a8a6:	b005      	add	sp, #20
 810a8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a8ac:	4645      	mov	r5, r8
 810a8ae:	4626      	mov	r6, r4
 810a8b0:	2401      	movs	r4, #1
 810a8b2:	e7c7      	b.n	810a844 <__gethex+0xb4>
 810a8b4:	f04f 0b00 	mov.w	fp, #0
 810a8b8:	1ca9      	adds	r1, r5, #2
 810a8ba:	e7d0      	b.n	810a85e <__gethex+0xce>
 810a8bc:	f04f 0b01 	mov.w	fp, #1
 810a8c0:	e7fa      	b.n	810a8b8 <__gethex+0x128>
 810a8c2:	230a      	movs	r3, #10
 810a8c4:	fb03 0002 	mla	r0, r3, r2, r0
 810a8c8:	e7d0      	b.n	810a86c <__gethex+0xdc>
 810a8ca:	4629      	mov	r1, r5
 810a8cc:	e7e0      	b.n	810a890 <__gethex+0x100>
 810a8ce:	eba5 0308 	sub.w	r3, r5, r8
 810a8d2:	3b01      	subs	r3, #1
 810a8d4:	4621      	mov	r1, r4
 810a8d6:	2b07      	cmp	r3, #7
 810a8d8:	dc0a      	bgt.n	810a8f0 <__gethex+0x160>
 810a8da:	4648      	mov	r0, r9
 810a8dc:	f7fd ff56 	bl	810878c <_Balloc>
 810a8e0:	4604      	mov	r4, r0
 810a8e2:	b940      	cbnz	r0, 810a8f6 <__gethex+0x166>
 810a8e4:	4b61      	ldr	r3, [pc, #388]	; (810aa6c <__gethex+0x2dc>)
 810a8e6:	4602      	mov	r2, r0
 810a8e8:	21e4      	movs	r1, #228	; 0xe4
 810a8ea:	4861      	ldr	r0, [pc, #388]	; (810aa70 <__gethex+0x2e0>)
 810a8ec:	f7ff feb4 	bl	810a658 <__assert_func>
 810a8f0:	3101      	adds	r1, #1
 810a8f2:	105b      	asrs	r3, r3, #1
 810a8f4:	e7ef      	b.n	810a8d6 <__gethex+0x146>
 810a8f6:	f100 0a14 	add.w	sl, r0, #20
 810a8fa:	2300      	movs	r3, #0
 810a8fc:	495a      	ldr	r1, [pc, #360]	; (810aa68 <__gethex+0x2d8>)
 810a8fe:	f8cd a004 	str.w	sl, [sp, #4]
 810a902:	469b      	mov	fp, r3
 810a904:	45a8      	cmp	r8, r5
 810a906:	d342      	bcc.n	810a98e <__gethex+0x1fe>
 810a908:	9801      	ldr	r0, [sp, #4]
 810a90a:	f840 bb04 	str.w	fp, [r0], #4
 810a90e:	eba0 000a 	sub.w	r0, r0, sl
 810a912:	1080      	asrs	r0, r0, #2
 810a914:	6120      	str	r0, [r4, #16]
 810a916:	ea4f 1840 	mov.w	r8, r0, lsl #5
 810a91a:	4658      	mov	r0, fp
 810a91c:	f7fe f828 	bl	8108970 <__hi0bits>
 810a920:	683d      	ldr	r5, [r7, #0]
 810a922:	eba8 0000 	sub.w	r0, r8, r0
 810a926:	42a8      	cmp	r0, r5
 810a928:	dd59      	ble.n	810a9de <__gethex+0x24e>
 810a92a:	eba0 0805 	sub.w	r8, r0, r5
 810a92e:	4641      	mov	r1, r8
 810a930:	4620      	mov	r0, r4
 810a932:	f7fe fbb7 	bl	81090a4 <__any_on>
 810a936:	4683      	mov	fp, r0
 810a938:	b1b8      	cbz	r0, 810a96a <__gethex+0x1da>
 810a93a:	f108 33ff 	add.w	r3, r8, #4294967295
 810a93e:	1159      	asrs	r1, r3, #5
 810a940:	f003 021f 	and.w	r2, r3, #31
 810a944:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810a948:	f04f 0b01 	mov.w	fp, #1
 810a94c:	fa0b f202 	lsl.w	r2, fp, r2
 810a950:	420a      	tst	r2, r1
 810a952:	d00a      	beq.n	810a96a <__gethex+0x1da>
 810a954:	455b      	cmp	r3, fp
 810a956:	dd06      	ble.n	810a966 <__gethex+0x1d6>
 810a958:	f1a8 0102 	sub.w	r1, r8, #2
 810a95c:	4620      	mov	r0, r4
 810a95e:	f7fe fba1 	bl	81090a4 <__any_on>
 810a962:	2800      	cmp	r0, #0
 810a964:	d138      	bne.n	810a9d8 <__gethex+0x248>
 810a966:	f04f 0b02 	mov.w	fp, #2
 810a96a:	4641      	mov	r1, r8
 810a96c:	4620      	mov	r0, r4
 810a96e:	f7ff fea7 	bl	810a6c0 <rshift>
 810a972:	4446      	add	r6, r8
 810a974:	68bb      	ldr	r3, [r7, #8]
 810a976:	42b3      	cmp	r3, r6
 810a978:	da41      	bge.n	810a9fe <__gethex+0x26e>
 810a97a:	4621      	mov	r1, r4
 810a97c:	4648      	mov	r0, r9
 810a97e:	f7fd ff45 	bl	810880c <_Bfree>
 810a982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810a984:	2300      	movs	r3, #0
 810a986:	6013      	str	r3, [r2, #0]
 810a988:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 810a98c:	e78a      	b.n	810a8a4 <__gethex+0x114>
 810a98e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 810a992:	2a2e      	cmp	r2, #46	; 0x2e
 810a994:	d014      	beq.n	810a9c0 <__gethex+0x230>
 810a996:	2b20      	cmp	r3, #32
 810a998:	d106      	bne.n	810a9a8 <__gethex+0x218>
 810a99a:	9b01      	ldr	r3, [sp, #4]
 810a99c:	f843 bb04 	str.w	fp, [r3], #4
 810a9a0:	f04f 0b00 	mov.w	fp, #0
 810a9a4:	9301      	str	r3, [sp, #4]
 810a9a6:	465b      	mov	r3, fp
 810a9a8:	7828      	ldrb	r0, [r5, #0]
 810a9aa:	9303      	str	r3, [sp, #12]
 810a9ac:	f7ff feda 	bl	810a764 <__hexdig_fun>
 810a9b0:	9b03      	ldr	r3, [sp, #12]
 810a9b2:	f000 000f 	and.w	r0, r0, #15
 810a9b6:	4098      	lsls	r0, r3
 810a9b8:	ea4b 0b00 	orr.w	fp, fp, r0
 810a9bc:	3304      	adds	r3, #4
 810a9be:	e7a1      	b.n	810a904 <__gethex+0x174>
 810a9c0:	45a8      	cmp	r8, r5
 810a9c2:	d8e8      	bhi.n	810a996 <__gethex+0x206>
 810a9c4:	2201      	movs	r2, #1
 810a9c6:	4628      	mov	r0, r5
 810a9c8:	9303      	str	r3, [sp, #12]
 810a9ca:	f7ff fde9 	bl	810a5a0 <strncmp>
 810a9ce:	4926      	ldr	r1, [pc, #152]	; (810aa68 <__gethex+0x2d8>)
 810a9d0:	9b03      	ldr	r3, [sp, #12]
 810a9d2:	2800      	cmp	r0, #0
 810a9d4:	d1df      	bne.n	810a996 <__gethex+0x206>
 810a9d6:	e795      	b.n	810a904 <__gethex+0x174>
 810a9d8:	f04f 0b03 	mov.w	fp, #3
 810a9dc:	e7c5      	b.n	810a96a <__gethex+0x1da>
 810a9de:	da0b      	bge.n	810a9f8 <__gethex+0x268>
 810a9e0:	eba5 0800 	sub.w	r8, r5, r0
 810a9e4:	4621      	mov	r1, r4
 810a9e6:	4642      	mov	r2, r8
 810a9e8:	4648      	mov	r0, r9
 810a9ea:	f7fe f929 	bl	8108c40 <__lshift>
 810a9ee:	eba6 0608 	sub.w	r6, r6, r8
 810a9f2:	4604      	mov	r4, r0
 810a9f4:	f100 0a14 	add.w	sl, r0, #20
 810a9f8:	f04f 0b00 	mov.w	fp, #0
 810a9fc:	e7ba      	b.n	810a974 <__gethex+0x1e4>
 810a9fe:	687b      	ldr	r3, [r7, #4]
 810aa00:	42b3      	cmp	r3, r6
 810aa02:	dd73      	ble.n	810aaec <__gethex+0x35c>
 810aa04:	1b9e      	subs	r6, r3, r6
 810aa06:	42b5      	cmp	r5, r6
 810aa08:	dc34      	bgt.n	810aa74 <__gethex+0x2e4>
 810aa0a:	68fb      	ldr	r3, [r7, #12]
 810aa0c:	2b02      	cmp	r3, #2
 810aa0e:	d023      	beq.n	810aa58 <__gethex+0x2c8>
 810aa10:	2b03      	cmp	r3, #3
 810aa12:	d025      	beq.n	810aa60 <__gethex+0x2d0>
 810aa14:	2b01      	cmp	r3, #1
 810aa16:	d115      	bne.n	810aa44 <__gethex+0x2b4>
 810aa18:	42b5      	cmp	r5, r6
 810aa1a:	d113      	bne.n	810aa44 <__gethex+0x2b4>
 810aa1c:	2d01      	cmp	r5, #1
 810aa1e:	d10b      	bne.n	810aa38 <__gethex+0x2a8>
 810aa20:	9a02      	ldr	r2, [sp, #8]
 810aa22:	687b      	ldr	r3, [r7, #4]
 810aa24:	6013      	str	r3, [r2, #0]
 810aa26:	2301      	movs	r3, #1
 810aa28:	6123      	str	r3, [r4, #16]
 810aa2a:	f8ca 3000 	str.w	r3, [sl]
 810aa2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810aa30:	f04f 0862 	mov.w	r8, #98	; 0x62
 810aa34:	601c      	str	r4, [r3, #0]
 810aa36:	e735      	b.n	810a8a4 <__gethex+0x114>
 810aa38:	1e69      	subs	r1, r5, #1
 810aa3a:	4620      	mov	r0, r4
 810aa3c:	f7fe fb32 	bl	81090a4 <__any_on>
 810aa40:	2800      	cmp	r0, #0
 810aa42:	d1ed      	bne.n	810aa20 <__gethex+0x290>
 810aa44:	4621      	mov	r1, r4
 810aa46:	4648      	mov	r0, r9
 810aa48:	f7fd fee0 	bl	810880c <_Bfree>
 810aa4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810aa4e:	2300      	movs	r3, #0
 810aa50:	6013      	str	r3, [r2, #0]
 810aa52:	f04f 0850 	mov.w	r8, #80	; 0x50
 810aa56:	e725      	b.n	810a8a4 <__gethex+0x114>
 810aa58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810aa5a:	2b00      	cmp	r3, #0
 810aa5c:	d1f2      	bne.n	810aa44 <__gethex+0x2b4>
 810aa5e:	e7df      	b.n	810aa20 <__gethex+0x290>
 810aa60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810aa62:	2b00      	cmp	r3, #0
 810aa64:	d1dc      	bne.n	810aa20 <__gethex+0x290>
 810aa66:	e7ed      	b.n	810aa44 <__gethex+0x2b4>
 810aa68:	0810b22c 	.word	0x0810b22c
 810aa6c:	0810b0c1 	.word	0x0810b0c1
 810aa70:	0810b3d6 	.word	0x0810b3d6
 810aa74:	f106 38ff 	add.w	r8, r6, #4294967295
 810aa78:	f1bb 0f00 	cmp.w	fp, #0
 810aa7c:	d133      	bne.n	810aae6 <__gethex+0x356>
 810aa7e:	f1b8 0f00 	cmp.w	r8, #0
 810aa82:	d004      	beq.n	810aa8e <__gethex+0x2fe>
 810aa84:	4641      	mov	r1, r8
 810aa86:	4620      	mov	r0, r4
 810aa88:	f7fe fb0c 	bl	81090a4 <__any_on>
 810aa8c:	4683      	mov	fp, r0
 810aa8e:	ea4f 1268 	mov.w	r2, r8, asr #5
 810aa92:	2301      	movs	r3, #1
 810aa94:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810aa98:	f008 081f 	and.w	r8, r8, #31
 810aa9c:	fa03 f308 	lsl.w	r3, r3, r8
 810aaa0:	4213      	tst	r3, r2
 810aaa2:	4631      	mov	r1, r6
 810aaa4:	4620      	mov	r0, r4
 810aaa6:	bf18      	it	ne
 810aaa8:	f04b 0b02 	orrne.w	fp, fp, #2
 810aaac:	1bad      	subs	r5, r5, r6
 810aaae:	f7ff fe07 	bl	810a6c0 <rshift>
 810aab2:	687e      	ldr	r6, [r7, #4]
 810aab4:	f04f 0802 	mov.w	r8, #2
 810aab8:	f1bb 0f00 	cmp.w	fp, #0
 810aabc:	d04a      	beq.n	810ab54 <__gethex+0x3c4>
 810aabe:	68fb      	ldr	r3, [r7, #12]
 810aac0:	2b02      	cmp	r3, #2
 810aac2:	d016      	beq.n	810aaf2 <__gethex+0x362>
 810aac4:	2b03      	cmp	r3, #3
 810aac6:	d018      	beq.n	810aafa <__gethex+0x36a>
 810aac8:	2b01      	cmp	r3, #1
 810aaca:	d109      	bne.n	810aae0 <__gethex+0x350>
 810aacc:	f01b 0f02 	tst.w	fp, #2
 810aad0:	d006      	beq.n	810aae0 <__gethex+0x350>
 810aad2:	f8da 3000 	ldr.w	r3, [sl]
 810aad6:	ea4b 0b03 	orr.w	fp, fp, r3
 810aada:	f01b 0f01 	tst.w	fp, #1
 810aade:	d10f      	bne.n	810ab00 <__gethex+0x370>
 810aae0:	f048 0810 	orr.w	r8, r8, #16
 810aae4:	e036      	b.n	810ab54 <__gethex+0x3c4>
 810aae6:	f04f 0b01 	mov.w	fp, #1
 810aaea:	e7d0      	b.n	810aa8e <__gethex+0x2fe>
 810aaec:	f04f 0801 	mov.w	r8, #1
 810aaf0:	e7e2      	b.n	810aab8 <__gethex+0x328>
 810aaf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810aaf4:	f1c3 0301 	rsb	r3, r3, #1
 810aaf8:	930f      	str	r3, [sp, #60]	; 0x3c
 810aafa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810aafc:	2b00      	cmp	r3, #0
 810aafe:	d0ef      	beq.n	810aae0 <__gethex+0x350>
 810ab00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810ab04:	f104 0214 	add.w	r2, r4, #20
 810ab08:	ea4f 038b 	mov.w	r3, fp, lsl #2
 810ab0c:	9301      	str	r3, [sp, #4]
 810ab0e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 810ab12:	2300      	movs	r3, #0
 810ab14:	4694      	mov	ip, r2
 810ab16:	f852 1b04 	ldr.w	r1, [r2], #4
 810ab1a:	f1b1 3fff 	cmp.w	r1, #4294967295
 810ab1e:	d01e      	beq.n	810ab5e <__gethex+0x3ce>
 810ab20:	3101      	adds	r1, #1
 810ab22:	f8cc 1000 	str.w	r1, [ip]
 810ab26:	f1b8 0f02 	cmp.w	r8, #2
 810ab2a:	f104 0214 	add.w	r2, r4, #20
 810ab2e:	d13d      	bne.n	810abac <__gethex+0x41c>
 810ab30:	683b      	ldr	r3, [r7, #0]
 810ab32:	3b01      	subs	r3, #1
 810ab34:	42ab      	cmp	r3, r5
 810ab36:	d10b      	bne.n	810ab50 <__gethex+0x3c0>
 810ab38:	1169      	asrs	r1, r5, #5
 810ab3a:	2301      	movs	r3, #1
 810ab3c:	f005 051f 	and.w	r5, r5, #31
 810ab40:	fa03 f505 	lsl.w	r5, r3, r5
 810ab44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ab48:	421d      	tst	r5, r3
 810ab4a:	bf18      	it	ne
 810ab4c:	f04f 0801 	movne.w	r8, #1
 810ab50:	f048 0820 	orr.w	r8, r8, #32
 810ab54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810ab56:	601c      	str	r4, [r3, #0]
 810ab58:	9b02      	ldr	r3, [sp, #8]
 810ab5a:	601e      	str	r6, [r3, #0]
 810ab5c:	e6a2      	b.n	810a8a4 <__gethex+0x114>
 810ab5e:	4290      	cmp	r0, r2
 810ab60:	f842 3c04 	str.w	r3, [r2, #-4]
 810ab64:	d8d6      	bhi.n	810ab14 <__gethex+0x384>
 810ab66:	68a2      	ldr	r2, [r4, #8]
 810ab68:	4593      	cmp	fp, r2
 810ab6a:	db17      	blt.n	810ab9c <__gethex+0x40c>
 810ab6c:	6861      	ldr	r1, [r4, #4]
 810ab6e:	4648      	mov	r0, r9
 810ab70:	3101      	adds	r1, #1
 810ab72:	f7fd fe0b 	bl	810878c <_Balloc>
 810ab76:	4682      	mov	sl, r0
 810ab78:	b918      	cbnz	r0, 810ab82 <__gethex+0x3f2>
 810ab7a:	4b1b      	ldr	r3, [pc, #108]	; (810abe8 <__gethex+0x458>)
 810ab7c:	4602      	mov	r2, r0
 810ab7e:	2184      	movs	r1, #132	; 0x84
 810ab80:	e6b3      	b.n	810a8ea <__gethex+0x15a>
 810ab82:	6922      	ldr	r2, [r4, #16]
 810ab84:	3202      	adds	r2, #2
 810ab86:	f104 010c 	add.w	r1, r4, #12
 810ab8a:	0092      	lsls	r2, r2, #2
 810ab8c:	300c      	adds	r0, #12
 810ab8e:	f7ff fd4b 	bl	810a628 <memcpy>
 810ab92:	4621      	mov	r1, r4
 810ab94:	4648      	mov	r0, r9
 810ab96:	f7fd fe39 	bl	810880c <_Bfree>
 810ab9a:	4654      	mov	r4, sl
 810ab9c:	6922      	ldr	r2, [r4, #16]
 810ab9e:	1c51      	adds	r1, r2, #1
 810aba0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 810aba4:	6121      	str	r1, [r4, #16]
 810aba6:	2101      	movs	r1, #1
 810aba8:	6151      	str	r1, [r2, #20]
 810abaa:	e7bc      	b.n	810ab26 <__gethex+0x396>
 810abac:	6921      	ldr	r1, [r4, #16]
 810abae:	4559      	cmp	r1, fp
 810abb0:	dd0b      	ble.n	810abca <__gethex+0x43a>
 810abb2:	2101      	movs	r1, #1
 810abb4:	4620      	mov	r0, r4
 810abb6:	f7ff fd83 	bl	810a6c0 <rshift>
 810abba:	68bb      	ldr	r3, [r7, #8]
 810abbc:	3601      	adds	r6, #1
 810abbe:	42b3      	cmp	r3, r6
 810abc0:	f6ff aedb 	blt.w	810a97a <__gethex+0x1ea>
 810abc4:	f04f 0801 	mov.w	r8, #1
 810abc8:	e7c2      	b.n	810ab50 <__gethex+0x3c0>
 810abca:	f015 051f 	ands.w	r5, r5, #31
 810abce:	d0f9      	beq.n	810abc4 <__gethex+0x434>
 810abd0:	9b01      	ldr	r3, [sp, #4]
 810abd2:	441a      	add	r2, r3
 810abd4:	f1c5 0520 	rsb	r5, r5, #32
 810abd8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 810abdc:	f7fd fec8 	bl	8108970 <__hi0bits>
 810abe0:	42a8      	cmp	r0, r5
 810abe2:	dbe6      	blt.n	810abb2 <__gethex+0x422>
 810abe4:	e7ee      	b.n	810abc4 <__gethex+0x434>
 810abe6:	bf00      	nop
 810abe8:	0810b0c1 	.word	0x0810b0c1

0810abec <L_shift>:
 810abec:	f1c2 0208 	rsb	r2, r2, #8
 810abf0:	0092      	lsls	r2, r2, #2
 810abf2:	b570      	push	{r4, r5, r6, lr}
 810abf4:	f1c2 0620 	rsb	r6, r2, #32
 810abf8:	6843      	ldr	r3, [r0, #4]
 810abfa:	6804      	ldr	r4, [r0, #0]
 810abfc:	fa03 f506 	lsl.w	r5, r3, r6
 810ac00:	432c      	orrs	r4, r5
 810ac02:	40d3      	lsrs	r3, r2
 810ac04:	6004      	str	r4, [r0, #0]
 810ac06:	f840 3f04 	str.w	r3, [r0, #4]!
 810ac0a:	4288      	cmp	r0, r1
 810ac0c:	d3f4      	bcc.n	810abf8 <L_shift+0xc>
 810ac0e:	bd70      	pop	{r4, r5, r6, pc}

0810ac10 <__match>:
 810ac10:	b530      	push	{r4, r5, lr}
 810ac12:	6803      	ldr	r3, [r0, #0]
 810ac14:	3301      	adds	r3, #1
 810ac16:	f811 4b01 	ldrb.w	r4, [r1], #1
 810ac1a:	b914      	cbnz	r4, 810ac22 <__match+0x12>
 810ac1c:	6003      	str	r3, [r0, #0]
 810ac1e:	2001      	movs	r0, #1
 810ac20:	bd30      	pop	{r4, r5, pc}
 810ac22:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ac26:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810ac2a:	2d19      	cmp	r5, #25
 810ac2c:	bf98      	it	ls
 810ac2e:	3220      	addls	r2, #32
 810ac30:	42a2      	cmp	r2, r4
 810ac32:	d0f0      	beq.n	810ac16 <__match+0x6>
 810ac34:	2000      	movs	r0, #0
 810ac36:	e7f3      	b.n	810ac20 <__match+0x10>

0810ac38 <__hexnan>:
 810ac38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ac3c:	680b      	ldr	r3, [r1, #0]
 810ac3e:	6801      	ldr	r1, [r0, #0]
 810ac40:	115e      	asrs	r6, r3, #5
 810ac42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810ac46:	f013 031f 	ands.w	r3, r3, #31
 810ac4a:	b087      	sub	sp, #28
 810ac4c:	bf18      	it	ne
 810ac4e:	3604      	addne	r6, #4
 810ac50:	2500      	movs	r5, #0
 810ac52:	1f37      	subs	r7, r6, #4
 810ac54:	4682      	mov	sl, r0
 810ac56:	4690      	mov	r8, r2
 810ac58:	9301      	str	r3, [sp, #4]
 810ac5a:	f846 5c04 	str.w	r5, [r6, #-4]
 810ac5e:	46b9      	mov	r9, r7
 810ac60:	463c      	mov	r4, r7
 810ac62:	9502      	str	r5, [sp, #8]
 810ac64:	46ab      	mov	fp, r5
 810ac66:	784a      	ldrb	r2, [r1, #1]
 810ac68:	1c4b      	adds	r3, r1, #1
 810ac6a:	9303      	str	r3, [sp, #12]
 810ac6c:	b342      	cbz	r2, 810acc0 <__hexnan+0x88>
 810ac6e:	4610      	mov	r0, r2
 810ac70:	9105      	str	r1, [sp, #20]
 810ac72:	9204      	str	r2, [sp, #16]
 810ac74:	f7ff fd76 	bl	810a764 <__hexdig_fun>
 810ac78:	2800      	cmp	r0, #0
 810ac7a:	d14f      	bne.n	810ad1c <__hexnan+0xe4>
 810ac7c:	9a04      	ldr	r2, [sp, #16]
 810ac7e:	9905      	ldr	r1, [sp, #20]
 810ac80:	2a20      	cmp	r2, #32
 810ac82:	d818      	bhi.n	810acb6 <__hexnan+0x7e>
 810ac84:	9b02      	ldr	r3, [sp, #8]
 810ac86:	459b      	cmp	fp, r3
 810ac88:	dd13      	ble.n	810acb2 <__hexnan+0x7a>
 810ac8a:	454c      	cmp	r4, r9
 810ac8c:	d206      	bcs.n	810ac9c <__hexnan+0x64>
 810ac8e:	2d07      	cmp	r5, #7
 810ac90:	dc04      	bgt.n	810ac9c <__hexnan+0x64>
 810ac92:	462a      	mov	r2, r5
 810ac94:	4649      	mov	r1, r9
 810ac96:	4620      	mov	r0, r4
 810ac98:	f7ff ffa8 	bl	810abec <L_shift>
 810ac9c:	4544      	cmp	r4, r8
 810ac9e:	d950      	bls.n	810ad42 <__hexnan+0x10a>
 810aca0:	2300      	movs	r3, #0
 810aca2:	f1a4 0904 	sub.w	r9, r4, #4
 810aca6:	f844 3c04 	str.w	r3, [r4, #-4]
 810acaa:	f8cd b008 	str.w	fp, [sp, #8]
 810acae:	464c      	mov	r4, r9
 810acb0:	461d      	mov	r5, r3
 810acb2:	9903      	ldr	r1, [sp, #12]
 810acb4:	e7d7      	b.n	810ac66 <__hexnan+0x2e>
 810acb6:	2a29      	cmp	r2, #41	; 0x29
 810acb8:	d155      	bne.n	810ad66 <__hexnan+0x12e>
 810acba:	3102      	adds	r1, #2
 810acbc:	f8ca 1000 	str.w	r1, [sl]
 810acc0:	f1bb 0f00 	cmp.w	fp, #0
 810acc4:	d04f      	beq.n	810ad66 <__hexnan+0x12e>
 810acc6:	454c      	cmp	r4, r9
 810acc8:	d206      	bcs.n	810acd8 <__hexnan+0xa0>
 810acca:	2d07      	cmp	r5, #7
 810accc:	dc04      	bgt.n	810acd8 <__hexnan+0xa0>
 810acce:	462a      	mov	r2, r5
 810acd0:	4649      	mov	r1, r9
 810acd2:	4620      	mov	r0, r4
 810acd4:	f7ff ff8a 	bl	810abec <L_shift>
 810acd8:	4544      	cmp	r4, r8
 810acda:	d934      	bls.n	810ad46 <__hexnan+0x10e>
 810acdc:	f1a8 0204 	sub.w	r2, r8, #4
 810ace0:	4623      	mov	r3, r4
 810ace2:	f853 1b04 	ldr.w	r1, [r3], #4
 810ace6:	f842 1f04 	str.w	r1, [r2, #4]!
 810acea:	429f      	cmp	r7, r3
 810acec:	d2f9      	bcs.n	810ace2 <__hexnan+0xaa>
 810acee:	1b3b      	subs	r3, r7, r4
 810acf0:	f023 0303 	bic.w	r3, r3, #3
 810acf4:	3304      	adds	r3, #4
 810acf6:	3e03      	subs	r6, #3
 810acf8:	3401      	adds	r4, #1
 810acfa:	42a6      	cmp	r6, r4
 810acfc:	bf38      	it	cc
 810acfe:	2304      	movcc	r3, #4
 810ad00:	4443      	add	r3, r8
 810ad02:	2200      	movs	r2, #0
 810ad04:	f843 2b04 	str.w	r2, [r3], #4
 810ad08:	429f      	cmp	r7, r3
 810ad0a:	d2fb      	bcs.n	810ad04 <__hexnan+0xcc>
 810ad0c:	683b      	ldr	r3, [r7, #0]
 810ad0e:	b91b      	cbnz	r3, 810ad18 <__hexnan+0xe0>
 810ad10:	4547      	cmp	r7, r8
 810ad12:	d126      	bne.n	810ad62 <__hexnan+0x12a>
 810ad14:	2301      	movs	r3, #1
 810ad16:	603b      	str	r3, [r7, #0]
 810ad18:	2005      	movs	r0, #5
 810ad1a:	e025      	b.n	810ad68 <__hexnan+0x130>
 810ad1c:	3501      	adds	r5, #1
 810ad1e:	2d08      	cmp	r5, #8
 810ad20:	f10b 0b01 	add.w	fp, fp, #1
 810ad24:	dd06      	ble.n	810ad34 <__hexnan+0xfc>
 810ad26:	4544      	cmp	r4, r8
 810ad28:	d9c3      	bls.n	810acb2 <__hexnan+0x7a>
 810ad2a:	2300      	movs	r3, #0
 810ad2c:	f844 3c04 	str.w	r3, [r4, #-4]
 810ad30:	2501      	movs	r5, #1
 810ad32:	3c04      	subs	r4, #4
 810ad34:	6822      	ldr	r2, [r4, #0]
 810ad36:	f000 000f 	and.w	r0, r0, #15
 810ad3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810ad3e:	6020      	str	r0, [r4, #0]
 810ad40:	e7b7      	b.n	810acb2 <__hexnan+0x7a>
 810ad42:	2508      	movs	r5, #8
 810ad44:	e7b5      	b.n	810acb2 <__hexnan+0x7a>
 810ad46:	9b01      	ldr	r3, [sp, #4]
 810ad48:	2b00      	cmp	r3, #0
 810ad4a:	d0df      	beq.n	810ad0c <__hexnan+0xd4>
 810ad4c:	f1c3 0320 	rsb	r3, r3, #32
 810ad50:	f04f 32ff 	mov.w	r2, #4294967295
 810ad54:	40da      	lsrs	r2, r3
 810ad56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810ad5a:	4013      	ands	r3, r2
 810ad5c:	f846 3c04 	str.w	r3, [r6, #-4]
 810ad60:	e7d4      	b.n	810ad0c <__hexnan+0xd4>
 810ad62:	3f04      	subs	r7, #4
 810ad64:	e7d2      	b.n	810ad0c <__hexnan+0xd4>
 810ad66:	2004      	movs	r0, #4
 810ad68:	b007      	add	sp, #28
 810ad6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810ad6e <__ascii_mbtowc>:
 810ad6e:	b082      	sub	sp, #8
 810ad70:	b901      	cbnz	r1, 810ad74 <__ascii_mbtowc+0x6>
 810ad72:	a901      	add	r1, sp, #4
 810ad74:	b142      	cbz	r2, 810ad88 <__ascii_mbtowc+0x1a>
 810ad76:	b14b      	cbz	r3, 810ad8c <__ascii_mbtowc+0x1e>
 810ad78:	7813      	ldrb	r3, [r2, #0]
 810ad7a:	600b      	str	r3, [r1, #0]
 810ad7c:	7812      	ldrb	r2, [r2, #0]
 810ad7e:	1e10      	subs	r0, r2, #0
 810ad80:	bf18      	it	ne
 810ad82:	2001      	movne	r0, #1
 810ad84:	b002      	add	sp, #8
 810ad86:	4770      	bx	lr
 810ad88:	4610      	mov	r0, r2
 810ad8a:	e7fb      	b.n	810ad84 <__ascii_mbtowc+0x16>
 810ad8c:	f06f 0001 	mvn.w	r0, #1
 810ad90:	e7f8      	b.n	810ad84 <__ascii_mbtowc+0x16>

0810ad92 <_realloc_r>:
 810ad92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ad96:	4680      	mov	r8, r0
 810ad98:	4614      	mov	r4, r2
 810ad9a:	460e      	mov	r6, r1
 810ad9c:	b921      	cbnz	r1, 810ada8 <_realloc_r+0x16>
 810ad9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810ada2:	4611      	mov	r1, r2
 810ada4:	f7fd bc66 	b.w	8108674 <_malloc_r>
 810ada8:	b92a      	cbnz	r2, 810adb6 <_realloc_r+0x24>
 810adaa:	f7fd fbef 	bl	810858c <_free_r>
 810adae:	4625      	mov	r5, r4
 810adb0:	4628      	mov	r0, r5
 810adb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810adb6:	f000 f842 	bl	810ae3e <_malloc_usable_size_r>
 810adba:	4284      	cmp	r4, r0
 810adbc:	4607      	mov	r7, r0
 810adbe:	d802      	bhi.n	810adc6 <_realloc_r+0x34>
 810adc0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810adc4:	d812      	bhi.n	810adec <_realloc_r+0x5a>
 810adc6:	4621      	mov	r1, r4
 810adc8:	4640      	mov	r0, r8
 810adca:	f7fd fc53 	bl	8108674 <_malloc_r>
 810adce:	4605      	mov	r5, r0
 810add0:	2800      	cmp	r0, #0
 810add2:	d0ed      	beq.n	810adb0 <_realloc_r+0x1e>
 810add4:	42bc      	cmp	r4, r7
 810add6:	4622      	mov	r2, r4
 810add8:	4631      	mov	r1, r6
 810adda:	bf28      	it	cs
 810addc:	463a      	movcs	r2, r7
 810adde:	f7ff fc23 	bl	810a628 <memcpy>
 810ade2:	4631      	mov	r1, r6
 810ade4:	4640      	mov	r0, r8
 810ade6:	f7fd fbd1 	bl	810858c <_free_r>
 810adea:	e7e1      	b.n	810adb0 <_realloc_r+0x1e>
 810adec:	4635      	mov	r5, r6
 810adee:	e7df      	b.n	810adb0 <_realloc_r+0x1e>

0810adf0 <__ascii_wctomb>:
 810adf0:	b149      	cbz	r1, 810ae06 <__ascii_wctomb+0x16>
 810adf2:	2aff      	cmp	r2, #255	; 0xff
 810adf4:	bf85      	ittet	hi
 810adf6:	238a      	movhi	r3, #138	; 0x8a
 810adf8:	6003      	strhi	r3, [r0, #0]
 810adfa:	700a      	strbls	r2, [r1, #0]
 810adfc:	f04f 30ff 	movhi.w	r0, #4294967295
 810ae00:	bf98      	it	ls
 810ae02:	2001      	movls	r0, #1
 810ae04:	4770      	bx	lr
 810ae06:	4608      	mov	r0, r1
 810ae08:	4770      	bx	lr
	...

0810ae0c <fiprintf>:
 810ae0c:	b40e      	push	{r1, r2, r3}
 810ae0e:	b503      	push	{r0, r1, lr}
 810ae10:	4601      	mov	r1, r0
 810ae12:	ab03      	add	r3, sp, #12
 810ae14:	4805      	ldr	r0, [pc, #20]	; (810ae2c <fiprintf+0x20>)
 810ae16:	f853 2b04 	ldr.w	r2, [r3], #4
 810ae1a:	6800      	ldr	r0, [r0, #0]
 810ae1c:	9301      	str	r3, [sp, #4]
 810ae1e:	f7ff f97b 	bl	810a118 <_vfiprintf_r>
 810ae22:	b002      	add	sp, #8
 810ae24:	f85d eb04 	ldr.w	lr, [sp], #4
 810ae28:	b003      	add	sp, #12
 810ae2a:	4770      	bx	lr
 810ae2c:	10000074 	.word	0x10000074

0810ae30 <abort>:
 810ae30:	b508      	push	{r3, lr}
 810ae32:	2006      	movs	r0, #6
 810ae34:	f000 f834 	bl	810aea0 <raise>
 810ae38:	2001      	movs	r0, #1
 810ae3a:	f7f6 fe78 	bl	8101b2e <_exit>

0810ae3e <_malloc_usable_size_r>:
 810ae3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810ae42:	1f18      	subs	r0, r3, #4
 810ae44:	2b00      	cmp	r3, #0
 810ae46:	bfbc      	itt	lt
 810ae48:	580b      	ldrlt	r3, [r1, r0]
 810ae4a:	18c0      	addlt	r0, r0, r3
 810ae4c:	4770      	bx	lr

0810ae4e <_raise_r>:
 810ae4e:	291f      	cmp	r1, #31
 810ae50:	b538      	push	{r3, r4, r5, lr}
 810ae52:	4604      	mov	r4, r0
 810ae54:	460d      	mov	r5, r1
 810ae56:	d904      	bls.n	810ae62 <_raise_r+0x14>
 810ae58:	2316      	movs	r3, #22
 810ae5a:	6003      	str	r3, [r0, #0]
 810ae5c:	f04f 30ff 	mov.w	r0, #4294967295
 810ae60:	bd38      	pop	{r3, r4, r5, pc}
 810ae62:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 810ae64:	b112      	cbz	r2, 810ae6c <_raise_r+0x1e>
 810ae66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ae6a:	b94b      	cbnz	r3, 810ae80 <_raise_r+0x32>
 810ae6c:	4620      	mov	r0, r4
 810ae6e:	f000 f831 	bl	810aed4 <_getpid_r>
 810ae72:	462a      	mov	r2, r5
 810ae74:	4601      	mov	r1, r0
 810ae76:	4620      	mov	r0, r4
 810ae78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810ae7c:	f000 b818 	b.w	810aeb0 <_kill_r>
 810ae80:	2b01      	cmp	r3, #1
 810ae82:	d00a      	beq.n	810ae9a <_raise_r+0x4c>
 810ae84:	1c59      	adds	r1, r3, #1
 810ae86:	d103      	bne.n	810ae90 <_raise_r+0x42>
 810ae88:	2316      	movs	r3, #22
 810ae8a:	6003      	str	r3, [r0, #0]
 810ae8c:	2001      	movs	r0, #1
 810ae8e:	e7e7      	b.n	810ae60 <_raise_r+0x12>
 810ae90:	2400      	movs	r4, #0
 810ae92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810ae96:	4628      	mov	r0, r5
 810ae98:	4798      	blx	r3
 810ae9a:	2000      	movs	r0, #0
 810ae9c:	e7e0      	b.n	810ae60 <_raise_r+0x12>
	...

0810aea0 <raise>:
 810aea0:	4b02      	ldr	r3, [pc, #8]	; (810aeac <raise+0xc>)
 810aea2:	4601      	mov	r1, r0
 810aea4:	6818      	ldr	r0, [r3, #0]
 810aea6:	f7ff bfd2 	b.w	810ae4e <_raise_r>
 810aeaa:	bf00      	nop
 810aeac:	10000074 	.word	0x10000074

0810aeb0 <_kill_r>:
 810aeb0:	b538      	push	{r3, r4, r5, lr}
 810aeb2:	4d07      	ldr	r5, [pc, #28]	; (810aed0 <_kill_r+0x20>)
 810aeb4:	2300      	movs	r3, #0
 810aeb6:	4604      	mov	r4, r0
 810aeb8:	4608      	mov	r0, r1
 810aeba:	4611      	mov	r1, r2
 810aebc:	602b      	str	r3, [r5, #0]
 810aebe:	f7f6 fe26 	bl	8101b0e <_kill>
 810aec2:	1c43      	adds	r3, r0, #1
 810aec4:	d102      	bne.n	810aecc <_kill_r+0x1c>
 810aec6:	682b      	ldr	r3, [r5, #0]
 810aec8:	b103      	cbz	r3, 810aecc <_kill_r+0x1c>
 810aeca:	6023      	str	r3, [r4, #0]
 810aecc:	bd38      	pop	{r3, r4, r5, pc}
 810aece:	bf00      	nop
 810aed0:	10000430 	.word	0x10000430

0810aed4 <_getpid_r>:
 810aed4:	f7f6 be13 	b.w	8101afe <_getpid>

0810aed8 <_init>:
 810aed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810aeda:	bf00      	nop
 810aedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810aede:	bc08      	pop	{r3}
 810aee0:	469e      	mov	lr, r3
 810aee2:	4770      	bx	lr

0810aee4 <_fini>:
 810aee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810aee6:	bf00      	nop
 810aee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810aeea:	bc08      	pop	{r3}
 810aeec:	469e      	mov	lr, r3
 810aeee:	4770      	bx	lr
