#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x26e8510 .scope module, "SIPO_tb" "SIPO_tb" 2 4;
 .timescale 0 0;
v0x26f9d20_0 .var "clk", 0 0;
v0x26f9df0_0 .net "q", 3 0, v0x26f9af0_0;  1 drivers
v0x26f9ec0_0 .var "si", 0 0;
S_0x26e67b0 .scope module, "dut" "SIPO" 2 11, 3 3 0, S_0x26e8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "si"
    .port_info 2 /OUTPUT 4 "q"
v0x26e6980_0 .net "clk", 0 0, v0x26f9d20_0;  1 drivers
v0x26f9af0_0 .var "q", 3 0;
v0x26f9bd0_0 .net "si", 0 0, v0x26f9ec0_0;  1 drivers
E_0x26e8920 .event posedge, v0x26e6980_0;
    .scope S_0x26e67b0;
T_0 ;
    %set/v v0x26f9af0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x26e67b0;
T_1 ;
    %wait E_0x26e8920;
    %load/v 8, v0x26f9bd0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x26f9af0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v0x26f9af0_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 1;
T_1.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x26f9af0_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x26f9af0_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 1;
T_1.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x26f9af0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x26f9af0_0, 1;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 1;
T_1.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x26f9af0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x26e8510;
T_2 ;
    %set/v v0x26f9d20_0, 0, 1;
    %set/v v0x26f9ec0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x26f9ec0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x26f9ec0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x26f9ec0_0, 1, 1;
    %end;
    .thread T_2;
    .scope S_0x26e8510;
T_3 ;
    %delay 5, 0;
    %load/v 8, v0x26f9d20_0, 1;
    %inv 8, 1;
    %set/v v0x26f9d20_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x26e8510;
T_4 ;
    %vpi_call/w 2 29 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 30 "$dumpvars" {0 0};
    %delay 300, 0;
    %vpi_call/w 2 32 "$finish", 2'sb01 {0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
