Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = GCD_tf.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/CI/RTL_FPGA/gcd (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/CI/RTL_FPGA/gcd/impl1 (searchpath added)
-p D:/CI/RTL_FPGA/gcd (searchpath added)
Verilog design file = D:/CI/RTL_FPGA/gcd/gcd.v
Verilog design file = D:/CI/RTL_FPGA/gcd/datapath.v
Verilog design file = D:/CI/RTL_FPGA/gcd/mux.v
Verilog design file = D:/CI/RTL_FPGA/gcd/register.v
Verilog design file = D:/CI/RTL_FPGA/gcd/comparator.v
Verilog design file = D:/CI/RTL_FPGA/gcd/controller.v
Verilog design file = D:/CI/RTL_FPGA/gcd/substractor.v
Verilog design file = D:/CI/RTL_FPGA/gcd/gcd_tb.v
NGD file = FSM_gcd_impl1.ngd
-sdc option: SDC file input is D:/CI/RTL_FPGA/gcd/substractor.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/ci/rtl_fpga/gcd/gcd.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/datapath.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/mux.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/register.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/comparator.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/controller.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/substractor.v. VERI-1482
Analyzing Verilog file d:/ci/rtl_fpga/gcd/gcd_tb.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): GCD_tf
INFO - synthesis: d:/ci/rtl_fpga/gcd/gcd_tb.v(4): compiling module GCD_tf. VERI-1018
WARNING - synthesis: d:/ci/rtl_fpga/gcd/gcd_tb.v(56): system task stop ignored for synthesis. VERI-1142
WARNING - synthesis: d:/ci/rtl_fpga/gcd/gcd_tb.v(57): using initial value of rst since it is never assigned. VERI-1220
INFO - synthesis: d:/ci/rtl_fpga/gcd/gcd.v(3): compiling module GCD. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/controller.v(2): compiling module controller. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/datapath.v(3): compiling module datapath. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/substractor.v(3): compiling module substractor. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/mux.v(2): compiling module mux. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/register.v(2): compiling module register. VERI-1018
INFO - synthesis: d:/ci/rtl_fpga/gcd/comparator.v(3): compiling module comparator. VERI-1018
ERROR - synthesis: Top GCD_tf has no ports.
