# Down_Counter
This project contains a 4-bit synchronous down counter written in Verilog. It supports loading an initial value, decrementing on each clock pulse, and raising a flag when the counter reaches zero.
