

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Feb 18 09:34:21 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        fir
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                 |     -|  1.56|       68|  680.000|         -|       69|     -|        no|     -|   3 (1%)|  348 (~0%)|  348 (~0%)|    -|
    | + fir_Pipeline_loop  |     -|  1.56|       62|  620.000|         -|       62|     -|        no|     -|  1 (~0%)|  140 (~0%)|  131 (~0%)|    -|
    |  o loop              |     -|  7.30|       60|  600.000|         5|        1|    57|       yes|     -|        -|          -|          -|    -|
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+--------------+------------+---------------+--------+----------+
| Interface    | Data Width | Address Width | Offset | Register |
+--------------+------------+---------------+--------+----------+
| s_axi_fir_io | 32         | 6             | 16     | 0        |
+--------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface    | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_fir_io | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_fir_io | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_fir_io | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_fir_io | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_fir_io | y        | 0x10   | 32    | R      | Data signal of y                 |                                                                      |
| s_axi_fir_io | y_ctrl   | 0x14   | 32    | R      | Control signal of y              | 0=y_ap_vld                                                           |
| s_axi_fir_io | x        | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | short*   |
| x        | in        | short    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+----------+----------------------------------+
| Argument | HW Interface | HW Type  | HW Info                          |
+----------+--------------+----------+----------------------------------+
| y        | s_axi_fir_io | register | name=y offset=0x10 range=32      |
| y        | s_axi_fir_io | register | name=y_ctrl offset=0x14 range=32 |
| x        | s_axi_fir_io | register | name=x offset=0x20 range=32      |
+----------+--------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + fir                               | 3   |        |             |       |           |         |
|   mul_16s_10s_25_1_1_U7             | 1   |        | mul_ln44    | mul   | auto      | 0       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | mul_ln52    | mul   | dsp_slice | 3       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | sext_ln52_1 | sext  | dsp_slice | 3       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | acc         | add   | dsp_slice | 3       |
|  + fir_Pipeline_loop                | 1   |        |             |       |           |         |
|    i_fu_120_p2                      |     |        | i           | add   | fabric    | 0       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | mul_ln49    | mul   | dsp_slice | 3       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | sext_ln49_2 | sext  | dsp_slice | 3       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | acc         | add   | dsp_slice | 3       |
|    icmp_ln48_fu_131_p2              |     |        | icmp_ln48   | seteq | auto      | 0       |
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |           |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+
| + fir                |           |           | 0    | 0    |        |           |      |         |                  |
|   fir_io_s_axi_U     | interface | s_axilite |      |      |        |           |      |         |                  |
|   shift_reg_U        | ram_2p    |           |      |      |        | shift_reg | auto | 1       | 16, 58, 1        |
|  + fir_Pipeline_loop |           |           | 0    | 0    |        |           |      |         |                  |
|    c_U               | rom_1p    |           |      |      |        | c         | auto | 1       | 16, 59, 1        |
+----------------------+-----------+-----------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+-------------------------------+
| Type      | Options                                  | Location                      |
+-----------+------------------------------------------+-------------------------------+
| interface | mode=s_axilite port=return bundle=fir_io | ../../fir.c:35 in fir, return |
| interface | mode=s_axilite port=y bundle=fir_io      | ../../fir.c:36 in fir, y      |
| interface | mode=s_axilite port=x bundle=fir_io      | ../../fir.c:37 in fir, x      |
+-----------+------------------------------------------+-------------------------------+


