#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00ABBB88 .scope module, "Counter_1bit_testbench" "Counter_1bit_testbench" 2 4;
 .timescale 0 0;
v00ABB9D8_0 .net "Clock", 0 0, v005B4E90_0; 1 drivers
v005D5F30_0 .net "Count", 0 0, v005B4510_0; 1 drivers
v005D5F88_0 .net "Increase", 0 0, v00AB9CC0_0; 1 drivers
v005B38F0_0 .net "Reset", 0 0, v00ABA520_0; 1 drivers
S_00ABBC98 .scope module, "t" "Counter_1bit_tester" 2 11, 3 1, S_00ABBB88;
 .timescale 0 0;
P_005B1E54 .param/l "CLOCK_PERIOD" 3 5, +C4<010>;
v005B4E90_0 .var "Clock", 0 0;
v00AB9CC0_0 .var "Increase", 0 0;
v00ABA520_0 .var "Reset", 0 0;
S_00ABBC10 .scope module, "dut" "Counter_1bit" 2 15, 4 1, S_00ABBB88;
 .timescale 0 0;
P_005B08A4 .param/l "A" 4 12, +C4<0>;
P_005B08B8 .param/l "B" 4 12, +C4<01>;
P_005B08CC .param/l "C" 4 12, +C4<0>;
v00AB3840_0 .alias "Clock", 0 0, v00ABB9D8_0;
v00AB38C0_0 .alias "Count", 0 0, v005D5F30_0;
v005B3860_0 .alias "Increase", 0 0, v005D5F88_0;
v005B4210_0 .alias "Reset", 0 0, v005B38F0_0;
v005B4390_0 .var "ns", 0 0;
v005B4510_0 .var "ps", 0 0;
E_005B1DD0 .event posedge, v00AB3840_0;
E_005B1E30 .event edge, v005B3860_0, v005B4510_0;
    .scope S_00ABBC98;
T_0 ;
    %set/v v005B4E90_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_00ABBC98;
T_1 ;
    %delay 1, 0;
    %load/v 8, v005B4E90_0, 1;
    %inv 8, 1;
    %set/v v005B4E90_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00ABBC98;
T_2 ;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00ABA520_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00ABA520_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 1;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 1;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 1;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 1;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 1;
    %wait E_005B1DD0;
    %ix/load 0, 1, 0;
    %assign/v0 v00AB9CC0_0, 0, 0;
    %wait E_005B1DD0;
    %wait E_005B1DD0;
    %end;
    .thread T_2;
    .scope S_00ABBC10;
T_3 ;
    %set/v v005B4510_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00ABBC10;
T_4 ;
    %wait E_005B1E30;
    %load/v 8, v005B3860_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/v 8, v005B4510_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v005B4390_0, 8, 1;
    %jmp T_4.2;
T_4.1 ;
    %load/v 8, v005B4510_0, 1;
    %set/v v005B4390_0, 8, 1;
    %jmp T_4.2;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00ABBC10;
T_5 ;
    %wait E_005B1DD0;
    %load/v 8, v005B4210_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B4510_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005B4390_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B4510_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00ABBB88;
T_6 ;
    %vpi_call 2 19 "$dumpfile", "Counter_1bit.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_00ABBB88;
    %delay 150, 0;
    %vpi_call 2 22 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Counter_1bit_testbench.v";
    "./Counter_1bit_tester.v";
    "./Counter_1bit.v";
