Search.setIndex({"alltitles": {"ACR_FSM_OP_SELECT field": [[10, "acr-fsm-op-select-field"]], "ACR_HANDOFF_ERR_FAIL_SIGNAL_EN field": [[10, "acr-handoff-err-fail-signal-en-field"]], "ACR_HANDOFF_ERR_FAIL_STAT field": [[10, "acr-handoff-err-fail-stat-field"]], "ACR_HANDOFF_ERR_M3_SIGNAL_EN field": [[10, "acr-handoff-err-m3-signal-en-field"]], "ACR_HANDOFF_ERR_M3_STAT field": [[10, "acr-handoff-err-m3-stat-field"]], "ACR_HANDOFF_OK_PRIMED_SIGNAL_EN field": [[10, "acr-handoff-ok-primed-signal-en-field"]], "ACR_HANDOFF_OK_PRIMED_STAT field": [[10, "acr-handoff-ok-primed-stat-field"]], "ACR_HANDOFF_OK_REMAIN_SIGNAL_EN field": [[10, "acr-handoff-ok-remain-signal-en-field"]], "ACR_HANDOFF_OK_REMAIN_STAT field": [[10, "acr-handoff-ok-remain-stat-field"]], "ACTIVATE_REC_IMG field": [[10, "activate-rec-img-field"]], "AC_CURRENT_OWN field": [[10, "ac-current-own-field"]], "AGENT_CAPS field": [[10, "agent-caps-field"]], "AXI Recovery flow implementation": [[1, "axi-recovery-flow-implementation"]], "AXI Transaction ID Filtering": [[0, null]], "AXI driven Caliptra recovery flow": [[1, null]], "AXI-based recovery procedure": [[1, "axi-based-recovery-procedure"]], "BAST_CCC_IBI_RING field": [[10, "bast-ccc-ibi-ring-field"]], "BCR_FIXED field": [[10, "bcr-fixed-field"], [10, "id14"]], "BCR_VAR field": [[10, "bcr-var-field"], [10, "id13"]], "Broadcast CCCs": [[2, "broadcast-cccs"], [7, "broadcast-cccs"]], "Bus Read Transaction": [[4, "bus-read-transaction"]], "Bus Write Transaction": [[4, "bus-write-transaction"]], "CAP_ID field": [[10, "cap-id-field"], [10, "id9"], [10, "id17"], [10, "id20"], [10, "id28"], [10, "id30"]], "CAP_LENGTH field": [[10, "cap-length-field"], [10, "id10"], [10, "id18"], [10, "id21"], [10, "id29"], [10, "id31"]], "CCC handling": [[3, "ccc-handling"]], "CCC_FATAL_RSTDAA_ERR_FORCE field": [[10, "ccc-fatal-rstdaa-err-force-field"]], "CCC_FATAL_RSTDAA_ERR_SIGNAL_EN field": [[10, "ccc-fatal-rstdaa-err-signal-en-field"]], "CCC_FATAL_RSTDAA_ERR_STAT field": [[10, "ccc-fatal-rstdaa-err-stat-field"]], "CCC_PARAM_MODIFIED_FORCE field": [[10, "ccc-param-modified-force-field"]], "CCC_PARAM_MODIFIED_SIGNAL_EN field": [[10, "ccc-param-modified-signal-en-field"]], "CCC_PARAM_MODIFIED_STAT field": [[10, "ccc-param-modified-stat-field"]], "CCC_UNHANDLED_NACK_FORCE field": [[10, "ccc-unhandled-nack-force-field"]], "CCC_UNHANDLED_NACK_SIGNAL_EN field": [[10, "ccc-unhandled-nack-signal-en-field"]], "CCC_UNHANDLED_NACK_STAT field": [[10, "ccc-unhandled-nack-stat-field"]], "CHIPS Alliance Caliptra Open Source I3C core": [[5, null]], "CMS field": [[10, "cms-field"], [10, "id7"]], "CONTROL register": [[10, "control-register"]], "CONTROLLER_CONFIG register": [[10, "controller-config-register"]], "CRR_EN field": [[10, "crr-en-field"]], "CRR_RESPONSE_FORCE field": [[10, "crr-response-force-field"]], "CRR_RESPONSE_SIGNAL_EN field": [[10, "crr-response-signal-en-field"]], "CRR_RESPONSE_STAT field": [[10, "crr-response-stat-field"]], "CR_REQUEST_SEND field": [[10, "cr-request-send-field"]], "CSR access via I3C": [[9, "csr-access-via-i3c"]], "CSR read": [[9, "csr-read"], [9, "id5"]], "CSR write": [[9, "csr-write"], [9, "id4"]], "CTEMP field": [[10, "ctemp-field"]], "Clock synchronization (5.1.7)": [[8, "clock-synchronization-5-1-7"]], "Common PHY Layer": [[8, "common-phy-layer"]], "Compliance test suite": [[3, "compliance-test-suite"]], "Configuration script": [[7, "configuration-script"]], "Controller Config - 0x02": [[4, "controller-config-0x02"]], "CtrlCfg register file": [[10, "ctrlcfg-register-file"]], "DAA_ENTDAA_ENABLE field": [[10, "daa-entdaa-enable-field"]], "DAA_ENTDAA_SUPPORT field": [[10, "daa-entdaa-support-field"]], "DAA_SETAASA_ENABLE field": [[10, "daa-setaasa-enable-field"]], "DAA_SETAASA_SUPPORT field": [[10, "daa-setaasa-support-field"]], "DAA_SETDASA_ENABLE field": [[10, "daa-setdasa-enable-field"]], "DAA_SETDASA_SUPPORT field": [[10, "daa-setdasa-support-field"]], "DATA field": [[10, "data-field"], [10, "id1"], [10, "id2"], [10, "id3"], [10, "id4"], [10, "id5"], [10, "id6"]], "DATA_BUFFER_THLD_CTRL register": [[10, "data-buffer-thld-ctrl-register"]], "DCR field": [[10, "dcr-field"], [10, "id12"]], "DESC_TYPE field": [[10, "desc-type-field"]], "DEVICE_ID_0 register": [[10, "device-id-0-register"]], "DEVICE_ID_1 register": [[10, "device-id-1-register"]], "DEVICE_ID_2 register": [[10, "device-id-2-register"]], "DEVICE_ID_3 register": [[10, "device-id-3-register"]], "DEVICE_ID_4 register": [[10, "device-id-4-register"]], "DEVICE_ID_5 register": [[10, "device-id-5-register"]], "DEVICE_ID_RESERVED register": [[10, "device-id-reserved-register"]], "DEVICE_RESET register": [[10, "device-reset-register"]], "DEVICE_RESET_CTRL field": [[10, "device-reset-ctrl-field"]], "DEVICE_STATUS_0 register": [[10, "device-status-0-register"]], "DEVICE_STATUS_1 register": [[10, "device-status-1-register"]], "DEV_REC_STATUS field": [[10, "dev-rec-status-field"]], "DEV_STATUS field": [[10, "dev-status-field"]], "DRIVE_SLEW_RATE field": [[10, "drive-slew-rate-field"]], "DRIVE_STRENGTH field": [[10, "drive-strength-field"]], "DYNAMIC_ADDR field": [[10, "dynamic-addr-field"]], "DYNAMIC_ADDR_VALID field": [[10, "dynamic-addr-valid-field"]], "Data Structures (descriptors)": [[4, "data-structures-descriptors"]], "Design verification": [[3, null]], "Direct CCCs": [[2, "direct-cccs"], [7, "direct-cccs"]], "Documentation structure": [[6, "documentation-structure"]], "EMPTY field": [[10, "empty-field"]], "EXTCAP_HEADER register": [[10, "extcap-header-register"], [10, "id8"], [10, "id16"], [10, "id19"], [10, "id27"]], "Enter and exit HDR mode": [[3, "enter-and-exit-hdr-mode"], [3, "id37"]], "Extended Capabilities": [[4, "extended-capabilities"]], "Extended capabilities registers": [[4, "tab-capabilities-registers"]], "F2_CRCAP1_BUS_CONFIG field": [[10, "f2-crcap1-bus-config-field"]], "F2_CRCAP2_DEV_INTERACT field": [[10, "f2-crcap2-dev-interact-field"]], "FIFO_SIZE field": [[10, "fifo-size-field"]], "FORCED_RECOVERY field": [[10, "forced-recovery-field"]], "FULL field": [[10, "full-field"]], "HANDOFF_DEEP_SLEEP field": [[10, "handoff-deep-sleep-field"]], "HANDOFF_DELAY_NACK field": [[10, "handoff-delay-nack-field"]], "HEARTBEAT field": [[10, "heartbeat-field"]], "HEARTBEAT_PERIOD field": [[10, "heartbeat-period-field"]], "HJ_EN field": [[10, "hj-en-field"]], "HJ_REQ_STATUS field": [[10, "hj-req-status-field"]], "HW_STATUS register": [[10, "hw-status-register"]], "I3C Common Command Codes (CCC)": [[2, null], [7, "i3c-common-command-codes-ccc"]], "I3C core overview": [[7, null]], "I3C timing configuration": [[8, "i3c-timing-configuration"]], "I3CCSR address map": [[10, "i3ccsr-address-map"]], "I3C_EC register file": [[10, "i3c-ec-register-file"]], "IBI_DATA field": [[10, "ibi-data-field"]], "IBI_DONE field": [[10, "ibi-done-field"]], "IBI_DONE_EN field": [[10, "ibi-done-en-field"]], "IBI_DONE_FORCE field": [[10, "ibi-done-force-field"]], "IBI_EN field": [[10, "ibi-en-field"]], "IBI_PORT register": [[10, "ibi-port-register"]], "IBI_QUEUE_RST field": [[10, "ibi-queue-rst-field"]], "IBI_QUEUE_SIZE field": [[10, "ibi-queue-size-field"]], "IBI_QUEUE_SIZE register": [[10, "ibi-queue-size-register"]], "IBI_RETRY_NUM field": [[10, "ibi-retry-num-field"]], "IBI_THLD field": [[10, "ibi-thld-field"]], "IBI_THLD_FORCE field": [[10, "ibi-thld-force-field"]], "IBI_THLD_STAT field": [[10, "ibi-thld-stat-field"]], "IBI_THLD_STAT_EN field": [[10, "ibi-thld-stat-en-field"]], "IF_CTRL field": [[10, "if-ctrl-field"]], "IMAGE_SIZE field": [[10, "image-size-field"]], "INDIRECT_FIFO_CTRL_0 register": [[10, "indirect-fifo-ctrl-0-register"]], "INDIRECT_FIFO_CTRL_1 register": [[10, "indirect-fifo-ctrl-1-register"]], "INDIRECT_FIFO_CTRL_RESET field": [[10, "indirect-fifo-ctrl-reset-field"]], "INDIRECT_FIFO_DATA register": [[10, "indirect-fifo-data-register"]], "INDIRECT_FIFO_RESERVED register": [[10, "indirect-fifo-reserved-register"]], "INDIRECT_FIFO_STATUS_0 register": [[10, "indirect-fifo-status-0-register"]], "INDIRECT_FIFO_STATUS_1 register": [[10, "indirect-fifo-status-1-register"]], "INDIRECT_FIFO_STATUS_2 register": [[10, "indirect-fifo-status-2-register"]], "INDIRECT_FIFO_STATUS_3 register": [[10, "indirect-fifo-status-3-register"]], "INDIRECT_FIFO_STATUS_4 register": [[10, "indirect-fifo-status-4-register"]], "INPUT_ENABLE field": [[10, "input-enable-field"]], "INTERRUPT_ENABLE register": [[10, "interrupt-enable-register"]], "INTERRUPT_FORCE register": [[10, "interrupt-force-register"]], "INTERRUPT_STATUS register": [[10, "interrupt-status-register"]], "IO_INVERSION field": [[10, "io-inversion-field"]], "In-Band Interrupts": [[4, "in-band-interrupts"]], "In-Band Interrupts (IBI)": [[7, "in-band-interrupts-ibi"]], "Introduction": [[6, null]], "KEEPER_EN field": [[10, "keeper-en-field"]], "LAST_IBI_STATUS field": [[10, "last-ibi-status-field"]], "MAX_RESP_TIME field": [[10, "max-resp-time-field"]], "MAX_TRANSFER_SIZE field": [[10, "max-transfer-size-field"]], "NUM_OF_CMS_REGIONS field": [[10, "num-of-cms-regions-field"]], "Normal operation": [[9, "normal-operation"]], "OD_EN field": [[10, "od-en-field"]], "OPERATION_MODE field": [[10, "operation-mode-field"]], "Operation": [[4, "operation"]], "Other features": [[7, "other-features"]], "PAD_TYPE field": [[10, "pad-type-field"]], "PENDING_INTERRUPT field": [[10, "pending-interrupt-field"]], "PENDING_RX_NACK field": [[10, "pending-rx-nack-field"]], "PID_HI field": [[10, "pid-hi-field"], [10, "id11"]], "PID_LO field": [[10, "pid-lo-field"], [10, "id15"]], "PLACEHOLDER field": [[10, "placeholder-field"], [10, "id22"], [10, "id23"], [10, "id24"], [10, "id25"], [10, "id26"]], "PRIME_ACCEPT_GETACCCR field": [[10, "prime-accept-getacccr-field"]], "PROTOCOL_ERROR field": [[10, "protocol-error-field"]], "PROT_CAP_0 register": [[10, "prot-cap-0-register"]], "PROT_CAP_1 register": [[10, "prot-cap-1-register"]], "PROT_CAP_2 register": [[10, "prot-cap-2-register"]], "PROT_CAP_3 register": [[10, "prot-cap-3-register"]], "PROT_ERROR field": [[10, "prot-error-field"]], "PULL_DIR field": [[10, "pull-dir-field"]], "PULL_EN field": [[10, "pull-en-field"]], "Physical Layer": [[8, null]], "Private reads and writes": [[7, "private-reads-and-writes"]], "QUEUE_SIZE register": [[10, "queue-size-register"]], "QUEUE_THLD_CTRL register": [[10, "queue-thld-ctrl-register"]], "READ_INDEX field": [[10, "read-index-field"]], "RECOVERY_CTRL register": [[10, "recovery-ctrl-register"]], "RECOVERY_CTRL_ACTIVATE_REC_IMG field": [[10, "recovery-ctrl-activate-rec-img-field"]], "RECOVERY_STATUS register": [[10, "recovery-status-register"]], "REC_IMG_SEL field": [[10, "rec-img-sel-field"]], "REC_INTF_BYPASS field": [[10, "rec-intf-bypass-field"]], "REC_INTF_CFG register": [[10, "rec-intf-cfg-register"]], "REC_INTF_REG_W1C_ACCESS register": [[10, "rec-intf-reg-w1c-access-register"]], "REC_MAGIC_STRING_0 field": [[10, "rec-magic-string-0-field"]], "REC_MAGIC_STRING_1 field": [[10, "rec-magic-string-1-field"]], "REC_PAYLOAD_DONE field": [[10, "rec-payload-done-field"]], "REC_PROT_VERSION field": [[10, "rec-prot-version-field"]], "REC_REASON_CODE field": [[10, "rec-reason-code-field"]], "REGION_TYPE field": [[10, "region-type-field"]], "RESET field": [[10, "reset-field"]], "RESET_CONTROL register": [[10, "reset-control-register"]], "RESET_CTRL field": [[10, "reset-ctrl-field"]], "RESET_DYNAMIC_ADDR field": [[10, "reset-dynamic-addr-field"]], "RESET_TIME_PERIPHERAL field": [[10, "reset-time-peripheral-field"]], "RESET_TIME_TARGET field": [[10, "reset-time-target-field"]], "RSTACT_DEFBYTE_02 field": [[10, "rstact-defbyte-02-field"]], "RST_ACTION field": [[10, "rst-action-field"]], "RX_DATA field": [[10, "rx-data-field"]], "RX_DATA_BUFFER_SIZE field": [[10, "rx-data-buffer-size-field"]], "RX_DATA_PORT register": [[10, "rx-data-port-register"]], "RX_DATA_RST field": [[10, "rx-data-rst-field"]], "RX_DATA_THLD field": [[10, "rx-data-thld-field"]], "RX_DATA_THLD_FORCE field": [[10, "rx-data-thld-force-field"]], "RX_DATA_THLD_STAT field": [[10, "rx-data-thld-stat-field"]], "RX_DATA_THLD_STAT_EN field": [[10, "rx-data-thld-stat-en-field"]], "RX_DESC field": [[10, "rx-desc-field"]], "RX_DESC_BUFFER_SIZE field": [[10, "rx-desc-buffer-size-field"]], "RX_DESC_QUEUE_PORT register": [[10, "rx-desc-queue-port-register"]], "RX_DESC_RST field": [[10, "rx-desc-rst-field"]], "RX_DESC_STAT field": [[10, "rx-desc-stat-field"]], "RX_DESC_STAT_EN field": [[10, "rx-desc-stat-en-field"]], "RX_DESC_STAT_FORCE field": [[10, "rx-desc-stat-force-field"]], "RX_DESC_THLD field": [[10, "rx-desc-thld-field"]], "RX_DESC_THLD_FORCE field": [[10, "rx-desc-thld-force-field"]], "RX_DESC_THLD_STAT field": [[10, "rx-desc-thld-stat-field"]], "RX_DESC_THLD_STAT_EN field": [[10, "rx-desc-thld-stat-en-field"]], "RX_DESC_TIMEOUT field": [[10, "rx-desc-timeout-field"]], "RX_DESC_TIMEOUT_EN field": [[10, "rx-desc-timeout-en-field"]], "RX_DESC_TIMEOUT_FORCE field": [[10, "rx-desc-timeout-force-field"]], "RX_START_THLD field": [[10, "rx-start-thld-field"]], "Recovery Handler bypass": [[1, "recovery-handler-bypass"]], "Recovery bypass": [[3, "recovery-bypass"]], "Recovery flow": [[9, null]], "Recovery handler": [[9, "recovery-handler"]], "Recovery handler operation": [[9, "recovery-handler-operation"]], "Recovery mode tests": [[3, "recovery-mode-tests"]], "Recovery operation": [[9, "recovery-operation"]], "Register Interface": [[4, "register-interface"]], "Register descriptions": [[7, "register-descriptions"], [10, null]], "SCHMITT_EN field": [[10, "schmitt-en-field"]], "SDA and SCL lines (5.1.3.1)": [[8, "sda-and-scl-lines-5-1-3-1"]], "SIMPLE_CRR_STATUS field": [[10, "simple-crr-status-field"]], "SIMPLE_CRR_SUPPORT field": [[10, "simple-crr-support-field"]], "SOC_MGMT_CONTROL register": [[10, "soc-mgmt-control-register"]], "SOC_MGMT_FEATURE_2 register": [[10, "soc-mgmt-feature-2-register"]], "SOC_MGMT_FEATURE_3 register": [[10, "soc-mgmt-feature-3-register"]], "SOC_MGMT_RSVD_2 register": [[10, "soc-mgmt-rsvd-2-register"]], "SOC_MGMT_RSVD_3 register": [[10, "soc-mgmt-rsvd-3-register"]], "SOC_MGMT_STATUS register": [[10, "soc-mgmt-status-register"]], "SOC_PAD_ATTR register": [[10, "soc-pad-attr-register"]], "SOC_PAD_CONF register": [[10, "soc-pad-conf-register"]], "SOFT_ERR field": [[10, "soft-err-field"]], "SOFT_RST field": [[10, "soft-rst-field"]], "STATIC_ADDR field": [[10, "static-addr-field"]], "STATIC_ADDR_VALID field": [[10, "static-addr-valid-field"]], "STATUS register": [[10, "status-register"]], "STBY_CR_ACCEPT_ERR_FORCE field": [[10, "stby-cr-accept-err-force-field"]], "STBY_CR_ACCEPT_ERR_SIGNAL_EN field": [[10, "stby-cr-accept-err-signal-en-field"]], "STBY_CR_ACCEPT_ERR_STAT field": [[10, "stby-cr-accept-err-stat-field"]], "STBY_CR_ACCEPT_NACKED_FORCE field": [[10, "stby-cr-accept-nacked-force-field"]], "STBY_CR_ACCEPT_NACKED_SIGNAL_EN field": [[10, "stby-cr-accept-nacked-signal-en-field"]], "STBY_CR_ACCEPT_NACKED_STAT field": [[10, "stby-cr-accept-nacked-stat-field"]], "STBY_CR_ACCEPT_OK_FORCE field": [[10, "stby-cr-accept-ok-force-field"]], "STBY_CR_ACCEPT_OK_SIGNAL_EN field": [[10, "stby-cr-accept-ok-signal-en-field"]], "STBY_CR_ACCEPT_OK_STAT field": [[10, "stby-cr-accept-ok-stat-field"]], "STBY_CR_CAPABILITIES register": [[10, "stby-cr-capabilities-register"]], "STBY_CR_CCC_CONFIG_GETCAPS register": [[10, "stby-cr-ccc-config-getcaps-register"]], "STBY_CR_CCC_CONFIG_RSTACT_PARAMS register": [[10, "stby-cr-ccc-config-rstact-params-register"]], "STBY_CR_CONTROL register": [[10, "stby-cr-control-register"]], "STBY_CR_DEVICE_ADDR register": [[10, "stby-cr-device-addr-register"]], "STBY_CR_DEVICE_CHAR register": [[10, "stby-cr-device-char-register"]], "STBY_CR_DEVICE_PID_LO register": [[10, "stby-cr-device-pid-lo-register"]], "STBY_CR_DYN_ADDR_FORCE field": [[10, "stby-cr-dyn-addr-force-field"]], "STBY_CR_DYN_ADDR_SIGNAL_EN field": [[10, "stby-cr-dyn-addr-signal-en-field"]], "STBY_CR_DYN_ADDR_STAT field": [[10, "stby-cr-dyn-addr-stat-field"]], "STBY_CR_ENABLE_INIT field": [[10, "stby-cr-enable-init-field"]], "STBY_CR_INTR_FORCE register": [[10, "stby-cr-intr-force-register"]], "STBY_CR_INTR_SIGNAL_ENABLE register": [[10, "stby-cr-intr-signal-enable-register"]], "STBY_CR_INTR_STATUS register": [[10, "stby-cr-intr-status-register"]], "STBY_CR_OP_RSTACT_FORCE field": [[10, "stby-cr-op-rstact-force-field"]], "STBY_CR_OP_RSTACT_SIGNAL_EN field": [[10, "stby-cr-op-rstact-signal-en-field"]], "STBY_CR_OP_RSTACT_STAT field": [[10, "stby-cr-op-rstact-stat-field"]], "STBY_CR_STATUS register": [[10, "stby-cr-status-register"]], "STBY_CR_VIRTUAL_DEVICE_CHAR register": [[10, "stby-cr-virtual-device-char-register"]], "STBY_CR_VIRTUAL_DEVICE_PID_LO register": [[10, "stby-cr-virtual-device-pid-lo-register"]], "STBY_CR_VIRT_DEVICE_ADDR register": [[10, "stby-cr-virt-device-addr-register"]], "SecFwRecoveryIf register file": [[10, "secfwrecoveryif-register-file"]], "Secure Firmware Recovery CSRs": [[1, "secure-firmware-recovery-csrs"]], "Secure Firmware Recovery Interface": [[4, "tab-secure-firmware-recovery-interface"]], "Secure Firmware Recovery Interface - 0xC0": [[4, "secure-firmware-recovery-interface-0xc0"]], "Security": [[4, "security"]], "SoC Management Interface": [[4, "tab-soc-management-interface"]], "SoC Management Interface - 0xC1": [[4, "soc-management-interface-0xc1"]], "SoCMgmtIf register file": [[10, "socmgmtif-register-file"]], "Specification for I3C Vendor-Specific Extended Capabilities": [[4, null]], "Standby Controller Mode - 0x12": [[4, "standby-controller-mode-0x12"]], "StdbyCtrlMode register file": [[10, "stdbyctrlmode-register-file"]], "System Bus": [[7, "system-bus"]], "TARGET_XACT_ENABLE field": [[10, "target-xact-enable-field"]], "TARGET_XACT_SUPPORT field": [[10, "target-xact-support-field"]], "TEMP_CRITICAL field": [[10, "temp-critical-field"]], "TERMINATION_EXTCAP_HEADER register": [[10, "termination-extcap-header-register"]], "TRANSFER_ABORT_STAT field": [[10, "transfer-abort-stat-field"]], "TRANSFER_ABORT_STAT_EN field": [[10, "transfer-abort-stat-en-field"]], "TRANSFER_ABORT_STAT_FORCE field": [[10, "transfer-abort-stat-force-field"]], "TRANSFER_ERR_STAT field": [[10, "transfer-err-stat-field"]], "TRANSFER_ERR_STAT_EN field": [[10, "transfer-err-stat-en-field"]], "TRANSFER_ERR_STAT_FORCE field": [[10, "transfer-err-stat-force-field"]], "TTI Queues": [[4, "tti-queues"]], "TTI register file": [[10, "tti-register-file"]], "TX_DATA field": [[10, "tx-data-field"]], "TX_DATA_BUFFER_SIZE field": [[10, "tx-data-buffer-size-field"]], "TX_DATA_PORT register": [[10, "tx-data-port-register"]], "TX_DATA_RST field": [[10, "tx-data-rst-field"]], "TX_DATA_THLD field": [[10, "tx-data-thld-field"]], "TX_DATA_THLD_FORCE field": [[10, "tx-data-thld-force-field"]], "TX_DATA_THLD_STAT field": [[10, "tx-data-thld-stat-field"]], "TX_DATA_THLD_STAT_EN field": [[10, "tx-data-thld-stat-en-field"]], "TX_DESC field": [[10, "tx-desc-field"]], "TX_DESC_BUFFER_SIZE field": [[10, "tx-desc-buffer-size-field"]], "TX_DESC_COMPLETE field": [[10, "tx-desc-complete-field"]], "TX_DESC_COMPLETE_EN field": [[10, "tx-desc-complete-en-field"]], "TX_DESC_COMPLETE_FORCE field": [[10, "tx-desc-complete-force-field"]], "TX_DESC_QUEUE_PORT register": [[10, "tx-desc-queue-port-register"]], "TX_DESC_RST field": [[10, "tx-desc-rst-field"]], "TX_DESC_STAT field": [[10, "tx-desc-stat-field"]], "TX_DESC_STAT_EN field": [[10, "tx-desc-stat-en-field"]], "TX_DESC_STAT_FORCE field": [[10, "tx-desc-stat-force-field"]], "TX_DESC_THLD field": [[10, "tx-desc-thld-field"]], "TX_DESC_THLD_FORCE field": [[10, "tx-desc-thld-force-field"]], "TX_DESC_THLD_STAT field": [[10, "tx-desc-thld-stat-field"]], "TX_DESC_THLD_STAT_EN field": [[10, "tx-desc-thld-stat-en-field"]], "TX_DESC_TIMEOUT field": [[10, "tx-desc-timeout-field"]], "TX_DESC_TIMEOUT_EN field": [[10, "tx-desc-timeout-en-field"]], "TX_DESC_TIMEOUT_FORCE field": [[10, "tx-desc-timeout-force-field"]], "TX_START_THLD field": [[10, "tx-start-thld-field"]], "T_AVAL field": [[10, "t-aval-field"]], "T_AVAL_REG register": [[10, "t-aval-reg-register"]], "T_F field": [[10, "t-f-field"]], "T_FREE field": [[10, "t-free-field"]], "T_FREE_REG register": [[10, "t-free-reg-register"]], "T_F_REG register": [[10, "t-f-reg-register"]], "T_HD_DAT field": [[10, "t-hd-dat-field"]], "T_HD_DAT_REG register": [[10, "t-hd-dat-reg-register"]], "T_HD_STA field": [[10, "t-hd-sta-field"]], "T_HD_STA_REG register": [[10, "t-hd-sta-reg-register"]], "T_HIGH field": [[10, "t-high-field"]], "T_HIGH_REG register": [[10, "t-high-reg-register"]], "T_IDLE field": [[10, "t-idle-field"]], "T_IDLE_REG register": [[10, "t-idle-reg-register"]], "T_LOW field": [[10, "t-low-field"]], "T_LOW_REG register": [[10, "t-low-reg-register"]], "T_R field": [[10, "t-r-field"]], "T_R_REG register": [[10, "t-r-reg-register"]], "T_SU_DAT field": [[10, "t-su-dat-field"]], "T_SU_DAT_REG register": [[10, "t-su-dat-reg-register"]], "T_SU_STA field": [[10, "t-su-sta-field"]], "T_SU_STA_REG register": [[10, "t-su-sta-reg-register"]], "T_SU_STO field": [[10, "t-su-sto-field"]], "T_SU_STO_REG register": [[10, "t-su-sto-reg-register"]], "Target": [[3, "target"]], "Target Interface Queues": [[7, "target-interface-queues"]], "Target Transaction Interface - 0xC4": [[4, "target-transaction-interface-0xc4"]], "Target Transaction Interface IBI Descriptor Format": [[4, "tab-tti-target-transaction-interface-ibi-descriptor"]], "Target Transaction Interface RX Descriptor Format": [[4, "tab-tti-target-transaction-interface-rx-descriptor"]], "Target Transaction Interface TX Descriptor Format": [[4, "tab-tti-target-transaction-interface-tx-descriptor"]], "Target recovery interface": [[7, "target-recovery-interface"]], "Testplans for individual blocks": [[3, "testplans-for-individual-blocks"]], "Testplans for the core": [[3, "testplans-for-the-core"]], "Testpoints": [[3, "testpoints"], [3, "id1"], [3, "id3"], [3, "id4"], [3, "id5"], [3, "id6"], [3, "id12"], [3, "id14"], [3, "id15"], [3, "id17"], [3, "id19"], [3, "id20"], [3, "id21"], [3, "id22"], [3, "id23"], [3, "id24"], [3, "id26"], [3, "id30"], [3, "id31"], [3, "id34"], [3, "id35"], [3, "id36"], [3, "id38"], [3, "id39"], [3, "id40"], [3, "id42"]], "VENDOR_HW_STATUS_LEN field": [[10, "vendor-hw-status-len-field"]], "VENDOR_SPECIFIC_STR_LENGTH field": [[10, "vendor-specific-str-length-field"]], "VENDOR_STATUS_LENGTH field": [[10, "vendor-status-length-field"]], "VIRTUAL_OD_EN field": [[10, "virtual-od-en-field"]], "VIRT_DYNAMIC_ADDR field": [[10, "virt-dynamic-addr-field"]], "VIRT_DYNAMIC_ADDR_VALID field": [[10, "virt-dynamic-addr-valid-field"]], "VIRT_STATIC_ADDR field": [[10, "virt-static-addr-field"]], "VIRT_STATIC_ADDR_VALID field": [[10, "virt-static-addr-valid-field"]], "Vendor-specific Extended Capabilities": [[4, "vendor-specific-extended-capabilities"]], "Virtual target": [[7, "virtual-target"]], "WRITE_INDEX field": [[10, "write-index-field"]], "__rsvd field": [[10, "rsvd-field"]], "__rsvd_3 register": [[10, "rsvd-3-register"]], "axi_filtering": [[3, "axi-filtering"]], "axi_filtering_disabled": [[3, "axi-filtering-disabled"]], "axi_filtering_mixed_priv": [[3, "axi-filtering-mixed-priv"]], "axi_filtering_non_priv": [[3, "axi-filtering-non-priv"]], "axi_filtering_priv": [[3, "axi-filtering-priv"]], "bit_tx_high_level": [[3, "bit-tx-high-level"], [3, "id9"]], "bit_tx_low_level": [[3, "bit-tx-low-level"], [3, "id10"]], "bit_tx_negedge": [[3, "bit-tx-negedge"], [3, "id7"]], "bit_tx_pre_posedge": [[3, "bit-tx-pre-posedge"], [3, "id8"]], "bus_monitor": [[3, "bus-monitor"], [3, "id2"]], "bus_monitor_hdr_exit": [[3, "bus-monitor-hdr-exit"]], "bus_rx_flow": [[3, "bus-rx-flow"]], "bus_timers": [[3, "bus-timers"]], "bus_tx": [[3, "bus-tx"]], "bus_tx_flow": [[3, "bus-tx-flow"]], "byte_tx": [[3, "byte-tx"], [3, "id11"]], "ccc": [[3, "ccc"], [3, "id13"]], "ccc_direct_multiple_rd": [[3, "ccc-direct-multiple-rd"]], "ccc_direct_multiple_wr": [[3, "ccc-direct-multiple-wr"]], "ccc_enec_disec_bcast": [[3, "ccc-enec-disec-bcast"]], "ccc_enec_disec_direct": [[3, "ccc-enec-disec-direct"]], "ccc_getbcr": [[3, "ccc-getbcr"]], "ccc_getdcr": [[3, "ccc-getdcr"]], "ccc_getmrl": [[3, "ccc-getmrl"]], "ccc_getmwl": [[3, "ccc-getmwl"]], "ccc_getpid": [[3, "ccc-getpid"]], "ccc_getstatus": [[3, "ccc-getstatus"]], "ccc_rstact_bcast": [[3, "ccc-rstact-bcast"]], "ccc_rstact_direct": [[3, "ccc-rstact-direct"]], "ccc_rstdaa": [[3, "ccc-rstdaa"]], "ccc_setaasa": [[3, "ccc-setaasa"]], "ccc_setdasa": [[3, "ccc-setdasa"]], "ccc_setmrl_bcast": [[3, "ccc-setmrl-bcast"]], "ccc_setmrl_direct": [[3, "ccc-setmrl-direct"]], "ccc_setmwl_bcast": [[3, "ccc-setmwl-bcast"]], "ccc_setmwl_direct": [[3, "ccc-setmwl-direct"]], "check_axi_filtering": [[3, "check-axi-filtering"]], "check_csr_access": [[3, "check-csr-access"]], "clear_on_nonempty_cmd_queue": [[3, "clear-on-nonempty-cmd-queue"]], "clear_on_nonempty_ibi_queue": [[3, "clear-on-nonempty-ibi-queue"]], "clear_on_nonempty_resp_queue": [[3, "clear-on-nonempty-resp-queue"]], "clear_on_nonempty_rx_queue": [[3, "clear-on-nonempty-rx-queue"]], "clear_on_nonempty_tx_queue": [[3, "clear-on-nonempty-tx-queue"]], "cmd_capacity_status": [[3, "cmd-capacity-status"]], "cmd_setup_threshold": [[3, "cmd-setup-threshold"]], "cmd_should_raise_thld_trig": [[3, "cmd-should-raise-thld-trig"]], "converter": [[3, "converter"], [3, "id32"]], "cptra_mcu_recovery": [[3, "cptra-mcu-recovery"]], "csr_sw_access": [[3, "csr-sw-access"]], "descriptor_rx": [[3, "descriptor-rx"], [3, "id16"]], "descriptor_tx": [[3, "descriptor-tx"], [3, "id18"]], "drivers": [[3, "drivers"]], "edge_detector": [[3, "edge-detector"]], "flow_standby_i3c": [[3, "flow-standby-i3c"]], "flush": [[3, "flush"], [3, "id33"]], "get_status": [[3, "get-status"]], "hci_queues": [[3, "hci-queues"]], "i3c_bus_monitor": [[3, "i3c-bus-monitor"]], "i3c_bus_traffic_during_loopback": [[3, "i3c-bus-traffic-during-loopback"]], "i3c_target_ibi": [[3, "i3c-target-ibi"]], "i3c_target_ibi_data": [[3, "i3c-target-ibi-data"]], "i3c_target_ibi_retry": [[3, "i3c-target-ibi-retry"]], "i3c_target_read": [[3, "i3c-target-read"]], "i3c_target_write": [[3, "i3c-target-write"]], "i3c_target_writes_and_reads": [[3, "i3c-target-writes-and-reads"]], "ibi_capacity_status": [[3, "ibi-capacity-status"]], "ibi_done": [[3, "ibi-done"]], "ibi_setup_threshold": [[3, "ibi-setup-threshold"]], "ibi_should_raise_thld_trig": [[3, "ibi-should-raise-thld-trig"], [3, "id29"]], "image_activated": [[3, "image-activated"]], "indirect_fifo_overflow": [[3, "indirect-fifo-overflow"]], "indirect_fifo_underflow": [[3, "indirect-fifo-underflow"]], "indirect_fifo_write": [[3, "indirect-fifo-write"]], "interrupt_force": [[3, "interrupt-force"]], "multiple_bit_reads": [[3, "multiple-bit-reads"]], "multiple_byte_reads": [[3, "multiple-byte-reads"]], "payload_available": [[3, "payload-available"]], "pec": [[3, "pec"], [3, "id25"]], "posttrigger_no_delay": [[3, "posttrigger-no-delay"]], "posttrigger_with_delay": [[3, "posttrigger-with-delay"]], "pretrigger_no_delay": [[3, "pretrigger-no-delay"]], "pretrigger_with_delay": [[3, "pretrigger-with-delay"]], "read": [[3, "read"]], "read_hci_version_csr": [[3, "read-hci-version-csr"]], "read_long": [[3, "read-long"]], "read_pio_section_offset": [[3, "read-pio-section-offset"]], "read_short": [[3, "read-short"]], "recovery_flow": [[3, "recovery-flow"], [3, "id41"]], "recovery_status_wires": [[3, "recovery-status-wires"]], "resp_capacity_status": [[3, "resp-capacity-status"]], "resp_setup_threshold": [[3, "resp-setup-threshold"]], "resp_should_raise_thld_trig": [[3, "resp-should-raise-thld-trig"]], "rx": [[3, "rx"]], "rx_capacity_status": [[3, "rx-capacity-status"]], "rx_desc_stat": [[3, "rx-desc-stat"]], "rx_setup_threshold": [[3, "rx-setup-threshold"]], "rx_should_raise_thld_trig": [[3, "rx-should-raise-thld-trig"], [3, "id27"]], "sequence_csr_read": [[3, "sequence-csr-read"]], "sequence_csr_write": [[3, "sequence-csr-write"]], "simple_write_read": [[3, "simple-write-read"]], "target_escalated_reset": [[3, "target-escalated-reset"]], "target_interrupts": [[3, "target-interrupts"]], "target_peripheral_reset": [[3, "target-peripheral-reset"], [3, "id43"]], "target_reset_detection": [[3, "target-reset-detection"]], "test_drivers": [[3, "test-drivers"]], "trigger_no_delay": [[3, "trigger-no-delay"]], "trigger_with_delay": [[3, "trigger-with-delay"]], "tti_ibi_capacity_status": [[3, "tti-ibi-capacity-status"]], "tti_ibi_setup_threshold": [[3, "tti-ibi-setup-threshold"]], "tti_ibi_should_raise_thld_trig": [[3, "tti-ibi-should-raise-thld-trig"]], "tti_queues": [[3, "tti-queues"]], "tti_rx_capacity_status": [[3, "tti-rx-capacity-status"]], "tti_rx_desc_capacity_status": [[3, "tti-rx-desc-capacity-status"]], "tti_rx_desc_setup_threshold": [[3, "tti-rx-desc-setup-threshold"]], "tti_rx_desc_should_raise_thld_trig": [[3, "tti-rx-desc-should-raise-thld-trig"]], "tti_rx_setup_threshold": [[3, "tti-rx-setup-threshold"]], "tti_tx_capacity_status": [[3, "tti-tx-capacity-status"]], "tti_tx_desc_capacity_status": [[3, "tti-tx-desc-capacity-status"]], "tti_tx_desc_setup_threshold": [[3, "tti-tx-desc-setup-threshold"]], "tti_tx_setup_threshold": [[3, "tti-tx-setup-threshold"]], "tx_capacity_status": [[3, "tx-capacity-status"]], "tx_desc_should_raise_thld_trig": [[3, "tx-desc-should-raise-thld-trig"]], "tx_desc_stat": [[3, "tx-desc-stat"]], "tx_setup_threshold": [[3, "tx-setup-threshold"]], "tx_should_raise_thld_trig": [[3, "tx-should-raise-thld-trig"], [3, "id28"]], "virtual_read": [[3, "virtual-read"]], "virtual_read_alternating": [[3, "virtual-read-alternating"]], "virtual_write": [[3, "virtual-write"]], "virtual_write_alternating": [[3, "virtual-write-alternating"]], "width_converter_8toN": [[3, "width-converter-8ton"]], "width_converter_Nto8": [[3, "width-converter-nto8"]], "write": [[3, "write"]], "write_pec": [[3, "write-pec"]], "write_should_not_affect_ro_csr": [[3, "write-should-not-affect-ro-csr"]], "write_to_controller_device_addr": [[3, "write-to-controller-device-addr"]]}, "docurls": ["axi_id_filtering.html", "axi_recovery_flow.html", "ccc.html", "dv.html", "ext_cap.html", "index.html", "introduction.html", "overview.html", "phy.html", "recovery_flow.html", "registers.html"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 3, 4, 9, 10], "0": [0, 3, 4, 8, 9, 10], "00": 10, "01": [6, 10], "03": 6, "0b000": 10, "0b001": 10, "0b10": 0, "0b100": 10, "0b101": 10, "0b111": 10, "0x0": [4, 10], "0x00": 10, "0x000": 10, "0x01": 10, "0x02": 10, "0x04": 10, "0x08": 10, "0x080": 10, "0x0c": 10, "0x0c0": 10, "0x1": [4, 10], "0x10": 10, "0x100": 10, "0x104": 10, "0x108": 10, "0x10c": 10, "0x11": 10, "0x110": 10, "0x114": 10, "0x118": 10, "0x11c": 10, "0x12": 10, "0x120": 10, "0x124": 10, "0x128": 10, "0x12c": 10, "0x13": 10, "0x130": 10, "0x134": 10, "0x138": 10, "0x13c": 10, "0x14": 10, "0x140": 10, "0x144": 10, "0x148": 10, "0x14c": 10, "0x150": 10, "0x154": 10, "0x158": 10, "0x15c": 10, "0x160": 10, "0x164": 10, "0x168": 10, "0x16c": 10, "0x18": 10, "0x180": 10, "0x184": 10, "0x188": 10, "0x18c": 10, "0x190": 10, "0x194": 10, "0x198": 10, "0x19c": 10, "0x1a0": 10, "0x1a4": 10, "0x1a8": 10, "0x1ac": 10, "0x1b0": 10, "0x1b4": 10, "0x1b8": 10, "0x1bc": 10, "0x1c": 10, "0x1c0": 10, "0x1c4": 10, "0x1c8": 10, "0x1cc": 10, "0x1d0": 10, "0x1d4": 10, "0x1d8": 10, "0x1dc": 10, "0x1e0": 10, "0x1e4": 10, "0x1e8": 10, "0x1ec": 10, "0x1f0": 10, "0x1f4": 10, "0x1f8": 10, "0x1fc": 10, "0x2": [3, 4, 10], "0x20": 10, "0x200": 10, "0x204": 10, "0x2050434f": 10, "0x208": 10, "0x20c": 10, "0x210": 10, "0x214": 10, "0x218": 10, "0x21c": 10, "0x220": 10, "0x224": 10, "0x228": 10, "0x22c": 10, "0x230": 10, "0x234": 10, "0x238": 10, "0x23c": 10, "0x24": 10, "0x240": 10, "0x244": 10, "0x248": 10, "0x24c": 10, "0x250": 10, "0x254": 10, "0x258": 10, "0x260": 10, "0x264": 10, "0x268": 10, "0x26c": 10, "0x28": 10, "0x2c": 10, "0x3": [9, 10], "0x30": 10, "0x34": 10, "0x38": 10, "0x3c": 10, "0x4": 10, "0x40": 10, "0x43": 10, "0x44": 10, "0x45": 10, "0x48": 10, "0x4c": 10, "0x4f": 10, "0x5": 10, "0x50": 10, "0x52": 10, "0x54": 10, "0x56": 10, "0x56434552": 10, "0x58": 10, "0x5a00a5": 10, "0x5a10a5": 10, "0x5c": 10, "0x6": 10, "0x60": 10, "0x64": 10, "0x68": 10, "0x6c": 10, "0x7": 10, "0x7e": 10, "0x7f": 10, "0x7fff": 10, "0x8": 10, "0x80": 10, "0x81": 10, "0x82": 10, "0x83": 10, "0x9": 10, "0xa": 10, "0xb": 10, "0xbd": 10, "0xc": 10, "0xc0": 10, "0xc1": 10, "0xc4": 10, "0xc5": 10, "0xd": 10, "0xe": 10, "0xea60": 10, "0xf": [3, 4, 10], "0xfe": 10, "0xff": [3, 10], "1": [0, 3, 4, 6, 7, 9, 10], "10": [3, 10], "100": 3, "11": [4, 6, 10], "12": [3, 10], "126": 10, "127": 10, "13": [4, 10], "14": 10, "15": [4, 10], "16": [2, 4, 7, 9, 10], "160mhz": 8, "166": 3, "17": [4, 10], "18": 10, "19": 10, "1ghz": 8, "1st": 10, "2": [3, 4, 8, 9, 10], "20": 10, "200": 3, "2022": 6, "22": 10, "23": 10, "24": [4, 10], "248": 10, "25": 10, "251": 10, "255": 10, "256": 10, "26": 10, "28": [4, 10], "29": 10, "2nd": 10, "3": [3, 4, 7, 9, 10], "30": 10, "31": [4, 10], "32": 4, "320mhz": 8, "3506": 8, "3rd": 3, "4": [4, 8, 9, 10], "400mhz": 8, "4095": 10, "48": 10, "4b": 10, "5": [3, 4, 9, 10], "59": 10, "6": [4, 9, 10], "60": 10, "64": 10, "7": [4, 9, 10], "8": [4, 7, 9, 10], "9": 10, "A": 9, "For": [3, 4, 7, 8, 9, 10], "If": [1, 4, 9, 10], "In": [0, 1, 3, 5, 8, 9], "It": [1, 3, 4, 8, 10], "No": [8, 10], "Not": 10, "Such": 1, "The": [0, 1, 2, 3, 4, 6, 7, 8, 9, 10], "Then": [3, 4], "There": [4, 7, 9, 10], "These": 9, "To": 3, "With": [1, 3], "abl": 8, "abort": 10, "about": [1, 4, 6, 8, 9], "abov": [0, 1], "absolut": 10, "accept": [3, 10], "access": [0, 1, 3, 4, 5, 7, 10], "accord": [4, 7, 8, 9], "accordingli": 4, "achiev": 8, "ack": [3, 4, 10], "acknowledg": 4, "acm_init": 10, "acpi": 10, "action": [2, 3, 7, 10], "activ": [1, 3, 4, 8, 9, 10], "actual": 3, "ad": 10, "adapt": 7, "addit": [3, 4, 8, 9, 10], "addition": 8, "address": [2, 3, 4, 5, 7, 9], "adher": 9, "administr": 10, "adress": [2, 7], "advertis": [4, 10], "after": [3, 4, 10], "afterward": 3, "again": 3, "against": 3, "agent": [3, 10], "ahb": [3, 7, 8], "algorithm": 9, "align": 4, "all": [0, 1, 2, 3, 4, 7, 8, 9, 10], "allianc": 6, "allow": [1, 3, 7, 9, 10], "along": 3, "alreadi": 1, "also": [1, 3, 4, 7, 8, 10], "altern": [1, 3, 6], "alwai": 3, "amba": 7, "amount": 3, "an": [0, 1, 3, 4, 6, 8, 9, 10], "analog": 10, "ani": [0, 1, 3, 8, 10], "anoth": [3, 4], "anti": 10, "antmicro": 6, "anytim": [3, 9], "appropri": [3, 9], "ar": [0, 1, 2, 3, 4, 7, 8, 9, 10], "arbitr": 8, "architectur": 9, "arrow": 1, "arus": 0, "ascii": 10, "assert": [0, 3, 7, 8, 10], "assign": [2, 3, 7, 10], "assum": [3, 8], "attempt": [0, 4, 9, 10], "attribut": 10, "authent": 10, "auto": [6, 7, 10], "automat": [1, 4, 10], "avail": [3, 4, 9, 10], "averi": [3, 7], "await": 10, "awus": 0, "axi": [3, 5, 6, 7, 8, 10], "axi4": 7, "axi_id_filt": 0, "axi_id_width": 0, "b": 1, "b0": [0, 10], "b00": 10, "b001": 10, "b00110": 10, "b01": 10, "b1": [0, 10], "b10": 10, "b11": 10, "back": 3, "backend": 9, "band": 5, "base": [4, 6, 7, 8, 10], "basic": [2, 3, 6, 7, 8], "bcr": [3, 4], "becaus": 10, "becom": [8, 10], "been": [1, 3, 7, 9], "befor": [3, 4, 9, 10], "begin": [3, 9], "behavior": [3, 8], "being": [8, 9], "below": [1, 8, 9], "between": [3, 4, 8, 9], "bfcd": 10, "bffiaf": 10, "bffiar": 10, "bffimc": 10, "bfghwe": 10, "bfgse": 10, "bfkiar": 10, "bfkmaf": 10, "bfkmmc": 10, "bfm": 3, "bfmfaf": 10, "bfmfar": 10, "bfmfmc": 10, "bfnf": 10, "bfrfaf": 10, "bfrfar": 10, "bfrfmc": 10, "bfstf": 10, "bidirect": [8, 10], "big": 4, "bind": 9, "bit": [3, 4, 7, 9, 10], "bit0": 10, "bit1": 10, "bit2": 10, "bit3": 10, "bit4": 10, "block": [1, 5, 8, 9], "bmc": 9, "boot": [1, 9, 10], "both": [3, 8, 10], "broadcast": [3, 10], "bu": [1, 2, 3, 5, 6, 8, 9, 10], "buffer": [4, 8, 10], "bundl": 10, "bus_rx": 3, "buse": 7, "bypass": [5, 9, 10], "byte": [3, 4, 7, 9, 10], "c": [1, 2, 7, 9, 10], "calcul": [7, 9, 10], "caliptra": [3, 6, 7, 10], "can": [1, 3, 4, 7, 8, 9, 10], "cannot": 3, "capabl": [5, 6, 7, 8, 9, 10], "captur": 10, "case": [3, 4, 9], "catch": 10, "caus": [0, 3, 4, 7, 10], "ccc": [5, 6, 10], "ceas": 3, "celsiu": 10, "certain": 7, "cfg_file": 8, "cfg_name": 8, "chang": [1, 3], "channel": 0, "chapter": [1, 3, 4, 6, 7, 8, 10], "characterist": [2, 7, 10], "check": [1, 3, 7, 8, 10], "checksum": [3, 7, 9], "chip": [6, 8], "choos": [4, 10], "chosen": 8, "chunk": [1, 3, 4, 9], "class": 8, "clear": [3, 4, 10], "clock": [3, 10], "cm": 9, "cocotb": [2, 3, 7, 8], "code": [5, 6, 9, 10], "collect": 3, "collid": 3, "collision_with_read_id_filter_off": 3, "collision_with_read_id_filter_on_mix": 3, "collision_with_read_id_filter_on_non_priv": 3, "collision_with_read_id_filter_on_priv": 3, "collision_with_read_mixed_priv": 3, "collision_with_write_id_filter_off": 3, "collision_with_write_id_filter_on_mix": 3, "collision_with_write_id_filter_on_non_priv": 3, "collision_with_write_id_filter_on_priv": 3, "collision_with_write_mixed_priv": 3, "combin": 7, "command": [1, 3, 5, 6, 8, 9, 10], "common": [5, 6], "commun": [1, 4], "compar": [3, 9], "compat": 10, "complement": 10, "complet": 1, "completed": 10, "complianc": [1, 5], "compliant": 4, "compon": [9, 10], "composit": 10, "compris": 6, "comput": [3, 4, 7, 9], "concurr": 3, "condit": [2, 3, 4, 7], "condition": 10, "config": 10, "configur": [0, 1, 3, 4, 5, 9, 10], "connect": [7, 8, 9], "consecut": 4, "consid": [0, 8, 10], "consist": [3, 8], "constant": 10, "constrain": 0, "construct": 8, "contain": [0, 3, 9, 10], "content": [3, 4, 9], "control": [0, 3, 7, 8, 9], "controller_device_addr": 3, "copi": 1, "core": [0, 1, 2, 6, 8, 9, 10], "correct": 3, "correctli": [3, 7], "correspond": [3, 10], "corrupt": [3, 10], "count": [3, 7], "counter": 10, "cover": 3, "cpu": 7, "cpuif": 3, "crc": [9, 10], "creat": 4, "critic": 10, "csr": [3, 4, 5, 7, 8], "ct": 3, "ctrlcfg": 5, "current": [2, 6, 7, 10], "custom": 1, "cycl": 3, "d": 10, "dat": 7, "data": [1, 3, 6, 7, 9], "data_buffer_thld_ctrl": 3, "data_length": 4, "datasheet": 8, "date": 6, "dcr": 3, "dct": 7, "dd": 8, "deassert": 3, "debug": 10, "dedic": 7, "deep": 10, "default": [1, 10], "defbyt": 10, "defin": [0, 1, 4, 7, 10], "definit": [0, 3, 4], "degre": 10, "delai": [3, 10], "deliber": 3, "deliv": 8, "deni": 3, "denot": [0, 4], "depend": [0, 8], "depict": 1, "deprec": [2, 7], "depth": 4, "desc": 3, "describ": [6, 8, 9], "descript": [3, 4, 5, 6, 8], "descriptor": [1, 3, 7, 10], "design": [0, 1, 5, 6, 8], "desir": 8, "detail": [1, 3, 4, 7], "detect": [3, 4, 7, 9, 10], "detector": 3, "determin": [1, 4], "develop": 6, "devic": [2, 3, 4, 7, 8, 9, 10], "device_id": [9, 10], "device_id_0": 4, "device_id_1": 4, "device_id_2": 4, "device_id_3": 4, "device_id_4": 4, "device_id_5": 4, "device_id_6": 4, "device_reset": [3, 4], "device_statu": [1, 3, 9, 10], "device_status_0": 4, "device_status_1": 4, "diagram": [1, 4, 8, 9], "did": 3, "differ": 3, "dig_l": 8, "direct": [1, 3, 10], "directli": [1, 9], "directori": 7, "disabl": [0, 1, 2, 3, 7, 9, 10], "disable_axi_filtering_i": 0, "disableinputff": 8, "discard": [4, 9, 10], "disconnect": 9, "discov": 4, "discoveri": [4, 10], "discuss": [1, 8], "disec": [2, 3, 7, 10], "disint": 10, "disrupt": 10, "distinct": 7, "dmtf": 10, "do": 10, "document": [5, 8], "doe": [1, 3, 8, 9], "doesn": 3, "domain": 8, "done": [3, 10], "down": 10, "drain": [8, 10], "drive": [1, 3], "driven": [3, 4, 5, 6], "driver": [8, 10], "dure": [1, 3, 4, 8, 10], "dut": 3, "dword": [4, 10], "dynam": [2, 3, 7, 10], "e": [1, 3, 4, 9, 10], "each": [0, 3, 4, 8, 9, 10], "easi": 8, "ec": 10, "ed": [3, 10], "edg": 3, "emit": 3, "empti": 3, "enabl": [0, 1, 2, 3, 4, 7, 8, 9, 10], "encod": 10, "end": [3, 4, 9], "enec": [2, 3, 7], "enforc": 10, "enough": 8, "ensur": [1, 3], "entdaa": 10, "enter": 10, "enter_exit_hdr_mod": 3, "enterpris": 10, "enthdr0": 3, "entir": 8, "entiti": 10, "entri": [0, 4, 9, 10], "enumer": 10, "equal": [1, 3], "equat": 8, "equival": 10, "errata": [2, 6, 7], "error": [0, 3, 4, 9, 10], "escal": 3, "escalated_reset_o": [3, 7], "essenti": 1, "etc": 10, "even": 4, "event": [2, 3, 7, 10], "exactli": 3, "examin": 3, "exampl": 8, "execut": 3, "executor": 1, "exercis": [2, 3, 7], "exist": 1, "exit": 7, "expect": [0, 3, 4], "explain": 8, "expos": 7, "extcap_head": 4, "extend": [5, 6, 7, 10], "extern": [1, 8], "facilit": [0, 9], "fail": 10, "failur": [4, 10], "fall": [3, 8, 10], "fals": 8, "fatal": 10, "fatal_err": 10, "featur": [1, 3, 5, 6, 8], "feed": 3, "ff": 10, "field": [1, 3, 4, 7, 9], "fifo": [1, 3, 4, 9, 10], "file": [1, 3, 5, 7], "fill": [1, 3, 4], "filter": [1, 3, 5, 6], "final": [3, 7, 9], "finish": [3, 4, 10], "fip": 10, "firmwar": [3, 5, 7, 9, 10], "first": [3, 4, 7, 8, 9, 10], "fix": [3, 10], "flashless": 10, "flip": 4, "flipflop": 8, "floor": 8, "flow": [3, 4, 5, 6], "fm": 10, "follow": [1, 2, 3, 4, 6, 7, 8, 9, 10], "forc": [3, 10], "form": 3, "format": [7, 9, 10], "found": [3, 7, 8], "fpga": 8, "fr": 10, "framework": 3, "free": 3, "frequenc": 8, "from": [1, 2, 3, 4, 7, 8, 9, 10], "frontend": 9, "fsb": 10, "fsm": [3, 8], "full": [1, 2, 3, 7, 9], "function": [1, 3, 7, 8], "fundament": 10, "g": [1, 4, 9, 10], "gener": [3, 4, 6, 7, 8, 10], "get": [2, 3, 7, 10], "getbcr": [2, 3, 7], "getcap": 10, "getdcr": [2, 3, 7], "getmrl": [2, 7], "getmwl": [2, 3, 7], "getpid": [2, 7], "getstatu": [2, 3, 7, 10], "give": 10, "good": 8, "got": 3, "grant": [0, 3], "greater": 0, "green": 1, "ground": 8, "group": 3, "gt": 10, "guarante": 10, "ha": [1, 3, 4, 7, 9, 10], "handl": [4, 7, 8, 9, 10], "handle_intr": 10, "handler": [3, 5, 10], "handoff": 10, "hardwar": [3, 4, 7, 9, 10], "hasn": 3, "have": [0, 1, 3, 7], "hc_capabl": 3, "hci": [3, 4], "hdr": 7, "head": 10, "healthi": 10, "high": [3, 7, 8, 10], "higher": 10, "highest": 10, "hold": [4, 8, 10], "host": 10, "hot": 10, "how": 3, "howev": [1, 8], "hw": 10, "hw_statu": 4, "i": [0, 1, 2, 3, 4, 6, 7, 8, 9, 10], "i2c": 8, "i3c": [0, 1, 3, 6, 10], "i3c_core_config": [7, 8], "i3c_ec": [5, 7], "i3c_recovery_flow": 6, "i3cbas": 7, "i3ccsr": 5, "iana": 10, "ibi": [3, 5, 10], "ibi_data_port": 4, "ibi_don": 4, "ibi_done_en": 3, "ibi_thld_stat": 4, "icaru": 8, "id": [1, 2, 3, 4, 5, 6, 7, 10], "ident": [3, 4], "identif": 10, "identifi": 10, "idl": [3, 10], "idlehdr": 3, "ihi0033a": 7, "imag": [1, 3, 4, 9, 10], "image_activated_o": 3, "immedi": [7, 9], "implement": [0, 3, 4, 5, 6, 7, 8, 9, 10], "includ": [0, 1, 4, 7, 9, 10], "incom": 4, "incorrect": 10, "increas": 4, "increment": 10, "indefinit": 10, "index": [9, 10], "indic": [1, 4, 9, 10], "indirect": [1, 3, 4, 9, 10], "indirect_ctrl": [9, 10], "indirect_fifo_ctrl": [1, 3, 9, 10], "indirect_fifo_ctrl_0": 4, "indirect_fifo_ctrl_1": 4, "indirect_fifo_data": [1, 3, 4, 9], "indirect_fifo_statu": [1, 3, 9], "indirect_fifo_status_0": 4, "indirect_fifo_status_1": 4, "indirect_fifo_status_2": 4, "indirect_fifo_status_3": 4, "indirect_fifo_status_4": 4, "indirect_fifo_status_5": 4, "individu": [5, 9], "inform": [1, 4, 6, 8, 9, 10], "ing": 3, "initi": [3, 9, 10], "inject": 9, "inout": 8, "input": [3, 8, 10], "instanc": 4, "instanti": 3, "instead": 9, "instruct": [3, 10], "integr": [1, 4], "interact": [3, 8], "interf": 3, "interfac": [1, 3, 5, 6, 8, 9, 10], "intern": [1, 8], "interrupt": [3, 5, 10], "interrupt_en": 3, "interrupt_statu": 3, "introduct": 5, "invalid": 10, "invers": 10, "invert": 10, "io": 10, "irq_o": 3, "isol": 10, "issu": [3, 4, 9, 10], "item": 3, "its": [3, 7, 9, 10], "job": 9, "join": 10, "just": [3, 9, 10], "k": 0, "keep": [1, 8], "keeper": [8, 10], "kei": 10, "known": 4, "lack": 4, "last": [1, 3, 9, 10], "last_ibi_statu": [3, 4], "lastli": 3, "latenc": 8, "later": 8, "layer": [5, 6], "leakag": 8, "least": 10, "legal": 0, "length": [1, 2, 3, 7, 9, 10], "less": 1, "level": [1, 3, 7, 8], "like": [1, 7, 8, 10], "limit": [3, 8, 10], "line": [3, 7], "link": 4, "list": [3, 4], "lite": 7, "load": [3, 10], "loader": 10, "local": [9, 10], "locat": [4, 9], "log": 10, "logic": [0, 1, 6, 7, 8, 9, 10], "long": 3, "longer": 3, "loop": 3, "loopback": 1, "low": [3, 8, 10], "lower": 10, "lowest": 10, "lsb": 9, "m": 3, "macro": 0, "magic": 10, "mai": [1, 3, 4, 8, 10], "main": [6, 7, 9, 10], "major": 10, "make": [8, 9], "manag": 10, "mandatori": [3, 4, 7, 9], "mani": [1, 3, 10], "manifest": 10, "map": 5, "mark": [1, 9], "mask": 10, "master": 10, "match": [3, 4, 9], "max": [1, 2, 7, 10], "maximum": 10, "mctp": 9, "mcu": [1, 3], "mdb": [3, 4, 7, 10], "mean": 9, "meant": 4, "mechan": [0, 1, 4, 10], "meet": 4, "memori": [1, 4, 9, 10], "mention": [0, 3], "messag": [1, 10], "met": [0, 3], "method": 10, "mgmt": 10, "mhz": 3, "mi": 10, "microsecond": 10, "middl": 3, "might": 10, "mileston": 3, "mimic": 3, "minim": 8, "minimum": [8, 10], "minor": 10, "mipi": 6, "miss": 10, "mitig": 4, "mock": 10, "mode": [1, 6, 7, 9, 10], "model": [3, 8], "modifi": 1, "modul": [1, 3, 9], "monitor": 1, "more": [3, 4, 7, 8, 10], "most": [1, 7], "mrl": 3, "msb": 9, "multipl": 3, "must": [4, 8, 9, 10], "mutabl": 10, "mux": 9, "mwl": 3, "n": [3, 10], "nack": [2, 3, 7, 9, 10], "name": [3, 4, 10], "nativ": 8, "need": [4, 10], "never": [8, 10], "new": 1, "next": [3, 4, 7, 9, 10], "non": [0, 3, 9], "norm": 4, "not_support": 10, "notifi": 4, "notion": 6, "num_priv_id": 0, "number": [0, 3, 4, 7, 10], "nvme": 10, "o": [2, 7, 10], "obtain": 3, "occur": [4, 10], "ocp": [1, 3, 9, 10], "ocp_csr_access_bypass_dis": 3, "ocp_csr_access_bypass_en": 3, "od": 3, "off": 3, "offici": 8, "offlin": 10, "offset": [4, 10], "ol": 8, "older": 10, "onc": [1, 3, 4, 7, 10], "one": [2, 3, 7, 8, 10], "ones": [2, 3, 7, 9], "onli": [1, 3, 9, 10], "onto": [4, 10], "open": [4, 7, 8, 9, 10], "opentitan": 8, "oper": [1, 3, 5, 7, 10], "opert": 8, "option": [0, 1, 2, 6, 7, 8], "order": [0, 1, 4, 8, 9], "organ": 3, "origin": 4, "other": [3, 5, 9, 10], "otherwis": 4, "out": 10, "output": [3, 7, 8], "outsid": [0, 3], "over": [1, 3, 6, 9], "overflow": [3, 4], "overrun": 4, "overview": [3, 5, 6], "own": 7, "packet": [3, 7, 9], "pad": 10, "pair": 10, "paramet": [0, 8, 10], "parametriz": 4, "pariti": 4, "part": [9, 10], "partial": [4, 10], "pass": [0, 3, 7, 9, 10], "past": 10, "path": [7, 9], "pattern": [3, 7, 10], "payload": [3, 9, 10], "pci": 10, "pcie": 10, "pec": [7, 9], "peek": 7, "pend": [4, 10], "pending_interrupt": 3, "per": [2, 4, 7], "perform": [1, 3, 4, 8, 9, 10], "period": [3, 8, 10], "peripher": [3, 10], "peripheral_reset_o": [3, 7], "permiss": 4, "phy": [3, 4, 5, 6], "physic": [5, 6], "pid": [3, 10], "pin": 7, "pio_section_offset": 3, "piocontrol": 7, "platform": 10, "pldm": 10, "pleas": [2, 7], "plu": [2, 3, 7], "pnp": 10, "pointer": [3, 9, 10], "poll": [1, 3, 9], "polynomi": 9, "popul": 10, "port": [0, 10], "posit": 4, "possibl": [3, 4, 10], "pp": 3, "presenc": 3, "present": [1, 3, 9], "prevent": [4, 8], "previou": 3, "primarili": 9, "prime": 10, "prior": 7, "prioriti": 10, "priv_ids_i": 0, "privat": [3, 4, 5, 9], "privileg": [0, 3], "process": [3, 9], "program": [3, 4, 9], "programm": [4, 7], "progress": 3, "project": [4, 6, 8], "propag": 3, "properli": [1, 3, 8], "properti": [3, 10], "prot_cap": [3, 9], "prot_cap_0": 4, "prot_cap_1": 4, "prot_cap_2": 4, "prot_cap_3": 4, "protocol": [3, 7, 9, 10], "provid": [1, 4, 6, 7, 8, 9, 10], "provis": [2, 7, 10], "public": 3, "pull": [8, 10], "purpos": [7, 9], "push": [1, 3, 4, 7, 9, 10], "pushback": 3, "put": 3, "python": 7, "qspi": [1, 3], "queue": [1, 3, 5, 9, 10], "queue_thld_ctrl": 3, "r": [2, 7, 10], "r2mux": 9, "rais": [3, 4, 7], "ran": 3, "random": 3, "rang": 10, "rate": 10, "rc5": [4, 7, 9], "rclr": 10, "rdl": 7, "re": [3, 10], "reach": 10, "react": [3, 9], "read": [0, 1, 2, 5, 10], "read_burst_collision_with_write_id_filter_off": 3, "read_burst_collision_with_write_id_filter_on_non_priv": 3, "read_burst_collision_with_write_id_filter_on_priv": 3, "read_hci_version_csr_id_filter_off": 3, "read_hci_version_csr_id_filter_on_non_priv": 3, "read_hci_version_csr_id_filter_on_priv": 3, "read_pio_section_offset_filter_off": 3, "read_pio_section_offset_filter_on_non_priv": 3, "read_pio_section_offset_filter_on_priv": 3, "readi": [3, 10], "readm": [7, 8], "reason": 10, "rec_img_index": 10, "receiv": [3, 4, 7, 9, 10], "recept": [3, 10], "recov": 10, "recover": 10, "recoveri": [0, 5, 6, 10], "recovery_control": [1, 9], "recovery_ctrl": [1, 3, 4], "recovery_image_activated_o": 7, "recovery_payload_available_o": [3, 7], "recovery_pec": 3, "recovery_statu": [1, 4, 9], "recv": 10, "refer": [2, 4, 7, 8], "reg_val": 8, "regardless": 3, "region": [9, 10], "regist": [1, 2, 3, 5, 6, 9], "regular": 1, "reject": [3, 4], "relat": [3, 7], "relev": [3, 7, 8, 9], "reli": 1, "remain": [1, 9], "remov": [8, 9], "repeat": [1, 3, 9, 10], "report": [3, 10], "repositori": 8, "repres": 10, "request": [3, 4, 8, 9, 10], "requir": [0, 2, 3, 4, 7, 8, 10], "reserv": [3, 4, 10], "reserved_7_3": 10, "reset": [2, 3, 4, 7, 9], "reset_control": 3, "respect": 0, "respond": [1, 3, 4, 9, 10], "respons": [0, 1, 3, 4, 8, 9, 10], "result": [3, 9, 10], "retain": 7, "retri": [3, 4, 10], "retriev": 3, "return": [3, 10], "reus": 1, "rev": 7, "revok": 10, "right": 3, "ring": 10, "risc": 1, "rise": [3, 8, 10], "rnw": 4, "ro": [3, 10], "role": [4, 10], "rollback": 10, "rom": [1, 3], "root": 3, "rot": [1, 3], "rout": 1, "rsa": 10, "rstact": [2, 3, 7, 10], "rstdaa": [2, 3, 7], "rtl": 8, "run": [1, 3, 8, 10], "runtim": 1, "rw": [3, 4, 10], "rx": [7, 9, 10], "rx_data_thld_stat_en": 3, "rx_desc_stat": 4, "rx_desc_stat_en": 3, "rx_desc_thld_stat_en": 3, "same": [1, 3, 7, 8], "sampl": [3, 8], "scenario": 4, "schmitt": 10, "scl": [3, 10], "scl_en_o": 8, "scl_i": 8, "scl_o": 8, "scm_hot_join": 10, "scm_run": 10, "script": 5, "sda": [3, 10], "sda_en_o": 8, "sda_i": 8, "sda_o": 8, "sdr": 3, "sec_fw_recovery_offset": 4, "secfwrecoveryif": 5, "second": 10, "secondari": 10, "section": [3, 4, 9, 10], "secur": [3, 5, 7, 9, 10], "see": [1, 2, 7, 8, 9], "seem": 8, "select": [7, 10], "selector": 10, "self": 10, "send": [3, 4, 7, 9, 10], "sensor": 10, "sent": [3, 4, 7, 10], "separ": [3, 7], "sequenc": [1, 3, 10], "sequence_csr_read_filter_off": 3, "sequence_csr_read_filter_on_non_priv": 3, "sequence_csr_read_filter_on_priv": 3, "sequence_csr_write_filter_off": 3, "sequence_csr_write_filter_on_non_priv": 3, "sequence_csr_write_filter_on_priv": 3, "seri": [3, 4], "serv": 3, "servic": [3, 4, 10], "set": [0, 1, 2, 3, 4, 7, 8, 9, 10], "setaasa": [2, 3, 7, 10], "setdasa": [2, 3, 7, 10], "setmrl": [2, 3, 7], "setmwl": [2, 3, 7], "setup": [8, 10], "sever": [2, 3, 7, 9], "shall": 10, "share": 7, "shorten": 8, "shorter": 3, "should": [0, 1, 3, 4, 8, 10], "shown": 9, "side": [3, 7], "signal": [0, 3, 4, 7, 8, 9, 10], "silicon": 8, "similarli": [7, 9], "simul": [3, 8], "simultan": 3, "sinc": [3, 8, 9], "singl": 8, "sink_flush_i": 3, "situat": 4, "size": [1, 4, 9, 10], "skip": 4, "sleep": 10, "slew": 10, "slowest": 3, "slverr": [0, 3], "so": [1, 4], "soc": [1, 10], "soc_mgmt_control": 4, "soc_mgmt_extcap_head": 4, "soc_mgmt_feature_0": 4, "soc_mgmt_feature_1": 4, "soc_mgmt_feature_15": 4, "soc_mgmt_feature_2": 4, "soc_mgmt_feature_3": 4, "soc_mgmt_rsvd_0": 4, "soc_mgmt_rsvd_1": 4, "soc_mgmt_rsvd_2": 4, "soc_mgmt_rsvd_3": 4, "soc_mgmt_section_offset": 4, "soc_mgmt_statu": 4, "socmgmtif": 5, "soft": 10, "softwar": [1, 3, 4, 7, 9, 10], "solut": [4, 8], "some": [1, 3], "sometim": 8, "sourc": 3, "source_flush_i": 3, "space": [1, 4, 9, 10], "spawn": 3, "spec": [2, 3, 4, 7], "specif": [1, 3, 5, 6, 7, 9, 10], "specifi": [1, 3, 4, 7, 8, 9, 10], "speed": 10, "sram": 3, "src": 7, "ss": [1, 3], "stabl": 3, "stage": 3, "standard": [1, 9], "standbi": 10, "start": [1, 3, 9, 10], "state": [3, 4, 6, 8, 10], "static": [2, 3, 7, 10], "statu": [1, 2, 3, 4, 7], "stby_cr_cap": 4, "stby_cr_device_addr": 3, "stdbyctrlmod": 5, "steadi": 3, "step": [1, 3, 9], "sticki": 10, "still": 4, "stimuli": 3, "stop": [3, 10], "store": [3, 9, 10], "stream": [3, 9, 10], "strength": [8, 10], "string": 10, "strong": 8, "strongli": 1, "structur": [1, 5, 10], "sub": 3, "subset": 9, "subsystem": [1, 3, 10], "succe": 3, "success": [3, 4, 10], "successfulli": [3, 4], "suffici": 3, "suit": [5, 7], "summar": 6, "summari": 3, "support": [2, 7, 8, 9, 10], "suppos": 7, "switch": 8, "synthesi": 4, "system": [3, 4, 5, 8], "system_clock_period": 8, "systemverilog": 7, "t": [3, 8], "t_f_reg": 8, "t_hd_dat_reg": 8, "t_r_reg": 8, "t_su_dat_reg": 8, "tabl": [2, 7, 10], "tag": 3, "take": [3, 9], "target": [2, 5, 6, 8, 9, 10], "target_xact_support": 4, "task": 3, "tbd": 4, "temperatur": [4, 10], "temperatureof": 10, "term": 4, "termin": [3, 10], "test": [2, 5, 7, 8, 10], "testbench": 8, "testplan": [5, 6], "than": [0, 1, 3, 4, 10], "thee": 3, "them": [8, 9], "theori": 4, "therefor": 4, "thi": [0, 1, 2, 3, 4, 6, 7, 8, 9, 10], "three": 8, "threshold": [3, 4, 10], "through": [3, 4, 9, 10], "ti": 8, "time": [3, 4, 10], "tool": [3, 6, 7, 8], "top": 8, "total": 10, "track": 3, "traffic": [1, 3], "transact": [1, 3, 5, 6, 7, 9, 10], "transfer": [1, 3, 4, 6, 9, 10], "transit": 10, "translat": 1, "transmiss": 3, "transmit": [3, 9, 10], "tri": [8, 9], "trigger": [3, 4, 10], "true": 8, "trust": 3, "try": [4, 10], "tsco": 3, "tti": [1, 3, 5, 7, 9], "tti_ibi_thld": 10, "tti_ibi_thld_stat": 10, "tti_queue_s": 4, "tti_rx_data_thld": 10, "tti_rx_data_thld_stat": 10, "tti_rx_desc_thld": 10, "tti_rx_desc_thld_stat": 10, "tti_tx_data_thld": 10, "tti_tx_data_thld_stat": 10, "tti_tx_desc_should_raise_thld_trig": 3, "tti_tx_desc_thld": 10, "tti_tx_desc_thld_stat": 10, "turn": 3, "twice": 3, "two": [3, 9, 10], "tx": [1, 3, 7, 9, 10], "tx_desc_stat_en": 3, "type": [4, 9, 10], "typic": 3, "u": 10, "unaccept": 4, "unclassifi": 10, "undefin": 0, "underflow": 3, "underrun": 4, "uniqu": 10, "unit": [3, 10], "unless": [4, 8], "unprivileg": 3, "unsupport": 10, "until": [1, 3, 4, 7, 9, 10], "up": [3, 8, 10], "updat": [1, 9], "upload": 9, "upon": 9, "us": [0, 1, 3, 4, 7, 8, 9, 10], "usag": 7, "util": 3, "uuid": 10, "uvm": 3, "v": [1, 8], "v1": 9, "valid": [0, 3, 4, 10], "valu": [3, 4, 10], "variabl": 10, "vendor": [5, 6, 10], "vendor_hw_statu": 10, "vendor_specific_statu": 10, "vendor_statu": 10, "verif": [5, 6], "verifi": [0, 3], "veril": 8, "version": [3, 4, 6, 10], "via": [0, 1, 3, 5, 7, 10], "violat": [3, 4], "vip": 3, "virtual": [3, 5, 8, 9, 10], "w": 10, "w1c": 3, "wa": [3, 4, 10], "wai": [1, 3], "wait": [1, 3, 4, 7, 10], "watch": 7, "weak": 8, "were": 3, "what": 3, "when": [0, 3, 8, 9, 10], "where": [3, 6, 10], "whether": [3, 8, 10], "which": [1, 3, 4, 7, 8, 9, 10], "while": [1, 3, 7, 8], "whole": [1, 9], "wide": 4, "width": [0, 4], "width_converter_8ton_convert": 3, "width_converter_8ton_flush": 3, "width_converter_nto8_convert": 3, "width_converter_nto8_flush": 3, "window": [4, 10], "wire": 3, "within": [1, 3, 6, 8, 10], "without": [1, 8], "woclr": 10, "word": [3, 7], "workflow": 6, "wrap": 10, "wrapper": 8, "writabl": 1, "write": [0, 1, 2, 5, 10], "write_burst_collision_with_read_id_filter_off": 3, "write_burst_collision_with_read_id_filter_on_non_priv": 3, "write_burst_collision_with_read_id_filter_on_priv": 3, "write_read_burst_id_filter_off": 3, "write_read_burst_id_filter_on_non_priv": 3, "write_read_burst_id_filter_on_priv": 3, "write_should_not_affect_ro_csr_filter_off": 3, "write_should_not_affect_ro_csr_filter_on_non_priv": 3, "write_should_not_affect_ro_csr_filter_on_priv": 3, "write_to_controller_device_addr_filter_off": 3, "write_to_controller_device_addr_filter_on_non_priv": 3, "write_to_controller_device_addr_filter_on_priv": 3, "written": [1, 3, 4, 7, 9], "wset": 10, "x": [8, 9, 10], "yaml": [7, 8], "z": 8, "zero": [0, 3, 9, 10]}, "titles": ["AXI Transaction ID Filtering", "AXI driven Caliptra recovery flow", "I3C Common Command Codes (CCC)", "Design verification", "Specification for I3C Vendor-Specific Extended Capabilities", "CHIPS Alliance Caliptra Open Source I3C core", "Introduction", "I3C core overview", "Physical Layer", "Recovery flow", "Register descriptions"], "titleterms": {"0x02": 4, "0x12": 4, "0xc0": 4, "0xc1": 4, "0xc4": 4, "1": 8, "3": 8, "5": 8, "7": 8, "In": [4, 7], "__rsvd": 10, "__rsvd_3": 10, "ac_current_own": 10, "access": 9, "acr_fsm_op_select": 10, "acr_handoff_err_fail_signal_en": 10, "acr_handoff_err_fail_stat": 10, "acr_handoff_err_m3_signal_en": 10, "acr_handoff_err_m3_stat": 10, "acr_handoff_ok_primed_signal_en": 10, "acr_handoff_ok_primed_stat": 10, "acr_handoff_ok_remain_signal_en": 10, "acr_handoff_ok_remain_stat": 10, "activate_rec_img": 10, "address": 10, "agent_cap": 10, "allianc": 5, "axi": [0, 1], "axi_filt": 3, "axi_filtering_dis": 3, "axi_filtering_mixed_priv": 3, "axi_filtering_non_priv": 3, "axi_filtering_priv": 3, "band": [4, 7], "base": 1, "bast_ccc_ibi_r": 10, "bcr_fix": 10, "bcr_var": 10, "bit_tx_high_level": 3, "bit_tx_low_level": 3, "bit_tx_negedg": 3, "bit_tx_pre_posedg": 3, "block": 3, "broadcast": [2, 7], "bu": [4, 7], "bus_monitor": 3, "bus_monitor_hdr_exit": 3, "bus_rx_flow": 3, "bus_tim": 3, "bus_tx": 3, "bus_tx_flow": 3, "bypass": [1, 3], "byte_tx": 3, "caliptra": [1, 5], "cap_id": 10, "cap_length": 10, "capabl": 4, "ccc": [2, 3, 7], "ccc_direct_multiple_rd": 3, "ccc_direct_multiple_wr": 3, "ccc_enec_disec_bcast": 3, "ccc_enec_disec_direct": 3, "ccc_fatal_rstdaa_err_forc": 10, "ccc_fatal_rstdaa_err_signal_en": 10, "ccc_fatal_rstdaa_err_stat": 10, "ccc_getbcr": 3, "ccc_getdcr": 3, "ccc_getmrl": 3, "ccc_getmwl": 3, "ccc_getpid": 3, "ccc_getstatu": 3, "ccc_param_modified_forc": 10, "ccc_param_modified_signal_en": 10, "ccc_param_modified_stat": 10, "ccc_rstact_bcast": 3, "ccc_rstact_direct": 3, "ccc_rstdaa": 3, "ccc_setaasa": 3, "ccc_setdasa": 3, "ccc_setmrl_bcast": 3, "ccc_setmrl_direct": 3, "ccc_setmwl_bcast": 3, "ccc_setmwl_direct": 3, "ccc_unhandled_nack_forc": 10, "ccc_unhandled_nack_signal_en": 10, "ccc_unhandled_nack_stat": 10, "check_axi_filt": 3, "check_csr_access": 3, "chip": 5, "clear_on_nonempty_cmd_queu": 3, "clear_on_nonempty_ibi_queu": 3, "clear_on_nonempty_resp_queu": 3, "clear_on_nonempty_rx_queu": 3, "clear_on_nonempty_tx_queu": 3, "clock": 8, "cm": 10, "cmd_capacity_statu": 3, "cmd_setup_threshold": 3, "cmd_should_raise_thld_trig": 3, "code": [2, 7], "command": [2, 7], "common": [2, 7, 8], "complianc": 3, "config": 4, "configur": [7, 8], "control": [4, 10], "controller_config": 10, "convert": 3, "core": [3, 5, 7], "cptra_mcu_recoveri": 3, "cr_request_send": 10, "crr_en": 10, "crr_response_forc": 10, "crr_response_signal_en": 10, "crr_response_stat": 10, "csr": [1, 9], "csr_sw_access": 3, "ctemp": 10, "ctrlcfg": 10, "daa_entdaa_en": 10, "daa_entdaa_support": 10, "daa_setaasa_en": 10, "daa_setaasa_support": 10, "daa_setdasa_en": 10, "daa_setdasa_support": 10, "data": [4, 10], "data_buffer_thld_ctrl": 10, "dcr": 10, "desc_typ": 10, "descript": [7, 10], "descriptor": 4, "descriptor_rx": 3, "descriptor_tx": 3, "design": 3, "dev_rec_statu": 10, "dev_statu": 10, "device_id_0": 10, "device_id_1": 10, "device_id_2": 10, "device_id_3": 10, "device_id_4": 10, "device_id_5": 10, "device_id_reserv": 10, "device_reset": 10, "device_reset_ctrl": 10, "device_status_0": 10, "device_status_1": 10, "direct": [2, 7], "document": 6, "drive_slew_r": 10, "drive_strength": 10, "driven": 1, "driver": 3, "dynamic_addr": 10, "dynamic_addr_valid": 10, "edge_detector": 3, "empti": 10, "enter": 3, "exit": 3, "extcap_head": 10, "extend": 4, "f2_crcap1_bus_config": 10, "f2_crcap2_dev_interact": 10, "featur": 7, "field": 10, "fifo_s": 10, "file": 10, "filter": 0, "firmwar": [1, 4], "flow": [1, 9], "flow_standby_i3c": 3, "flush": 3, "forced_recoveri": 10, "format": 4, "full": 10, "get_statu": 3, "handl": 3, "handler": [1, 9], "handoff_deep_sleep": 10, "handoff_delay_nack": 10, "hci_queu": 3, "hdr": 3, "heartbeat": 10, "heartbeat_period": 10, "hj_en": 10, "hj_req_statu": 10, "hw_statu": 10, "i3c": [2, 4, 5, 7, 8, 9], "i3c_bus_monitor": 3, "i3c_bus_traffic_during_loopback": 3, "i3c_ec": 10, "i3c_target_ibi": 3, "i3c_target_ibi_data": 3, "i3c_target_ibi_retri": 3, "i3c_target_read": 3, "i3c_target_writ": 3, "i3c_target_writes_and_read": 3, "i3ccsr": 10, "ibi": [4, 7], "ibi_capacity_statu": 3, "ibi_data": 10, "ibi_don": [3, 10], "ibi_done_en": 10, "ibi_done_forc": 10, "ibi_en": 10, "ibi_port": 10, "ibi_queue_rst": 10, "ibi_queue_s": 10, "ibi_retry_num": 10, "ibi_setup_threshold": 3, "ibi_should_raise_thld_trig": 3, "ibi_thld": 10, "ibi_thld_forc": 10, "ibi_thld_stat": 10, "ibi_thld_stat_en": 10, "id": 0, "if_ctrl": 10, "image_activ": 3, "image_s": 10, "implement": 1, "indirect_fifo_ctrl_0": 10, "indirect_fifo_ctrl_1": 10, "indirect_fifo_ctrl_reset": 10, "indirect_fifo_data": 10, "indirect_fifo_overflow": 3, "indirect_fifo_reserv": 10, "indirect_fifo_status_0": 10, "indirect_fifo_status_1": 10, "indirect_fifo_status_2": 10, "indirect_fifo_status_3": 10, "indirect_fifo_status_4": 10, "indirect_fifo_underflow": 3, "indirect_fifo_writ": 3, "individu": 3, "input_en": 10, "interfac": [4, 7], "interrupt": [4, 7], "interrupt_en": 10, "interrupt_forc": [3, 10], "interrupt_statu": 10, "introduct": 6, "io_invers": 10, "keeper_en": 10, "last_ibi_statu": 10, "layer": 8, "line": 8, "manag": 4, "map": 10, "max_resp_tim": 10, "max_transfer_s": 10, "mode": [3, 4], "multiple_bit_read": 3, "multiple_byte_read": 3, "normal": 9, "num_of_cms_region": 10, "od_en": 10, "open": 5, "oper": [4, 9], "operation_mod": 10, "other": 7, "overview": 7, "pad_typ": 10, "payload_avail": 3, "pec": 3, "pending_interrupt": 10, "pending_rx_nack": 10, "phy": 8, "physic": 8, "pid_hi": 10, "pid_lo": 10, "placehold": 10, "posttrigger_no_delai": 3, "posttrigger_with_delai": 3, "pretrigger_no_delai": 3, "pretrigger_with_delai": 3, "prime_accept_getacccr": 10, "privat": 7, "procedur": 1, "prot_cap_0": 10, "prot_cap_1": 10, "prot_cap_2": 10, "prot_cap_3": 10, "prot_error": 10, "protocol_error": 10, "pull_dir": 10, "pull_en": 10, "queue": [4, 7], "queue_siz": 10, "queue_thld_ctrl": 10, "read": [3, 4, 7, 9], "read_hci_version_csr": 3, "read_index": 10, "read_long": 3, "read_pio_section_offset": 3, "read_short": 3, "rec_img_sel": 10, "rec_intf_bypass": 10, "rec_intf_cfg": 10, "rec_intf_reg_w1c_access": 10, "rec_magic_string_0": 10, "rec_magic_string_1": 10, "rec_payload_don": 10, "rec_prot_vers": 10, "rec_reason_cod": 10, "recoveri": [1, 3, 4, 7, 9], "recovery_ctrl": 10, "recovery_ctrl_activate_rec_img": 10, "recovery_flow": 3, "recovery_statu": 10, "recovery_status_wir": 3, "region_typ": 10, "regist": [4, 7, 10], "reset": 10, "reset_control": 10, "reset_ctrl": 10, "reset_dynamic_addr": 10, "reset_time_peripher": 10, "reset_time_target": 10, "resp_capacity_statu": 3, "resp_setup_threshold": 3, "resp_should_raise_thld_trig": 3, "rst_action": 10, "rstact_defbyte_02": 10, "rx": [3, 4], "rx_capacity_statu": 3, "rx_data": 10, "rx_data_buffer_s": 10, "rx_data_port": 10, "rx_data_rst": 10, "rx_data_thld": 10, "rx_data_thld_forc": 10, "rx_data_thld_stat": 10, "rx_data_thld_stat_en": 10, "rx_desc": 10, "rx_desc_buffer_s": 10, "rx_desc_queue_port": 10, "rx_desc_rst": 10, "rx_desc_stat": [3, 10], "rx_desc_stat_en": 10, "rx_desc_stat_forc": 10, "rx_desc_thld": 10, "rx_desc_thld_forc": 10, "rx_desc_thld_stat": 10, "rx_desc_thld_stat_en": 10, "rx_desc_timeout": 10, "rx_desc_timeout_en": 10, "rx_desc_timeout_forc": 10, "rx_setup_threshold": 3, "rx_should_raise_thld_trig": 3, "rx_start_thld": 10, "schmitt_en": 10, "scl": 8, "script": 7, "sda": 8, "secfwrecoveryif": 10, "secur": [1, 4], "sequence_csr_read": 3, "sequence_csr_writ": 3, "simple_crr_statu": 10, "simple_crr_support": 10, "simple_write_read": 3, "soc": 4, "soc_mgmt_control": 10, "soc_mgmt_feature_2": 10, "soc_mgmt_feature_3": 10, "soc_mgmt_rsvd_2": 10, "soc_mgmt_rsvd_3": 10, "soc_mgmt_statu": 10, "soc_pad_attr": 10, "soc_pad_conf": 10, "socmgmtif": 10, "soft_err": 10, "soft_rst": 10, "sourc": 5, "specif": 4, "standbi": 4, "static_addr": 10, "static_addr_valid": 10, "statu": 10, "stby_cr_accept_err_forc": 10, "stby_cr_accept_err_signal_en": 10, "stby_cr_accept_err_stat": 10, "stby_cr_accept_nacked_forc": 10, "stby_cr_accept_nacked_signal_en": 10, "stby_cr_accept_nacked_stat": 10, "stby_cr_accept_ok_forc": 10, "stby_cr_accept_ok_signal_en": 10, "stby_cr_accept_ok_stat": 10, "stby_cr_cap": 10, "stby_cr_ccc_config_getcap": 10, "stby_cr_ccc_config_rstact_param": 10, "stby_cr_control": 10, "stby_cr_device_addr": 10, "stby_cr_device_char": 10, "stby_cr_device_pid_lo": 10, "stby_cr_dyn_addr_forc": 10, "stby_cr_dyn_addr_signal_en": 10, "stby_cr_dyn_addr_stat": 10, "stby_cr_enable_init": 10, "stby_cr_intr_forc": 10, "stby_cr_intr_signal_en": 10, "stby_cr_intr_statu": 10, "stby_cr_op_rstact_forc": 10, "stby_cr_op_rstact_signal_en": 10, "stby_cr_op_rstact_stat": 10, "stby_cr_statu": 10, "stby_cr_virt_device_addr": 10, "stby_cr_virtual_device_char": 10, "stby_cr_virtual_device_pid_lo": 10, "stdbyctrlmod": 10, "structur": [4, 6], "suit": 3, "synchron": 8, "system": 7, "t_aval": 10, "t_aval_reg": 10, "t_f": 10, "t_f_reg": 10, "t_free": 10, "t_free_reg": 10, "t_hd_dat": 10, "t_hd_dat_reg": 10, "t_hd_sta": 10, "t_hd_sta_reg": 10, "t_high": 10, "t_high_reg": 10, "t_idl": 10, "t_idle_reg": 10, "t_low": 10, "t_low_reg": 10, "t_r": 10, "t_r_reg": 10, "t_su_dat": 10, "t_su_dat_reg": 10, "t_su_sta": 10, "t_su_sta_reg": 10, "t_su_sto": 10, "t_su_sto_reg": 10, "target": [3, 4, 7], "target_escalated_reset": 3, "target_interrupt": 3, "target_peripheral_reset": 3, "target_reset_detect": 3, "target_xact_en": 10, "target_xact_support": 10, "temp_crit": 10, "termination_extcap_head": 10, "test": 3, "test_driv": 3, "testplan": 3, "testpoint": 3, "time": 8, "transact": [0, 4], "transfer_abort_stat": 10, "transfer_abort_stat_en": 10, "transfer_abort_stat_forc": 10, "transfer_err_stat": 10, "transfer_err_stat_en": 10, "transfer_err_stat_forc": 10, "trigger_no_delai": 3, "trigger_with_delai": 3, "tti": [4, 10], "tti_ibi_capacity_statu": 3, "tti_ibi_setup_threshold": 3, "tti_ibi_should_raise_thld_trig": 3, "tti_queu": 3, "tti_rx_capacity_statu": 3, "tti_rx_desc_capacity_statu": 3, "tti_rx_desc_setup_threshold": 3, "tti_rx_desc_should_raise_thld_trig": 3, "tti_rx_setup_threshold": 3, "tti_tx_capacity_statu": 3, "tti_tx_desc_capacity_statu": 3, "tti_tx_desc_setup_threshold": 3, "tti_tx_setup_threshold": 3, "tx": 4, "tx_capacity_statu": 3, "tx_data": 10, "tx_data_buffer_s": 10, "tx_data_port": 10, "tx_data_rst": 10, "tx_data_thld": 10, "tx_data_thld_forc": 10, "tx_data_thld_stat": 10, "tx_data_thld_stat_en": 10, "tx_desc": 10, "tx_desc_buffer_s": 10, "tx_desc_complet": 10, "tx_desc_complete_en": 10, "tx_desc_complete_forc": 10, "tx_desc_queue_port": 10, "tx_desc_rst": 10, "tx_desc_should_raise_thld_trig": 3, "tx_desc_stat": [3, 10], "tx_desc_stat_en": 10, "tx_desc_stat_forc": 10, "tx_desc_thld": 10, "tx_desc_thld_forc": 10, "tx_desc_thld_stat": 10, "tx_desc_thld_stat_en": 10, "tx_desc_timeout": 10, "tx_desc_timeout_en": 10, "tx_desc_timeout_forc": 10, "tx_setup_threshold": 3, "tx_should_raise_thld_trig": 3, "tx_start_thld": 10, "vendor": 4, "vendor_hw_status_len": 10, "vendor_specific_str_length": 10, "vendor_status_length": 10, "verif": 3, "via": 9, "virt_dynamic_addr": 10, "virt_dynamic_addr_valid": 10, "virt_static_addr": 10, "virt_static_addr_valid": 10, "virtual": 7, "virtual_od_en": 10, "virtual_read": 3, "virtual_read_altern": 3, "virtual_writ": 3, "virtual_write_altern": 3, "width_converter_8ton": 3, "width_converter_nto8": 3, "write": [3, 4, 7, 9], "write_index": 10, "write_pec": 3, "write_should_not_affect_ro_csr": 3, "write_to_controller_device_addr": 3}})