Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 21 15:25:33 2018
| Host         : Drew-GLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MiddleServo_wrapper_timing_summary_routed.rpt -pb MiddleServo_wrapper_timing_summary_routed.pb -rpx MiddleServo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MiddleServo_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/clkSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/clkSignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.518        0.000                      0                 1670        0.033        0.000                      0                 1670        4.020        0.000                       0                   771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.518        0.000                      0                 1604        0.033        0.000                      0                 1604        4.020        0.000                       0                   771  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.001        0.000                      0                   66        0.601        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.046ns (42.817%)  route 2.732ns (57.183%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.827     7.717    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.472    12.651    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[0]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.236    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[0]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.046ns (42.817%)  route 2.732ns (57.183%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.827     7.717    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.472    12.651    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[1]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.236    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[1]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.046ns (42.817%)  route 2.732ns (57.183%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.827     7.717    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.472    12.651    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[2]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.236    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[2]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.046ns (42.817%)  route 2.732ns (57.183%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.827     7.717    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.472    12.651    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[3]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.236    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[3]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.167ns (23.080%)  route 3.889ns (76.920%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.650     2.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/Q
                         net (fo=6, routed)           1.409     4.871    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.995 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.995    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.396 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.561     6.957    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var18_in
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2/O
                         net (fo=32, routed)          0.919     8.000    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2_n_0
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.473    12.652    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[4]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.592    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[4]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.167ns (23.080%)  route 3.889ns (76.920%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.650     2.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/Q
                         net (fo=6, routed)           1.409     4.871    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.995 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.995    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.396 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.561     6.957    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var18_in
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2/O
                         net (fo=32, routed)          0.919     8.000    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2_n_0
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.473    12.652    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[5]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.592    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[5]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.167ns (23.080%)  route 3.889ns (76.920%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.650     2.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/Q
                         net (fo=6, routed)           1.409     4.871    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.995 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.995    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.396 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.561     6.957    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var18_in
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2/O
                         net (fo=32, routed)          0.919     8.000    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2_n_0
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.473    12.652    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[6]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.592    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[6]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.167ns (23.080%)  route 3.889ns (76.920%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.650     2.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]/Q
                         net (fo=6, routed)           1.409     4.871    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[30]
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.995 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.995    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry__2_i_5__0_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.396 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.561     6.957    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var18_in
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.081 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2/O
                         net (fo=32, routed)          0.919     8.000    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_2_n_0
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.473    12.652    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.592    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 2.046ns (43.479%)  route 2.660ns (56.521%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.754     7.645    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.477    12.656    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[28]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X32Y90         FDRE (Setup_fdre_C_R)       -0.524    12.241    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[28]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 2.046ns (43.479%)  route 2.660ns (56.521%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.645     2.939    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y84         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]/Q
                         net (fo=7, routed)           0.845     4.302    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[7]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     4.426    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/i__carry_i_6__0_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.958    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.072    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.457 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1_inferred__1/i__carry__2/CO[0]
                         net (fo=4, routed)           1.061     6.518    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var1
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.373     6.891 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var[0]_i_1/O
                         net (fo=32, routed)          0.754     7.645    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/clear
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.477    12.656    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[29]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X32Y90         FDRE (Setup_fdre_C_R)       -0.524    12.241    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[29]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  4.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.315%)  route 0.280ns (54.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.559     0.895    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X35Y99         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.140     1.176    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=3, routed)           0.140     1.361    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y100        LUT4 (Prop_lut4_I2_O)        0.046     1.407 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     1.407    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X32Y100        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.912     1.278    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y100        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.131     1.374    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.208%)  route 0.280ns (54.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.559     0.895    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X35Y99         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.140     1.176    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=3, routed)           0.140     1.361    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.406 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     1.406    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X32Y100        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.912     1.278    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y100        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.577     0.913    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.103     1.157    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.844     1.210    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.349%)  route 0.153ns (44.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.656     0.992    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.153     1.286    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.335 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.335    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[55]
    SLICE_X28Y99         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.845     1.211    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.656     0.992    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.930     1.296    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.569     0.905    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y86         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.185    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y88         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.841     1.207    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.575     0.911    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.177     1.228    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.842     1.208    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.574     0.910    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.162     1.213    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y88         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.842     1.208    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.659     0.995    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.116     1.252    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y102        SRL16E                                       r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.930     1.296    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.143    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.575     0.911    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.119     1.171    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y91         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.842     1.208    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y83    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/count_mid_var_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   MiddleServo_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   MiddleServo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.456ns (13.381%)  route 2.952ns (86.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.952     6.401    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.653    12.832    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[25]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.456ns (13.381%)  route 2.952ns (86.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.952     6.401    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.653    12.832    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.456ns (13.381%)  route 2.952ns (86.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.952     6.401    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.653    12.832    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[27]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.456ns (13.381%)  route 2.952ns (86.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.952     6.401    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.653    12.832    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[29]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y105        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.456ns (13.948%)  route 2.813ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.813     6.262    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y104        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.653    12.832    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y104        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[22]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y104        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.956%)  route 2.811ns (86.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.811     6.260    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.654    12.833    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDCE (Recov_fdce_C_CLR)     -0.319    12.489    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.956%)  route 2.811ns (86.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.811     6.260    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y105        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.654    12.833    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y105        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDCE (Recov_fdce_C_CLR)     -0.319    12.489    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.591%)  route 2.669ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.669     6.118    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y101        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.654    12.833    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y101        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[11]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.591%)  route 2.669ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.669     6.118    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y101        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.654    12.833    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y101        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[12]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.456ns (14.591%)  route 2.669ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.699     2.993    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         2.669     6.118    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X33Y101        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         1.654    12.833    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X33Y101        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[14]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  6.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.286%)  route 0.725ns (83.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.725     1.777    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.912     1.278    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.286%)  route 0.725ns (83.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.725     1.777    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.912     1.278    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.286%)  route 0.725ns (83.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.725     1.777    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.912     1.278    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.785%)  route 0.813ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.813     1.865    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X39Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.911     1.277    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X39Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.664%)  route 0.891ns (86.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.891     1.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X41Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.911     1.277    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X41Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.664%)  route 0.891ns (86.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.891     1.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X41Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.911     1.277    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X41Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.664%)  route 0.891ns (86.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.891     1.944    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X41Y100        FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.911     1.277    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X41Y100        FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.799%)  route 0.609ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.609     1.662    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y99         FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.826     1.192    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y99         FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[1]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.799%)  route 0.609ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.609     1.662    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y99         FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.826     1.192    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y99         FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[2]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.799%)  route 0.609ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.576     0.912    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         0.609     1.662    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X34Y99         FDCE                                         f  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MiddleServo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MiddleServo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MiddleServo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=771, routed)         0.826     1.192    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X34Y99         FDCE                                         r  MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[3]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    MiddleServo_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.801    





