MUX8T1_32.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/ImmGen_0/src/MUX8T1_32_0/src/MUX8T1_32.v,
MUX8T1_32_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/ImmGen_0/src/MUX8T1_32_0/sim/MUX8T1_32_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/ImmGen_0/src/ImmGen.v,
ImmGen_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/ImmGen_0/sim/ImmGen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
