
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M350_W12/run.tcl
# read_verilog -sv runs/M350_W12/sum_signed.sv
# read_xdc runs/M350_W12/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2591416
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.293 ; gain = 239.832 ; free physical = 138501 ; free virtual = 209859
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.625; parent = 2373.475; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.344; parent = 3040.266; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3119.230 ; gain = 321.770 ; free physical = 138427 ; free virtual = 209786
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.625; parent = 2373.475; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4092.312; parent = 3119.234; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.043 ; gain = 339.582 ; free physical = 138427 ; free virtual = 209786
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.625; parent = 2373.475; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.125; parent = 3137.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.043 ; gain = 339.582 ; free physical = 138427 ; free virtual = 209786
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.625; parent = 2373.475; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.125; parent = 3137.047; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3137.043 ; gain = 0.000 ; free physical = 138429 ; free virtual = 209788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3302.762 ; gain = 0.000 ; free physical = 138498 ; free virtual = 209857
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3302.762 ; gain = 0.000 ; free physical = 138498 ; free virtual = 209857
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.762 ; gain = 505.301 ; free physical = 138581 ; free virtual = 209940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.070; parent = 2387.920; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.828; parent = 3270.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.762 ; gain = 505.301 ; free physical = 138581 ; free virtual = 209940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.070; parent = 2387.920; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.828; parent = 3270.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.762 ; gain = 505.301 ; free physical = 138581 ; free virtual = 209940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.070; parent = 2387.920; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.828; parent = 3270.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3302.762 ; gain = 505.301 ; free physical = 138581 ; free virtual = 209941
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.070; parent = 2387.920; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.828; parent = 3270.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 11    
	   2 Input   16 Bit       Adders := 22    
	   2 Input   15 Bit       Adders := 44    
	   2 Input   14 Bit       Adders := 87    
	   2 Input   13 Bit       Adders := 175   
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 44    
	               14 Bit    Registers := 87    
	               13 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3302.762 ; gain = 505.301 ; free physical = 138646 ; free virtual = 210015
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.070; parent = 2387.920; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.828; parent = 3270.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3679.074 ; gain = 881.613 ; free physical = 137931 ; free virtual = 209300
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.359; parent = 2961.240; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4652.156; parent = 3679.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.074 ; gain = 904.613 ; free physical = 137911 ; free virtual = 209279
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.250; parent = 2979.131; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.156; parent = 3702.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3721.113 ; gain = 923.652 ; free physical = 137875 ; free virtual = 209245
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.273; parent = 2984.154; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.195; parent = 3721.117; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137876 ; free virtual = 209246
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.320; parent = 2985.201; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137878 ; free virtual = 209248
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.336; parent = 2985.217; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137886 ; free virtual = 209256
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.285; parent = 2987.166; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137887 ; free virtual = 209257
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.348; parent = 2987.229; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137887 ; free virtual = 209257
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.086; parent = 2987.967; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137887 ; free virtual = 209257
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.117; parent = 2987.998; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   719|
|3     |LUT1   |   349|
|4     |LUT2   |  4531|
|5     |FDRE   |  4938|
|6     |IBUF   |  4203|
|7     |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3733.988 ; gain = 936.527 ; free physical = 137887 ; free virtual = 209257
Synthesis current peak Physical Memory [PSS] (MB): peak = 3242.133; parent = 2988.014; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4707.070; parent = 3733.992; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3733.988 ; gain = 770.809 ; free physical = 137891 ; free virtual = 209261
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3733.996 ; gain = 936.527 ; free physical = 137891 ; free virtual = 209261
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3739.926 ; gain = 0.000 ; free physical = 138005 ; free virtual = 209375
INFO: [Netlist 29-17] Analyzing 4923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W12/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3810.145 ; gain = 0.000 ; free physical = 138006 ; free virtual = 209376
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4203 instances

Synth Design complete, checksum: 8afc5809
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3810.145 ; gain = 2105.504 ; free physical = 138088 ; free virtual = 209459
# report_utilization -file runs/M350_W12/util.rpt
# report_timing_summary -file runs/M350_W12/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4552.102 ; gain = 741.957 ; free physical = 137095 ; free virtual = 208470
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:24:32 2025...
