
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007f50  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407f50  00407f50  00017f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00407f58  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000774  204009d0  00408928  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20401144  0040909c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20403148  0040b0a0  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   000291e8  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000053b8  00000000  00000000  00049c3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000daa1  00000000  00000000  0004eff7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001060  00000000  00000000  0005ca98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001258  00000000  00000000  0005daf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000249f0  00000000  00000000  0005ed50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015303  00000000  00000000  00083740  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00092063  00000000  00000000  00098a43  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000036f4  00000000  00000000  0012aaa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 31 40 20 25 37 40 00 23 37 40 00 23 37 40 00     H1@ %7@.#7@.#7@.
  400010:	23 37 40 00 23 37 40 00 23 37 40 00 00 00 00 00     #7@.#7@.#7@.....
	...
  40002c:	23 37 40 00 23 37 40 00 00 00 00 00 23 37 40 00     #7@.#7@.....#7@.
  40003c:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  40004c:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  40005c:	23 37 40 00 23 37 40 00 00 00 00 00 3d 32 40 00     #7@.#7@.....=2@.
  40006c:	51 32 40 00 65 32 40 00 23 37 40 00 23 37 40 00     Q2@.e2@.#7@.#7@.
  40007c:	23 37 40 00 79 32 40 00 8d 32 40 00 23 37 40 00     #7@.y2@..2@.#7@.
  40008c:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  40009c:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  4000ac:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  4000bc:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  4000cc:	23 37 40 00 00 00 00 00 23 37 40 00 00 00 00 00     #7@.....#7@.....
  4000dc:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  4000ec:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  4000fc:	23 37 40 00 23 37 40 00 23 37 40 00 23 37 40 00     #7@.#7@.#7@.#7@.
  40010c:	23 37 40 00 23 37 40 00 00 00 00 00 00 00 00 00     #7@.#7@.........
  40011c:	00 00 00 00 23 37 40 00 23 37 40 00 23 37 40 00     ....#7@.#7@.#7@.
  40012c:	23 37 40 00 23 37 40 00 00 00 00 00 23 37 40 00     #7@.#7@.....#7@.
  40013c:	23 37 40 00                                         #7@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00407f58 	.word	0x00407f58

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407f58 	.word	0x00407f58
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00407f58 	.word	0x00407f58
  4001a8:	00000000 	.word	0x00000000

004001ac <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  4001ac:	2810      	cmp	r0, #16
  4001ae:	d108      	bne.n	4001c2 <chip_isr+0x16>
  4001b0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4001b4:	d105      	bne.n	4001c2 <chip_isr+0x16>
{
  4001b6:	b508      	push	{r3, lr}
		if (gpfIsr) {
  4001b8:	4b02      	ldr	r3, [pc, #8]	; (4001c4 <chip_isr+0x18>)
  4001ba:	681b      	ldr	r3, [r3, #0]
  4001bc:	b103      	cbz	r3, 4001c0 <chip_isr+0x14>
			gpfIsr();
  4001be:	4798      	blx	r3
  4001c0:	bd08      	pop	{r3, pc}
  4001c2:	4770      	bx	lr
  4001c4:	204009ec 	.word	0x204009ec

004001c8 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4001c8:	b150      	cbz	r0, 4001e0 <nm_bsp_sleep+0x18>
{
  4001ca:	b570      	push	{r4, r5, r6, lr}
  4001cc:	1e44      	subs	r4, r0, #1
		delay_ms(4);
  4001ce:	4e05      	ldr	r6, [pc, #20]	; (4001e4 <nm_bsp_sleep+0x1c>)
  4001d0:	4d05      	ldr	r5, [pc, #20]	; (4001e8 <nm_bsp_sleep+0x20>)
  4001d2:	4630      	mov	r0, r6
  4001d4:	47a8      	blx	r5
	while(u32TimeMsec--) {
  4001d6:	3c01      	subs	r4, #1
  4001d8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001dc:	d1f9      	bne.n	4001d2 <nm_bsp_sleep+0xa>
  4001de:	bd70      	pop	{r4, r5, r6, pc}
  4001e0:	4770      	bx	lr
  4001e2:	bf00      	nop
  4001e4:	00031635 	.word	0x00031635
  4001e8:	20400001 	.word	0x20400001

004001ec <nm_bsp_reset>:
{
  4001ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001f0:	4f09      	ldr	r7, [pc, #36]	; (400218 <nm_bsp_reset+0x2c>)
  4001f2:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  4001f6:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  4001fa:	4d08      	ldr	r5, [pc, #32]	; (40021c <nm_bsp_reset+0x30>)
  4001fc:	2608      	movs	r6, #8
  4001fe:	636e      	str	r6, [r5, #52]	; 0x34
	nm_bsp_sleep(100);
  400200:	2064      	movs	r0, #100	; 0x64
  400202:	4c07      	ldr	r4, [pc, #28]	; (400220 <nm_bsp_reset+0x34>)
  400204:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400206:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	nm_bsp_sleep(100);
  40020a:	2064      	movs	r0, #100	; 0x64
  40020c:	47a0      	blx	r4
  40020e:	632e      	str	r6, [r5, #48]	; 0x30
	nm_bsp_sleep(100);
  400210:	2064      	movs	r0, #100	; 0x64
  400212:	47a0      	blx	r4
  400214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400218:	400e1200 	.word	0x400e1200
  40021c:	400e1000 	.word	0x400e1000
  400220:	004001c9 	.word	0x004001c9

00400224 <nm_bsp_init>:
{
  400224:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  400226:	2200      	movs	r2, #0
  400228:	4b14      	ldr	r3, [pc, #80]	; (40027c <nm_bsp_init+0x58>)
  40022a:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40022c:	200a      	movs	r0, #10
  40022e:	4c14      	ldr	r4, [pc, #80]	; (400280 <nm_bsp_init+0x5c>)
  400230:	47a0      	blx	r4
  400232:	200b      	movs	r0, #11
  400234:	47a0      	blx	r4
  400236:	200c      	movs	r0, #12
  400238:	47a0      	blx	r4
  40023a:	2010      	movs	r0, #16
  40023c:	47a0      	blx	r4
  40023e:	2011      	movs	r0, #17
  400240:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400242:	4b10      	ldr	r3, [pc, #64]	; (400284 <nm_bsp_init+0x60>)
  400244:	2208      	movs	r2, #8
  400246:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400248:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40024c:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40024e:	4a0e      	ldr	r2, [pc, #56]	; (400288 <nm_bsp_init+0x64>)
  400250:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400254:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400256:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40025a:	6311      	str	r1, [r2, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40025c:	2204      	movs	r2, #4
  40025e:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400260:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400264:	631a      	str	r2, [r3, #48]	; 0x30
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  400266:	4b09      	ldr	r3, [pc, #36]	; (40028c <nm_bsp_init+0x68>)
  400268:	681b      	ldr	r3, [r3, #0]
  40026a:	f013 0f01 	tst.w	r3, #1
  40026e:	d001      	beq.n	400274 <nm_bsp_init+0x50>
  400270:	4b06      	ldr	r3, [pc, #24]	; (40028c <nm_bsp_init+0x68>)
  400272:	681b      	ldr	r3, [r3, #0]
	nm_bsp_reset();
  400274:	4b06      	ldr	r3, [pc, #24]	; (400290 <nm_bsp_init+0x6c>)
  400276:	4798      	blx	r3
}
  400278:	2000      	movs	r0, #0
  40027a:	bd10      	pop	{r4, pc}
  40027c:	204009ec 	.word	0x204009ec
  400280:	00403445 	.word	0x00403445
  400284:	400e1000 	.word	0x400e1000
  400288:	400e1200 	.word	0x400e1200
  40028c:	e000e010 	.word	0xe000e010
  400290:	004001ed 	.word	0x004001ed

00400294 <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  400294:	b530      	push	{r4, r5, lr}
  400296:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  400298:	4b14      	ldr	r3, [pc, #80]	; (4002ec <nm_bsp_register_isr+0x58>)
  40029a:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  40029c:	2010      	movs	r0, #16
  40029e:	4b14      	ldr	r3, [pc, #80]	; (4002f0 <nm_bsp_register_isr+0x5c>)
  4002a0:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  4002a2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4002a6:	207c      	movs	r0, #124	; 0x7c
  4002a8:	4b12      	ldr	r3, [pc, #72]	; (4002f4 <nm_bsp_register_isr+0x60>)
  4002aa:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  4002ac:	4c12      	ldr	r4, [pc, #72]	; (4002f8 <nm_bsp_register_isr+0x64>)
  4002ae:	2201      	movs	r2, #1
  4002b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002b4:	4620      	mov	r0, r4
  4002b6:	4b11      	ldr	r3, [pc, #68]	; (4002fc <nm_bsp_register_isr+0x68>)
  4002b8:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  4002ba:	4b11      	ldr	r3, [pc, #68]	; (400300 <nm_bsp_register_isr+0x6c>)
  4002bc:	9300      	str	r3, [sp, #0]
  4002be:	2351      	movs	r3, #81	; 0x51
  4002c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4002c4:	2110      	movs	r1, #16
  4002c6:	4620      	mov	r0, r4
  4002c8:	4d0e      	ldr	r5, [pc, #56]	; (400304 <nm_bsp_register_isr+0x70>)
  4002ca:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4002cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002d0:	4620      	mov	r0, r4
  4002d2:	4b0d      	ldr	r3, [pc, #52]	; (400308 <nm_bsp_register_isr+0x74>)
  4002d4:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4002d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4002da:	4b0c      	ldr	r3, [pc, #48]	; (40030c <nm_bsp_register_isr+0x78>)
  4002dc:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  4002de:	2200      	movs	r2, #0
  4002e0:	2110      	movs	r1, #16
  4002e2:	4620      	mov	r0, r4
  4002e4:	4b0a      	ldr	r3, [pc, #40]	; (400310 <nm_bsp_register_isr+0x7c>)
  4002e6:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  4002e8:	b003      	add	sp, #12
  4002ea:	bd30      	pop	{r4, r5, pc}
  4002ec:	204009ec 	.word	0x204009ec
  4002f0:	00403445 	.word	0x00403445
  4002f4:	0040304d 	.word	0x0040304d
  4002f8:	400e1400 	.word	0x400e1400
  4002fc:	00402f11 	.word	0x00402f11
  400300:	004001ad 	.word	0x004001ad
  400304:	004031cd 	.word	0x004031cd
  400308:	0040303d 	.word	0x0040303d
  40030c:	e000e100 	.word	0xe000e100
  400310:	004032a1 	.word	0x004032a1

00400314 <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  400314:	b508      	push	{r3, lr}
	if (u8Enable) {
  400316:	b928      	cbnz	r0, 400324 <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  400318:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40031c:	4804      	ldr	r0, [pc, #16]	; (400330 <nm_bsp_interrupt_ctrl+0x1c>)
  40031e:	4b05      	ldr	r3, [pc, #20]	; (400334 <nm_bsp_interrupt_ctrl+0x20>)
  400320:	4798      	blx	r3
  400322:	bd08      	pop	{r3, pc}
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  400324:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400328:	4801      	ldr	r0, [pc, #4]	; (400330 <nm_bsp_interrupt_ctrl+0x1c>)
  40032a:	4b03      	ldr	r3, [pc, #12]	; (400338 <nm_bsp_interrupt_ctrl+0x24>)
  40032c:	4798      	blx	r3
  40032e:	bd08      	pop	{r3, pc}
  400330:	400e1400 	.word	0x400e1400
  400334:	00403041 	.word	0x00403041
  400338:	0040303d 	.word	0x0040303d

0040033c <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  40033c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		base->PIO_PUDR = mask;
  40033e:	4c39      	ldr	r4, [pc, #228]	; (400424 <nm_bus_init+0xe8>)
  400340:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400344:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400346:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40034a:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40034c:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40034e:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400352:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400354:	430b      	orrs	r3, r1
  400356:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400358:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40035a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40035e:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  400360:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400364:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400366:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40036a:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40036c:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40036e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400372:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400374:	4313      	orrs	r3, r2
  400376:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400378:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40037a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  40037e:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  400380:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  400384:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400386:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40038a:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40038c:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40038e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400392:	6f20      	ldr	r0, [r4, #112]	; 0x70
  400394:	4318      	orrs	r0, r3
  400396:	6720      	str	r0, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400398:	6f60      	ldr	r0, [r4, #116]	; 0x74
  40039a:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  40039e:	6760      	str	r0, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003a0:	6061      	str	r1, [r4, #4]
  4003a2:	6062      	str	r2, [r4, #4]
  4003a4:	6063      	str	r3, [r4, #4]
  4003a6:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  4003aa:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  4003ac:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  4003ae:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  4003b0:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  4003b2:	4d1d      	ldr	r5, [pc, #116]	; (400428 <nm_bus_init+0xec>)
  4003b4:	4628      	mov	r0, r5
  4003b6:	4b1d      	ldr	r3, [pc, #116]	; (40042c <nm_bus_init+0xf0>)
  4003b8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4003ba:	2302      	movs	r3, #2
  4003bc:	602b      	str	r3, [r5, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4003be:	2380      	movs	r3, #128	; 0x80
  4003c0:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4003c2:	686b      	ldr	r3, [r5, #4]
  4003c4:	f043 0301 	orr.w	r3, r3, #1
  4003c8:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4003ca:	686b      	ldr	r3, [r5, #4]
  4003cc:	f043 0310 	orr.w	r3, r3, #16
  4003d0:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  4003d2:	2101      	movs	r1, #1
  4003d4:	4628      	mov	r0, r5
  4003d6:	4b16      	ldr	r3, [pc, #88]	; (400430 <nm_bus_init+0xf4>)
  4003d8:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  4003da:	2200      	movs	r2, #0
  4003dc:	2101      	movs	r1, #1
  4003de:	4628      	mov	r0, r5
  4003e0:	4b14      	ldr	r3, [pc, #80]	; (400434 <nm_bus_init+0xf8>)
  4003e2:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  4003e4:	2201      	movs	r2, #1
  4003e6:	4611      	mov	r1, r2
  4003e8:	4628      	mov	r0, r5
  4003ea:	4b13      	ldr	r3, [pc, #76]	; (400438 <nm_bus_init+0xfc>)
  4003ec:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4003ee:	2200      	movs	r2, #0
  4003f0:	2101      	movs	r1, #1
  4003f2:	4628      	mov	r0, r5
  4003f4:	4b11      	ldr	r3, [pc, #68]	; (40043c <nm_bus_init+0x100>)
  4003f6:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  4003f8:	4911      	ldr	r1, [pc, #68]	; (400440 <nm_bus_init+0x104>)
  4003fa:	4812      	ldr	r0, [pc, #72]	; (400444 <nm_bus_init+0x108>)
  4003fc:	4b12      	ldr	r3, [pc, #72]	; (400448 <nm_bus_init+0x10c>)
  4003fe:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  400400:	b2c2      	uxtb	r2, r0
  400402:	2101      	movs	r1, #1
  400404:	4628      	mov	r0, r5
  400406:	4b11      	ldr	r3, [pc, #68]	; (40044c <nm_bus_init+0x110>)
  400408:	4798      	blx	r3
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  40040a:	2300      	movs	r3, #0
  40040c:	461a      	mov	r2, r3
  40040e:	2101      	movs	r1, #1
  400410:	4628      	mov	r0, r5
  400412:	4f0f      	ldr	r7, [pc, #60]	; (400450 <nm_bus_init+0x114>)
  400414:	47b8      	blx	r7
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400416:	2301      	movs	r3, #1
  400418:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  40041a:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  40041c:	4b0d      	ldr	r3, [pc, #52]	; (400454 <nm_bus_init+0x118>)
  40041e:	4798      	blx	r3
#endif
	return result;
}
  400420:	2000      	movs	r0, #0
  400422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400424:	400e1400 	.word	0x400e1400
  400428:	40008000 	.word	0x40008000
  40042c:	00403499 	.word	0x00403499
  400430:	004034c5 	.word	0x004034c5
  400434:	0040353f 	.word	0x0040353f
  400438:	0040355d 	.word	0x0040355d
  40043c:	0040357b 	.word	0x0040357b
  400440:	11e1a300 	.word	0x11e1a300
  400444:	02dc6c00 	.word	0x02dc6c00
  400448:	0040358f 	.word	0x0040358f
  40044c:	004035a5 	.word	0x004035a5
  400450:	004035cd 	.word	0x004035cd
  400454:	004001ed 	.word	0x004001ed

00400458 <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  400458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40045c:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  40045e:	2803      	cmp	r0, #3
  400460:	d144      	bne.n	4004ec <nm_bus_ioctl+0x94>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  400462:	680e      	ldr	r6, [r1, #0]
  400464:	684d      	ldr	r5, [r1, #4]
  400466:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
  400468:	2300      	movs	r3, #0
  40046a:	f88d 3004 	strb.w	r3, [sp, #4]
	uint16_t rxd_data = 0;
  40046e:	f8ad 3006 	strh.w	r3, [sp, #6]
	if (!pu8Mosi) {
  400472:	b186      	cbz	r6, 400496 <nm_bus_ioctl+0x3e>
	else if(!pu8Miso) {
  400474:	2d00      	cmp	r5, #0
  400476:	d136      	bne.n	4004e6 <nm_bus_ioctl+0x8e>
		u8SkipMiso = 1;
  400478:	f04f 0801 	mov.w	r8, #1
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  40047c:	4699      	mov	r9, r3
		pu8Miso = &u8Dummy;
  40047e:	ad01      	add	r5, sp, #4
	SPI_ASSERT_CS();
  400480:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400484:	4b20      	ldr	r3, [pc, #128]	; (400508 <nm_bus_ioctl+0xb0>)
  400486:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  400488:	b32c      	cbz	r4, 4004d6 <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  40048a:	4f20      	ldr	r7, [pc, #128]	; (40050c <nm_bus_ioctl+0xb4>)
  40048c:	f8df b094 	ldr.w	fp, [pc, #148]	; 400524 <nm_bus_ioctl+0xcc>
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  400490:	f8df a094 	ldr.w	sl, [pc, #148]	; 400528 <nm_bus_ioctl+0xd0>
  400494:	e006      	b.n	4004a4 <nm_bus_ioctl+0x4c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  400496:	f04f 0800 	mov.w	r8, #0
		u8SkipMosi = 1;
  40049a:	f04f 0901 	mov.w	r9, #1
		pu8Mosi = &u8Dummy;
  40049e:	ae01      	add	r6, sp, #4
  4004a0:	e7ee      	b.n	400480 <nm_bus_ioctl+0x28>
	while (u16Sz) {
  4004a2:	b1c4      	cbz	r4, 4004d6 <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  4004a4:	2300      	movs	r3, #0
  4004a6:	461a      	mov	r2, r3
  4004a8:	7831      	ldrb	r1, [r6, #0]
  4004aa:	4638      	mov	r0, r7
  4004ac:	47d8      	blx	fp
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  4004ae:	f10d 0205 	add.w	r2, sp, #5
  4004b2:	f10d 0106 	add.w	r1, sp, #6
  4004b6:	4638      	mov	r0, r7
  4004b8:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  4004ba:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4004be:	702b      	strb	r3, [r5, #0]
		u16Sz--;
  4004c0:	3c01      	subs	r4, #1
  4004c2:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  4004c4:	f1b8 0f00 	cmp.w	r8, #0
  4004c8:	d100      	bne.n	4004cc <nm_bus_ioctl+0x74>
			pu8Miso++;
  4004ca:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  4004cc:	f1b9 0f00 	cmp.w	r9, #0
  4004d0:	d1e7      	bne.n	4004a2 <nm_bus_ioctl+0x4a>
			pu8Mosi++;
  4004d2:	3601      	adds	r6, #1
  4004d4:	e7e5      	b.n	4004a2 <nm_bus_ioctl+0x4a>
	SPI_DEASSERT_CS();
  4004d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4004da:	4b0b      	ldr	r3, [pc, #44]	; (400508 <nm_bus_ioctl+0xb0>)
  4004dc:	631a      	str	r2, [r3, #48]	; 0x30
	return M2M_SUCCESS;
  4004de:	2000      	movs	r0, #0
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  4004e0:	b003      	add	sp, #12
  4004e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return M2M_ERR_BUS_FAIL;
  4004e6:	f06f 0005 	mvn.w	r0, #5
		break;
  4004ea:	e7f9      	b.n	4004e0 <nm_bus_ioctl+0x88>
			M2M_ERR("Invalid IOCTL command!\n");
  4004ec:	f240 121f 	movw	r2, #287	; 0x11f
  4004f0:	4907      	ldr	r1, [pc, #28]	; (400510 <nm_bus_ioctl+0xb8>)
  4004f2:	4808      	ldr	r0, [pc, #32]	; (400514 <nm_bus_ioctl+0xbc>)
  4004f4:	4c08      	ldr	r4, [pc, #32]	; (400518 <nm_bus_ioctl+0xc0>)
  4004f6:	47a0      	blx	r4
  4004f8:	4808      	ldr	r0, [pc, #32]	; (40051c <nm_bus_ioctl+0xc4>)
  4004fa:	47a0      	blx	r4
  4004fc:	4808      	ldr	r0, [pc, #32]	; (400520 <nm_bus_ioctl+0xc8>)
  4004fe:	47a0      	blx	r4
			s8Ret = -1;
  400500:	f04f 30ff 	mov.w	r0, #4294967295
			break;
  400504:	e7ec      	b.n	4004e0 <nm_bus_ioctl+0x88>
  400506:	bf00      	nop
  400508:	400e1400 	.word	0x400e1400
  40050c:	40008000 	.word	0x40008000
  400510:	00406f38 	.word	0x00406f38
  400514:	00406f48 	.word	0x00406f48
  400518:	00403fe1 	.word	0x00403fe1
  40051c:	00406f5c 	.word	0x00406f5c
  400520:	00406f74 	.word	0x00406f74
  400524:	0040350b 	.word	0x0040350b
  400528:	004034db 	.word	0x004034db

0040052c <nm_bus_deinit>:
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40052c:	2202      	movs	r2, #2
  40052e:	4b0e      	ldr	r3, [pc, #56]	; (400568 <nm_bus_deinit+0x3c>)
  400530:	601a      	str	r2, [r3, #0]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400532:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  400536:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  40053a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40053e:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400540:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400544:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400548:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40054a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40054e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400552:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400554:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400558:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40055c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40055e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  400562:	2000      	movs	r0, #0
  400564:	4770      	bx	lr
  400566:	bf00      	nop
  400568:	40008000 	.word	0x40008000

0040056c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  40056c:	b13a      	cbz	r2, 40057e <m2m_memcpy+0x12>
  40056e:	3901      	subs	r1, #1
  400570:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  400572:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  400576:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  40057a:	4290      	cmp	r0, r2
  40057c:	d1f9      	bne.n	400572 <m2m_memcpy+0x6>
  40057e:	4770      	bx	lr

00400580 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  400580:	b122      	cbz	r2, 40058c <m2m_memset+0xc>
  400582:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  400584:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  400588:	4290      	cmp	r0, r2
  40058a:	d1fb      	bne.n	400584 <m2m_memset+0x4>
  40058c:	4770      	bx	lr

0040058e <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  40058e:	7803      	ldrb	r3, [r0, #0]
  400590:	b143      	cbz	r3, 4005a4 <m2m_strlen+0x16>
  400592:	2300      	movs	r3, #0
	{
		u16StrLen ++;
  400594:	3301      	adds	r3, #1
  400596:	b29b      	uxth	r3, r3
	while(*pcStr)
  400598:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40059c:	2a00      	cmp	r2, #0
  40059e:	d1f9      	bne.n	400594 <m2m_strlen+0x6>
		pcStr++;
	}
	return u16StrLen;
}
  4005a0:	4618      	mov	r0, r3
  4005a2:	4770      	bx	lr
	uint16	u16StrLen = 0;
  4005a4:	2300      	movs	r3, #0
  4005a6:	e7fb      	b.n	4005a0 <m2m_strlen+0x12>

004005a8 <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  4005a8:	4a02      	ldr	r2, [pc, #8]	; (4005b4 <isr+0xc>)
  4005aa:	7813      	ldrb	r3, [r2, #0]
  4005ac:	3301      	adds	r3, #1
  4005ae:	b2db      	uxtb	r3, r3
  4005b0:	7013      	strb	r3, [r2, #0]
  4005b2:	4770      	bx	lr
  4005b4:	204009f3 	.word	0x204009f3

004005b8 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  4005b8:	4770      	bx	lr
	...

004005bc <hif_set_rx_done>:
{
  4005bc:	b500      	push	{lr}
  4005be:	b083      	sub	sp, #12
	nm_bsp_interrupt_ctrl(1);
  4005c0:	2001      	movs	r0, #1
  4005c2:	4b0b      	ldr	r3, [pc, #44]	; (4005f0 <hif_set_rx_done+0x34>)
  4005c4:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4005c6:	a901      	add	r1, sp, #4
  4005c8:	f241 0070 	movw	r0, #4208	; 0x1070
  4005cc:	4b09      	ldr	r3, [pc, #36]	; (4005f4 <hif_set_rx_done+0x38>)
  4005ce:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4005d0:	4603      	mov	r3, r0
  4005d2:	b118      	cbz	r0, 4005dc <hif_set_rx_done+0x20>
}
  4005d4:	4618      	mov	r0, r3
  4005d6:	b003      	add	sp, #12
  4005d8:	f85d fb04 	ldr.w	pc, [sp], #4
	reg |= (1<<1);
  4005dc:	9901      	ldr	r1, [sp, #4]
  4005de:	f041 0102 	orr.w	r1, r1, #2
  4005e2:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4005e4:	f241 0070 	movw	r0, #4208	; 0x1070
  4005e8:	4b03      	ldr	r3, [pc, #12]	; (4005f8 <hif_set_rx_done+0x3c>)
  4005ea:	4798      	blx	r3
  4005ec:	4603      	mov	r3, r0
  4005ee:	e7f1      	b.n	4005d4 <hif_set_rx_done+0x18>
  4005f0:	00400315 	.word	0x00400315
  4005f4:	004018a9 	.word	0x004018a9
  4005f8:	004018b5 	.word	0x004018b5

004005fc <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  4005fc:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  4005fe:	4b12      	ldr	r3, [pc, #72]	; (400648 <hif_chip_wake+0x4c>)
  400600:	781b      	ldrb	r3, [r3, #0]
  400602:	b94b      	cbnz	r3, 400618 <hif_chip_wake+0x1c>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  400604:	4b11      	ldr	r3, [pc, #68]	; (40064c <hif_chip_wake+0x50>)
  400606:	781b      	ldrb	r3, [r3, #0]
  400608:	b2db      	uxtb	r3, r3
  40060a:	2b03      	cmp	r3, #3
  40060c:	d00c      	beq.n	400628 <hif_chip_wake+0x2c>
  40060e:	4b0f      	ldr	r3, [pc, #60]	; (40064c <hif_chip_wake+0x50>)
  400610:	781b      	ldrb	r3, [r3, #0]
  400612:	b2db      	uxtb	r3, r3
  400614:	2b04      	cmp	r3, #4
  400616:	d007      	beq.n	400628 <hif_chip_wake+0x2c>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  400618:	4a0b      	ldr	r2, [pc, #44]	; (400648 <hif_chip_wake+0x4c>)
  40061a:	7813      	ldrb	r3, [r2, #0]
  40061c:	3301      	adds	r3, #1
  40061e:	b2db      	uxtb	r3, r3
  400620:	7013      	strb	r3, [r2, #0]
  400622:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  400624:	4618      	mov	r0, r3
  400626:	bd08      	pop	{r3, pc}
			ret = nm_clkless_wake();
  400628:	4b09      	ldr	r3, [pc, #36]	; (400650 <hif_chip_wake+0x54>)
  40062a:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40062c:	4603      	mov	r3, r0
  40062e:	2800      	cmp	r0, #0
  400630:	d1f8      	bne.n	400624 <hif_chip_wake+0x28>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  400632:	f245 6178 	movw	r1, #22136	; 0x5678
  400636:	f241 0074 	movw	r0, #4212	; 0x1074
  40063a:	4b06      	ldr	r3, [pc, #24]	; (400654 <hif_chip_wake+0x58>)
  40063c:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40063e:	4603      	mov	r3, r0
  400640:	2800      	cmp	r0, #0
  400642:	d0e9      	beq.n	400618 <hif_chip_wake+0x1c>
  400644:	e7ee      	b.n	400624 <hif_chip_wake+0x28>
  400646:	bf00      	nop
  400648:	204009f1 	.word	0x204009f1
  40064c:	204009f0 	.word	0x204009f0
  400650:	00401419 	.word	0x00401419
  400654:	004018b5 	.word	0x004018b5

00400658 <hif_chip_sleep>:

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  400658:	4b1e      	ldr	r3, [pc, #120]	; (4006d4 <hif_chip_sleep+0x7c>)
  40065a:	781b      	ldrb	r3, [r3, #0]
  40065c:	b123      	cbz	r3, 400668 <hif_chip_sleep+0x10>
	{
		gu8ChipSleep--;
  40065e:	4a1d      	ldr	r2, [pc, #116]	; (4006d4 <hif_chip_sleep+0x7c>)
  400660:	7813      	ldrb	r3, [r2, #0]
  400662:	3b01      	subs	r3, #1
  400664:	b2db      	uxtb	r3, r3
  400666:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  400668:	4b1a      	ldr	r3, [pc, #104]	; (4006d4 <hif_chip_sleep+0x7c>)
  40066a:	781b      	ldrb	r3, [r3, #0]
  40066c:	2b00      	cmp	r3, #0
  40066e:	d12e      	bne.n	4006ce <hif_chip_sleep+0x76>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  400670:	4b19      	ldr	r3, [pc, #100]	; (4006d8 <hif_chip_sleep+0x80>)
  400672:	781b      	ldrb	r3, [r3, #0]
  400674:	b2db      	uxtb	r3, r3
  400676:	2b03      	cmp	r3, #3
  400678:	d006      	beq.n	400688 <hif_chip_sleep+0x30>
  40067a:	4b17      	ldr	r3, [pc, #92]	; (4006d8 <hif_chip_sleep+0x80>)
  40067c:	781b      	ldrb	r3, [r3, #0]
  40067e:	b2db      	uxtb	r3, r3
  400680:	2b04      	cmp	r3, #4
  400682:	d001      	beq.n	400688 <hif_chip_sleep+0x30>
	sint8 ret = M2M_SUCCESS;
  400684:	2300      	movs	r3, #0
  400686:	e023      	b.n	4006d0 <hif_chip_sleep+0x78>
{
  400688:	b500      	push	{lr}
  40068a:	b083      	sub	sp, #12
		{
			uint32 reg = 0;
  40068c:	2300      	movs	r3, #0
  40068e:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  400690:	f244 3121 	movw	r1, #17185	; 0x4321
  400694:	f241 0074 	movw	r0, #4212	; 0x1074
  400698:	4b10      	ldr	r3, [pc, #64]	; (4006dc <hif_chip_sleep+0x84>)
  40069a:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40069c:	4603      	mov	r3, r0
  40069e:	b118      	cbz	r0, 4006a8 <hif_chip_sleep+0x50>
		{
		}
	}
ERR1:
	return ret;
}
  4006a0:	4618      	mov	r0, r3
  4006a2:	b003      	add	sp, #12
  4006a4:	f85d fb04 	ldr.w	pc, [sp], #4
			ret = nm_read_reg_with_ret(0x1, &reg);
  4006a8:	a901      	add	r1, sp, #4
  4006aa:	2001      	movs	r0, #1
  4006ac:	4b0c      	ldr	r3, [pc, #48]	; (4006e0 <hif_chip_sleep+0x88>)
  4006ae:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4006b0:	4603      	mov	r3, r0
  4006b2:	2800      	cmp	r0, #0
  4006b4:	d1f4      	bne.n	4006a0 <hif_chip_sleep+0x48>
			if(reg&0x2)
  4006b6:	9901      	ldr	r1, [sp, #4]
  4006b8:	f011 0f02 	tst.w	r1, #2
  4006bc:	d0f0      	beq.n	4006a0 <hif_chip_sleep+0x48>
				reg &=~(1 << 1);
  4006be:	f021 0102 	bic.w	r1, r1, #2
  4006c2:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  4006c4:	2001      	movs	r0, #1
  4006c6:	4b05      	ldr	r3, [pc, #20]	; (4006dc <hif_chip_sleep+0x84>)
  4006c8:	4798      	blx	r3
  4006ca:	4603      	mov	r3, r0
  4006cc:	e7e8      	b.n	4006a0 <hif_chip_sleep+0x48>
	sint8 ret = M2M_SUCCESS;
  4006ce:	2300      	movs	r3, #0
}
  4006d0:	4618      	mov	r0, r3
  4006d2:	4770      	bx	lr
  4006d4:	204009f1 	.word	0x204009f1
  4006d8:	204009f0 	.word	0x204009f0
  4006dc:	004018b5 	.word	0x004018b5
  4006e0:	004018a9 	.word	0x004018a9

004006e4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  4006e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006e8:	b087      	sub	sp, #28
  4006ea:	4607      	mov	r7, r0
  4006ec:	4688      	mov	r8, r1
  4006ee:	4692      	mov	sl, r2
  4006f0:	4699      	mov	r9, r3
  4006f2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4006f4:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  4006f8:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  4006fc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  400700:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  400704:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  400708:	2308      	movs	r3, #8
  40070a:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  40070e:	2c00      	cmp	r4, #0
  400710:	f000 809f 	beq.w	400852 <hif_send+0x16e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  400714:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  400718:	fa16 f383 	uxtah	r3, r6, r3
  40071c:	442b      	add	r3, r5
  40071e:	b29b      	uxth	r3, r3
  400720:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
  400724:	4b5c      	ldr	r3, [pc, #368]	; (400898 <hif_send+0x1b4>)
  400726:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  400728:	4683      	mov	fp, r0
  40072a:	2800      	cmp	r0, #0
  40072c:	f040 80a2 	bne.w	400874 <hif_send+0x190>
	{
		volatile uint32 reg, dma_addr = 0;
  400730:	2300      	movs	r3, #0
  400732:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  400734:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  400738:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  40073a:	9b02      	ldr	r3, [sp, #8]
  40073c:	431f      	orrs	r7, r3
  40073e:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  400740:	9b02      	ldr	r3, [sp, #8]
  400742:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  400746:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  400748:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40074c:	9b02      	ldr	r3, [sp, #8]
  40074e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400752:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  400754:	9902      	ldr	r1, [sp, #8]
  400756:	f241 008c 	movw	r0, #4236	; 0x108c
  40075a:	4b50      	ldr	r3, [pc, #320]	; (40089c <hif_send+0x1b8>)
  40075c:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  40075e:	4683      	mov	fp, r0
  400760:	2800      	cmp	r0, #0
  400762:	f040 8091 	bne.w	400888 <hif_send+0x1a4>


		reg = 0;
  400766:	2300      	movs	r3, #0
  400768:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  40076a:	9b02      	ldr	r3, [sp, #8]
  40076c:	f043 0302 	orr.w	r3, r3, #2
  400770:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  400772:	9902      	ldr	r1, [sp, #8]
  400774:	f241 0078 	movw	r0, #4216	; 0x1078
  400778:	4b48      	ldr	r3, [pc, #288]	; (40089c <hif_send+0x1b8>)
  40077a:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  40077c:	4683      	mov	fp, r0
  40077e:	2800      	cmp	r0, #0
  400780:	f040 8082 	bne.w	400888 <hif_send+0x1a4>
		dma_addr = 0;
  400784:	2300      	movs	r3, #0
  400786:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  400788:	f8ad 3006 	strh.w	r3, [sp, #6]
  40078c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  400790:	b29b      	uxth	r3, r3
  400792:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400796:	d216      	bcs.n	4007c6 <hif_send+0xe2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  400798:	f241 0878 	movw	r8, #4216	; 0x1078
  40079c:	4f40      	ldr	r7, [pc, #256]	; (4008a0 <hif_send+0x1bc>)
  40079e:	a902      	add	r1, sp, #8
  4007a0:	4640      	mov	r0, r8
  4007a2:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  4007a4:	b978      	cbnz	r0, 4007c6 <hif_send+0xe2>
			if (!(reg & 0x2))
  4007a6:	9b02      	ldr	r3, [sp, #8]
  4007a8:	f013 0f02 	tst.w	r3, #2
  4007ac:	d059      	beq.n	400862 <hif_send+0x17e>
		for(cnt = 0; cnt < 1000; cnt ++)
  4007ae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4007b2:	3301      	adds	r3, #1
  4007b4:	b29b      	uxth	r3, r3
  4007b6:	f8ad 3006 	strh.w	r3, [sp, #6]
  4007ba:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4007be:	b29b      	uxth	r3, r3
  4007c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4007c4:	d3eb      	bcc.n	40079e <hif_send+0xba>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  4007c6:	9b03      	ldr	r3, [sp, #12]
  4007c8:	2b00      	cmp	r3, #0
  4007ca:	d061      	beq.n	400890 <hif_send+0x1ac>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  4007cc:	9b03      	ldr	r3, [sp, #12]
  4007ce:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  4007d0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4007d4:	b29b      	uxth	r3, r3
  4007d6:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  4007da:	9804      	ldr	r0, [sp, #16]
  4007dc:	2208      	movs	r2, #8
  4007de:	a905      	add	r1, sp, #20
  4007e0:	4b30      	ldr	r3, [pc, #192]	; (4008a4 <hif_send+0x1c0>)
  4007e2:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  4007e4:	4683      	mov	fp, r0
  4007e6:	2800      	cmp	r0, #0
  4007e8:	d14e      	bne.n	400888 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  4007ea:	9b04      	ldr	r3, [sp, #16]
  4007ec:	3308      	adds	r3, #8
  4007ee:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  4007f0:	f1ba 0f00 	cmp.w	sl, #0
  4007f4:	d00a      	beq.n	40080c <hif_send+0x128>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  4007f6:	9804      	ldr	r0, [sp, #16]
  4007f8:	464a      	mov	r2, r9
  4007fa:	4651      	mov	r1, sl
  4007fc:	4b29      	ldr	r3, [pc, #164]	; (4008a4 <hif_send+0x1c0>)
  4007fe:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400800:	4683      	mov	fp, r0
  400802:	2800      	cmp	r0, #0
  400804:	d140      	bne.n	400888 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  400806:	9b04      	ldr	r3, [sp, #16]
  400808:	444b      	add	r3, r9
  40080a:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  40080c:	b17c      	cbz	r4, 40082e <hif_send+0x14a>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  40080e:	9b04      	ldr	r3, [sp, #16]
  400810:	eba5 0509 	sub.w	r5, r5, r9
  400814:	441d      	add	r5, r3
  400816:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  400818:	9804      	ldr	r0, [sp, #16]
  40081a:	4632      	mov	r2, r6
  40081c:	4621      	mov	r1, r4
  40081e:	4b21      	ldr	r3, [pc, #132]	; (4008a4 <hif_send+0x1c0>)
  400820:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400822:	4683      	mov	fp, r0
  400824:	2800      	cmp	r0, #0
  400826:	d12f      	bne.n	400888 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  400828:	9b04      	ldr	r3, [sp, #16]
  40082a:	441e      	add	r6, r3
  40082c:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  40082e:	9b03      	ldr	r3, [sp, #12]
  400830:	009b      	lsls	r3, r3, #2
  400832:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  400834:	9b02      	ldr	r3, [sp, #8]
  400836:	f043 0302 	orr.w	r3, r3, #2
  40083a:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  40083c:	9902      	ldr	r1, [sp, #8]
  40083e:	f241 006c 	movw	r0, #4204	; 0x106c
  400842:	4b16      	ldr	r3, [pc, #88]	; (40089c <hif_send+0x1b8>)
  400844:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  400846:	4683      	mov	fp, r0
  400848:	b9f0      	cbnz	r0, 400888 <hif_send+0x1a4>
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR1;
	}
	ret = hif_chip_sleep();
  40084a:	4b17      	ldr	r3, [pc, #92]	; (4008a8 <hif_send+0x1c4>)
  40084c:	4798      	blx	r3
  40084e:	4683      	mov	fp, r0
  400850:	e01a      	b.n	400888 <hif_send+0x1a4>
		strHif.u16Length += u16CtrlBufSize;
  400852:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  400856:	fa19 f383 	uxtah	r3, r9, r3
  40085a:	b29b      	uxth	r3, r3
  40085c:	f8ad 3016 	strh.w	r3, [sp, #22]
  400860:	e760      	b.n	400724 <hif_send+0x40>
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  400862:	a903      	add	r1, sp, #12
  400864:	4811      	ldr	r0, [pc, #68]	; (4008ac <hif_send+0x1c8>)
  400866:	4b0e      	ldr	r3, [pc, #56]	; (4008a0 <hif_send+0x1bc>)
  400868:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  40086a:	2800      	cmp	r0, #0
  40086c:	d0ab      	beq.n	4007c6 <hif_send+0xe2>
					dma_addr = 0;
  40086e:	2300      	movs	r3, #0
  400870:	9303      	str	r3, [sp, #12]
  400872:	e7a8      	b.n	4007c6 <hif_send+0xe2>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  400874:	f240 129f 	movw	r2, #415	; 0x19f
  400878:	490d      	ldr	r1, [pc, #52]	; (4008b0 <hif_send+0x1cc>)
  40087a:	480e      	ldr	r0, [pc, #56]	; (4008b4 <hif_send+0x1d0>)
  40087c:	4c0e      	ldr	r4, [pc, #56]	; (4008b8 <hif_send+0x1d4>)
  40087e:	47a0      	blx	r4
  400880:	480e      	ldr	r0, [pc, #56]	; (4008bc <hif_send+0x1d8>)
  400882:	47a0      	blx	r4
  400884:	480e      	ldr	r0, [pc, #56]	; (4008c0 <hif_send+0x1dc>)
  400886:	47a0      	blx	r4

ERR1:
	return ret;
}
  400888:	4658      	mov	r0, fp
  40088a:	b007      	add	sp, #28
  40088c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret =  M2M_ERR_MEM_ALLOC;
  400890:	f06f 0b02 	mvn.w	fp, #2
  400894:	e7f8      	b.n	400888 <hif_send+0x1a4>
  400896:	bf00      	nop
  400898:	004005fd 	.word	0x004005fd
  40089c:	004018b5 	.word	0x004018b5
  4008a0:	004018a9 	.word	0x004018a9
  4008a4:	0040191d 	.word	0x0040191d
  4008a8:	00400659 	.word	0x00400659
  4008ac:	00150400 	.word	0x00150400
  4008b0:	00406f78 	.word	0x00406f78
  4008b4:	00406f48 	.word	0x00406f48
  4008b8:	00403fe1 	.word	0x00403fe1
  4008bc:	004071cc 	.word	0x004071cc
  4008c0:	00406f74 	.word	0x00406f74

004008c4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  4008c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4008c8:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  4008ca:	f8df 92f8 	ldr.w	r9, [pc, #760]	; 400bc4 <hif_handle_isr+0x300>
	ret = hif_chip_wake();
  4008ce:	4fa2      	ldr	r7, [pc, #648]	; (400b58 <hif_handle_isr+0x294>)
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  4008d0:	4ea2      	ldr	r6, [pc, #648]	; (400b5c <hif_handle_isr+0x298>)
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  4008d2:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 400bc8 <hif_handle_isr+0x304>
	while (gu8Interrupt) {
  4008d6:	e0d5      	b.n	400a84 <hif_handle_isr+0x1c0>
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  4008d8:	2204      	movs	r2, #4
  4008da:	a904      	add	r1, sp, #16
  4008dc:	9805      	ldr	r0, [sp, #20]
  4008de:	4ba0      	ldr	r3, [pc, #640]	; (400b60 <hif_handle_isr+0x29c>)
  4008e0:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  4008e2:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  4008e6:	b29b      	uxth	r3, r3
  4008e8:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  4008ec:	4604      	mov	r4, r0
  4008ee:	2800      	cmp	r0, #0
  4008f0:	d130      	bne.n	400954 <hif_handle_isr+0x90>
					if(strHif.u16Length != size)
  4008f2:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  4008f6:	b29b      	uxth	r3, r3
  4008f8:	429d      	cmp	r5, r3
  4008fa:	d005      	beq.n	400908 <hif_handle_isr+0x44>
						if((size - strHif.u16Length) > 4)
  4008fc:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400900:	b29b      	uxth	r3, r3
  400902:	1aeb      	subs	r3, r5, r3
  400904:	2b04      	cmp	r3, #4
  400906:	dc33      	bgt.n	400970 <hif_handle_isr+0xac>
					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  400908:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40090c:	b2db      	uxtb	r3, r3
  40090e:	2b01      	cmp	r3, #1
  400910:	d047      	beq.n	4009a2 <hif_handle_isr+0xde>
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  400912:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400916:	b2db      	uxtb	r3, r3
  400918:	2b02      	cmp	r3, #2
  40091a:	d05f      	beq.n	4009dc <hif_handle_isr+0x118>
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  40091c:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400920:	b2db      	uxtb	r3, r3
  400922:	2b04      	cmp	r3, #4
  400924:	d068      	beq.n	4009f8 <hif_handle_isr+0x134>
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  400926:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40092a:	b2db      	uxtb	r3, r3
  40092c:	2b06      	cmp	r3, #6
  40092e:	d071      	beq.n	400a14 <hif_handle_isr+0x150>
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  400930:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400934:	b2db      	uxtb	r3, r3
  400936:	2b07      	cmp	r3, #7
  400938:	d07a      	beq.n	400a30 <hif_handle_isr+0x16c>
						M2M_ERR("(hif) invalid group ID\n");
  40093a:	f240 2202 	movw	r2, #514	; 0x202
  40093e:	4641      	mov	r1, r8
  400940:	4630      	mov	r0, r6
  400942:	4c88      	ldr	r4, [pc, #544]	; (400b64 <hif_handle_isr+0x2a0>)
  400944:	47a0      	blx	r4
  400946:	4888      	ldr	r0, [pc, #544]	; (400b68 <hif_handle_isr+0x2a4>)
  400948:	47a0      	blx	r4
  40094a:	4888      	ldr	r0, [pc, #544]	; (400b6c <hif_handle_isr+0x2a8>)
  40094c:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  40094e:	f06f 0405 	mvn.w	r4, #5
  400952:	e096      	b.n	400a82 <hif_handle_isr+0x1be>
						M2M_ERR("(hif) address bus fail\n");
  400954:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  400958:	4641      	mov	r1, r8
  40095a:	4630      	mov	r0, r6
  40095c:	4d81      	ldr	r5, [pc, #516]	; (400b64 <hif_handle_isr+0x2a0>)
  40095e:	47a8      	blx	r5
  400960:	4883      	ldr	r0, [pc, #524]	; (400b70 <hif_handle_isr+0x2ac>)
  400962:	47a8      	blx	r5
  400964:	4881      	ldr	r0, [pc, #516]	; (400b6c <hif_handle_isr+0x2a8>)
  400966:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  400968:	2001      	movs	r0, #1
  40096a:	4b82      	ldr	r3, [pc, #520]	; (400b74 <hif_handle_isr+0x2b0>)
  40096c:	4798      	blx	r3
  40096e:	e088      	b.n	400a82 <hif_handle_isr+0x1be>
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  400970:	f240 12df 	movw	r2, #479	; 0x1df
  400974:	4641      	mov	r1, r8
  400976:	4630      	mov	r0, r6
  400978:	4c7a      	ldr	r4, [pc, #488]	; (400b64 <hif_handle_isr+0x2a0>)
  40097a:	47a0      	blx	r4
  40097c:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  400980:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400984:	f89d 1011 	ldrb.w	r1, [sp, #17]
  400988:	9100      	str	r1, [sp, #0]
  40098a:	b292      	uxth	r2, r2
  40098c:	4629      	mov	r1, r5
  40098e:	487a      	ldr	r0, [pc, #488]	; (400b78 <hif_handle_isr+0x2b4>)
  400990:	47a0      	blx	r4
  400992:	4876      	ldr	r0, [pc, #472]	; (400b6c <hif_handle_isr+0x2a8>)
  400994:	47a0      	blx	r4
							nm_bsp_interrupt_ctrl(1);
  400996:	2001      	movs	r0, #1
  400998:	4b76      	ldr	r3, [pc, #472]	; (400b74 <hif_handle_isr+0x2b0>)
  40099a:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  40099c:	f06f 0405 	mvn.w	r4, #5
  4009a0:	e06f      	b.n	400a82 <hif_handle_isr+0x1be>
						if(pfWifiCb)
  4009a2:	4b76      	ldr	r3, [pc, #472]	; (400b7c <hif_handle_isr+0x2b8>)
  4009a4:	681b      	ldr	r3, [r3, #0]
  4009a6:	b143      	cbz	r3, 4009ba <hif_handle_isr+0xf6>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4009a8:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4009ac:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4009b0:	3908      	subs	r1, #8
  4009b2:	9a05      	ldr	r2, [sp, #20]
  4009b4:	3208      	adds	r2, #8
  4009b6:	b289      	uxth	r1, r1
  4009b8:	4798      	blx	r3
					if(!gu8HifSizeDone)
  4009ba:	4b71      	ldr	r3, [pc, #452]	; (400b80 <hif_handle_isr+0x2bc>)
  4009bc:	781b      	ldrb	r3, [r3, #0]
  4009be:	2b00      	cmp	r3, #0
  4009c0:	d15c      	bne.n	400a7c <hif_handle_isr+0x1b8>
						M2M_ERR("(hif) host app didn't set RX Done\n");
  4009c2:	f240 2209 	movw	r2, #521	; 0x209
  4009c6:	4641      	mov	r1, r8
  4009c8:	4630      	mov	r0, r6
  4009ca:	4c66      	ldr	r4, [pc, #408]	; (400b64 <hif_handle_isr+0x2a0>)
  4009cc:	47a0      	blx	r4
  4009ce:	486d      	ldr	r0, [pc, #436]	; (400b84 <hif_handle_isr+0x2c0>)
  4009d0:	47a0      	blx	r4
  4009d2:	4866      	ldr	r0, [pc, #408]	; (400b6c <hif_handle_isr+0x2a8>)
  4009d4:	47a0      	blx	r4
						ret = hif_set_rx_done();
  4009d6:	4b6c      	ldr	r3, [pc, #432]	; (400b88 <hif_handle_isr+0x2c4>)
  4009d8:	4798      	blx	r3
  4009da:	e04f      	b.n	400a7c <hif_handle_isr+0x1b8>
						if(pfIpCb)
  4009dc:	4b6b      	ldr	r3, [pc, #428]	; (400b8c <hif_handle_isr+0x2c8>)
  4009de:	681b      	ldr	r3, [r3, #0]
  4009e0:	2b00      	cmp	r3, #0
  4009e2:	d0ea      	beq.n	4009ba <hif_handle_isr+0xf6>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4009e4:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4009e8:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4009ec:	3908      	subs	r1, #8
  4009ee:	9a05      	ldr	r2, [sp, #20]
  4009f0:	3208      	adds	r2, #8
  4009f2:	b289      	uxth	r1, r1
  4009f4:	4798      	blx	r3
  4009f6:	e7e0      	b.n	4009ba <hif_handle_isr+0xf6>
						if(pfOtaCb)
  4009f8:	4b65      	ldr	r3, [pc, #404]	; (400b90 <hif_handle_isr+0x2cc>)
  4009fa:	681b      	ldr	r3, [r3, #0]
  4009fc:	2b00      	cmp	r3, #0
  4009fe:	d0dc      	beq.n	4009ba <hif_handle_isr+0xf6>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a00:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a04:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a08:	3908      	subs	r1, #8
  400a0a:	9a05      	ldr	r2, [sp, #20]
  400a0c:	3208      	adds	r2, #8
  400a0e:	b289      	uxth	r1, r1
  400a10:	4798      	blx	r3
  400a12:	e7d2      	b.n	4009ba <hif_handle_isr+0xf6>
						if(pfCryptoCb)
  400a14:	4b5f      	ldr	r3, [pc, #380]	; (400b94 <hif_handle_isr+0x2d0>)
  400a16:	681b      	ldr	r3, [r3, #0]
  400a18:	2b00      	cmp	r3, #0
  400a1a:	d0ce      	beq.n	4009ba <hif_handle_isr+0xf6>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a1c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a20:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a24:	3908      	subs	r1, #8
  400a26:	9a05      	ldr	r2, [sp, #20]
  400a28:	3208      	adds	r2, #8
  400a2a:	b289      	uxth	r1, r1
  400a2c:	4798      	blx	r3
  400a2e:	e7c4      	b.n	4009ba <hif_handle_isr+0xf6>
						if(pfSigmaCb)
  400a30:	4b59      	ldr	r3, [pc, #356]	; (400b98 <hif_handle_isr+0x2d4>)
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	2b00      	cmp	r3, #0
  400a36:	d0c0      	beq.n	4009ba <hif_handle_isr+0xf6>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a38:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a3c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a40:	3908      	subs	r1, #8
  400a42:	9a05      	ldr	r2, [sp, #20]
  400a44:	3208      	adds	r2, #8
  400a46:	b289      	uxth	r1, r1
  400a48:	4798      	blx	r3
  400a4a:	e7b6      	b.n	4009ba <hif_handle_isr+0xf6>
					M2M_ERR("(hif) Wrong Size\n");
  400a4c:	f240 2211 	movw	r2, #529	; 0x211
  400a50:	4641      	mov	r1, r8
  400a52:	4630      	mov	r0, r6
  400a54:	4c43      	ldr	r4, [pc, #268]	; (400b64 <hif_handle_isr+0x2a0>)
  400a56:	47a0      	blx	r4
  400a58:	4850      	ldr	r0, [pc, #320]	; (400b9c <hif_handle_isr+0x2d8>)
  400a5a:	47a0      	blx	r4
  400a5c:	4843      	ldr	r0, [pc, #268]	; (400b6c <hif_handle_isr+0x2a8>)
  400a5e:	47a0      	blx	r4
					ret = M2M_ERR_RCV;
  400a60:	f06f 0401 	mvn.w	r4, #1
  400a64:	e02f      	b.n	400ac6 <hif_handle_isr+0x202>
				M2M_ERR("(hif) False interrupt %lx",reg);
  400a66:	f44f 7206 	mov.w	r2, #536	; 0x218
  400a6a:	4641      	mov	r1, r8
  400a6c:	4630      	mov	r0, r6
  400a6e:	4c3d      	ldr	r4, [pc, #244]	; (400b64 <hif_handle_isr+0x2a0>)
  400a70:	47a0      	blx	r4
  400a72:	9903      	ldr	r1, [sp, #12]
  400a74:	484a      	ldr	r0, [pc, #296]	; (400ba0 <hif_handle_isr+0x2dc>)
  400a76:	47a0      	blx	r4
  400a78:	483c      	ldr	r0, [pc, #240]	; (400b6c <hif_handle_isr+0x2a8>)
  400a7a:	47a0      	blx	r4
	ret = hif_chip_sleep();
  400a7c:	4b49      	ldr	r3, [pc, #292]	; (400ba4 <hif_handle_isr+0x2e0>)
  400a7e:	4798      	blx	r3
  400a80:	4604      	mov	r4, r0
			if(ret == M2M_SUCCESS) {
  400a82:	bb04      	cbnz	r4, 400ac6 <hif_handle_isr+0x202>
	while (gu8Interrupt) {
  400a84:	f899 3000 	ldrb.w	r3, [r9]
  400a88:	2b00      	cmp	r3, #0
  400a8a:	f000 809f 	beq.w	400bcc <hif_handle_isr+0x308>
		gu8Interrupt--;
  400a8e:	f899 3000 	ldrb.w	r3, [r9]
  400a92:	3b01      	subs	r3, #1
  400a94:	b2db      	uxtb	r3, r3
  400a96:	f889 3000 	strb.w	r3, [r9]
  400a9a:	e01f      	b.n	400adc <hif_handle_isr+0x218>
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  400a9c:	f240 221e 	movw	r2, #542	; 0x21e
  400aa0:	4641      	mov	r1, r8
  400aa2:	4630      	mov	r0, r6
  400aa4:	4d2f      	ldr	r5, [pc, #188]	; (400b64 <hif_handle_isr+0x2a0>)
  400aa6:	47a8      	blx	r5
  400aa8:	483f      	ldr	r0, [pc, #252]	; (400ba8 <hif_handle_isr+0x2e4>)
  400aaa:	47a8      	blx	r5
  400aac:	482f      	ldr	r0, [pc, #188]	; (400b6c <hif_handle_isr+0x2a8>)
  400aae:	47a8      	blx	r5
  400ab0:	e009      	b.n	400ac6 <hif_handle_isr+0x202>
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  400ab2:	f44f 7209 	mov.w	r2, #548	; 0x224
  400ab6:	4641      	mov	r1, r8
  400ab8:	4630      	mov	r0, r6
  400aba:	4d2a      	ldr	r5, [pc, #168]	; (400b64 <hif_handle_isr+0x2a0>)
  400abc:	47a8      	blx	r5
  400abe:	483b      	ldr	r0, [pc, #236]	; (400bac <hif_handle_isr+0x2e8>)
  400ac0:	47a8      	blx	r5
  400ac2:	482a      	ldr	r0, [pc, #168]	; (400b6c <hif_handle_isr+0x2a8>)
  400ac4:	47a8      	blx	r5
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  400ac6:	f240 2243 	movw	r2, #579	; 0x243
  400aca:	4939      	ldr	r1, [pc, #228]	; (400bb0 <hif_handle_isr+0x2ec>)
  400acc:	4630      	mov	r0, r6
  400ace:	4d25      	ldr	r5, [pc, #148]	; (400b64 <hif_handle_isr+0x2a0>)
  400ad0:	47a8      	blx	r5
  400ad2:	4621      	mov	r1, r4
  400ad4:	4837      	ldr	r0, [pc, #220]	; (400bb4 <hif_handle_isr+0x2f0>)
  400ad6:	47a8      	blx	r5
  400ad8:	4824      	ldr	r0, [pc, #144]	; (400b6c <hif_handle_isr+0x2a8>)
  400ada:	47a8      	blx	r5
	ret = hif_chip_wake();
  400adc:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  400ade:	4604      	mov	r4, r0
  400ae0:	2800      	cmp	r0, #0
  400ae2:	d1e6      	bne.n	400ab2 <hif_handle_isr+0x1ee>
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  400ae4:	a903      	add	r1, sp, #12
  400ae6:	f241 0070 	movw	r0, #4208	; 0x1070
  400aea:	4b33      	ldr	r3, [pc, #204]	; (400bb8 <hif_handle_isr+0x2f4>)
  400aec:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  400aee:	4604      	mov	r4, r0
  400af0:	2800      	cmp	r0, #0
  400af2:	d1d3      	bne.n	400a9c <hif_handle_isr+0x1d8>
			if(reg & 0x1)	/* New interrupt has been received */
  400af4:	9b03      	ldr	r3, [sp, #12]
  400af6:	f013 0f01 	tst.w	r3, #1
  400afa:	d0b4      	beq.n	400a66 <hif_handle_isr+0x1a2>
				nm_bsp_interrupt_ctrl(0);
  400afc:	4b1d      	ldr	r3, [pc, #116]	; (400b74 <hif_handle_isr+0x2b0>)
  400afe:	4798      	blx	r3
				reg &= ~(1<<0);
  400b00:	9903      	ldr	r1, [sp, #12]
  400b02:	f021 0101 	bic.w	r1, r1, #1
  400b06:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  400b08:	f241 0070 	movw	r0, #4208	; 0x1070
  400b0c:	4b2b      	ldr	r3, [pc, #172]	; (400bbc <hif_handle_isr+0x2f8>)
  400b0e:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  400b10:	4604      	mov	r4, r0
  400b12:	2800      	cmp	r0, #0
  400b14:	d1d7      	bne.n	400ac6 <hif_handle_isr+0x202>
				gu8HifSizeDone = 0;
  400b16:	2200      	movs	r2, #0
  400b18:	4b19      	ldr	r3, [pc, #100]	; (400b80 <hif_handle_isr+0x2bc>)
  400b1a:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  400b1c:	9d03      	ldr	r5, [sp, #12]
  400b1e:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  400b22:	2d00      	cmp	r5, #0
  400b24:	d092      	beq.n	400a4c <hif_handle_isr+0x188>
					uint32 address = 0;
  400b26:	a906      	add	r1, sp, #24
  400b28:	f841 2d04 	str.w	r2, [r1, #-4]!
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  400b2c:	f241 0084 	movw	r0, #4228	; 0x1084
  400b30:	4b21      	ldr	r3, [pc, #132]	; (400bb8 <hif_handle_isr+0x2f4>)
  400b32:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  400b34:	4604      	mov	r4, r0
  400b36:	2800      	cmp	r0, #0
  400b38:	f43f aece 	beq.w	4008d8 <hif_handle_isr+0x14>
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  400b3c:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  400b40:	4641      	mov	r1, r8
  400b42:	4630      	mov	r0, r6
  400b44:	4d07      	ldr	r5, [pc, #28]	; (400b64 <hif_handle_isr+0x2a0>)
  400b46:	47a8      	blx	r5
  400b48:	481d      	ldr	r0, [pc, #116]	; (400bc0 <hif_handle_isr+0x2fc>)
  400b4a:	47a8      	blx	r5
  400b4c:	4807      	ldr	r0, [pc, #28]	; (400b6c <hif_handle_isr+0x2a8>)
  400b4e:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  400b50:	2001      	movs	r0, #1
  400b52:	4b08      	ldr	r3, [pc, #32]	; (400b74 <hif_handle_isr+0x2b0>)
  400b54:	4798      	blx	r3
  400b56:	e794      	b.n	400a82 <hif_handle_isr+0x1be>
  400b58:	004005fd 	.word	0x004005fd
  400b5c:	00406f48 	.word	0x00406f48
  400b60:	004018c1 	.word	0x004018c1
  400b64:	00403fe1 	.word	0x00403fe1
  400b68:	00407038 	.word	0x00407038
  400b6c:	00406f74 	.word	0x00406f74
  400b70:	00406fe0 	.word	0x00406fe0
  400b74:	00400315 	.word	0x00400315
  400b78:	00406ff8 	.word	0x00406ff8
  400b7c:	20400a08 	.word	0x20400a08
  400b80:	204009f2 	.word	0x204009f2
  400b84:	00407050 	.word	0x00407050
  400b88:	004005bd 	.word	0x004005bd
  400b8c:	204009fc 	.word	0x204009fc
  400b90:	20400a00 	.word	0x20400a00
  400b94:	204009f4 	.word	0x204009f4
  400b98:	20400a04 	.word	0x20400a04
  400b9c:	00407074 	.word	0x00407074
  400ba0:	00407088 	.word	0x00407088
  400ba4:	00400659 	.word	0x00400659
  400ba8:	004070a4 	.word	0x004070a4
  400bac:	004070c8 	.word	0x004070c8
  400bb0:	00406f8c 	.word	0x00406f8c
  400bb4:	004070e8 	.word	0x004070e8
  400bb8:	004018a9 	.word	0x004018a9
  400bbc:	004018b5 	.word	0x004018b5
  400bc0:	00406fb8 	.word	0x00406fb8
  400bc4:	204009f3 	.word	0x204009f3
  400bc8:	00406f84 	.word	0x00406f84
			}
		}
	}

	return ret;
}
  400bcc:	2000      	movs	r0, #0
  400bce:	b007      	add	sp, #28
  400bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00400bd4 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  400bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400bd8:	b083      	sub	sp, #12
  400bda:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  400bdc:	2a00      	cmp	r2, #0
  400bde:	bf18      	it	ne
  400be0:	2900      	cmpne	r1, #0
  400be2:	d003      	beq.n	400bec <hif_receive+0x18>
  400be4:	4605      	mov	r5, r0
  400be6:	460f      	mov	r7, r1
  400be8:	4616      	mov	r6, r2
  400bea:	b9b8      	cbnz	r0, 400c1c <hif_receive+0x48>
	{
		if(isDone)
  400bec:	b14c      	cbz	r4, 400c02 <hif_receive+0x2e>
		{
			gu8HifSizeDone = 1;
  400bee:	2201      	movs	r2, #1
  400bf0:	4b32      	ldr	r3, [pc, #200]	; (400cbc <hif_receive+0xe8>)
  400bf2:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  400bf4:	4b32      	ldr	r3, [pc, #200]	; (400cc0 <hif_receive+0xec>)
  400bf6:	4798      	blx	r3
  400bf8:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  400bfa:	4618      	mov	r0, r3
  400bfc:	b003      	add	sp, #12
  400bfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
  400c02:	f240 2269 	movw	r2, #617	; 0x269
  400c06:	492f      	ldr	r1, [pc, #188]	; (400cc4 <hif_receive+0xf0>)
  400c08:	482f      	ldr	r0, [pc, #188]	; (400cc8 <hif_receive+0xf4>)
  400c0a:	4c30      	ldr	r4, [pc, #192]	; (400ccc <hif_receive+0xf8>)
  400c0c:	47a0      	blx	r4
  400c0e:	4830      	ldr	r0, [pc, #192]	; (400cd0 <hif_receive+0xfc>)
  400c10:	47a0      	blx	r4
  400c12:	4830      	ldr	r0, [pc, #192]	; (400cd4 <hif_receive+0x100>)
  400c14:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  400c16:	f06f 030b 	mvn.w	r3, #11
  400c1a:	e7ee      	b.n	400bfa <hif_receive+0x26>
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  400c1c:	4669      	mov	r1, sp
  400c1e:	f241 0070 	movw	r0, #4208	; 0x1070
  400c22:	4b2d      	ldr	r3, [pc, #180]	; (400cd8 <hif_receive+0x104>)
  400c24:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c26:	4603      	mov	r3, r0
  400c28:	2800      	cmp	r0, #0
  400c2a:	d1e6      	bne.n	400bfa <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  400c2c:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  400c30:	a901      	add	r1, sp, #4
  400c32:	f241 0084 	movw	r0, #4228	; 0x1084
  400c36:	4b28      	ldr	r3, [pc, #160]	; (400cd8 <hif_receive+0x104>)
  400c38:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c3a:	4603      	mov	r3, r0
  400c3c:	2800      	cmp	r0, #0
  400c3e:	d1dc      	bne.n	400bfa <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  400c40:	f3c8 088b 	ubfx	r8, r8, #2, #12
	if(u16Sz > size)
  400c44:	4546      	cmp	r6, r8
  400c46:	d81c      	bhi.n	400c82 <hif_receive+0xae>
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  400c48:	9b01      	ldr	r3, [sp, #4]
  400c4a:	429d      	cmp	r5, r3
  400c4c:	d328      	bcc.n	400ca0 <hif_receive+0xcc>
  400c4e:	eb05 0906 	add.w	r9, r5, r6
  400c52:	4443      	add	r3, r8
  400c54:	4599      	cmp	r9, r3
  400c56:	d823      	bhi.n	400ca0 <hif_receive+0xcc>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  400c58:	4632      	mov	r2, r6
  400c5a:	4639      	mov	r1, r7
  400c5c:	4628      	mov	r0, r5
  400c5e:	4b1f      	ldr	r3, [pc, #124]	; (400cdc <hif_receive+0x108>)
  400c60:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c62:	4603      	mov	r3, r0
  400c64:	2800      	cmp	r0, #0
  400c66:	d1c8      	bne.n	400bfa <hif_receive+0x26>
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  400c68:	9a01      	ldr	r2, [sp, #4]
  400c6a:	4490      	add	r8, r2
  400c6c:	45c8      	cmp	r8, r9
  400c6e:	d001      	beq.n	400c74 <hif_receive+0xa0>
  400c70:	2c00      	cmp	r4, #0
  400c72:	d0c2      	beq.n	400bfa <hif_receive+0x26>
		gu8HifSizeDone = 1;
  400c74:	2201      	movs	r2, #1
  400c76:	4b11      	ldr	r3, [pc, #68]	; (400cbc <hif_receive+0xe8>)
  400c78:	701a      	strb	r2, [r3, #0]
		ret = hif_set_rx_done();
  400c7a:	4b11      	ldr	r3, [pc, #68]	; (400cc0 <hif_receive+0xec>)
  400c7c:	4798      	blx	r3
  400c7e:	4603      	mov	r3, r0
  400c80:	e7bb      	b.n	400bfa <hif_receive+0x26>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  400c82:	f240 227a 	movw	r2, #634	; 0x27a
  400c86:	490f      	ldr	r1, [pc, #60]	; (400cc4 <hif_receive+0xf0>)
  400c88:	480f      	ldr	r0, [pc, #60]	; (400cc8 <hif_receive+0xf4>)
  400c8a:	4c10      	ldr	r4, [pc, #64]	; (400ccc <hif_receive+0xf8>)
  400c8c:	47a0      	blx	r4
  400c8e:	4642      	mov	r2, r8
  400c90:	4631      	mov	r1, r6
  400c92:	4813      	ldr	r0, [pc, #76]	; (400ce0 <hif_receive+0x10c>)
  400c94:	47a0      	blx	r4
  400c96:	480f      	ldr	r0, [pc, #60]	; (400cd4 <hif_receive+0x100>)
  400c98:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  400c9a:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  400c9e:	e7ac      	b.n	400bfa <hif_receive+0x26>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  400ca0:	f44f 7220 	mov.w	r2, #640	; 0x280
  400ca4:	4907      	ldr	r1, [pc, #28]	; (400cc4 <hif_receive+0xf0>)
  400ca6:	4808      	ldr	r0, [pc, #32]	; (400cc8 <hif_receive+0xf4>)
  400ca8:	4c08      	ldr	r4, [pc, #32]	; (400ccc <hif_receive+0xf8>)
  400caa:	47a0      	blx	r4
  400cac:	480d      	ldr	r0, [pc, #52]	; (400ce4 <hif_receive+0x110>)
  400cae:	47a0      	blx	r4
  400cb0:	4808      	ldr	r0, [pc, #32]	; (400cd4 <hif_receive+0x100>)
  400cb2:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  400cb4:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  400cb8:	e79f      	b.n	400bfa <hif_receive+0x26>
  400cba:	bf00      	nop
  400cbc:	204009f2 	.word	0x204009f2
  400cc0:	004005bd 	.word	0x004005bd
  400cc4:	00406f9c 	.word	0x00406f9c
  400cc8:	00406f48 	.word	0x00406f48
  400ccc:	00403fe1 	.word	0x00403fe1
  400cd0:	00407118 	.word	0x00407118
  400cd4:	00406f74 	.word	0x00406f74
  400cd8:	004018a9 	.word	0x004018a9
  400cdc:	004018c1 	.word	0x004018c1
  400ce0:	00407138 	.word	0x00407138
  400ce4:	0040717c 	.word	0x0040717c

00400ce8 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  400ce8:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  400cea:	1e43      	subs	r3, r0, #1
  400cec:	2b06      	cmp	r3, #6
  400cee:	d81d      	bhi.n	400d2c <hif_register_cb+0x44>
  400cf0:	e8df f003 	tbb	[pc, r3]
  400cf4:	0c100408 	.word	0x0c100408
  400cf8:	141c      	.short	0x141c
  400cfa:	18          	.byte	0x18
  400cfb:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  400cfc:	4b13      	ldr	r3, [pc, #76]	; (400d4c <hif_register_cb+0x64>)
  400cfe:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d00:	2000      	movs	r0, #0
			break;
  400d02:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  400d04:	4b12      	ldr	r3, [pc, #72]	; (400d50 <hif_register_cb+0x68>)
  400d06:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d08:	2000      	movs	r0, #0
			break;
  400d0a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  400d0c:	4b11      	ldr	r3, [pc, #68]	; (400d54 <hif_register_cb+0x6c>)
  400d0e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d10:	2000      	movs	r0, #0
			break;
  400d12:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  400d14:	4b10      	ldr	r3, [pc, #64]	; (400d58 <hif_register_cb+0x70>)
  400d16:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d18:	2000      	movs	r0, #0
			break;
  400d1a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  400d1c:	4b0f      	ldr	r3, [pc, #60]	; (400d5c <hif_register_cb+0x74>)
  400d1e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d20:	2000      	movs	r0, #0
			break;
  400d22:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  400d24:	4b0e      	ldr	r3, [pc, #56]	; (400d60 <hif_register_cb+0x78>)
  400d26:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  400d28:	2000      	movs	r0, #0
			break;
  400d2a:	bd38      	pop	{r3, r4, r5, pc}
  400d2c:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  400d2e:	f240 22b9 	movw	r2, #697	; 0x2b9
  400d32:	490c      	ldr	r1, [pc, #48]	; (400d64 <hif_register_cb+0x7c>)
  400d34:	480c      	ldr	r0, [pc, #48]	; (400d68 <hif_register_cb+0x80>)
  400d36:	4d0d      	ldr	r5, [pc, #52]	; (400d6c <hif_register_cb+0x84>)
  400d38:	47a8      	blx	r5
  400d3a:	4621      	mov	r1, r4
  400d3c:	480c      	ldr	r0, [pc, #48]	; (400d70 <hif_register_cb+0x88>)
  400d3e:	47a8      	blx	r5
  400d40:	480c      	ldr	r0, [pc, #48]	; (400d74 <hif_register_cb+0x8c>)
  400d42:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  400d44:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  400d48:	bd38      	pop	{r3, r4, r5, pc}
  400d4a:	bf00      	nop
  400d4c:	204009fc 	.word	0x204009fc
  400d50:	20400a08 	.word	0x20400a08
  400d54:	20400a00 	.word	0x20400a00
  400d58:	204009f8 	.word	0x204009f8
  400d5c:	204009f4 	.word	0x204009f4
  400d60:	20400a04 	.word	0x20400a04
  400d64:	00406fa8 	.word	0x00406fa8
  400d68:	00406f48 	.word	0x00406f48
  400d6c:	00403fe1 	.word	0x00403fe1
  400d70:	004071c0 	.word	0x004071c0
  400d74:	00406f74 	.word	0x00406f74

00400d78 <hif_init>:
{
  400d78:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  400d7a:	2400      	movs	r4, #0
  400d7c:	4b09      	ldr	r3, [pc, #36]	; (400da4 <hif_init+0x2c>)
  400d7e:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  400d80:	4b09      	ldr	r3, [pc, #36]	; (400da8 <hif_init+0x30>)
  400d82:	601c      	str	r4, [r3, #0]
	gu8ChipSleep = 0;
  400d84:	4b09      	ldr	r3, [pc, #36]	; (400dac <hif_init+0x34>)
  400d86:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  400d88:	4b09      	ldr	r3, [pc, #36]	; (400db0 <hif_init+0x38>)
  400d8a:	701c      	strb	r4, [r3, #0]
	gu8Interrupt = 0;
  400d8c:	4b09      	ldr	r3, [pc, #36]	; (400db4 <hif_init+0x3c>)
  400d8e:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  400d90:	4809      	ldr	r0, [pc, #36]	; (400db8 <hif_init+0x40>)
  400d92:	4b0a      	ldr	r3, [pc, #40]	; (400dbc <hif_init+0x44>)
  400d94:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  400d96:	490a      	ldr	r1, [pc, #40]	; (400dc0 <hif_init+0x48>)
  400d98:	2003      	movs	r0, #3
  400d9a:	4b0a      	ldr	r3, [pc, #40]	; (400dc4 <hif_init+0x4c>)
  400d9c:	4798      	blx	r3
}
  400d9e:	4620      	mov	r0, r4
  400da0:	bd10      	pop	{r4, pc}
  400da2:	bf00      	nop
  400da4:	20400a08 	.word	0x20400a08
  400da8:	204009fc 	.word	0x204009fc
  400dac:	204009f1 	.word	0x204009f1
  400db0:	204009f0 	.word	0x204009f0
  400db4:	204009f3 	.word	0x204009f3
  400db8:	004005a9 	.word	0x004005a9
  400dbc:	00400295 	.word	0x00400295
  400dc0:	004005b9 	.word	0x004005b9
  400dc4:	00400ce9 	.word	0x00400ce9

00400dc8 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  400dc8:	b530      	push	{r4, r5, lr}
  400dca:	b09f      	sub	sp, #124	; 0x7c
  400dcc:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  400dce:	282c      	cmp	r0, #44	; 0x2c
  400dd0:	d02e      	beq.n	400e30 <m2m_wifi_cb+0x68>
  400dd2:	4604      	mov	r4, r0
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  400dd4:	281b      	cmp	r0, #27
  400dd6:	d03b      	beq.n	400e50 <m2m_wifi_cb+0x88>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  400dd8:	2806      	cmp	r0, #6
  400dda:	d049      	beq.n	400e70 <m2m_wifi_cb+0xa8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  400ddc:	280e      	cmp	r0, #14
  400dde:	d025      	beq.n	400e2c <m2m_wifi_cb+0x64>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  400de0:	2832      	cmp	r0, #50	; 0x32
  400de2:	d055      	beq.n	400e90 <m2m_wifi_cb+0xc8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  400de4:	282f      	cmp	r0, #47	; 0x2f
  400de6:	d063      	beq.n	400eb0 <m2m_wifi_cb+0xe8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  400de8:	2834      	cmp	r0, #52	; 0x34
  400dea:	d076      	beq.n	400eda <m2m_wifi_cb+0x112>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  400dec:	2811      	cmp	r0, #17
  400dee:	f000 8093 	beq.w	400f18 <m2m_wifi_cb+0x150>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  400df2:	2813      	cmp	r0, #19
  400df4:	f000 80a8 	beq.w	400f48 <m2m_wifi_cb+0x180>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  400df8:	2804      	cmp	r0, #4
  400dfa:	f000 80b7 	beq.w	400f6c <m2m_wifi_cb+0x1a4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  400dfe:	2865      	cmp	r0, #101	; 0x65
  400e00:	f000 80c6 	beq.w	400f90 <m2m_wifi_cb+0x1c8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  400e04:	2809      	cmp	r0, #9
  400e06:	f000 80d5 	beq.w	400fb4 <m2m_wifi_cb+0x1ec>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  400e0a:	282a      	cmp	r0, #42	; 0x2a
  400e0c:	f000 80e4 	beq.w	400fd8 <m2m_wifi_cb+0x210>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  400e10:	2820      	cmp	r0, #32
  400e12:	f000 80f3 	beq.w	400ffc <m2m_wifi_cb+0x234>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  400e16:	f44f 7295 	mov.w	r2, #298	; 0x12a
  400e1a:	4986      	ldr	r1, [pc, #536]	; (401034 <m2m_wifi_cb+0x26c>)
  400e1c:	4886      	ldr	r0, [pc, #536]	; (401038 <m2m_wifi_cb+0x270>)
  400e1e:	4d87      	ldr	r5, [pc, #540]	; (40103c <m2m_wifi_cb+0x274>)
  400e20:	47a8      	blx	r5
  400e22:	4621      	mov	r1, r4
  400e24:	4886      	ldr	r0, [pc, #536]	; (401040 <m2m_wifi_cb+0x278>)
  400e26:	47a8      	blx	r5
  400e28:	4886      	ldr	r0, [pc, #536]	; (401044 <m2m_wifi_cb+0x27c>)
  400e2a:	47a8      	blx	r5
	}
}
  400e2c:	b01f      	add	sp, #124	; 0x7c
  400e2e:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  400e30:	2300      	movs	r3, #0
  400e32:	2204      	movs	r2, #4
  400e34:	a903      	add	r1, sp, #12
  400e36:	4628      	mov	r0, r5
  400e38:	4c83      	ldr	r4, [pc, #524]	; (401048 <m2m_wifi_cb+0x280>)
  400e3a:	47a0      	blx	r4
  400e3c:	2800      	cmp	r0, #0
  400e3e:	d1f5      	bne.n	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400e40:	4b82      	ldr	r3, [pc, #520]	; (40104c <m2m_wifi_cb+0x284>)
  400e42:	681b      	ldr	r3, [r3, #0]
  400e44:	2b00      	cmp	r3, #0
  400e46:	d0f1      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  400e48:	a903      	add	r1, sp, #12
  400e4a:	202c      	movs	r0, #44	; 0x2c
  400e4c:	4798      	blx	r3
  400e4e:	e7ed      	b.n	400e2c <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  400e50:	2300      	movs	r3, #0
  400e52:	2208      	movs	r2, #8
  400e54:	a903      	add	r1, sp, #12
  400e56:	4628      	mov	r0, r5
  400e58:	4c7b      	ldr	r4, [pc, #492]	; (401048 <m2m_wifi_cb+0x280>)
  400e5a:	47a0      	blx	r4
  400e5c:	2800      	cmp	r0, #0
  400e5e:	d1e5      	bne.n	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400e60:	4b7a      	ldr	r3, [pc, #488]	; (40104c <m2m_wifi_cb+0x284>)
  400e62:	681b      	ldr	r3, [r3, #0]
  400e64:	2b00      	cmp	r3, #0
  400e66:	d0e1      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  400e68:	a903      	add	r1, sp, #12
  400e6a:	201b      	movs	r0, #27
  400e6c:	4798      	blx	r3
  400e6e:	e7dd      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  400e70:	2301      	movs	r3, #1
  400e72:	2230      	movs	r2, #48	; 0x30
  400e74:	a903      	add	r1, sp, #12
  400e76:	4628      	mov	r0, r5
  400e78:	4c73      	ldr	r4, [pc, #460]	; (401048 <m2m_wifi_cb+0x280>)
  400e7a:	47a0      	blx	r4
  400e7c:	2800      	cmp	r0, #0
  400e7e:	d1d5      	bne.n	400e2c <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  400e80:	4b72      	ldr	r3, [pc, #456]	; (40104c <m2m_wifi_cb+0x284>)
  400e82:	681b      	ldr	r3, [r3, #0]
  400e84:	2b00      	cmp	r3, #0
  400e86:	d0d1      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  400e88:	a903      	add	r1, sp, #12
  400e8a:	2006      	movs	r0, #6
  400e8c:	4798      	blx	r3
  400e8e:	e7cd      	b.n	400e2c <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  400e90:	2300      	movs	r3, #0
  400e92:	2210      	movs	r2, #16
  400e94:	a903      	add	r1, sp, #12
  400e96:	4628      	mov	r0, r5
  400e98:	4c6b      	ldr	r4, [pc, #428]	; (401048 <m2m_wifi_cb+0x280>)
  400e9a:	47a0      	blx	r4
  400e9c:	2800      	cmp	r0, #0
  400e9e:	d1c5      	bne.n	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400ea0:	4b6a      	ldr	r3, [pc, #424]	; (40104c <m2m_wifi_cb+0x284>)
  400ea2:	681b      	ldr	r3, [r3, #0]
  400ea4:	2b00      	cmp	r3, #0
  400ea6:	d0c1      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  400ea8:	a903      	add	r1, sp, #12
  400eaa:	2032      	movs	r0, #50	; 0x32
  400eac:	4798      	blx	r3
  400eae:	e7bd      	b.n	400e2c <m2m_wifi_cb+0x64>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  400eb0:	2264      	movs	r2, #100	; 0x64
  400eb2:	2100      	movs	r1, #0
  400eb4:	a803      	add	r0, sp, #12
  400eb6:	4b66      	ldr	r3, [pc, #408]	; (401050 <m2m_wifi_cb+0x288>)
  400eb8:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  400eba:	2300      	movs	r3, #0
  400ebc:	2264      	movs	r2, #100	; 0x64
  400ebe:	a903      	add	r1, sp, #12
  400ec0:	4628      	mov	r0, r5
  400ec2:	4c61      	ldr	r4, [pc, #388]	; (401048 <m2m_wifi_cb+0x280>)
  400ec4:	47a0      	blx	r4
  400ec6:	2800      	cmp	r0, #0
  400ec8:	d1b0      	bne.n	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400eca:	4b60      	ldr	r3, [pc, #384]	; (40104c <m2m_wifi_cb+0x284>)
  400ecc:	681b      	ldr	r3, [r3, #0]
  400ece:	2b00      	cmp	r3, #0
  400ed0:	d0ac      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  400ed2:	a903      	add	r1, sp, #12
  400ed4:	202f      	movs	r0, #47	; 0x2f
  400ed6:	4798      	blx	r3
  400ed8:	e7a8      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  400eda:	2300      	movs	r3, #0
  400edc:	2204      	movs	r2, #4
  400ede:	a903      	add	r1, sp, #12
  400ee0:	4628      	mov	r0, r5
  400ee2:	4c59      	ldr	r4, [pc, #356]	; (401048 <m2m_wifi_cb+0x280>)
  400ee4:	47a0      	blx	r4
  400ee6:	2800      	cmp	r0, #0
  400ee8:	d1a0      	bne.n	400e2c <m2m_wifi_cb+0x64>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  400eea:	485a      	ldr	r0, [pc, #360]	; (401054 <m2m_wifi_cb+0x28c>)
  400eec:	4c53      	ldr	r4, [pc, #332]	; (40103c <m2m_wifi_cb+0x274>)
  400eee:	47a0      	blx	r4
  400ef0:	9903      	ldr	r1, [sp, #12]
  400ef2:	b2cb      	uxtb	r3, r1
  400ef4:	9300      	str	r3, [sp, #0]
  400ef6:	f3c1 2307 	ubfx	r3, r1, #8, #8
  400efa:	f3c1 4207 	ubfx	r2, r1, #16, #8
  400efe:	0e09      	lsrs	r1, r1, #24
  400f00:	4855      	ldr	r0, [pc, #340]	; (401058 <m2m_wifi_cb+0x290>)
  400f02:	47a0      	blx	r4
  400f04:	484f      	ldr	r0, [pc, #316]	; (401044 <m2m_wifi_cb+0x27c>)
  400f06:	47a0      	blx	r4
			if (gpfAppWifiCb)
  400f08:	4b50      	ldr	r3, [pc, #320]	; (40104c <m2m_wifi_cb+0x284>)
  400f0a:	681b      	ldr	r3, [r3, #0]
  400f0c:	2b00      	cmp	r3, #0
  400f0e:	d08d      	beq.n	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  400f10:	2100      	movs	r1, #0
  400f12:	2034      	movs	r0, #52	; 0x34
  400f14:	4798      	blx	r3
  400f16:	e789      	b.n	400e2c <m2m_wifi_cb+0x64>
		gu8scanInProgress = 0;
  400f18:	2300      	movs	r3, #0
  400f1a:	4a50      	ldr	r2, [pc, #320]	; (40105c <m2m_wifi_cb+0x294>)
  400f1c:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  400f1e:	2204      	movs	r2, #4
  400f20:	a903      	add	r1, sp, #12
  400f22:	4628      	mov	r0, r5
  400f24:	4c48      	ldr	r4, [pc, #288]	; (401048 <m2m_wifi_cb+0x280>)
  400f26:	47a0      	blx	r4
  400f28:	2800      	cmp	r0, #0
  400f2a:	f47f af7f 	bne.w	400e2c <m2m_wifi_cb+0x64>
			gu8ChNum = strState.u8NumofCh;
  400f2e:	f89d 200c 	ldrb.w	r2, [sp, #12]
  400f32:	4b4b      	ldr	r3, [pc, #300]	; (401060 <m2m_wifi_cb+0x298>)
  400f34:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  400f36:	4b45      	ldr	r3, [pc, #276]	; (40104c <m2m_wifi_cb+0x284>)
  400f38:	681b      	ldr	r3, [r3, #0]
  400f3a:	2b00      	cmp	r3, #0
  400f3c:	f43f af76 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  400f40:	a903      	add	r1, sp, #12
  400f42:	2011      	movs	r0, #17
  400f44:	4798      	blx	r3
  400f46:	e771      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  400f48:	2300      	movs	r3, #0
  400f4a:	222c      	movs	r2, #44	; 0x2c
  400f4c:	a903      	add	r1, sp, #12
  400f4e:	4628      	mov	r0, r5
  400f50:	4c3d      	ldr	r4, [pc, #244]	; (401048 <m2m_wifi_cb+0x280>)
  400f52:	47a0      	blx	r4
  400f54:	2800      	cmp	r0, #0
  400f56:	f47f af69 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400f5a:	4b3c      	ldr	r3, [pc, #240]	; (40104c <m2m_wifi_cb+0x284>)
  400f5c:	681b      	ldr	r3, [r3, #0]
  400f5e:	2b00      	cmp	r3, #0
  400f60:	f43f af64 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  400f64:	a903      	add	r1, sp, #12
  400f66:	2013      	movs	r0, #19
  400f68:	4798      	blx	r3
  400f6a:	e75f      	b.n	400e2c <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  400f6c:	2300      	movs	r3, #0
  400f6e:	2204      	movs	r2, #4
  400f70:	a91c      	add	r1, sp, #112	; 0x70
  400f72:	4628      	mov	r0, r5
  400f74:	4c34      	ldr	r4, [pc, #208]	; (401048 <m2m_wifi_cb+0x280>)
  400f76:	47a0      	blx	r4
  400f78:	2800      	cmp	r0, #0
  400f7a:	f47f af57 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400f7e:	4b33      	ldr	r3, [pc, #204]	; (40104c <m2m_wifi_cb+0x284>)
  400f80:	681b      	ldr	r3, [r3, #0]
  400f82:	2b00      	cmp	r3, #0
  400f84:	f43f af52 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  400f88:	a91c      	add	r1, sp, #112	; 0x70
  400f8a:	2004      	movs	r0, #4
  400f8c:	4798      	blx	r3
  400f8e:	e74d      	b.n	400e2c <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  400f90:	2300      	movs	r3, #0
  400f92:	2204      	movs	r2, #4
  400f94:	a91c      	add	r1, sp, #112	; 0x70
  400f96:	4628      	mov	r0, r5
  400f98:	4c2b      	ldr	r4, [pc, #172]	; (401048 <m2m_wifi_cb+0x280>)
  400f9a:	47a0      	blx	r4
  400f9c:	2800      	cmp	r0, #0
  400f9e:	f47f af45 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  400fa2:	4b2a      	ldr	r3, [pc, #168]	; (40104c <m2m_wifi_cb+0x284>)
  400fa4:	681b      	ldr	r3, [r3, #0]
  400fa6:	2b00      	cmp	r3, #0
  400fa8:	f43f af40 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  400fac:	a91c      	add	r1, sp, #112	; 0x70
  400fae:	2065      	movs	r0, #101	; 0x65
  400fb0:	4798      	blx	r3
  400fb2:	e73b      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  400fb4:	2301      	movs	r3, #1
  400fb6:	2264      	movs	r2, #100	; 0x64
  400fb8:	a903      	add	r1, sp, #12
  400fba:	4628      	mov	r0, r5
  400fbc:	4c22      	ldr	r4, [pc, #136]	; (401048 <m2m_wifi_cb+0x280>)
  400fbe:	47a0      	blx	r4
  400fc0:	2800      	cmp	r0, #0
  400fc2:	f47f af33 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  400fc6:	4b21      	ldr	r3, [pc, #132]	; (40104c <m2m_wifi_cb+0x284>)
  400fc8:	681b      	ldr	r3, [r3, #0]
  400fca:	2b00      	cmp	r3, #0
  400fcc:	f43f af2e 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  400fd0:	a903      	add	r1, sp, #12
  400fd2:	2009      	movs	r0, #9
  400fd4:	4798      	blx	r3
  400fd6:	e729      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  400fd8:	2301      	movs	r3, #1
  400fda:	2204      	movs	r2, #4
  400fdc:	a903      	add	r1, sp, #12
  400fde:	4628      	mov	r0, r5
  400fe0:	4c19      	ldr	r4, [pc, #100]	; (401048 <m2m_wifi_cb+0x280>)
  400fe2:	47a0      	blx	r4
  400fe4:	2800      	cmp	r0, #0
  400fe6:	f47f af21 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  400fea:	4b18      	ldr	r3, [pc, #96]	; (40104c <m2m_wifi_cb+0x284>)
  400fec:	681b      	ldr	r3, [r3, #0]
  400fee:	2b00      	cmp	r3, #0
  400ff0:	f43f af1c 	beq.w	400e2c <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  400ff4:	a903      	add	r1, sp, #12
  400ff6:	202a      	movs	r0, #42	; 0x2a
  400ff8:	4798      	blx	r3
  400ffa:	e717      	b.n	400e2c <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  400ffc:	2300      	movs	r3, #0
  400ffe:	2208      	movs	r2, #8
  401000:	a903      	add	r1, sp, #12
  401002:	4628      	mov	r0, r5
  401004:	4c10      	ldr	r4, [pc, #64]	; (401048 <m2m_wifi_cb+0x280>)
  401006:	47a0      	blx	r4
  401008:	2800      	cmp	r0, #0
  40100a:	f47f af0f 	bne.w	400e2c <m2m_wifi_cb+0x64>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  40100e:	2301      	movs	r3, #1
  401010:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  401014:	9903      	ldr	r1, [sp, #12]
  401016:	f105 0008 	add.w	r0, r5, #8
  40101a:	47a0      	blx	r4
  40101c:	2800      	cmp	r0, #0
  40101e:	f47f af05 	bne.w	400e2c <m2m_wifi_cb+0x64>
				if(gpfAppWifiCb)
  401022:	4b0a      	ldr	r3, [pc, #40]	; (40104c <m2m_wifi_cb+0x284>)
  401024:	681b      	ldr	r3, [r3, #0]
  401026:	2b00      	cmp	r3, #0
  401028:	f43f af00 	beq.w	400e2c <m2m_wifi_cb+0x64>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  40102c:	a903      	add	r1, sp, #12
  40102e:	2020      	movs	r0, #32
  401030:	4798      	blx	r3
  401032:	e6fb      	b.n	400e2c <m2m_wifi_cb+0x64>
  401034:	004071ec 	.word	0x004071ec
  401038:	00406f48 	.word	0x00406f48
  40103c:	00403fe1 	.word	0x00403fe1
  401040:	00407248 	.word	0x00407248
  401044:	00406f74 	.word	0x00406f74
  401048:	00400bd5 	.word	0x00400bd5
  40104c:	20400a0c 	.word	0x20400a0c
  401050:	00400581 	.word	0x00400581
  401054:	0040721c 	.word	0x0040721c
  401058:	00407228 	.word	0x00407228
  40105c:	20400a11 	.word	0x20400a11
  401060:	20400a10 	.word	0x20400a10

00401064 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  401064:	b5f0      	push	{r4, r5, r6, r7, lr}
  401066:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  401068:	2301      	movs	r3, #1
  40106a:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  40106e:	2800      	cmp	r0, #0
  401070:	d050      	beq.n	401114 <m2m_wifi_init+0xb0>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  401072:	6802      	ldr	r2, [r0, #0]
  401074:	4b29      	ldr	r3, [pc, #164]	; (40111c <m2m_wifi_init+0xb8>)
  401076:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  401078:	2200      	movs	r2, #0
  40107a:	4b29      	ldr	r3, [pc, #164]	; (401120 <m2m_wifi_init+0xbc>)
  40107c:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  40107e:	f10d 0007 	add.w	r0, sp, #7
  401082:	4b28      	ldr	r3, [pc, #160]	; (401124 <m2m_wifi_init+0xc0>)
  401084:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  401086:	4604      	mov	r4, r0
  401088:	b110      	cbz	r0, 401090 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  40108a:	4620      	mov	r0, r4
  40108c:	b00b      	add	sp, #44	; 0x2c
  40108e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
  401090:	4b25      	ldr	r3, [pc, #148]	; (401128 <m2m_wifi_init+0xc4>)
  401092:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  401094:	4604      	mov	r4, r0
  401096:	2800      	cmp	r0, #0
  401098:	d138      	bne.n	40110c <m2m_wifi_init+0xa8>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  40109a:	4924      	ldr	r1, [pc, #144]	; (40112c <m2m_wifi_init+0xc8>)
  40109c:	2001      	movs	r0, #1
  40109e:	4b24      	ldr	r3, [pc, #144]	; (401130 <m2m_wifi_init+0xcc>)
  4010a0:	4798      	blx	r3
	ret = nm_get_firmware_info(&strtmp);
  4010a2:	a802      	add	r0, sp, #8
  4010a4:	4b23      	ldr	r3, [pc, #140]	; (401134 <m2m_wifi_init+0xd0>)
  4010a6:	4798      	blx	r3
  4010a8:	4604      	mov	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  4010aa:	4f23      	ldr	r7, [pc, #140]	; (401138 <m2m_wifi_init+0xd4>)
  4010ac:	4638      	mov	r0, r7
  4010ae:	4d23      	ldr	r5, [pc, #140]	; (40113c <m2m_wifi_init+0xd8>)
  4010b0:	47a8      	blx	r5
  4010b2:	f89d 300e 	ldrb.w	r3, [sp, #14]
  4010b6:	f89d 200d 	ldrb.w	r2, [sp, #13]
  4010ba:	f89d 100c 	ldrb.w	r1, [sp, #12]
  4010be:	4820      	ldr	r0, [pc, #128]	; (401140 <m2m_wifi_init+0xdc>)
  4010c0:	47a8      	blx	r5
  4010c2:	4e20      	ldr	r6, [pc, #128]	; (401144 <m2m_wifi_init+0xe0>)
  4010c4:	4630      	mov	r0, r6
  4010c6:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  4010c8:	4638      	mov	r0, r7
  4010ca:	47a8      	blx	r5
  4010cc:	f89d 3011 	ldrb.w	r3, [sp, #17]
  4010d0:	f89d 2010 	ldrb.w	r2, [sp, #16]
  4010d4:	f89d 100f 	ldrb.w	r1, [sp, #15]
  4010d8:	481b      	ldr	r0, [pc, #108]	; (401148 <m2m_wifi_init+0xe4>)
  4010da:	47a8      	blx	r5
  4010dc:	4630      	mov	r0, r6
  4010de:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  4010e0:	4638      	mov	r0, r7
  4010e2:	47a8      	blx	r5
  4010e4:	2300      	movs	r3, #0
  4010e6:	2203      	movs	r2, #3
  4010e8:	2113      	movs	r1, #19
  4010ea:	4818      	ldr	r0, [pc, #96]	; (40114c <m2m_wifi_init+0xe8>)
  4010ec:	47a8      	blx	r5
  4010ee:	4630      	mov	r0, r6
  4010f0:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  4010f2:	f114 0f0d 	cmn.w	r4, #13
  4010f6:	d1c8      	bne.n	40108a <m2m_wifi_init+0x26>
		M2M_ERR("Mismatch Firmawre Version\n");
  4010f8:	f240 12d5 	movw	r2, #469	; 0x1d5
  4010fc:	4914      	ldr	r1, [pc, #80]	; (401150 <m2m_wifi_init+0xec>)
  4010fe:	4815      	ldr	r0, [pc, #84]	; (401154 <m2m_wifi_init+0xf0>)
  401100:	47a8      	blx	r5
  401102:	4815      	ldr	r0, [pc, #84]	; (401158 <m2m_wifi_init+0xf4>)
  401104:	47a8      	blx	r5
  401106:	4630      	mov	r0, r6
  401108:	47a8      	blx	r5
  40110a:	e7be      	b.n	40108a <m2m_wifi_init+0x26>
	nm_drv_deinit(NULL);
  40110c:	2000      	movs	r0, #0
  40110e:	4b13      	ldr	r3, [pc, #76]	; (40115c <m2m_wifi_init+0xf8>)
  401110:	4798      	blx	r3
  401112:	e7ba      	b.n	40108a <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
  401114:	f06f 040b 	mvn.w	r4, #11
  401118:	e7b7      	b.n	40108a <m2m_wifi_init+0x26>
  40111a:	bf00      	nop
  40111c:	20400a0c 	.word	0x20400a0c
  401120:	20400a11 	.word	0x20400a11
  401124:	00401a29 	.word	0x00401a29
  401128:	00400d79 	.word	0x00400d79
  40112c:	00400dc9 	.word	0x00400dc9
  401130:	00400ce9 	.word	0x00400ce9
  401134:	00401979 	.word	0x00401979
  401138:	0040721c 	.word	0x0040721c
  40113c:	00403fe1 	.word	0x00403fe1
  401140:	00407308 	.word	0x00407308
  401144:	00406f74 	.word	0x00406f74
  401148:	00407324 	.word	0x00407324
  40114c:	00407340 	.word	0x00407340
  401150:	004071f8 	.word	0x004071f8
  401154:	00406f48 	.word	0x00406f48
  401158:	0040735c 	.word	0x0040735c
  40115c:	00401af5 	.word	0x00401af5

00401160 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  401160:	b508      	push	{r3, lr}
	return hif_handle_isr();
  401162:	4b01      	ldr	r3, [pc, #4]	; (401168 <m2m_wifi_handle_events+0x8>)
  401164:	4798      	blx	r3
}
  401166:	bd08      	pop	{r3, pc}
  401168:	004008c5 	.word	0x004008c5

0040116c <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  40116c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401170:	b0a0      	sub	sp, #128	; 0x80
  401172:	4680      	mov	r8, r0
  401174:	460d      	mov	r5, r1
  401176:	4614      	mov	r4, r2
  401178:	461e      	mov	r6, r3
  40117a:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  40117e:	2a01      	cmp	r2, #1
  401180:	d003      	beq.n	40118a <m2m_wifi_connect_sc+0x1e>
	{
		if(pvAuthInfo == NULL)
  401182:	2b00      	cmp	r3, #0
  401184:	d037      	beq.n	4011f6 <m2m_wifi_connect_sc+0x8a>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  401186:	2a02      	cmp	r2, #2
  401188:	d042      	beq.n	401210 <m2m_wifi_connect_sc+0xa4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  40118a:	1e6b      	subs	r3, r5, #1
  40118c:	b2db      	uxtb	r3, r3
  40118e:	2b1f      	cmp	r3, #31
  401190:	d875      	bhi.n	40127e <m2m_wifi_connect_sc+0x112>
		goto ERR1;
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  401192:	2fff      	cmp	r7, #255	; 0xff
  401194:	d001      	beq.n	40119a <m2m_wifi_connect_sc+0x2e>
  401196:	2f0d      	cmp	r7, #13
  401198:	d87e      	bhi.n	401298 <m2m_wifi_connect_sc+0x12c>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  40119a:	462a      	mov	r2, r5
  40119c:	4641      	mov	r1, r8
  40119e:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  4011a2:	4b77      	ldr	r3, [pc, #476]	; (401380 <m2m_wifi_connect_sc+0x214>)
  4011a4:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  4011a6:	ab20      	add	r3, sp, #128	; 0x80
  4011a8:	441d      	add	r5, r3
  4011aa:	2300      	movs	r3, #0
  4011ac:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  4011b0:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  4011b4:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  4011b8:	3300      	adds	r3, #0
  4011ba:	bf18      	it	ne
  4011bc:	2301      	movne	r3, #1
  4011be:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  4011c2:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  4011c6:	2c03      	cmp	r4, #3
  4011c8:	d073      	beq.n	4012b2 <m2m_wifi_connect_sc+0x146>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  4011ca:	2c02      	cmp	r4, #2
  4011cc:	f000 80aa 	beq.w	401324 <m2m_wifi_connect_sc+0x1b8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  4011d0:	2c04      	cmp	r4, #4
  4011d2:	f000 80c1 	beq.w	401358 <m2m_wifi_connect_sc+0x1ec>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  4011d6:	2c01      	cmp	r4, #1
  4011d8:	f040 80c4 	bne.w	401364 <m2m_wifi_connect_sc+0x1f8>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  4011dc:	2300      	movs	r3, #0
  4011de:	9302      	str	r3, [sp, #8]
  4011e0:	9301      	str	r3, [sp, #4]
  4011e2:	9300      	str	r3, [sp, #0]
  4011e4:	236c      	movs	r3, #108	; 0x6c
  4011e6:	aa05      	add	r2, sp, #20
  4011e8:	2128      	movs	r1, #40	; 0x28
  4011ea:	2001      	movs	r0, #1
  4011ec:	4c65      	ldr	r4, [pc, #404]	; (401384 <m2m_wifi_connect_sc+0x218>)
  4011ee:	47a0      	blx	r4

ERR1:
	return ret;
}
  4011f0:	b020      	add	sp, #128	; 0x80
  4011f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			M2M_ERR("Key is not valid\n");
  4011f6:	f240 2203 	movw	r2, #515	; 0x203
  4011fa:	4963      	ldr	r1, [pc, #396]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  4011fc:	4863      	ldr	r0, [pc, #396]	; (40138c <m2m_wifi_connect_sc+0x220>)
  4011fe:	4c64      	ldr	r4, [pc, #400]	; (401390 <m2m_wifi_connect_sc+0x224>)
  401200:	47a0      	blx	r4
  401202:	4864      	ldr	r0, [pc, #400]	; (401394 <m2m_wifi_connect_sc+0x228>)
  401204:	47a0      	blx	r4
  401206:	4864      	ldr	r0, [pc, #400]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  401208:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  40120a:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40120e:	e7ef      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  401210:	4618      	mov	r0, r3
  401212:	4b62      	ldr	r3, [pc, #392]	; (40139c <m2m_wifi_connect_sc+0x230>)
  401214:	4798      	blx	r3
  401216:	2840      	cmp	r0, #64	; 0x40
  401218:	d1b7      	bne.n	40118a <m2m_wifi_connect_sc+0x1e>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  40121a:	7833      	ldrb	r3, [r6, #0]
  40121c:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  401220:	b2d2      	uxtb	r2, r2
  401222:	2a06      	cmp	r2, #6
  401224:	d91e      	bls.n	401264 <m2m_wifi_connect_sc+0xf8>
  401226:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40122a:	b2d2      	uxtb	r2, r2
  40122c:	2a36      	cmp	r2, #54	; 0x36
  40122e:	d819      	bhi.n	401264 <m2m_wifi_connect_sc+0xf8>
  401230:	3b47      	subs	r3, #71	; 0x47
  401232:	b2db      	uxtb	r3, r3
  401234:	2b19      	cmp	r3, #25
  401236:	d915      	bls.n	401264 <m2m_wifi_connect_sc+0xf8>
  401238:	4631      	mov	r1, r6
  40123a:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  40123e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  401242:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  401246:	b2d2      	uxtb	r2, r2
  401248:	2a06      	cmp	r2, #6
  40124a:	d90b      	bls.n	401264 <m2m_wifi_connect_sc+0xf8>
  40124c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401250:	b2d2      	uxtb	r2, r2
  401252:	2a36      	cmp	r2, #54	; 0x36
  401254:	d806      	bhi.n	401264 <m2m_wifi_connect_sc+0xf8>
  401256:	3b47      	subs	r3, #71	; 0x47
  401258:	b2db      	uxtb	r3, r3
  40125a:	2b19      	cmp	r3, #25
  40125c:	d902      	bls.n	401264 <m2m_wifi_connect_sc+0xf8>
			while(i < (M2M_MAX_PSK_LEN-1))
  40125e:	4288      	cmp	r0, r1
  401260:	d1ed      	bne.n	40123e <m2m_wifi_connect_sc+0xd2>
  401262:	e792      	b.n	40118a <m2m_wifi_connect_sc+0x1e>
					M2M_ERR("Invalid Key\n");
  401264:	f240 220f 	movw	r2, #527	; 0x20f
  401268:	4947      	ldr	r1, [pc, #284]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  40126a:	4848      	ldr	r0, [pc, #288]	; (40138c <m2m_wifi_connect_sc+0x220>)
  40126c:	4c48      	ldr	r4, [pc, #288]	; (401390 <m2m_wifi_connect_sc+0x224>)
  40126e:	47a0      	blx	r4
  401270:	484b      	ldr	r0, [pc, #300]	; (4013a0 <m2m_wifi_connect_sc+0x234>)
  401272:	47a0      	blx	r4
  401274:	4848      	ldr	r0, [pc, #288]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  401276:	47a0      	blx	r4
					ret = M2M_ERR_FAIL;
  401278:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  40127c:	e7b8      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
		M2M_ERR("SSID LEN INVALID\n");
  40127e:	f240 2219 	movw	r2, #537	; 0x219
  401282:	4941      	ldr	r1, [pc, #260]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  401284:	4841      	ldr	r0, [pc, #260]	; (40138c <m2m_wifi_connect_sc+0x220>)
  401286:	4c42      	ldr	r4, [pc, #264]	; (401390 <m2m_wifi_connect_sc+0x224>)
  401288:	47a0      	blx	r4
  40128a:	4846      	ldr	r0, [pc, #280]	; (4013a4 <m2m_wifi_connect_sc+0x238>)
  40128c:	47a0      	blx	r4
  40128e:	4842      	ldr	r0, [pc, #264]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  401290:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  401292:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  401296:	e7ab      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("CH INVALID\n");
  401298:	f240 2222 	movw	r2, #546	; 0x222
  40129c:	493a      	ldr	r1, [pc, #232]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  40129e:	483b      	ldr	r0, [pc, #236]	; (40138c <m2m_wifi_connect_sc+0x220>)
  4012a0:	4c3b      	ldr	r4, [pc, #236]	; (401390 <m2m_wifi_connect_sc+0x224>)
  4012a2:	47a0      	blx	r4
  4012a4:	4840      	ldr	r0, [pc, #256]	; (4013a8 <m2m_wifi_connect_sc+0x23c>)
  4012a6:	47a0      	blx	r4
  4012a8:	483b      	ldr	r0, [pc, #236]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  4012aa:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4012ac:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4012b0:	e79e      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  4012b2:	7833      	ldrb	r3, [r6, #0]
  4012b4:	3b01      	subs	r3, #1
  4012b6:	b2db      	uxtb	r3, r3
  4012b8:	f88d 3014 	strb.w	r3, [sp, #20]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  4012bc:	2b03      	cmp	r3, #3
  4012be:	d813      	bhi.n	4012e8 <m2m_wifi_connect_sc+0x17c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  4012c0:	7872      	ldrb	r2, [r6, #1]
  4012c2:	1e53      	subs	r3, r2, #1
  4012c4:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  4012c8:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  4012cc:	2b0b      	cmp	r3, #11
  4012ce:	d11a      	bne.n	401306 <m2m_wifi_connect_sc+0x19a>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  4012d0:	1cb1      	adds	r1, r6, #2
  4012d2:	f10d 0016 	add.w	r0, sp, #22
  4012d6:	4b2a      	ldr	r3, [pc, #168]	; (401380 <m2m_wifi_connect_sc+0x214>)
  4012d8:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  4012da:	7873      	ldrb	r3, [r6, #1]
  4012dc:	aa20      	add	r2, sp, #128	; 0x80
  4012de:	4413      	add	r3, r2
  4012e0:	2200      	movs	r2, #0
  4012e2:	f803 2c6a 	strb.w	r2, [r3, #-106]
  4012e6:	e779      	b.n	4011dc <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  4012e8:	f240 2239 	movw	r2, #569	; 0x239
  4012ec:	4926      	ldr	r1, [pc, #152]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  4012ee:	4827      	ldr	r0, [pc, #156]	; (40138c <m2m_wifi_connect_sc+0x220>)
  4012f0:	4c27      	ldr	r4, [pc, #156]	; (401390 <m2m_wifi_connect_sc+0x224>)
  4012f2:	47a0      	blx	r4
  4012f4:	f89d 1014 	ldrb.w	r1, [sp, #20]
  4012f8:	482c      	ldr	r0, [pc, #176]	; (4013ac <m2m_wifi_connect_sc+0x240>)
  4012fa:	47a0      	blx	r4
  4012fc:	4826      	ldr	r0, [pc, #152]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  4012fe:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401300:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401304:	e774      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  401306:	f44f 7210 	mov.w	r2, #576	; 0x240
  40130a:	491f      	ldr	r1, [pc, #124]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  40130c:	481f      	ldr	r0, [pc, #124]	; (40138c <m2m_wifi_connect_sc+0x220>)
  40130e:	4c20      	ldr	r4, [pc, #128]	; (401390 <m2m_wifi_connect_sc+0x224>)
  401310:	47a0      	blx	r4
  401312:	f89d 1015 	ldrb.w	r1, [sp, #21]
  401316:	4826      	ldr	r0, [pc, #152]	; (4013b0 <m2m_wifi_connect_sc+0x244>)
  401318:	47a0      	blx	r4
  40131a:	481f      	ldr	r0, [pc, #124]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  40131c:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  40131e:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401322:	e765      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  401324:	4630      	mov	r0, r6
  401326:	4b1d      	ldr	r3, [pc, #116]	; (40139c <m2m_wifi_connect_sc+0x230>)
  401328:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  40132a:	1e43      	subs	r3, r0, #1
  40132c:	b29b      	uxth	r3, r3
  40132e:	2b3f      	cmp	r3, #63	; 0x3f
  401330:	d805      	bhi.n	40133e <m2m_wifi_connect_sc+0x1d2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  401332:	1c42      	adds	r2, r0, #1
  401334:	4631      	mov	r1, r6
  401336:	a805      	add	r0, sp, #20
  401338:	4b11      	ldr	r3, [pc, #68]	; (401380 <m2m_wifi_connect_sc+0x214>)
  40133a:	4798      	blx	r3
  40133c:	e74e      	b.n	4011dc <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Incorrect PSK key length\n");
  40133e:	f240 224f 	movw	r2, #591	; 0x24f
  401342:	4911      	ldr	r1, [pc, #68]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  401344:	4811      	ldr	r0, [pc, #68]	; (40138c <m2m_wifi_connect_sc+0x220>)
  401346:	4c12      	ldr	r4, [pc, #72]	; (401390 <m2m_wifi_connect_sc+0x224>)
  401348:	47a0      	blx	r4
  40134a:	481a      	ldr	r0, [pc, #104]	; (4013b4 <m2m_wifi_connect_sc+0x248>)
  40134c:	47a0      	blx	r4
  40134e:	4812      	ldr	r0, [pc, #72]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  401350:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401352:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401356:	e74b      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  401358:	223e      	movs	r2, #62	; 0x3e
  40135a:	4631      	mov	r1, r6
  40135c:	a805      	add	r0, sp, #20
  40135e:	4b08      	ldr	r3, [pc, #32]	; (401380 <m2m_wifi_connect_sc+0x214>)
  401360:	4798      	blx	r3
  401362:	e73b      	b.n	4011dc <m2m_wifi_connect_sc+0x70>
		M2M_ERR("undefined sec type\n");
  401364:	f240 225f 	movw	r2, #607	; 0x25f
  401368:	4907      	ldr	r1, [pc, #28]	; (401388 <m2m_wifi_connect_sc+0x21c>)
  40136a:	4808      	ldr	r0, [pc, #32]	; (40138c <m2m_wifi_connect_sc+0x220>)
  40136c:	4c08      	ldr	r4, [pc, #32]	; (401390 <m2m_wifi_connect_sc+0x224>)
  40136e:	47a0      	blx	r4
  401370:	4811      	ldr	r0, [pc, #68]	; (4013b8 <m2m_wifi_connect_sc+0x24c>)
  401372:	47a0      	blx	r4
  401374:	4808      	ldr	r0, [pc, #32]	; (401398 <m2m_wifi_connect_sc+0x22c>)
  401376:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  401378:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  40137c:	e738      	b.n	4011f0 <m2m_wifi_connect_sc+0x84>
  40137e:	bf00      	nop
  401380:	0040056d 	.word	0x0040056d
  401384:	004006e5 	.word	0x004006e5
  401388:	00407208 	.word	0x00407208
  40138c:	00406f48 	.word	0x00406f48
  401390:	00403fe1 	.word	0x00403fe1
  401394:	0040725c 	.word	0x0040725c
  401398:	00406f74 	.word	0x00406f74
  40139c:	0040058f 	.word	0x0040058f
  4013a0:	00407270 	.word	0x00407270
  4013a4:	00407280 	.word	0x00407280
  4013a8:	00407294 	.word	0x00407294
  4013ac:	004072a0 	.word	0x004072a0
  4013b0:	004072bc 	.word	0x004072bc
  4013b4:	004072d8 	.word	0x004072d8
  4013b8:	004072f4 	.word	0x004072f4

004013bc <m2m_wifi_connect>:
{
  4013bc:	b510      	push	{r4, lr}
  4013be:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  4013c0:	2400      	movs	r4, #0
  4013c2:	9401      	str	r4, [sp, #4]
  4013c4:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  4013c8:	9400      	str	r4, [sp, #0]
  4013ca:	4c02      	ldr	r4, [pc, #8]	; (4013d4 <m2m_wifi_connect+0x18>)
  4013cc:	47a0      	blx	r4
}
  4013ce:	b002      	add	sp, #8
  4013d0:	bd10      	pop	{r4, pc}
  4013d2:	bf00      	nop
  4013d4:	0040116d 	.word	0x0040116d

004013d8 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  4013d8:	2000      	movs	r0, #0
  4013da:	4770      	bx	lr

004013dc <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  4013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013de:	b083      	sub	sp, #12
  4013e0:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  4013e2:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  4013e6:	4e0a      	ldr	r6, [pc, #40]	; (401410 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4013e8:	4f0a      	ldr	r7, [pc, #40]	; (401414 <chip_apply_conf+0x38>)
		nm_write_reg(rNMI_GP_REG_1, val32);
  4013ea:	4621      	mov	r1, r4
  4013ec:	4628      	mov	r0, r5
  4013ee:	47b0      	blx	r6
		if(val32 != 0) {		
  4013f0:	b154      	cbz	r4, 401408 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  4013f2:	a902      	add	r1, sp, #8
  4013f4:	2300      	movs	r3, #0
  4013f6:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4013fa:	4628      	mov	r0, r5
  4013fc:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  4013fe:	2800      	cmp	r0, #0
  401400:	d1f3      	bne.n	4013ea <chip_apply_conf+0xe>
				if(reg == val32)
  401402:	9b01      	ldr	r3, [sp, #4]
  401404:	429c      	cmp	r4, r3
  401406:	d1f0      	bne.n	4013ea <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  401408:	2000      	movs	r0, #0
  40140a:	b003      	add	sp, #12
  40140c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40140e:	bf00      	nop
  401410:	004018b5 	.word	0x004018b5
  401414:	004018a9 	.word	0x004018a9

00401418 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  401418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40141c:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  40141e:	2001      	movs	r0, #1
  401420:	4b3c      	ldr	r3, [pc, #240]	; (401514 <nm_clkless_wake+0xfc>)
  401422:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  401424:	a901      	add	r1, sp, #4
  401426:	2001      	movs	r0, #1
  401428:	4b3b      	ldr	r3, [pc, #236]	; (401518 <nm_clkless_wake+0x100>)
  40142a:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  40142c:	4682      	mov	sl, r0
  40142e:	b938      	cbnz	r0, 401440 <nm_clkless_wake+0x28>
  401430:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  401432:	f04f 0801 	mov.w	r8, #1
  401436:	f8df 9108 	ldr.w	r9, [pc, #264]	; 401540 <nm_clkless_wake+0x128>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  40143a:	4d36      	ldr	r5, [pc, #216]	; (401514 <nm_clkless_wake+0xfc>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  40143c:	4f37      	ldr	r7, [pc, #220]	; (40151c <nm_clkless_wake+0x104>)
  40143e:	e020      	b.n	401482 <nm_clkless_wake+0x6a>
		M2M_ERR("Bus error (1). Wake up failed\n");
  401440:	2272      	movs	r2, #114	; 0x72
  401442:	4937      	ldr	r1, [pc, #220]	; (401520 <nm_clkless_wake+0x108>)
  401444:	4837      	ldr	r0, [pc, #220]	; (401524 <nm_clkless_wake+0x10c>)
  401446:	4c38      	ldr	r4, [pc, #224]	; (401528 <nm_clkless_wake+0x110>)
  401448:	47a0      	blx	r4
  40144a:	4838      	ldr	r0, [pc, #224]	; (40152c <nm_clkless_wake+0x114>)
  40144c:	47a0      	blx	r4
  40144e:	4838      	ldr	r0, [pc, #224]	; (401530 <nm_clkless_wake+0x118>)
  401450:	47a0      	blx	r4
		goto _WAKE_EXIT;
  401452:	e009      	b.n	401468 <nm_clkless_wake+0x50>
					M2M_ERR("Bus error (2). Wake up failed\n");
  401454:	2296      	movs	r2, #150	; 0x96
  401456:	4932      	ldr	r1, [pc, #200]	; (401520 <nm_clkless_wake+0x108>)
  401458:	4832      	ldr	r0, [pc, #200]	; (401524 <nm_clkless_wake+0x10c>)
  40145a:	4c33      	ldr	r4, [pc, #204]	; (401528 <nm_clkless_wake+0x110>)
  40145c:	47a0      	blx	r4
  40145e:	4835      	ldr	r0, [pc, #212]	; (401534 <nm_clkless_wake+0x11c>)
  401460:	47a0      	blx	r4
  401462:	4833      	ldr	r0, [pc, #204]	; (401530 <nm_clkless_wake+0x118>)
  401464:	47a0      	blx	r4
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401466:	46b2      	mov	sl, r6
		}
	} while((clk_status_reg & 0x4) == 0);

_WAKE_EXIT:
	return ret;
}
  401468:	4650      	mov	r0, sl
  40146a:	b003      	add	sp, #12
  40146c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			nm_write_reg(0x1, reg | (1 << 1));
  401470:	9901      	ldr	r1, [sp, #4]
  401472:	f041 0102 	orr.w	r1, r1, #2
  401476:	4640      	mov	r0, r8
  401478:	47c8      	blx	r9
	} while((clk_status_reg & 0x4) == 0);
  40147a:	9b00      	ldr	r3, [sp, #0]
  40147c:	f013 0f04 	tst.w	r3, #4
  401480:	d1f2      	bne.n	401468 <nm_clkless_wake+0x50>
		nm_write_reg(0x1, reg | (1 << 1));
  401482:	9901      	ldr	r1, [sp, #4]
  401484:	f041 0102 	orr.w	r1, r1, #2
  401488:	4640      	mov	r0, r8
  40148a:	47c8      	blx	r9
		nm_bsp_sleep(1);
  40148c:	4640      	mov	r0, r8
  40148e:	47a8      	blx	r5
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401490:	4669      	mov	r1, sp
  401492:	4b29      	ldr	r3, [pc, #164]	; (401538 <nm_clkless_wake+0x120>)
  401494:	6818      	ldr	r0, [r3, #0]
  401496:	4b20      	ldr	r3, [pc, #128]	; (401518 <nm_clkless_wake+0x100>)
  401498:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40149a:	b908      	cbnz	r0, 4014a0 <nm_clkless_wake+0x88>
  40149c:	9b00      	ldr	r3, [sp, #0]
  40149e:	b9bb      	cbnz	r3, 4014d0 <nm_clkless_wake+0xb8>
			clk_status_reg_adr = 0xe;
  4014a0:	4e25      	ldr	r6, [pc, #148]	; (401538 <nm_clkless_wake+0x120>)
  4014a2:	230e      	movs	r3, #14
  4014a4:	6033      	str	r3, [r6, #0]
			nm_bsp_sleep(1);
  4014a6:	4640      	mov	r0, r8
  4014a8:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4014aa:	4669      	mov	r1, sp
  4014ac:	6830      	ldr	r0, [r6, #0]
  4014ae:	4b1a      	ldr	r3, [pc, #104]	; (401518 <nm_clkless_wake+0x100>)
  4014b0:	4798      	blx	r3
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  4014b2:	b908      	cbnz	r0, 4014b8 <nm_clkless_wake+0xa0>
  4014b4:	9b00      	ldr	r3, [sp, #0]
  4014b6:	b95b      	cbnz	r3, 4014d0 <nm_clkless_wake+0xb8>
				clk_status_reg_adr = 0x13;
  4014b8:	4e1f      	ldr	r6, [pc, #124]	; (401538 <nm_clkless_wake+0x120>)
  4014ba:	2313      	movs	r3, #19
  4014bc:	6033      	str	r3, [r6, #0]
				nm_bsp_sleep(1);
  4014be:	4640      	mov	r0, r8
  4014c0:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4014c2:	4669      	mov	r1, sp
  4014c4:	6830      	ldr	r0, [r6, #0]
  4014c6:	4b14      	ldr	r3, [pc, #80]	; (401518 <nm_clkless_wake+0x100>)
  4014c8:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  4014ca:	4606      	mov	r6, r0
  4014cc:	2800      	cmp	r0, #0
  4014ce:	d1c1      	bne.n	401454 <nm_clkless_wake+0x3c>
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4014d0:	4e19      	ldr	r6, [pc, #100]	; (401538 <nm_clkless_wake+0x120>)
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4014d2:	9b00      	ldr	r3, [sp, #0]
  4014d4:	f013 0f04 	tst.w	r3, #4
  4014d8:	d1c6      	bne.n	401468 <nm_clkless_wake+0x50>
  4014da:	3401      	adds	r4, #1
  4014dc:	fba7 2304 	umull	r2, r3, r7, r4
  4014e0:	085b      	lsrs	r3, r3, #1
  4014e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4014e6:	429c      	cmp	r4, r3
  4014e8:	d1c2      	bne.n	401470 <nm_clkless_wake+0x58>
			nm_bsp_sleep(2);
  4014ea:	2002      	movs	r0, #2
  4014ec:	47a8      	blx	r5
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4014ee:	4669      	mov	r1, sp
  4014f0:	6830      	ldr	r0, [r6, #0]
  4014f2:	4b09      	ldr	r3, [pc, #36]	; (401518 <nm_clkless_wake+0x100>)
  4014f4:	4798      	blx	r3
			if((clk_status_reg & 0x4) == 0)
  4014f6:	9b00      	ldr	r3, [sp, #0]
  4014f8:	f013 0f04 	tst.w	r3, #4
  4014fc:	d1e9      	bne.n	4014d2 <nm_clkless_wake+0xba>
				M2M_ERR("clocks still OFF. Wake up failed\n");
  4014fe:	22aa      	movs	r2, #170	; 0xaa
  401500:	4907      	ldr	r1, [pc, #28]	; (401520 <nm_clkless_wake+0x108>)
  401502:	4808      	ldr	r0, [pc, #32]	; (401524 <nm_clkless_wake+0x10c>)
  401504:	f8df b020 	ldr.w	fp, [pc, #32]	; 401528 <nm_clkless_wake+0x110>
  401508:	47d8      	blx	fp
  40150a:	480c      	ldr	r0, [pc, #48]	; (40153c <nm_clkless_wake+0x124>)
  40150c:	47d8      	blx	fp
  40150e:	4808      	ldr	r0, [pc, #32]	; (401530 <nm_clkless_wake+0x118>)
  401510:	47d8      	blx	fp
  401512:	e7de      	b.n	4014d2 <nm_clkless_wake+0xba>
  401514:	004001c9 	.word	0x004001c9
  401518:	004018a9 	.word	0x004018a9
  40151c:	aaaaaaab 	.word	0xaaaaaaab
  401520:	00407378 	.word	0x00407378
  401524:	00406f48 	.word	0x00406f48
  401528:	00403fe1 	.word	0x00403fe1
  40152c:	004073e8 	.word	0x004073e8
  401530:	00406f74 	.word	0x00406f74
  401534:	00407408 	.word	0x00407408
  401538:	20400010 	.word	0x20400010
  40153c:	00407428 	.word	0x00407428
  401540:	004018b5 	.word	0x004018b5

00401544 <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  401544:	b500      	push	{lr}
  401546:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  401548:	a901      	add	r1, sp, #4
  40154a:	f241 4008 	movw	r0, #5128	; 0x1408
  40154e:	4b15      	ldr	r3, [pc, #84]	; (4015a4 <enable_interrupts+0x60>)
  401550:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401552:	b9e8      	cbnz	r0, 401590 <enable_interrupts+0x4c>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  401554:	9901      	ldr	r1, [sp, #4]
  401556:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  40155a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  40155c:	f241 4008 	movw	r0, #5128	; 0x1408
  401560:	4b11      	ldr	r3, [pc, #68]	; (4015a8 <enable_interrupts+0x64>)
  401562:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401564:	b9b8      	cbnz	r0, 401596 <enable_interrupts+0x52>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  401566:	a901      	add	r1, sp, #4
  401568:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  40156c:	4b0d      	ldr	r3, [pc, #52]	; (4015a4 <enable_interrupts+0x60>)
  40156e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401570:	b9a0      	cbnz	r0, 40159c <enable_interrupts+0x58>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  401572:	9901      	ldr	r1, [sp, #4]
  401574:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  401578:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  40157a:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  40157e:	4b0a      	ldr	r3, [pc, #40]	; (4015a8 <enable_interrupts+0x64>)
  401580:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401582:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
  401584:	bf18      	it	ne
  401586:	f06f 0005 	mvnne.w	r0, #5
	}
	return M2M_SUCCESS;
}
  40158a:	b003      	add	sp, #12
  40158c:	f85d fb04 	ldr.w	pc, [sp], #4
		return M2M_ERR_BUS_FAIL;
  401590:	f06f 0005 	mvn.w	r0, #5
  401594:	e7f9      	b.n	40158a <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  401596:	f06f 0005 	mvn.w	r0, #5
  40159a:	e7f6      	b.n	40158a <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  40159c:	f06f 0005 	mvn.w	r0, #5
  4015a0:	e7f3      	b.n	40158a <enable_interrupts+0x46>
  4015a2:	bf00      	nop
  4015a4:	004018a9 	.word	0x004018a9
  4015a8:	004018b5 	.word	0x004018b5

004015ac <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  4015ac:	b510      	push	{r4, lr}
  4015ae:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  4015b0:	4b25      	ldr	r3, [pc, #148]	; (401648 <nmi_get_chipid+0x9c>)
  4015b2:	681c      	ldr	r4, [r3, #0]
  4015b4:	b124      	cbz	r4, 4015c0 <nmi_get_chipid+0x14>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
  4015b6:	4b24      	ldr	r3, [pc, #144]	; (401648 <nmi_get_chipid+0x9c>)
  4015b8:	681c      	ldr	r4, [r3, #0]
}
  4015ba:	4620      	mov	r0, r4
  4015bc:	b002      	add	sp, #8
  4015be:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  4015c0:	4619      	mov	r1, r3
  4015c2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  4015c6:	4b21      	ldr	r3, [pc, #132]	; (40164c <nmi_get_chipid+0xa0>)
  4015c8:	4798      	blx	r3
  4015ca:	b118      	cbz	r0, 4015d4 <nmi_get_chipid+0x28>
			chipid = 0;
  4015cc:	2200      	movs	r2, #0
  4015ce:	4b1e      	ldr	r3, [pc, #120]	; (401648 <nmi_get_chipid+0x9c>)
  4015d0:	601a      	str	r2, [r3, #0]
			return 0;
  4015d2:	e7f2      	b.n	4015ba <nmi_get_chipid+0xe>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  4015d4:	a901      	add	r1, sp, #4
  4015d6:	f241 30f4 	movw	r0, #5108	; 0x13f4
  4015da:	4b1c      	ldr	r3, [pc, #112]	; (40164c <nmi_get_chipid+0xa0>)
  4015dc:	4798      	blx	r3
  4015de:	b118      	cbz	r0, 4015e8 <nmi_get_chipid+0x3c>
			chipid = 0;
  4015e0:	2200      	movs	r2, #0
  4015e2:	4b19      	ldr	r3, [pc, #100]	; (401648 <nmi_get_chipid+0x9c>)
  4015e4:	601a      	str	r2, [r3, #0]
			return 0;
  4015e6:	e7e8      	b.n	4015ba <nmi_get_chipid+0xe>
		if (chipid == 0x1002a0)  {
  4015e8:	4b17      	ldr	r3, [pc, #92]	; (401648 <nmi_get_chipid+0x9c>)
  4015ea:	681b      	ldr	r3, [r3, #0]
  4015ec:	4a18      	ldr	r2, [pc, #96]	; (401650 <nmi_get_chipid+0xa4>)
  4015ee:	4293      	cmp	r3, r2
  4015f0:	d00d      	beq.n	40160e <nmi_get_chipid+0x62>
		} else if(chipid == 0x1002b0) {
  4015f2:	4a18      	ldr	r2, [pc, #96]	; (401654 <nmi_get_chipid+0xa8>)
  4015f4:	4293      	cmp	r3, r2
  4015f6:	d011      	beq.n	40161c <nmi_get_chipid+0x70>
		} else if(chipid == 0x1000F0) { 
  4015f8:	4a17      	ldr	r2, [pc, #92]	; (401658 <nmi_get_chipid+0xac>)
  4015fa:	4293      	cmp	r3, r2
  4015fc:	d018      	beq.n	401630 <nmi_get_chipid+0x84>
		chipid |= 0x050000;
  4015fe:	4a12      	ldr	r2, [pc, #72]	; (401648 <nmi_get_chipid+0x9c>)
		chipid &= ~(0x0f0000);
  401600:	6813      	ldr	r3, [r2, #0]
  401602:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
		chipid |= 0x050000;
  401606:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  40160a:	6013      	str	r3, [r2, #0]
  40160c:	e7d3      	b.n	4015b6 <nmi_get_chipid+0xa>
			if (rfrevid == 0x1) { /* 1002A0 */
  40160e:	9b01      	ldr	r3, [sp, #4]
  401610:	2b01      	cmp	r3, #1
  401612:	d0f4      	beq.n	4015fe <nmi_get_chipid+0x52>
				chipid = 0x1002a1;
  401614:	3201      	adds	r2, #1
  401616:	4b0c      	ldr	r3, [pc, #48]	; (401648 <nmi_get_chipid+0x9c>)
  401618:	601a      	str	r2, [r3, #0]
  40161a:	e7f0      	b.n	4015fe <nmi_get_chipid+0x52>
			if(rfrevid == 3) { /* 1002B0 */
  40161c:	9b01      	ldr	r3, [sp, #4]
  40161e:	2b03      	cmp	r3, #3
  401620:	d0ed      	beq.n	4015fe <nmi_get_chipid+0x52>
			} else if(rfrevid == 4) { /* 1002B1 */
  401622:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  401624:	bf0c      	ite	eq
  401626:	3201      	addeq	r2, #1
				chipid = 0x1002b2;
  401628:	4a0c      	ldrne	r2, [pc, #48]	; (40165c <nmi_get_chipid+0xb0>)
  40162a:	4b07      	ldr	r3, [pc, #28]	; (401648 <nmi_get_chipid+0x9c>)
  40162c:	601a      	str	r2, [r3, #0]
  40162e:	e7e6      	b.n	4015fe <nmi_get_chipid+0x52>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  401630:	4905      	ldr	r1, [pc, #20]	; (401648 <nmi_get_chipid+0x9c>)
  401632:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  401636:	4b05      	ldr	r3, [pc, #20]	; (40164c <nmi_get_chipid+0xa0>)
  401638:	4798      	blx	r3
  40163a:	2800      	cmp	r0, #0
  40163c:	d0df      	beq.n	4015fe <nmi_get_chipid+0x52>
			chipid = 0;
  40163e:	2200      	movs	r2, #0
  401640:	4b01      	ldr	r3, [pc, #4]	; (401648 <nmi_get_chipid+0x9c>)
  401642:	601a      	str	r2, [r3, #0]
			return 0;
  401644:	e7b9      	b.n	4015ba <nmi_get_chipid+0xe>
  401646:	bf00      	nop
  401648:	20400a14 	.word	0x20400a14
  40164c:	004018a9 	.word	0x004018a9
  401650:	001002a0 	.word	0x001002a0
  401654:	001002b0 	.word	0x001002b0
  401658:	001000f0 	.word	0x001000f0
  40165c:	001002b2 	.word	0x001002b2

00401660 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  401660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401664:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  401666:	f241 0514 	movw	r5, #4116	; 0x1014
  40166a:	4c28      	ldr	r4, [pc, #160]	; (40170c <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  40166c:	4e28      	ldr	r6, [pc, #160]	; (401710 <wait_for_bootrom+0xb0>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  40166e:	4628      	mov	r0, r5
  401670:	47a0      	blx	r4
		if (reg & 0x80000000) {
  401672:	2800      	cmp	r0, #0
  401674:	db02      	blt.n	40167c <wait_for_bootrom+0x1c>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  401676:	2001      	movs	r0, #1
  401678:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  40167a:	e7f8      	b.n	40166e <wait_for_bootrom+0xe>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  40167c:	4825      	ldr	r0, [pc, #148]	; (401714 <wait_for_bootrom+0xb4>)
  40167e:	4b23      	ldr	r3, [pc, #140]	; (40170c <wait_for_bootrom+0xac>)
  401680:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  401682:	f010 0f01 	tst.w	r0, #1
  401686:	d110      	bne.n	4016aa <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  401688:	f8df 8084 	ldr.w	r8, [pc, #132]	; 401710 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  40168c:	4e1f      	ldr	r6, [pc, #124]	; (40170c <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  40168e:	4d22      	ldr	r5, [pc, #136]	; (401718 <wait_for_bootrom+0xb8>)
			nm_bsp_sleep(1);
  401690:	2001      	movs	r0, #1
  401692:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  401694:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  401698:	47b0      	blx	r6
  40169a:	4604      	mov	r4, r0
			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  40169c:	462a      	mov	r2, r5
  40169e:	4601      	mov	r1, r0
  4016a0:	481e      	ldr	r0, [pc, #120]	; (40171c <wait_for_bootrom+0xbc>)
  4016a2:	4b1f      	ldr	r3, [pc, #124]	; (401720 <wait_for_bootrom+0xc0>)
  4016a4:	4798      	blx	r3
		while(reg != M2M_FINISH_BOOT_ROM)
  4016a6:	42ac      	cmp	r4, r5
  4016a8:	d1f2      	bne.n	401690 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  4016aa:	2f02      	cmp	r7, #2
  4016ac:	d019      	beq.n	4016e2 <wait_for_bootrom+0x82>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  4016ae:	2f03      	cmp	r7, #3
  4016b0:	d022      	beq.n	4016f8 <wait_for_bootrom+0x98>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  4016b2:	2f04      	cmp	r7, #4
  4016b4:	bf14      	ite	ne
  4016b6:	2400      	movne	r4, #0
  4016b8:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  4016ba:	4b1a      	ldr	r3, [pc, #104]	; (401724 <wait_for_bootrom+0xc4>)
  4016bc:	4798      	blx	r3
  4016be:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4016c2:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  4016c6:	bf0c      	ite	eq
  4016c8:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  4016cc:	4620      	movne	r0, r4
  4016ce:	4b16      	ldr	r3, [pc, #88]	; (401728 <wait_for_bootrom+0xc8>)
  4016d0:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  4016d2:	4916      	ldr	r1, [pc, #88]	; (40172c <wait_for_bootrom+0xcc>)
  4016d4:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  4016d8:	4b15      	ldr	r3, [pc, #84]	; (401730 <wait_for_bootrom+0xd0>)
  4016da:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  4016dc:	2000      	movs	r0, #0
  4016de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  4016e2:	4914      	ldr	r1, [pc, #80]	; (401734 <wait_for_bootrom+0xd4>)
  4016e4:	4814      	ldr	r0, [pc, #80]	; (401738 <wait_for_bootrom+0xd8>)
  4016e6:	4c12      	ldr	r4, [pc, #72]	; (401730 <wait_for_bootrom+0xd0>)
  4016e8:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  4016ea:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4016ee:	f241 008c 	movw	r0, #4236	; 0x108c
  4016f2:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  4016f4:	2400      	movs	r4, #0
  4016f6:	e7e0      	b.n	4016ba <wait_for_bootrom+0x5a>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  4016f8:	490e      	ldr	r1, [pc, #56]	; (401734 <wait_for_bootrom+0xd4>)
  4016fa:	480f      	ldr	r0, [pc, #60]	; (401738 <wait_for_bootrom+0xd8>)
  4016fc:	4c0c      	ldr	r4, [pc, #48]	; (401730 <wait_for_bootrom+0xd0>)
  4016fe:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  401700:	2100      	movs	r1, #0
  401702:	f241 008c 	movw	r0, #4236	; 0x108c
  401706:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  401708:	2400      	movs	r4, #0
  40170a:	e7d6      	b.n	4016ba <wait_for_bootrom+0x5a>
  40170c:	0040189d 	.word	0x0040189d
  401710:	004001c9 	.word	0x004001c9
  401714:	000207bc 	.word	0x000207bc
  401718:	10add09e 	.word	0x10add09e
  40171c:	0040744c 	.word	0x0040744c
  401720:	00403fe1 	.word	0x00403fe1
  401724:	004015ad 	.word	0x004015ad
  401728:	004013dd 	.word	0x004013dd
  40172c:	ef522f61 	.word	0xef522f61
  401730:	004018b5 	.word	0x004018b5
  401734:	3c1cd57d 	.word	0x3c1cd57d
  401738:	000207ac 	.word	0x000207ac

0040173c <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  40173c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40173e:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  401740:	f241 038c 	movw	r3, #4236	; 0x108c
  401744:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  401746:	4b18      	ldr	r3, [pc, #96]	; (4017a8 <wait_for_firmware_start+0x6c>)
  401748:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  40174a:	3802      	subs	r0, #2
  40174c:	b2c0      	uxtb	r0, r0
  40174e:	2801      	cmp	r0, #1
  401750:	d911      	bls.n	401776 <wait_for_firmware_start+0x3a>
{
  401752:	f04f 34ff 	mov.w	r4, #4294967295
  401756:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  401758:	2702      	movs	r7, #2
  40175a:	4e14      	ldr	r6, [pc, #80]	; (4017ac <wait_for_firmware_start+0x70>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  40175c:	4d14      	ldr	r5, [pc, #80]	; (4017b0 <wait_for_firmware_start+0x74>)
	while (checkValue != reg)
  40175e:	9b00      	ldr	r3, [sp, #0]
  401760:	4298      	cmp	r0, r3
  401762:	d012      	beq.n	40178a <wait_for_firmware_start+0x4e>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  401764:	4638      	mov	r0, r7
  401766:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
  401768:	9801      	ldr	r0, [sp, #4]
  40176a:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  40176c:	3c01      	subs	r4, #1
  40176e:	d1f6      	bne.n	40175e <wait_for_firmware_start+0x22>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  401770:	f06f 0004 	mvn.w	r0, #4
  401774:	e00e      	b.n	401794 <wait_for_firmware_start+0x58>
		regAddress = NMI_REV_REG;
  401776:	4b0f      	ldr	r3, [pc, #60]	; (4017b4 <wait_for_firmware_start+0x78>)
  401778:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  40177a:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  40177e:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  401782:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  401786:	9300      	str	r3, [sp, #0]
  401788:	e7e3      	b.n	401752 <wait_for_firmware_start+0x16>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  40178a:	9a00      	ldr	r2, [sp, #0]
  40178c:	4b06      	ldr	r3, [pc, #24]	; (4017a8 <wait_for_firmware_start+0x6c>)
  40178e:	429a      	cmp	r2, r3
  401790:	d002      	beq.n	401798 <wait_for_firmware_start+0x5c>
	sint8 ret = M2M_SUCCESS;
  401792:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  401794:	b003      	add	sp, #12
  401796:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nm_write_reg(NMI_STATE_REG, 0);
  401798:	2100      	movs	r1, #0
  40179a:	f241 008c 	movw	r0, #4236	; 0x108c
  40179e:	4b06      	ldr	r3, [pc, #24]	; (4017b8 <wait_for_firmware_start+0x7c>)
  4017a0:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
  4017a2:	2000      	movs	r0, #0
  4017a4:	e7f6      	b.n	401794 <wait_for_firmware_start+0x58>
  4017a6:	bf00      	nop
  4017a8:	02532636 	.word	0x02532636
  4017ac:	004001c9 	.word	0x004001c9
  4017b0:	0040189d 	.word	0x0040189d
  4017b4:	000207ac 	.word	0x000207ac
  4017b8:	004018b5 	.word	0x004018b5

004017bc <chip_deinit>:

sint8 chip_deinit(void)
{
  4017bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017be:	b083      	sub	sp, #12
	uint32 reg = 0;
  4017c0:	a902      	add	r1, sp, #8
  4017c2:	2300      	movs	r3, #0
  4017c4:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4017c8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4017cc:	4b24      	ldr	r3, [pc, #144]	; (401860 <chip_deinit+0xa4>)
  4017ce:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  4017d0:	bb20      	cbnz	r0, 40181c <chip_deinit+0x60>
		M2M_ERR("failed to de-initialize\n");
	}
	reg &= ~(1 << 10);
  4017d2:	9901      	ldr	r1, [sp, #4]
  4017d4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  4017d8:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4017da:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4017de:	4b21      	ldr	r3, [pc, #132]	; (401864 <chip_deinit+0xa8>)
  4017e0:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  4017e2:	4605      	mov	r5, r0
  4017e4:	bb28      	cbnz	r0, 401832 <chip_deinit+0x76>
  4017e6:	240a      	movs	r4, #10
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4017e8:	4e1d      	ldr	r6, [pc, #116]	; (401860 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4017ea:	4f1e      	ldr	r7, [pc, #120]	; (401864 <chip_deinit+0xa8>)
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4017ec:	a901      	add	r1, sp, #4
  4017ee:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4017f2:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  4017f4:	4605      	mov	r5, r0
  4017f6:	bb38      	cbnz	r0, 401848 <chip_deinit+0x8c>
		if ((reg & (1 << 10))) {
  4017f8:	9901      	ldr	r1, [sp, #4]
  4017fa:	f411 6f80 	tst.w	r1, #1024	; 0x400
  4017fe:	d00a      	beq.n	401816 <chip_deinit+0x5a>
			reg &= ~(1 << 10);
  401800:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  401804:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  401806:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  40180a:	47b8      	blx	r7
  40180c:	4605      	mov	r5, r0
  40180e:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  401810:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401814:	d1ea      	bne.n	4017ec <chip_deinit+0x30>

	return ret;
}
  401816:	4628      	mov	r0, r5
  401818:	b003      	add	sp, #12
  40181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		M2M_ERR("failed to de-initialize\n");
  40181c:	f240 2231 	movw	r2, #561	; 0x231
  401820:	4911      	ldr	r1, [pc, #68]	; (401868 <chip_deinit+0xac>)
  401822:	4812      	ldr	r0, [pc, #72]	; (40186c <chip_deinit+0xb0>)
  401824:	4c12      	ldr	r4, [pc, #72]	; (401870 <chip_deinit+0xb4>)
  401826:	47a0      	blx	r4
  401828:	4812      	ldr	r0, [pc, #72]	; (401874 <chip_deinit+0xb8>)
  40182a:	47a0      	blx	r4
  40182c:	4812      	ldr	r0, [pc, #72]	; (401878 <chip_deinit+0xbc>)
  40182e:	47a0      	blx	r4
  401830:	e7cf      	b.n	4017d2 <chip_deinit+0x16>
		M2M_ERR("Error while writing reg\n");
  401832:	f240 2237 	movw	r2, #567	; 0x237
  401836:	490c      	ldr	r1, [pc, #48]	; (401868 <chip_deinit+0xac>)
  401838:	480c      	ldr	r0, [pc, #48]	; (40186c <chip_deinit+0xb0>)
  40183a:	4c0d      	ldr	r4, [pc, #52]	; (401870 <chip_deinit+0xb4>)
  40183c:	47a0      	blx	r4
  40183e:	480f      	ldr	r0, [pc, #60]	; (40187c <chip_deinit+0xc0>)
  401840:	47a0      	blx	r4
  401842:	480d      	ldr	r0, [pc, #52]	; (401878 <chip_deinit+0xbc>)
  401844:	47a0      	blx	r4
		return ret;
  401846:	e7e6      	b.n	401816 <chip_deinit+0x5a>
			M2M_ERR("Error while reading reg\n");
  401848:	f240 223e 	movw	r2, #574	; 0x23e
  40184c:	4906      	ldr	r1, [pc, #24]	; (401868 <chip_deinit+0xac>)
  40184e:	4807      	ldr	r0, [pc, #28]	; (40186c <chip_deinit+0xb0>)
  401850:	4c07      	ldr	r4, [pc, #28]	; (401870 <chip_deinit+0xb4>)
  401852:	47a0      	blx	r4
  401854:	480a      	ldr	r0, [pc, #40]	; (401880 <chip_deinit+0xc4>)
  401856:	47a0      	blx	r4
  401858:	4807      	ldr	r0, [pc, #28]	; (401878 <chip_deinit+0xbc>)
  40185a:	47a0      	blx	r4
			return ret;
  40185c:	e7db      	b.n	401816 <chip_deinit+0x5a>
  40185e:	bf00      	nop
  401860:	004018a9 	.word	0x004018a9
  401864:	004018b5 	.word	0x004018b5
  401868:	00407388 	.word	0x00407388
  40186c:	00406f48 	.word	0x00406f48
  401870:	00403fe1 	.word	0x00403fe1
  401874:	00407394 	.word	0x00407394
  401878:	00406f74 	.word	0x00406f74
  40187c:	004073b0 	.word	0x004073b0
  401880:	004073cc 	.word	0x004073cc

00401884 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  401884:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  401886:	4b01      	ldr	r3, [pc, #4]	; (40188c <nm_bus_iface_init+0x8>)
  401888:	4798      	blx	r3

	return ret;
}
  40188a:	bd08      	pop	{r3, pc}
  40188c:	0040033d 	.word	0x0040033d

00401890 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  401890:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  401892:	4b01      	ldr	r3, [pc, #4]	; (401898 <nm_bus_iface_deinit+0x8>)
  401894:	4798      	blx	r3

	return ret;
}
  401896:	bd08      	pop	{r3, pc}
  401898:	0040052d 	.word	0x0040052d

0040189c <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  40189c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  40189e:	4b01      	ldr	r3, [pc, #4]	; (4018a4 <nm_read_reg+0x8>)
  4018a0:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  4018a2:	bd08      	pop	{r3, pc}
  4018a4:	004020f1 	.word	0x004020f1

004018a8 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  4018a8:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  4018aa:	4b01      	ldr	r3, [pc, #4]	; (4018b0 <nm_read_reg_with_ret+0x8>)
  4018ac:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  4018ae:	bd08      	pop	{r3, pc}
  4018b0:	00402109 	.word	0x00402109

004018b4 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  4018b4:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  4018b6:	4b01      	ldr	r3, [pc, #4]	; (4018bc <nm_write_reg+0x8>)
  4018b8:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  4018ba:	bd08      	pop	{r3, pc}
  4018bc:	00402121 	.word	0x00402121

004018c0 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  4018c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018c4:	4607      	mov	r7, r0
  4018c6:	4689      	mov	r9, r1
  4018c8:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  4018ca:	4b12      	ldr	r3, [pc, #72]	; (401914 <nm_read_block+0x54>)
  4018cc:	f8b3 8000 	ldrh.w	r8, [r3]
  4018d0:	f1a8 0808 	sub.w	r8, r8, #8
  4018d4:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4018d8:	4542      	cmp	r2, r8
  4018da:	d919      	bls.n	401910 <nm_read_block+0x50>
  4018dc:	4644      	mov	r4, r8
  4018de:	2600      	movs	r6, #0
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  4018e0:	f8df a034 	ldr.w	sl, [pc, #52]	; 401918 <nm_read_block+0x58>
  4018e4:	4642      	mov	r2, r8
  4018e6:	eb09 0106 	add.w	r1, r9, r6
  4018ea:	4638      	mov	r0, r7
  4018ec:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  4018ee:	4603      	mov	r3, r0
  4018f0:	b958      	cbnz	r0, 40190a <nm_read_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  4018f2:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  4018f4:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  4018f6:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  4018f8:	42a5      	cmp	r5, r4
  4018fa:	d8f3      	bhi.n	4018e4 <nm_read_block+0x24>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  4018fc:	b2aa      	uxth	r2, r5
  4018fe:	eb09 0106 	add.w	r1, r9, r6
  401902:	4638      	mov	r0, r7
  401904:	4b04      	ldr	r3, [pc, #16]	; (401918 <nm_read_block+0x58>)
  401906:	4798      	blx	r3
  401908:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  40190a:	4618      	mov	r0, r3
  40190c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  401910:	2600      	movs	r6, #0
  401912:	e7f3      	b.n	4018fc <nm_read_block+0x3c>
  401914:	2040000c 	.word	0x2040000c
  401918:	0040224d 	.word	0x0040224d

0040191c <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  40191c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401920:	4607      	mov	r7, r0
  401922:	4689      	mov	r9, r1
  401924:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  401926:	4b12      	ldr	r3, [pc, #72]	; (401970 <nm_write_block+0x54>)
  401928:	f8b3 8000 	ldrh.w	r8, [r3]
  40192c:	f1a8 0808 	sub.w	r8, r8, #8
  401930:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401934:	4542      	cmp	r2, r8
  401936:	d919      	bls.n	40196c <nm_write_block+0x50>
  401938:	4644      	mov	r4, r8
  40193a:	2600      	movs	r6, #0
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  40193c:	f8df a034 	ldr.w	sl, [pc, #52]	; 401974 <nm_write_block+0x58>
  401940:	4642      	mov	r2, r8
  401942:	eb09 0106 	add.w	r1, r9, r6
  401946:	4638      	mov	r0, r7
  401948:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  40194a:	4603      	mov	r3, r0
  40194c:	b958      	cbnz	r0, 401966 <nm_write_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  40194e:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  401950:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  401952:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  401954:	42a5      	cmp	r5, r4
  401956:	d8f3      	bhi.n	401940 <nm_write_block+0x24>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  401958:	b2aa      	uxth	r2, r5
  40195a:	eb09 0106 	add.w	r1, r9, r6
  40195e:	4638      	mov	r0, r7
  401960:	4b04      	ldr	r3, [pc, #16]	; (401974 <nm_write_block+0x58>)
  401962:	4798      	blx	r3
  401964:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  401966:	4618      	mov	r0, r3
  401968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  40196c:	2600      	movs	r6, #0
  40196e:	e7f3      	b.n	401958 <nm_write_block+0x3c>
  401970:	2040000c 	.word	0x2040000c
  401974:	00402315 	.word	0x00402315

00401978 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  401978:	b530      	push	{r4, r5, lr}
  40197a:	b083      	sub	sp, #12
  40197c:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  40197e:	a902      	add	r1, sp, #8
  401980:	2300      	movs	r3, #0
  401982:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  401986:	4824      	ldr	r0, [pc, #144]	; (401a18 <nm_get_firmware_info+0xa0>)
  401988:	4b24      	ldr	r3, [pc, #144]	; (401a1c <nm_get_firmware_info+0xa4>)
  40198a:	4798      	blx	r3
  40198c:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  40198e:	9a01      	ldr	r2, [sp, #4]
  401990:	4b23      	ldr	r3, [pc, #140]	; (401a20 <nm_get_firmware_info+0xa8>)
  401992:	429a      	cmp	r2, r3
  401994:	d039      	beq.n	401a0a <nm_get_firmware_info+0x92>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  401996:	9b01      	ldr	r3, [sp, #4]
  401998:	0c1a      	lsrs	r2, r3, #16
  40199a:	b291      	uxth	r1, r2
  40199c:	0a08      	lsrs	r0, r1, #8
  40199e:	71e0      	strb	r0, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  4019a0:	f3c1 1103 	ubfx	r1, r1, #4, #4
  4019a4:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  4019a6:	f002 020f 	and.w	r2, r2, #15
  4019aa:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  4019ac:	b29a      	uxth	r2, r3
  4019ae:	0a11      	lsrs	r1, r2, #8
  4019b0:	7121      	strb	r1, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  4019b2:	f3c2 1203 	ubfx	r2, r2, #4, #4
  4019b6:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  4019b8:	f003 030f 	and.w	r3, r3, #15
  4019bc:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  4019be:	4b19      	ldr	r3, [pc, #100]	; (401a24 <nm_get_firmware_info+0xac>)
  4019c0:	4798      	blx	r3
  4019c2:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  4019c4:	7922      	ldrb	r2, [r4, #4]
  4019c6:	79a3      	ldrb	r3, [r4, #6]
  4019c8:	f003 030f 	and.w	r3, r3, #15
  4019cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4019d0:	7962      	ldrb	r2, [r4, #5]
  4019d2:	0112      	lsls	r2, r2, #4
  4019d4:	b2d2      	uxtb	r2, r2
  4019d6:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
  4019d8:	79e1      	ldrb	r1, [r4, #7]
  4019da:	7a62      	ldrb	r2, [r4, #9]
  4019dc:	f002 020f 	and.w	r2, r2, #15
  4019e0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  4019e4:	7a21      	ldrb	r1, [r4, #8]
  4019e6:	0109      	lsls	r1, r1, #4
  4019e8:	b2c9      	uxtb	r1, r1
	if(curr_drv_ver <  min_req_drv_ver) {
  4019ea:	430a      	orrs	r2, r1
  4019ec:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  4019f0:	428a      	cmp	r2, r1
  4019f2:	bf88      	it	hi
  4019f4:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  4019f8:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  4019fc:	4293      	cmp	r3, r2
	}
	return ret;
}
  4019fe:	bf8c      	ite	hi
  401a00:	4628      	movhi	r0, r5
  401a02:	f06f 000c 	mvnls.w	r0, #12
  401a06:	b003      	add	sp, #12
  401a08:	bd30      	pop	{r4, r5, pc}
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  401a0a:	a901      	add	r1, sp, #4
  401a0c:	f241 0048 	movw	r0, #4168	; 0x1048
  401a10:	4b02      	ldr	r3, [pc, #8]	; (401a1c <nm_get_firmware_info+0xa4>)
  401a12:	4798      	blx	r3
  401a14:	4605      	mov	r5, r0
  401a16:	e7be      	b.n	401996 <nm_get_firmware_info+0x1e>
  401a18:	000207ac 	.word	0x000207ac
  401a1c:	004018a9 	.word	0x004018a9
  401a20:	d75dc1c3 	.word	0xd75dc1c3
  401a24:	004015ad 	.word	0x004015ad

00401a28 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  401a28:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  401a2a:	2800      	cmp	r0, #0
  401a2c:	d037      	beq.n	401a9e <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
  401a2e:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  401a30:	1e63      	subs	r3, r4, #1
  401a32:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  401a34:	2b04      	cmp	r3, #4
  401a36:	bf28      	it	cs
  401a38:	2401      	movcs	r4, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
  401a3a:	2000      	movs	r0, #0
  401a3c:	4b1e      	ldr	r3, [pc, #120]	; (401ab8 <nm_drv_init+0x90>)
  401a3e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a40:	4605      	mov	r5, r0
  401a42:	2800      	cmp	r0, #0
  401a44:	d12d      	bne.n	401aa2 <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  401a46:	481d      	ldr	r0, [pc, #116]	; (401abc <nm_drv_init+0x94>)
  401a48:	4d1d      	ldr	r5, [pc, #116]	; (401ac0 <nm_drv_init+0x98>)
  401a4a:	47a8      	blx	r5
  401a4c:	4b1d      	ldr	r3, [pc, #116]	; (401ac4 <nm_drv_init+0x9c>)
  401a4e:	4798      	blx	r3
  401a50:	4601      	mov	r1, r0
  401a52:	481d      	ldr	r0, [pc, #116]	; (401ac8 <nm_drv_init+0xa0>)
  401a54:	47a8      	blx	r5
  401a56:	481d      	ldr	r0, [pc, #116]	; (401acc <nm_drv_init+0xa4>)
  401a58:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  401a5a:	4b1d      	ldr	r3, [pc, #116]	; (401ad0 <nm_drv_init+0xa8>)
  401a5c:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  401a5e:	4620      	mov	r0, r4
  401a60:	4b1c      	ldr	r3, [pc, #112]	; (401ad4 <nm_drv_init+0xac>)
  401a62:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a64:	4605      	mov	r5, r0
  401a66:	b9b0      	cbnz	r0, 401a96 <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  401a68:	4620      	mov	r0, r4
  401a6a:	4b1b      	ldr	r3, [pc, #108]	; (401ad8 <nm_drv_init+0xb0>)
  401a6c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a6e:	4605      	mov	r5, r0
  401a70:	b988      	cbnz	r0, 401a96 <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  401a72:	3c02      	subs	r4, #2
  401a74:	b2e4      	uxtb	r4, r4
  401a76:	2c01      	cmp	r4, #1
  401a78:	d90f      	bls.n	401a9a <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  401a7a:	4b18      	ldr	r3, [pc, #96]	; (401adc <nm_drv_init+0xb4>)
  401a7c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a7e:	4605      	mov	r5, r0
  401a80:	b158      	cbz	r0, 401a9a <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
  401a82:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  401a86:	4916      	ldr	r1, [pc, #88]	; (401ae0 <nm_drv_init+0xb8>)
  401a88:	4816      	ldr	r0, [pc, #88]	; (401ae4 <nm_drv_init+0xbc>)
  401a8a:	4c0d      	ldr	r4, [pc, #52]	; (401ac0 <nm_drv_init+0x98>)
  401a8c:	47a0      	blx	r4
  401a8e:	4816      	ldr	r0, [pc, #88]	; (401ae8 <nm_drv_init+0xc0>)
  401a90:	47a0      	blx	r4
  401a92:	480e      	ldr	r0, [pc, #56]	; (401acc <nm_drv_init+0xa4>)
  401a94:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  401a96:	4b15      	ldr	r3, [pc, #84]	; (401aec <nm_drv_init+0xc4>)
  401a98:	4798      	blx	r3
ERR1:
	return ret;
}
  401a9a:	4628      	mov	r0, r5
  401a9c:	bd38      	pop	{r3, r4, r5, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
  401a9e:	2401      	movs	r4, #1
  401aa0:	e7cb      	b.n	401a3a <nm_drv_init+0x12>
		M2M_ERR("[nmi start]: fail init bus\n");
  401aa2:	f44f 7292 	mov.w	r2, #292	; 0x124
  401aa6:	490e      	ldr	r1, [pc, #56]	; (401ae0 <nm_drv_init+0xb8>)
  401aa8:	480e      	ldr	r0, [pc, #56]	; (401ae4 <nm_drv_init+0xbc>)
  401aaa:	4c05      	ldr	r4, [pc, #20]	; (401ac0 <nm_drv_init+0x98>)
  401aac:	47a0      	blx	r4
  401aae:	4810      	ldr	r0, [pc, #64]	; (401af0 <nm_drv_init+0xc8>)
  401ab0:	47a0      	blx	r4
  401ab2:	4806      	ldr	r0, [pc, #24]	; (401acc <nm_drv_init+0xa4>)
  401ab4:	47a0      	blx	r4
		goto ERR1;
  401ab6:	e7f0      	b.n	401a9a <nm_drv_init+0x72>
  401ab8:	00401885 	.word	0x00401885
  401abc:	0040721c 	.word	0x0040721c
  401ac0:	00403fe1 	.word	0x00403fe1
  401ac4:	004015ad 	.word	0x004015ad
  401ac8:	00407514 	.word	0x00407514
  401acc:	00406f74 	.word	0x00406f74
  401ad0:	00402139 	.word	0x00402139
  401ad4:	00401661 	.word	0x00401661
  401ad8:	0040173d 	.word	0x0040173d
  401adc:	00401545 	.word	0x00401545
  401ae0:	0040745c 	.word	0x0040745c
  401ae4:	00406f48 	.word	0x00406f48
  401ae8:	004074d8 	.word	0x004074d8
  401aec:	00401891 	.word	0x00401891
  401af0:	004074f8 	.word	0x004074f8

00401af4 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  401af4:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  401af6:	4b19      	ldr	r3, [pc, #100]	; (401b5c <nm_drv_deinit+0x68>)
  401af8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401afa:	b958      	cbnz	r0, 401b14 <nm_drv_deinit+0x20>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  401afc:	2000      	movs	r0, #0
  401afe:	4b18      	ldr	r3, [pc, #96]	; (401b60 <nm_drv_deinit+0x6c>)
  401b00:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401b02:	4604      	mov	r4, r0
  401b04:	b998      	cbnz	r0, 401b2e <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
  401b06:	4b17      	ldr	r3, [pc, #92]	; (401b64 <nm_drv_deinit+0x70>)
  401b08:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401b0a:	4604      	mov	r4, r0
  401b0c:	b9d0      	cbnz	r0, 401b44 <nm_drv_deinit+0x50>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  401b0e:	4b16      	ldr	r3, [pc, #88]	; (401b68 <nm_drv_deinit+0x74>)
  401b10:	4798      	blx	r3
  401b12:	e00a      	b.n	401b2a <nm_drv_deinit+0x36>
  401b14:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  401b16:	f44f 72ba 	mov.w	r2, #372	; 0x174
  401b1a:	4914      	ldr	r1, [pc, #80]	; (401b6c <nm_drv_deinit+0x78>)
  401b1c:	4814      	ldr	r0, [pc, #80]	; (401b70 <nm_drv_deinit+0x7c>)
  401b1e:	4d15      	ldr	r5, [pc, #84]	; (401b74 <nm_drv_deinit+0x80>)
  401b20:	47a8      	blx	r5
  401b22:	4815      	ldr	r0, [pc, #84]	; (401b78 <nm_drv_deinit+0x84>)
  401b24:	47a8      	blx	r5
  401b26:	4815      	ldr	r0, [pc, #84]	; (401b7c <nm_drv_deinit+0x88>)
  401b28:	47a8      	blx	r5
#endif

ERR1:
	return ret;
}
  401b2a:	4620      	mov	r0, r4
  401b2c:	bd38      	pop	{r3, r4, r5, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  401b2e:	f240 127b 	movw	r2, #379	; 0x17b
  401b32:	490e      	ldr	r1, [pc, #56]	; (401b6c <nm_drv_deinit+0x78>)
  401b34:	480e      	ldr	r0, [pc, #56]	; (401b70 <nm_drv_deinit+0x7c>)
  401b36:	4d0f      	ldr	r5, [pc, #60]	; (401b74 <nm_drv_deinit+0x80>)
  401b38:	47a8      	blx	r5
  401b3a:	4811      	ldr	r0, [pc, #68]	; (401b80 <nm_drv_deinit+0x8c>)
  401b3c:	47a8      	blx	r5
  401b3e:	480f      	ldr	r0, [pc, #60]	; (401b7c <nm_drv_deinit+0x88>)
  401b40:	47a8      	blx	r5
		goto ERR1;
  401b42:	e7f2      	b.n	401b2a <nm_drv_deinit+0x36>
		M2M_ERR("[nmi stop]: fail init bus\n");
  401b44:	f240 1281 	movw	r2, #385	; 0x181
  401b48:	4908      	ldr	r1, [pc, #32]	; (401b6c <nm_drv_deinit+0x78>)
  401b4a:	4809      	ldr	r0, [pc, #36]	; (401b70 <nm_drv_deinit+0x7c>)
  401b4c:	4d09      	ldr	r5, [pc, #36]	; (401b74 <nm_drv_deinit+0x80>)
  401b4e:	47a8      	blx	r5
  401b50:	480c      	ldr	r0, [pc, #48]	; (401b84 <nm_drv_deinit+0x90>)
  401b52:	47a8      	blx	r5
  401b54:	4809      	ldr	r0, [pc, #36]	; (401b7c <nm_drv_deinit+0x88>)
  401b56:	47a8      	blx	r5
		goto ERR1;
  401b58:	e7e7      	b.n	401b2a <nm_drv_deinit+0x36>
  401b5a:	bf00      	nop
  401b5c:	004017bd 	.word	0x004017bd
  401b60:	00402b99 	.word	0x00402b99
  401b64:	00401891 	.word	0x00401891
  401b68:	004020e5 	.word	0x004020e5
  401b6c:	00407468 	.word	0x00407468
  401b70:	00406f48 	.word	0x00406f48
  401b74:	00403fe1 	.word	0x00403fe1
  401b78:	00407478 	.word	0x00407478
  401b7c:	00406f74 	.word	0x00406f74
  401b80:	00407498 	.word	0x00407498
  401b84:	004074bc 	.word	0x004074bc

00401b88 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  401b88:	b500      	push	{lr}
  401b8a:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  401b8c:	2300      	movs	r3, #0
  401b8e:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  401b90:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  401b92:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  401b96:	a901      	add	r1, sp, #4
  401b98:	2003      	movs	r0, #3
  401b9a:	4b02      	ldr	r3, [pc, #8]	; (401ba4 <nmi_spi_read+0x1c>)
  401b9c:	4798      	blx	r3
}
  401b9e:	b005      	add	sp, #20
  401ba0:	f85d fb04 	ldr.w	pc, [sp], #4
  401ba4:	00400459 	.word	0x00400459

00401ba8 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  401ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bac:	b082      	sub	sp, #8
  401bae:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  401bb0:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  401bb4:	b2db      	uxtb	r3, r3
  401bb6:	2b01      	cmp	r3, #1
  401bb8:	d927      	bls.n	401c0a <spi_cmd_rsp+0x62>
  401bba:	28cf      	cmp	r0, #207	; 0xcf
  401bbc:	d025      	beq.n	401c0a <spi_cmd_rsp+0x62>
{
  401bbe:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401bc0:	f04f 0801 	mov.w	r8, #1
  401bc4:	4f23      	ldr	r7, [pc, #140]	; (401c54 <spi_cmd_rsp+0xac>)
  401bc6:	4641      	mov	r1, r8
  401bc8:	f10d 0007 	add.w	r0, sp, #7
  401bcc:	47b8      	blx	r7
  401bce:	4606      	mov	r6, r0
  401bd0:	bb20      	cbnz	r0, 401c1c <spi_cmd_rsp+0x74>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  401bd2:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401bd6:	42ab      	cmp	r3, r5
  401bd8:	d02c      	beq.n	401c34 <spi_cmd_rsp+0x8c>
  401bda:	1e63      	subs	r3, r4, #1
  401bdc:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401be0:	d1f1      	bne.n	401bc6 <spi_cmd_rsp+0x1e>
  401be2:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401be4:	2701      	movs	r7, #1
  401be6:	4d1b      	ldr	r5, [pc, #108]	; (401c54 <spi_cmd_rsp+0xac>)
  401be8:	4639      	mov	r1, r7
  401bea:	f10d 0007 	add.w	r0, sp, #7
  401bee:	47a8      	blx	r5
  401bf0:	bb10      	cbnz	r0, 401c38 <spi_cmd_rsp+0x90>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  401bf2:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401bf6:	b353      	cbz	r3, 401c4e <spi_cmd_rsp+0xa6>
  401bf8:	1e63      	subs	r3, r4, #1
  401bfa:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401bfe:	d1f3      	bne.n	401be8 <spi_cmd_rsp+0x40>
	sint8 result = N_OK;
  401c00:	2601      	movs	r6, #1

_fail_:

	return result;
}
  401c02:	4630      	mov	r0, r6
  401c04:	b002      	add	sp, #8
  401c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401c0a:	2101      	movs	r1, #1
  401c0c:	f10d 0007 	add.w	r0, sp, #7
  401c10:	4b10      	ldr	r3, [pc, #64]	; (401c54 <spi_cmd_rsp+0xac>)
  401c12:	4798      	blx	r3
  401c14:	2800      	cmp	r0, #0
  401c16:	d0d2      	beq.n	401bbe <spi_cmd_rsp+0x16>
			result = N_FAIL;
  401c18:	2600      	movs	r6, #0
  401c1a:	e7f2      	b.n	401c02 <spi_cmd_rsp+0x5a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401c1c:	f240 1227 	movw	r2, #295	; 0x127
  401c20:	490d      	ldr	r1, [pc, #52]	; (401c58 <spi_cmd_rsp+0xb0>)
  401c22:	480e      	ldr	r0, [pc, #56]	; (401c5c <spi_cmd_rsp+0xb4>)
  401c24:	4c0e      	ldr	r4, [pc, #56]	; (401c60 <spi_cmd_rsp+0xb8>)
  401c26:	47a0      	blx	r4
  401c28:	480e      	ldr	r0, [pc, #56]	; (401c64 <spi_cmd_rsp+0xbc>)
  401c2a:	47a0      	blx	r4
  401c2c:	480e      	ldr	r0, [pc, #56]	; (401c68 <spi_cmd_rsp+0xc0>)
  401c2e:	47a0      	blx	r4
			result = N_FAIL;
  401c30:	2600      	movs	r6, #0
			goto _fail_;
  401c32:	e7e6      	b.n	401c02 <spi_cmd_rsp+0x5a>
  401c34:	240b      	movs	r4, #11
  401c36:	e7d5      	b.n	401be4 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401c38:	f240 1235 	movw	r2, #309	; 0x135
  401c3c:	4906      	ldr	r1, [pc, #24]	; (401c58 <spi_cmd_rsp+0xb0>)
  401c3e:	4807      	ldr	r0, [pc, #28]	; (401c5c <spi_cmd_rsp+0xb4>)
  401c40:	4c07      	ldr	r4, [pc, #28]	; (401c60 <spi_cmd_rsp+0xb8>)
  401c42:	47a0      	blx	r4
  401c44:	4807      	ldr	r0, [pc, #28]	; (401c64 <spi_cmd_rsp+0xbc>)
  401c46:	47a0      	blx	r4
  401c48:	4807      	ldr	r0, [pc, #28]	; (401c68 <spi_cmd_rsp+0xc0>)
  401c4a:	47a0      	blx	r4
			goto _fail_;
  401c4c:	e7d9      	b.n	401c02 <spi_cmd_rsp+0x5a>
	sint8 result = N_OK;
  401c4e:	2601      	movs	r6, #1
  401c50:	e7d7      	b.n	401c02 <spi_cmd_rsp+0x5a>
  401c52:	bf00      	nop
  401c54:	00401b89 	.word	0x00401b89
  401c58:	0040752c 	.word	0x0040752c
  401c5c:	00406f48 	.word	0x00406f48
  401c60:	00403fe1 	.word	0x00403fe1
  401c64:	0040796c 	.word	0x0040796c
  401c68:	00406f74 	.word	0x00406f74

00401c6c <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  401c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c70:	b085      	sub	sp, #20
  401c72:	4683      	mov	fp, r0
  401c74:	468a      	mov	sl, r1
  401c76:	4617      	mov	r7, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  401c78:	f04f 0900 	mov.w	r9, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401c7c:	4d37      	ldr	r5, [pc, #220]	; (401d5c <spi_data_read+0xf0>)
  401c7e:	e027      	b.n	401cd0 <spi_data_read+0x64>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  401c80:	f240 1257 	movw	r2, #343	; 0x157
  401c84:	4936      	ldr	r1, [pc, #216]	; (401d60 <spi_data_read+0xf4>)
  401c86:	4837      	ldr	r0, [pc, #220]	; (401d64 <spi_data_read+0xf8>)
  401c88:	4c37      	ldr	r4, [pc, #220]	; (401d68 <spi_data_read+0xfc>)
  401c8a:	47a0      	blx	r4
  401c8c:	4837      	ldr	r0, [pc, #220]	; (401d6c <spi_data_read+0x100>)
  401c8e:	47a0      	blx	r4
  401c90:	4837      	ldr	r0, [pc, #220]	; (401d70 <spi_data_read+0x104>)
  401c92:	47a0      	blx	r4
  401c94:	2300      	movs	r3, #0
  401c96:	9301      	str	r3, [sp, #4]
		sz -= nbytes;

	} while (sz);

	return result;
}
  401c98:	9801      	ldr	r0, [sp, #4]
  401c9a:	b005      	add	sp, #20
  401c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (retry <= 0) {
  401ca0:	2c00      	cmp	r4, #0
  401ca2:	dd2e      	ble.n	401d02 <spi_data_read+0x96>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  401ca4:	4641      	mov	r1, r8
  401ca6:	eb0b 0009 	add.w	r0, fp, r9
  401caa:	47a8      	blx	r5
  401cac:	4604      	mov	r4, r0
  401cae:	2800      	cmp	r0, #0
  401cb0:	d134      	bne.n	401d1c <spi_data_read+0xb0>
		if(!clockless)
  401cb2:	b91f      	cbnz	r7, 401cbc <spi_data_read+0x50>
			if (!gu8Crc_off) {
  401cb4:	4b2f      	ldr	r3, [pc, #188]	; (401d74 <spi_data_read+0x108>)
  401cb6:	781b      	ldrb	r3, [r3, #0]
  401cb8:	2b00      	cmp	r3, #0
  401cba:	d03a      	beq.n	401d32 <spi_data_read+0xc6>
		ix += nbytes;
  401cbc:	44c1      	add	r9, r8
  401cbe:	fa0f f989 	sxth.w	r9, r9
		sz -= nbytes;
  401cc2:	ebaa 0a08 	sub.w	sl, sl, r8
  401cc6:	fa1f fa8a 	uxth.w	sl, sl
	} while (sz);
  401cca:	f1ba 0f00 	cmp.w	sl, #0
  401cce:	d041      	beq.n	401d54 <spi_data_read+0xe8>
  401cd0:	46d0      	mov	r8, sl
  401cd2:	f5ba 5f00 	cmp.w	sl, #8192	; 0x2000
  401cd6:	bf28      	it	cs
  401cd8:	f44f 5800 	movcs.w	r8, #8192	; 0x2000
		retry = 10;
  401cdc:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401cde:	2601      	movs	r6, #1
  401ce0:	4631      	mov	r1, r6
  401ce2:	f10d 000b 	add.w	r0, sp, #11
  401ce6:	47a8      	blx	r5
  401ce8:	9001      	str	r0, [sp, #4]
  401cea:	2800      	cmp	r0, #0
  401cec:	d1c8      	bne.n	401c80 <spi_data_read+0x14>
			if (((rsp >> 4) & 0xf) == 0xf)
  401cee:	f89d 300b 	ldrb.w	r3, [sp, #11]
  401cf2:	091b      	lsrs	r3, r3, #4
  401cf4:	2b0f      	cmp	r3, #15
  401cf6:	d0d3      	beq.n	401ca0 <spi_data_read+0x34>
  401cf8:	3c01      	subs	r4, #1
  401cfa:	b224      	sxth	r4, r4
		} while (retry--);
  401cfc:	f1b4 3fff 	cmp.w	r4, #4294967295
  401d00:	d1ee      	bne.n	401ce0 <spi_data_read+0x74>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  401d02:	f240 1263 	movw	r2, #355	; 0x163
  401d06:	4916      	ldr	r1, [pc, #88]	; (401d60 <spi_data_read+0xf4>)
  401d08:	4816      	ldr	r0, [pc, #88]	; (401d64 <spi_data_read+0xf8>)
  401d0a:	4c17      	ldr	r4, [pc, #92]	; (401d68 <spi_data_read+0xfc>)
  401d0c:	47a0      	blx	r4
  401d0e:	f89d 100b 	ldrb.w	r1, [sp, #11]
  401d12:	4819      	ldr	r0, [pc, #100]	; (401d78 <spi_data_read+0x10c>)
  401d14:	47a0      	blx	r4
  401d16:	4816      	ldr	r0, [pc, #88]	; (401d70 <spi_data_read+0x104>)
  401d18:	47a0      	blx	r4
			break;
  401d1a:	e7bd      	b.n	401c98 <spi_data_read+0x2c>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  401d1c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  401d20:	490f      	ldr	r1, [pc, #60]	; (401d60 <spi_data_read+0xf4>)
  401d22:	4810      	ldr	r0, [pc, #64]	; (401d64 <spi_data_read+0xf8>)
  401d24:	4c10      	ldr	r4, [pc, #64]	; (401d68 <spi_data_read+0xfc>)
  401d26:	47a0      	blx	r4
  401d28:	4814      	ldr	r0, [pc, #80]	; (401d7c <spi_data_read+0x110>)
  401d2a:	47a0      	blx	r4
  401d2c:	4810      	ldr	r0, [pc, #64]	; (401d70 <spi_data_read+0x104>)
  401d2e:	47a0      	blx	r4
			break;
  401d30:	e7b2      	b.n	401c98 <spi_data_read+0x2c>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  401d32:	2102      	movs	r1, #2
  401d34:	a803      	add	r0, sp, #12
  401d36:	47a8      	blx	r5
  401d38:	2800      	cmp	r0, #0
  401d3a:	d0bf      	beq.n	401cbc <spi_data_read+0x50>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  401d3c:	f240 1277 	movw	r2, #375	; 0x177
  401d40:	4907      	ldr	r1, [pc, #28]	; (401d60 <spi_data_read+0xf4>)
  401d42:	4808      	ldr	r0, [pc, #32]	; (401d64 <spi_data_read+0xf8>)
  401d44:	4d08      	ldr	r5, [pc, #32]	; (401d68 <spi_data_read+0xfc>)
  401d46:	47a8      	blx	r5
  401d48:	480d      	ldr	r0, [pc, #52]	; (401d80 <spi_data_read+0x114>)
  401d4a:	47a8      	blx	r5
  401d4c:	4808      	ldr	r0, [pc, #32]	; (401d70 <spi_data_read+0x104>)
  401d4e:	47a8      	blx	r5
					result = N_FAIL;
  401d50:	9401      	str	r4, [sp, #4]
					break;
  401d52:	e7a1      	b.n	401c98 <spi_data_read+0x2c>
  401d54:	2301      	movs	r3, #1
  401d56:	9301      	str	r3, [sp, #4]
  401d58:	e79e      	b.n	401c98 <spi_data_read+0x2c>
  401d5a:	bf00      	nop
  401d5c:	00401b89 	.word	0x00401b89
  401d60:	00407538 	.word	0x00407538
  401d64:	00406f48 	.word	0x00406f48
  401d68:	00403fe1 	.word	0x00403fe1
  401d6c:	004079a0 	.word	0x004079a0
  401d70:	00406f74 	.word	0x00406f74
  401d74:	20400a18 	.word	0x20400a18
  401d78:	004079d4 	.word	0x004079d4
  401d7c:	00407a04 	.word	0x00407a04
  401d80:	00407a38 	.word	0x00407a38

00401d84 <nmi_spi_write>:
{
  401d84:	b500      	push	{lr}
  401d86:	b085      	sub	sp, #20
	spi.pu8InBuf = b;
  401d88:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  401d8a:	2300      	movs	r3, #0
  401d8c:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  401d8e:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  401d92:	a901      	add	r1, sp, #4
  401d94:	2003      	movs	r0, #3
  401d96:	4b02      	ldr	r3, [pc, #8]	; (401da0 <nmi_spi_write+0x1c>)
  401d98:	4798      	blx	r3
}
  401d9a:	b005      	add	sp, #20
  401d9c:	f85d fb04 	ldr.w	pc, [sp], #4
  401da0:	00400459 	.word	0x00400459

00401da4 <spi_cmd>:
{
  401da4:	b570      	push	{r4, r5, r6, lr}
  401da6:	b084      	sub	sp, #16
  401da8:	f89d 4020 	ldrb.w	r4, [sp, #32]
	bc[0] = cmd;
  401dac:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  401db0:	38c1      	subs	r0, #193	; 0xc1
  401db2:	280e      	cmp	r0, #14
  401db4:	f200 80a2 	bhi.w	401efc <spi_cmd+0x158>
  401db8:	e8df f000 	tbb	[pc, r0]
  401dbc:	19664545 	.word	0x19664545
  401dc0:	5454332a 	.word	0x5454332a
  401dc4:	a0a0087f 	.word	0xa0a0087f
  401dc8:	a0a0      	.short	0xa0a0
  401dca:	3c          	.byte	0x3c
  401dcb:	00          	.byte	0x00
		bc[1] = (uint8)(adr >> 16);
  401dcc:	0c0b      	lsrs	r3, r1, #16
  401dce:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401dd2:	0a0b      	lsrs	r3, r1, #8
  401dd4:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  401dd8:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  401ddc:	2105      	movs	r1, #5
		if (!gu8Crc_off)
  401dde:	4b55      	ldr	r3, [pc, #340]	; (401f34 <spi_cmd+0x190>)
  401de0:	781b      	ldrb	r3, [r3, #0]
  401de2:	2b00      	cmp	r3, #0
  401de4:	f000 808c 	beq.w	401f00 <spi_cmd+0x15c>
			len-=1;
  401de8:	3901      	subs	r1, #1
  401dea:	b2c9      	uxtb	r1, r1
  401dec:	e09a      	b.n	401f24 <spi_cmd+0x180>
		bc[1] = (uint8)(adr >> 8);
  401dee:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  401df2:	b944      	cbnz	r4, 401e06 <spi_cmd+0x62>
		bc[1] = (uint8)(adr >> 8);
  401df4:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  401df8:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  401dfc:	2300      	movs	r3, #0
  401dfe:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401e02:	2105      	movs	r1, #5
		break;
  401e04:	e7eb      	b.n	401dde <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  401e06:	f063 037f 	orn	r3, r3, #127	; 0x7f
  401e0a:	f88d 3005 	strb.w	r3, [sp, #5]
  401e0e:	e7f3      	b.n	401df8 <spi_cmd+0x54>
		bc[1] = 0x00;
  401e10:	2300      	movs	r3, #0
  401e12:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  401e16:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  401e1a:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401e1e:	2105      	movs	r1, #5
		break;
  401e20:	e7dd      	b.n	401dde <spi_cmd+0x3a>
		bc[1] = 0x00;
  401e22:	2300      	movs	r3, #0
  401e24:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  401e28:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  401e2c:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401e30:	2105      	movs	r1, #5
		break;
  401e32:	e7d4      	b.n	401dde <spi_cmd+0x3a>
		bc[1] = 0xff;
  401e34:	23ff      	movs	r3, #255	; 0xff
  401e36:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  401e3a:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  401e3e:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401e42:	2105      	movs	r1, #5
		break;
  401e44:	e7cb      	b.n	401dde <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  401e46:	0c0a      	lsrs	r2, r1, #16
  401e48:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401e4c:	0a0a      	lsrs	r2, r1, #8
  401e4e:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  401e52:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  401e56:	0a1a      	lsrs	r2, r3, #8
  401e58:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  401e5c:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  401e60:	2107      	movs	r1, #7
		break;
  401e62:	e7bc      	b.n	401dde <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  401e64:	0c0a      	lsrs	r2, r1, #16
  401e66:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401e6a:	0a0a      	lsrs	r2, r1, #8
  401e6c:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  401e70:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  401e74:	0c1a      	lsrs	r2, r3, #16
  401e76:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  401e7a:	0a1a      	lsrs	r2, r3, #8
  401e7c:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  401e80:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  401e84:	2108      	movs	r1, #8
		break;
  401e86:	e7aa      	b.n	401dde <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 8);
  401e88:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  401e8c:	b984      	cbnz	r4, 401eb0 <spi_cmd+0x10c>
		bc[1] = (uint8)(adr >> 8);
  401e8e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  401e92:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  401e96:	0e13      	lsrs	r3, r2, #24
  401e98:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  401e9c:	0c13      	lsrs	r3, r2, #16
  401e9e:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  401ea2:	0a13      	lsrs	r3, r2, #8
  401ea4:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  401ea8:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  401eac:	2108      	movs	r1, #8
		break;
  401eae:	e796      	b.n	401dde <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  401eb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
  401eb4:	f88d 3005 	strb.w	r3, [sp, #5]
  401eb8:	e7eb      	b.n	401e92 <spi_cmd+0xee>
		bc[1] = (uint8)(adr >> 16);
  401eba:	0c0b      	lsrs	r3, r1, #16
  401ebc:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401ec0:	0a0b      	lsrs	r3, r1, #8
  401ec2:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  401ec6:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  401eca:	0e13      	lsrs	r3, r2, #24
  401ecc:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  401ed0:	0c13      	lsrs	r3, r2, #16
  401ed2:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  401ed6:	0a13      	lsrs	r3, r2, #8
  401ed8:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  401edc:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  401ee0:	2109      	movs	r1, #9
		break;
  401ee2:	e77c      	b.n	401dde <spi_cmd+0x3a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  401ee4:	f44f 7284 	mov.w	r2, #264	; 0x108
  401ee8:	4913      	ldr	r1, [pc, #76]	; (401f38 <spi_cmd+0x194>)
  401eea:	4814      	ldr	r0, [pc, #80]	; (401f3c <spi_cmd+0x198>)
  401eec:	4c14      	ldr	r4, [pc, #80]	; (401f40 <spi_cmd+0x19c>)
  401eee:	47a0      	blx	r4
  401ef0:	4814      	ldr	r0, [pc, #80]	; (401f44 <spi_cmd+0x1a0>)
  401ef2:	47a0      	blx	r4
  401ef4:	4814      	ldr	r0, [pc, #80]	; (401f48 <spi_cmd+0x1a4>)
  401ef6:	47a0      	blx	r4
			result = N_FAIL;
  401ef8:	2000      	movs	r0, #0
  401efa:	e019      	b.n	401f30 <spi_cmd+0x18c>
	switch (cmd) {
  401efc:	2000      	movs	r0, #0
  401efe:	e017      	b.n	401f30 <spi_cmd+0x18c>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  401f00:	1e4e      	subs	r6, r1, #1
  401f02:	ab01      	add	r3, sp, #4
  401f04:	199d      	adds	r5, r3, r6
  401f06:	207f      	movs	r0, #127	; 0x7f
  401f08:	461a      	mov	r2, r3
	return crc7_syndrome_table[(crc << 1) ^ data];
  401f0a:	4c10      	ldr	r4, [pc, #64]	; (401f4c <spi_cmd+0x1a8>)
  401f0c:	f812 3b01 	ldrb.w	r3, [r2], #1
  401f10:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  401f14:	5ce0      	ldrb	r0, [r4, r3]
	while (len--)
  401f16:	4295      	cmp	r5, r2
  401f18:	d1f8      	bne.n	401f0c <spi_cmd+0x168>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  401f1a:	ab04      	add	r3, sp, #16
  401f1c:	441e      	add	r6, r3
  401f1e:	0043      	lsls	r3, r0, #1
  401f20:	f806 3c0c 	strb.w	r3, [r6, #-12]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  401f24:	a801      	add	r0, sp, #4
  401f26:	4b0a      	ldr	r3, [pc, #40]	; (401f50 <spi_cmd+0x1ac>)
  401f28:	4798      	blx	r3
  401f2a:	2800      	cmp	r0, #0
  401f2c:	d1da      	bne.n	401ee4 <spi_cmd+0x140>
  401f2e:	2001      	movs	r0, #1
}
  401f30:	b004      	add	sp, #16
  401f32:	bd70      	pop	{r4, r5, r6, pc}
  401f34:	20400a18 	.word	0x20400a18
  401f38:	00407524 	.word	0x00407524
  401f3c:	00406f48 	.word	0x00406f48
  401f40:	00403fe1 	.word	0x00403fe1
  401f44:	00407940 	.word	0x00407940
  401f48:	00406f74 	.word	0x00406f74
  401f4c:	004075a0 	.word	0x004075a0
  401f50:	00401d85 	.word	0x00401d85

00401f54 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  401f54:	b570      	push	{r4, r5, r6, lr}
  401f56:	b082      	sub	sp, #8
  401f58:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  401f5a:	2831      	cmp	r0, #49	; 0x31
  401f5c:	bf35      	itete	cc
  401f5e:	2301      	movcc	r3, #1
  401f60:	2300      	movcs	r3, #0
  401f62:	25c3      	movcc	r5, #195	; 0xc3
  401f64:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  401f66:	9300      	str	r3, [sp, #0]
  401f68:	2304      	movs	r3, #4
  401f6a:	460a      	mov	r2, r1
  401f6c:	4601      	mov	r1, r0
  401f6e:	4628      	mov	r0, r5
  401f70:	4e15      	ldr	r6, [pc, #84]	; (401fc8 <spi_write_reg+0x74>)
  401f72:	47b0      	blx	r6
	if (result != N_OK) {
  401f74:	2801      	cmp	r0, #1
  401f76:	d00d      	beq.n	401f94 <spi_write_reg+0x40>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  401f78:	f240 12eb 	movw	r2, #491	; 0x1eb
  401f7c:	4913      	ldr	r1, [pc, #76]	; (401fcc <spi_write_reg+0x78>)
  401f7e:	4814      	ldr	r0, [pc, #80]	; (401fd0 <spi_write_reg+0x7c>)
  401f80:	4d14      	ldr	r5, [pc, #80]	; (401fd4 <spi_write_reg+0x80>)
  401f82:	47a8      	blx	r5
  401f84:	4621      	mov	r1, r4
  401f86:	4814      	ldr	r0, [pc, #80]	; (401fd8 <spi_write_reg+0x84>)
  401f88:	47a8      	blx	r5
  401f8a:	4814      	ldr	r0, [pc, #80]	; (401fdc <spi_write_reg+0x88>)
  401f8c:	47a8      	blx	r5
		return N_FAIL;
  401f8e:	2000      	movs	r0, #0
	}

	return result;

#endif
}
  401f90:	b002      	add	sp, #8
  401f92:	bd70      	pop	{r4, r5, r6, pc}
	result = spi_cmd_rsp(cmd);
  401f94:	4628      	mov	r0, r5
  401f96:	4b12      	ldr	r3, [pc, #72]	; (401fe0 <spi_write_reg+0x8c>)
  401f98:	4798      	blx	r3
	if (result != N_OK) {
  401f9a:	2801      	cmp	r0, #1
  401f9c:	d0f8      	beq.n	401f90 <spi_write_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  401f9e:	f240 12f1 	movw	r2, #497	; 0x1f1
  401fa2:	490a      	ldr	r1, [pc, #40]	; (401fcc <spi_write_reg+0x78>)
  401fa4:	480a      	ldr	r0, [pc, #40]	; (401fd0 <spi_write_reg+0x7c>)
  401fa6:	4d0b      	ldr	r5, [pc, #44]	; (401fd4 <spi_write_reg+0x80>)
  401fa8:	47a8      	blx	r5
  401faa:	4621      	mov	r1, r4
  401fac:	480d      	ldr	r0, [pc, #52]	; (401fe4 <spi_write_reg+0x90>)
  401fae:	47a8      	blx	r5
  401fb0:	480a      	ldr	r0, [pc, #40]	; (401fdc <spi_write_reg+0x88>)
  401fb2:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  401fb4:	2400      	movs	r4, #0
  401fb6:	9400      	str	r4, [sp, #0]
  401fb8:	4623      	mov	r3, r4
  401fba:	4622      	mov	r2, r4
  401fbc:	4621      	mov	r1, r4
  401fbe:	20cf      	movs	r0, #207	; 0xcf
  401fc0:	4d01      	ldr	r5, [pc, #4]	; (401fc8 <spi_write_reg+0x74>)
  401fc2:	47a8      	blx	r5
		return N_FAIL;
  401fc4:	4620      	mov	r0, r4
  401fc6:	e7e3      	b.n	401f90 <spi_write_reg+0x3c>
  401fc8:	00401da5 	.word	0x00401da5
  401fcc:	00407558 	.word	0x00407558
  401fd0:	00406f48 	.word	0x00406f48
  401fd4:	00403fe1 	.word	0x00403fe1
  401fd8:	00407af0 	.word	0x00407af0
  401fdc:	00406f74 	.word	0x00406f74
  401fe0:	00401ba9 	.word	0x00401ba9
  401fe4:	00407b1c 	.word	0x00407b1c

00401fe8 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  401fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fec:	b084      	sub	sp, #16
  401fee:	4604      	mov	r4, r0
  401ff0:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  401ff2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  401ff6:	bf35      	itete	cc
  401ff8:	2601      	movcc	r6, #1
  401ffa:	2600      	movcs	r6, #0
  401ffc:	25c4      	movcc	r5, #196	; 0xc4
  401ffe:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  402000:	9600      	str	r6, [sp, #0]
  402002:	2304      	movs	r3, #4
  402004:	2200      	movs	r2, #0
  402006:	4601      	mov	r1, r0
  402008:	4628      	mov	r0, r5
  40200a:	4f2c      	ldr	r7, [pc, #176]	; (4020bc <spi_read_reg+0xd4>)
  40200c:	47b8      	blx	r7
	if (result != N_OK) {
  40200e:	2801      	cmp	r0, #1
  402010:	d00e      	beq.n	402030 <spi_read_reg+0x48>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  402012:	f240 2245 	movw	r2, #581	; 0x245
  402016:	492a      	ldr	r1, [pc, #168]	; (4020c0 <spi_read_reg+0xd8>)
  402018:	482a      	ldr	r0, [pc, #168]	; (4020c4 <spi_read_reg+0xdc>)
  40201a:	4d2b      	ldr	r5, [pc, #172]	; (4020c8 <spi_read_reg+0xe0>)
  40201c:	47a8      	blx	r5
  40201e:	4621      	mov	r1, r4
  402020:	482a      	ldr	r0, [pc, #168]	; (4020cc <spi_read_reg+0xe4>)
  402022:	47a8      	blx	r5
  402024:	482a      	ldr	r0, [pc, #168]	; (4020d0 <spi_read_reg+0xe8>)
  402026:	47a8      	blx	r5
		return N_FAIL;
  402028:	2000      	movs	r0, #0
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
}
  40202a:	b004      	add	sp, #16
  40202c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	result = spi_cmd_rsp(cmd);
  402030:	4628      	mov	r0, r5
  402032:	4b28      	ldr	r3, [pc, #160]	; (4020d4 <spi_read_reg+0xec>)
  402034:	4798      	blx	r3
	if (result != N_OK) {
  402036:	2801      	cmp	r0, #1
  402038:	d014      	beq.n	402064 <spi_read_reg+0x7c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  40203a:	f240 224b 	movw	r2, #587	; 0x24b
  40203e:	4920      	ldr	r1, [pc, #128]	; (4020c0 <spi_read_reg+0xd8>)
  402040:	4820      	ldr	r0, [pc, #128]	; (4020c4 <spi_read_reg+0xdc>)
  402042:	4d21      	ldr	r5, [pc, #132]	; (4020c8 <spi_read_reg+0xe0>)
  402044:	47a8      	blx	r5
  402046:	4621      	mov	r1, r4
  402048:	4823      	ldr	r0, [pc, #140]	; (4020d8 <spi_read_reg+0xf0>)
  40204a:	47a8      	blx	r5
  40204c:	4820      	ldr	r0, [pc, #128]	; (4020d0 <spi_read_reg+0xe8>)
  40204e:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402050:	2400      	movs	r4, #0
  402052:	9400      	str	r4, [sp, #0]
  402054:	4623      	mov	r3, r4
  402056:	4622      	mov	r2, r4
  402058:	4621      	mov	r1, r4
  40205a:	20cf      	movs	r0, #207	; 0xcf
  40205c:	4d17      	ldr	r5, [pc, #92]	; (4020bc <spi_read_reg+0xd4>)
  40205e:	47a8      	blx	r5
		return N_FAIL;
  402060:	4620      	mov	r0, r4
  402062:	e7e2      	b.n	40202a <spi_read_reg+0x42>
	result = spi_data_read(&tmp[0], 4, clockless);
  402064:	4632      	mov	r2, r6
  402066:	2104      	movs	r1, #4
  402068:	a803      	add	r0, sp, #12
  40206a:	4b1c      	ldr	r3, [pc, #112]	; (4020dc <spi_read_reg+0xf4>)
  40206c:	4798      	blx	r3
	if (result != N_OK) {
  40206e:	2801      	cmp	r0, #1
  402070:	d110      	bne.n	402094 <spi_read_reg+0xac>
		((uint32)tmp[1] << 8) |
  402072:	f89d 200d 	ldrb.w	r2, [sp, #13]
		((uint32)tmp[2] << 16) |
  402076:	f89d 300e 	ldrb.w	r3, [sp, #14]
  40207a:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
  40207c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	*u32data = tmp[0] |
  402080:	f89d 200c 	ldrb.w	r2, [sp, #12]
		((uint32)tmp[1] << 8) |
  402084:	4313      	orrs	r3, r2
		((uint32)tmp[3] << 24);
  402086:	f89d 200f 	ldrb.w	r2, [sp, #15]
		((uint32)tmp[2] << 16) |
  40208a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
	*u32data = tmp[0] |
  40208e:	f8c8 3000 	str.w	r3, [r8]
	return N_OK;
  402092:	e7ca      	b.n	40202a <spi_read_reg+0x42>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  402094:	f240 2253 	movw	r2, #595	; 0x253
  402098:	4909      	ldr	r1, [pc, #36]	; (4020c0 <spi_read_reg+0xd8>)
  40209a:	480a      	ldr	r0, [pc, #40]	; (4020c4 <spi_read_reg+0xdc>)
  40209c:	4c0a      	ldr	r4, [pc, #40]	; (4020c8 <spi_read_reg+0xe0>)
  40209e:	47a0      	blx	r4
  4020a0:	480f      	ldr	r0, [pc, #60]	; (4020e0 <spi_read_reg+0xf8>)
  4020a2:	47a0      	blx	r4
  4020a4:	480a      	ldr	r0, [pc, #40]	; (4020d0 <spi_read_reg+0xe8>)
  4020a6:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4020a8:	2400      	movs	r4, #0
  4020aa:	9400      	str	r4, [sp, #0]
  4020ac:	4623      	mov	r3, r4
  4020ae:	4622      	mov	r2, r4
  4020b0:	4621      	mov	r1, r4
  4020b2:	20cf      	movs	r0, #207	; 0xcf
  4020b4:	4d01      	ldr	r5, [pc, #4]	; (4020bc <spi_read_reg+0xd4>)
  4020b6:	47a8      	blx	r5
		return N_FAIL;
  4020b8:	4620      	mov	r0, r4
  4020ba:	e7b6      	b.n	40202a <spi_read_reg+0x42>
  4020bc:	00401da5 	.word	0x00401da5
  4020c0:	00407578 	.word	0x00407578
  4020c4:	00406f48 	.word	0x00406f48
  4020c8:	00403fe1 	.word	0x00403fe1
  4020cc:	00407a70 	.word	0x00407a70
  4020d0:	00406f74 	.word	0x00406f74
  4020d4:	00401ba9 	.word	0x00401ba9
  4020d8:	00407a9c 	.word	0x00407a9c
  4020dc:	00401c6d 	.word	0x00401c6d
  4020e0:	00407ad0 	.word	0x00407ad0

004020e4 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  4020e4:	2000      	movs	r0, #0
  4020e6:	4b01      	ldr	r3, [pc, #4]	; (4020ec <nm_spi_deinit+0x8>)
  4020e8:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  4020ea:	4770      	bx	lr
  4020ec:	20400a18 	.word	0x20400a18

004020f0 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  4020f0:	b500      	push	{lr}
  4020f2:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  4020f4:	a901      	add	r1, sp, #4
  4020f6:	4b03      	ldr	r3, [pc, #12]	; (402104 <nm_spi_read_reg+0x14>)
  4020f8:	4798      	blx	r3

	return u32Val;
}
  4020fa:	9801      	ldr	r0, [sp, #4]
  4020fc:	b003      	add	sp, #12
  4020fe:	f85d fb04 	ldr.w	pc, [sp], #4
  402102:	bf00      	nop
  402104:	00401fe9 	.word	0x00401fe9

00402108 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  402108:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  40210a:	4b04      	ldr	r3, [pc, #16]	; (40211c <nm_spi_read_reg_with_ret+0x14>)
  40210c:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  40210e:	2801      	cmp	r0, #1

	return s8Ret;
}
  402110:	bf0c      	ite	eq
  402112:	2000      	moveq	r0, #0
  402114:	f06f 0005 	mvnne.w	r0, #5
  402118:	bd08      	pop	{r3, pc}
  40211a:	bf00      	nop
  40211c:	00401fe9 	.word	0x00401fe9

00402120 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  402120:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  402122:	4b04      	ldr	r3, [pc, #16]	; (402134 <nm_spi_write_reg+0x14>)
  402124:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  402126:	2801      	cmp	r0, #1

	return s8Ret;
}
  402128:	bf0c      	ite	eq
  40212a:	2000      	moveq	r0, #0
  40212c:	f06f 0005 	mvnne.w	r0, #5
  402130:	bd08      	pop	{r3, pc}
  402132:	bf00      	nop
  402134:	00401f55 	.word	0x00401f55

00402138 <nm_spi_init>:
{
  402138:	b530      	push	{r4, r5, lr}
  40213a:	b083      	sub	sp, #12
	uint32 reg =0;
  40213c:	2300      	movs	r3, #0
  40213e:	a902      	add	r1, sp, #8
  402140:	f841 3d08 	str.w	r3, [r1, #-8]!
	gu8Crc_off = 0;
  402144:	4a34      	ldr	r2, [pc, #208]	; (402218 <nm_spi_init+0xe0>)
  402146:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  402148:	f64e 0024 	movw	r0, #59428	; 0xe824
  40214c:	4b33      	ldr	r3, [pc, #204]	; (40221c <nm_spi_init+0xe4>)
  40214e:	4798      	blx	r3
  402150:	b348      	cbz	r0, 4021a6 <nm_spi_init+0x6e>
	if(gu8Crc_off == 0)
  402152:	4b31      	ldr	r3, [pc, #196]	; (402218 <nm_spi_init+0xe0>)
  402154:	781b      	ldrb	r3, [r3, #0]
  402156:	b97b      	cbnz	r3, 402178 <nm_spi_init+0x40>
		reg &= ~0x70;
  402158:	9900      	ldr	r1, [sp, #0]
  40215a:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
		reg |= (0x5 << 4);
  40215e:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  402162:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  402164:	f64e 0024 	movw	r0, #59428	; 0xe824
  402168:	4b2d      	ldr	r3, [pc, #180]	; (402220 <nm_spi_init+0xe8>)
  40216a:	4798      	blx	r3
  40216c:	4604      	mov	r4, r0
  40216e:	2800      	cmp	r0, #0
  402170:	d039      	beq.n	4021e6 <nm_spi_init+0xae>
		gu8Crc_off = 1;
  402172:	2201      	movs	r2, #1
  402174:	4b28      	ldr	r3, [pc, #160]	; (402218 <nm_spi_init+0xe0>)
  402176:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
  402178:	a901      	add	r1, sp, #4
  40217a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40217e:	4b27      	ldr	r3, [pc, #156]	; (40221c <nm_spi_init+0xe4>)
  402180:	4798      	blx	r3
  402182:	2800      	cmp	r0, #0
  402184:	d03a      	beq.n	4021fc <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  402186:	f64e 0024 	movw	r0, #59428	; 0xe824
  40218a:	4b26      	ldr	r3, [pc, #152]	; (402224 <nm_spi_init+0xec>)
  40218c:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  40218e:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  402192:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  402196:	f64e 0024 	movw	r0, #59428	; 0xe824
  40219a:	4b23      	ldr	r3, [pc, #140]	; (402228 <nm_spi_init+0xf0>)
  40219c:	4798      	blx	r3
	return M2M_SUCCESS;
  40219e:	2400      	movs	r4, #0
}
  4021a0:	4620      	mov	r0, r4
  4021a2:	b003      	add	sp, #12
  4021a4:	bd30      	pop	{r4, r5, pc}
		gu8Crc_off = 1;
  4021a6:	2201      	movs	r2, #1
  4021a8:	4b1b      	ldr	r3, [pc, #108]	; (402218 <nm_spi_init+0xe0>)
  4021aa:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  4021ac:	f240 22c5 	movw	r2, #709	; 0x2c5
  4021b0:	491e      	ldr	r1, [pc, #120]	; (40222c <nm_spi_init+0xf4>)
  4021b2:	481f      	ldr	r0, [pc, #124]	; (402230 <nm_spi_init+0xf8>)
  4021b4:	4c1f      	ldr	r4, [pc, #124]	; (402234 <nm_spi_init+0xfc>)
  4021b6:	47a0      	blx	r4
  4021b8:	481f      	ldr	r0, [pc, #124]	; (402238 <nm_spi_init+0x100>)
  4021ba:	47a0      	blx	r4
  4021bc:	481f      	ldr	r0, [pc, #124]	; (40223c <nm_spi_init+0x104>)
  4021be:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  4021c0:	4669      	mov	r1, sp
  4021c2:	f64e 0024 	movw	r0, #59428	; 0xe824
  4021c6:	4b15      	ldr	r3, [pc, #84]	; (40221c <nm_spi_init+0xe4>)
  4021c8:	4798      	blx	r3
  4021ca:	4604      	mov	r4, r0
  4021cc:	2800      	cmp	r0, #0
  4021ce:	d1c0      	bne.n	402152 <nm_spi_init+0x1a>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  4021d0:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  4021d4:	4915      	ldr	r1, [pc, #84]	; (40222c <nm_spi_init+0xf4>)
  4021d6:	4816      	ldr	r0, [pc, #88]	; (402230 <nm_spi_init+0xf8>)
  4021d8:	4d16      	ldr	r5, [pc, #88]	; (402234 <nm_spi_init+0xfc>)
  4021da:	47a8      	blx	r5
  4021dc:	4818      	ldr	r0, [pc, #96]	; (402240 <nm_spi_init+0x108>)
  4021de:	47a8      	blx	r5
  4021e0:	4816      	ldr	r0, [pc, #88]	; (40223c <nm_spi_init+0x104>)
  4021e2:	47a8      	blx	r5
			return 0;
  4021e4:	e7dc      	b.n	4021a0 <nm_spi_init+0x68>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  4021e6:	f240 22d2 	movw	r2, #722	; 0x2d2
  4021ea:	4910      	ldr	r1, [pc, #64]	; (40222c <nm_spi_init+0xf4>)
  4021ec:	4810      	ldr	r0, [pc, #64]	; (402230 <nm_spi_init+0xf8>)
  4021ee:	4d11      	ldr	r5, [pc, #68]	; (402234 <nm_spi_init+0xfc>)
  4021f0:	47a8      	blx	r5
  4021f2:	4814      	ldr	r0, [pc, #80]	; (402244 <nm_spi_init+0x10c>)
  4021f4:	47a8      	blx	r5
  4021f6:	4811      	ldr	r0, [pc, #68]	; (40223c <nm_spi_init+0x104>)
  4021f8:	47a8      	blx	r5
			return 0;
  4021fa:	e7d1      	b.n	4021a0 <nm_spi_init+0x68>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  4021fc:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  402200:	490a      	ldr	r1, [pc, #40]	; (40222c <nm_spi_init+0xf4>)
  402202:	480b      	ldr	r0, [pc, #44]	; (402230 <nm_spi_init+0xf8>)
  402204:	4c0b      	ldr	r4, [pc, #44]	; (402234 <nm_spi_init+0xfc>)
  402206:	47a0      	blx	r4
  402208:	480f      	ldr	r0, [pc, #60]	; (402248 <nm_spi_init+0x110>)
  40220a:	47a0      	blx	r4
  40220c:	480b      	ldr	r0, [pc, #44]	; (40223c <nm_spi_init+0x104>)
  40220e:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  402210:	f06f 0405 	mvn.w	r4, #5
  402214:	e7c4      	b.n	4021a0 <nm_spi_init+0x68>
  402216:	bf00      	nop
  402218:	20400a18 	.word	0x20400a18
  40221c:	00401fe9 	.word	0x00401fe9
  402220:	00401f55 	.word	0x00401f55
  402224:	004020f1 	.word	0x004020f1
  402228:	00402121 	.word	0x00402121
  40222c:	00407594 	.word	0x00407594
  402230:	00406f48 	.word	0x00406f48
  402234:	00403fe1 	.word	0x00403fe1
  402238:	004076a0 	.word	0x004076a0
  40223c:	00406f74 	.word	0x00406f74
  402240:	004076f0 	.word	0x004076f0
  402244:	00407720 	.word	0x00407720
  402248:	00407754 	.word	0x00407754

0040224c <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  40224c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40224e:	b083      	sub	sp, #12
  402250:	4604      	mov	r4, r0
  402252:	460f      	mov	r7, r1
  402254:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  402256:	2200      	movs	r2, #0
  402258:	9200      	str	r2, [sp, #0]
  40225a:	462b      	mov	r3, r5
  40225c:	4601      	mov	r1, r0
  40225e:	20c8      	movs	r0, #200	; 0xc8
  402260:	4e22      	ldr	r6, [pc, #136]	; (4022ec <nm_spi_read_block+0xa0>)
  402262:	47b0      	blx	r6
	if (result != N_OK) {
  402264:	2801      	cmp	r0, #1
  402266:	d00e      	beq.n	402286 <nm_spi_read_block+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  402268:	f44f 721d 	mov.w	r2, #628	; 0x274
  40226c:	4920      	ldr	r1, [pc, #128]	; (4022f0 <nm_spi_read_block+0xa4>)
  40226e:	4821      	ldr	r0, [pc, #132]	; (4022f4 <nm_spi_read_block+0xa8>)
  402270:	4d21      	ldr	r5, [pc, #132]	; (4022f8 <nm_spi_read_block+0xac>)
  402272:	47a8      	blx	r5
  402274:	4621      	mov	r1, r4
  402276:	4821      	ldr	r0, [pc, #132]	; (4022fc <nm_spi_read_block+0xb0>)
  402278:	47a8      	blx	r5
  40227a:	4821      	ldr	r0, [pc, #132]	; (402300 <nm_spi_read_block+0xb4>)
  40227c:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  40227e:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  402282:	b003      	add	sp, #12
  402284:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = spi_cmd_rsp(cmd);
  402286:	20c8      	movs	r0, #200	; 0xc8
  402288:	4b1e      	ldr	r3, [pc, #120]	; (402304 <nm_spi_read_block+0xb8>)
  40228a:	4798      	blx	r3
	if (result != N_OK) {
  40228c:	2801      	cmp	r0, #1
  40228e:	d012      	beq.n	4022b6 <nm_spi_read_block+0x6a>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  402290:	f240 227a 	movw	r2, #634	; 0x27a
  402294:	4916      	ldr	r1, [pc, #88]	; (4022f0 <nm_spi_read_block+0xa4>)
  402296:	4817      	ldr	r0, [pc, #92]	; (4022f4 <nm_spi_read_block+0xa8>)
  402298:	4d17      	ldr	r5, [pc, #92]	; (4022f8 <nm_spi_read_block+0xac>)
  40229a:	47a8      	blx	r5
  40229c:	4621      	mov	r1, r4
  40229e:	481a      	ldr	r0, [pc, #104]	; (402308 <nm_spi_read_block+0xbc>)
  4022a0:	47a8      	blx	r5
  4022a2:	4817      	ldr	r0, [pc, #92]	; (402300 <nm_spi_read_block+0xb4>)
  4022a4:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4022a6:	2100      	movs	r1, #0
  4022a8:	9100      	str	r1, [sp, #0]
  4022aa:	460b      	mov	r3, r1
  4022ac:	460a      	mov	r2, r1
  4022ae:	20cf      	movs	r0, #207	; 0xcf
  4022b0:	4c0e      	ldr	r4, [pc, #56]	; (4022ec <nm_spi_read_block+0xa0>)
  4022b2:	47a0      	blx	r4
  4022b4:	e7e3      	b.n	40227e <nm_spi_read_block+0x32>
	result = spi_data_read(buf, size,0);
  4022b6:	2200      	movs	r2, #0
  4022b8:	4629      	mov	r1, r5
  4022ba:	4638      	mov	r0, r7
  4022bc:	4b13      	ldr	r3, [pc, #76]	; (40230c <nm_spi_read_block+0xc0>)
  4022be:	4798      	blx	r3
	if (result != N_OK) {
  4022c0:	2801      	cmp	r0, #1
  4022c2:	d011      	beq.n	4022e8 <nm_spi_read_block+0x9c>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  4022c4:	f44f 7221 	mov.w	r2, #644	; 0x284
  4022c8:	4909      	ldr	r1, [pc, #36]	; (4022f0 <nm_spi_read_block+0xa4>)
  4022ca:	480a      	ldr	r0, [pc, #40]	; (4022f4 <nm_spi_read_block+0xa8>)
  4022cc:	4c0a      	ldr	r4, [pc, #40]	; (4022f8 <nm_spi_read_block+0xac>)
  4022ce:	47a0      	blx	r4
  4022d0:	480f      	ldr	r0, [pc, #60]	; (402310 <nm_spi_read_block+0xc4>)
  4022d2:	47a0      	blx	r4
  4022d4:	480a      	ldr	r0, [pc, #40]	; (402300 <nm_spi_read_block+0xb4>)
  4022d6:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4022d8:	2100      	movs	r1, #0
  4022da:	9100      	str	r1, [sp, #0]
  4022dc:	460b      	mov	r3, r1
  4022de:	460a      	mov	r2, r1
  4022e0:	20cf      	movs	r0, #207	; 0xcf
  4022e2:	4c02      	ldr	r4, [pc, #8]	; (4022ec <nm_spi_read_block+0xa0>)
  4022e4:	47a0      	blx	r4
  4022e6:	e7ca      	b.n	40227e <nm_spi_read_block+0x32>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  4022e8:	2000      	movs	r0, #0
  4022ea:	e7ca      	b.n	402282 <nm_spi_read_block+0x36>
  4022ec:	00401da5 	.word	0x00401da5
  4022f0:	00407588 	.word	0x00407588
  4022f4:	00406f48 	.word	0x00406f48
  4022f8:	00403fe1 	.word	0x00403fe1
  4022fc:	0040777c 	.word	0x0040777c
  402300:	00406f74 	.word	0x00406f74
  402304:	00401ba9 	.word	0x00401ba9
  402308:	004077ac 	.word	0x004077ac
  40230c:	00401c6d 	.word	0x00401c6d
  402310:	004077e4 	.word	0x004077e4

00402314 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  402314:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402318:	b085      	sub	sp, #20
  40231a:	4604      	mov	r4, r0
  40231c:	4688      	mov	r8, r1
  40231e:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  402320:	2200      	movs	r2, #0
  402322:	9200      	str	r2, [sp, #0]
  402324:	462b      	mov	r3, r5
  402326:	4601      	mov	r1, r0
  402328:	20c7      	movs	r0, #199	; 0xc7
  40232a:	4e4d      	ldr	r6, [pc, #308]	; (402460 <nm_spi_write_block+0x14c>)
  40232c:	47b0      	blx	r6
	if (result != N_OK) {
  40232e:	2801      	cmp	r0, #1
  402330:	d00f      	beq.n	402352 <nm_spi_write_block+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  402332:	f240 220f 	movw	r2, #527	; 0x20f
  402336:	494b      	ldr	r1, [pc, #300]	; (402464 <nm_spi_write_block+0x150>)
  402338:	484b      	ldr	r0, [pc, #300]	; (402468 <nm_spi_write_block+0x154>)
  40233a:	4d4c      	ldr	r5, [pc, #304]	; (40246c <nm_spi_write_block+0x158>)
  40233c:	47a8      	blx	r5
  40233e:	4621      	mov	r1, r4
  402340:	484b      	ldr	r0, [pc, #300]	; (402470 <nm_spi_write_block+0x15c>)
  402342:	47a8      	blx	r5
  402344:	484b      	ldr	r0, [pc, #300]	; (402474 <nm_spi_write_block+0x160>)
  402346:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  402348:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  40234c:	b005      	add	sp, #20
  40234e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	result = spi_cmd_rsp(cmd);
  402352:	20c7      	movs	r0, #199	; 0xc7
  402354:	4b48      	ldr	r3, [pc, #288]	; (402478 <nm_spi_write_block+0x164>)
  402356:	4798      	blx	r3
	if (result != N_OK) {
  402358:	2801      	cmp	r0, #1
  40235a:	d012      	beq.n	402382 <nm_spi_write_block+0x6e>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  40235c:	f240 2215 	movw	r2, #533	; 0x215
  402360:	4940      	ldr	r1, [pc, #256]	; (402464 <nm_spi_write_block+0x150>)
  402362:	4841      	ldr	r0, [pc, #260]	; (402468 <nm_spi_write_block+0x154>)
  402364:	4d41      	ldr	r5, [pc, #260]	; (40246c <nm_spi_write_block+0x158>)
  402366:	47a8      	blx	r5
  402368:	4621      	mov	r1, r4
  40236a:	4844      	ldr	r0, [pc, #272]	; (40247c <nm_spi_write_block+0x168>)
  40236c:	47a8      	blx	r5
  40236e:	4841      	ldr	r0, [pc, #260]	; (402474 <nm_spi_write_block+0x160>)
  402370:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402372:	2100      	movs	r1, #0
  402374:	9100      	str	r1, [sp, #0]
  402376:	460b      	mov	r3, r1
  402378:	460a      	mov	r2, r1
  40237a:	20cf      	movs	r0, #207	; 0xcf
  40237c:	4c38      	ldr	r4, [pc, #224]	; (402460 <nm_spi_write_block+0x14c>)
  40237e:	47a0      	blx	r4
  402380:	e7e2      	b.n	402348 <nm_spi_write_block+0x34>
	uint8 cmd, order, crc[2] = {0};
  402382:	2400      	movs	r4, #0
  402384:	f8ad 400c 	strh.w	r4, [sp, #12]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  402388:	4f3d      	ldr	r7, [pc, #244]	; (402480 <nm_spi_write_block+0x16c>)
		if (!gu8Crc_off) {
  40238a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 402498 <nm_spi_write_block+0x184>
  40238e:	e01d      	b.n	4023cc <nm_spi_write_block+0xb8>
				order = 0x2;
  402390:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  402394:	bf94      	ite	ls
  402396:	2303      	movls	r3, #3
  402398:	2302      	movhi	r3, #2
		cmd |= order;
  40239a:	f063 030f 	orn	r3, r3, #15
  40239e:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  4023a2:	2101      	movs	r1, #1
  4023a4:	f10d 000b 	add.w	r0, sp, #11
  4023a8:	47b8      	blx	r7
  4023aa:	b9e8      	cbnz	r0, 4023e8 <nm_spi_write_block+0xd4>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  4023ac:	4631      	mov	r1, r6
  4023ae:	eb08 0004 	add.w	r0, r8, r4
  4023b2:	47b8      	blx	r7
  4023b4:	2800      	cmp	r0, #0
  4023b6:	d135      	bne.n	402424 <nm_spi_write_block+0x110>
		if (!gu8Crc_off) {
  4023b8:	f899 3000 	ldrb.w	r3, [r9]
  4023bc:	2b00      	cmp	r3, #0
  4023be:	d03c      	beq.n	40243a <nm_spi_write_block+0x126>
		ix += nbytes;
  4023c0:	4434      	add	r4, r6
  4023c2:	b224      	sxth	r4, r4
		sz -= nbytes;
  4023c4:	1bad      	subs	r5, r5, r6
  4023c6:	b2ad      	uxth	r5, r5
	} while (sz);
  4023c8:	2d00      	cmp	r5, #0
  4023ca:	d046      	beq.n	40245a <nm_spi_write_block+0x146>
  4023cc:	462e      	mov	r6, r5
  4023ce:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  4023d2:	bf28      	it	cs
  4023d4:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
		if (ix == 0)  {
  4023d8:	2c00      	cmp	r4, #0
  4023da:	d1d9      	bne.n	402390 <nm_spi_write_block+0x7c>
				order = 0x1;
  4023dc:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  4023e0:	bf94      	ite	ls
  4023e2:	2303      	movls	r3, #3
  4023e4:	2301      	movhi	r3, #1
  4023e6:	e7d8      	b.n	40239a <nm_spi_write_block+0x86>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  4023e8:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  4023ec:	4925      	ldr	r1, [pc, #148]	; (402484 <nm_spi_write_block+0x170>)
  4023ee:	481e      	ldr	r0, [pc, #120]	; (402468 <nm_spi_write_block+0x154>)
  4023f0:	4c1e      	ldr	r4, [pc, #120]	; (40246c <nm_spi_write_block+0x158>)
  4023f2:	47a0      	blx	r4
  4023f4:	4824      	ldr	r0, [pc, #144]	; (402488 <nm_spi_write_block+0x174>)
  4023f6:	47a0      	blx	r4
  4023f8:	481e      	ldr	r0, [pc, #120]	; (402474 <nm_spi_write_block+0x160>)
  4023fa:	47a0      	blx	r4
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  4023fc:	f240 2226 	movw	r2, #550	; 0x226
  402400:	4918      	ldr	r1, [pc, #96]	; (402464 <nm_spi_write_block+0x150>)
  402402:	4819      	ldr	r0, [pc, #100]	; (402468 <nm_spi_write_block+0x154>)
  402404:	4c19      	ldr	r4, [pc, #100]	; (40246c <nm_spi_write_block+0x158>)
  402406:	47a0      	blx	r4
  402408:	4820      	ldr	r0, [pc, #128]	; (40248c <nm_spi_write_block+0x178>)
  40240a:	47a0      	blx	r4
  40240c:	4819      	ldr	r0, [pc, #100]	; (402474 <nm_spi_write_block+0x160>)
  40240e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402410:	2400      	movs	r4, #0
  402412:	9400      	str	r4, [sp, #0]
  402414:	4623      	mov	r3, r4
  402416:	4622      	mov	r2, r4
  402418:	4621      	mov	r1, r4
  40241a:	20cf      	movs	r0, #207	; 0xcf
  40241c:	4d10      	ldr	r5, [pc, #64]	; (402460 <nm_spi_write_block+0x14c>)
  40241e:	47a8      	blx	r5
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  402420:	4620      	mov	r0, r4
  402422:	e793      	b.n	40234c <nm_spi_write_block+0x38>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  402424:	f240 12b1 	movw	r2, #433	; 0x1b1
  402428:	4916      	ldr	r1, [pc, #88]	; (402484 <nm_spi_write_block+0x170>)
  40242a:	480f      	ldr	r0, [pc, #60]	; (402468 <nm_spi_write_block+0x154>)
  40242c:	4c0f      	ldr	r4, [pc, #60]	; (40246c <nm_spi_write_block+0x158>)
  40242e:	47a0      	blx	r4
  402430:	4817      	ldr	r0, [pc, #92]	; (402490 <nm_spi_write_block+0x17c>)
  402432:	47a0      	blx	r4
  402434:	480f      	ldr	r0, [pc, #60]	; (402474 <nm_spi_write_block+0x160>)
  402436:	47a0      	blx	r4
  402438:	e7e0      	b.n	4023fc <nm_spi_write_block+0xe8>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  40243a:	2102      	movs	r1, #2
  40243c:	a803      	add	r0, sp, #12
  40243e:	47b8      	blx	r7
  402440:	2800      	cmp	r0, #0
  402442:	d0bd      	beq.n	4023c0 <nm_spi_write_block+0xac>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  402444:	f240 12bb 	movw	r2, #443	; 0x1bb
  402448:	490e      	ldr	r1, [pc, #56]	; (402484 <nm_spi_write_block+0x170>)
  40244a:	4807      	ldr	r0, [pc, #28]	; (402468 <nm_spi_write_block+0x154>)
  40244c:	4c07      	ldr	r4, [pc, #28]	; (40246c <nm_spi_write_block+0x158>)
  40244e:	47a0      	blx	r4
  402450:	4810      	ldr	r0, [pc, #64]	; (402494 <nm_spi_write_block+0x180>)
  402452:	47a0      	blx	r4
  402454:	4807      	ldr	r0, [pc, #28]	; (402474 <nm_spi_write_block+0x160>)
  402456:	47a0      	blx	r4
  402458:	e7d0      	b.n	4023fc <nm_spi_write_block+0xe8>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  40245a:	2000      	movs	r0, #0
  40245c:	e776      	b.n	40234c <nm_spi_write_block+0x38>
  40245e:	bf00      	nop
  402460:	00401da5 	.word	0x00401da5
  402464:	00407568 	.word	0x00407568
  402468:	00406f48 	.word	0x00406f48
  40246c:	00403fe1 	.word	0x00403fe1
  402470:	0040780c 	.word	0x0040780c
  402474:	00406f74 	.word	0x00406f74
  402478:	00401ba9 	.word	0x00401ba9
  40247c:	0040783c 	.word	0x0040783c
  402480:	00401d85 	.word	0x00401d85
  402484:	00407548 	.word	0x00407548
  402488:	00407874 	.word	0x00407874
  40248c:	00407918 	.word	0x00407918
  402490:	004078ac 	.word	0x004078ac
  402494:	004078e0 	.word	0x004078e0
  402498:	20400a18 	.word	0x20400a18

0040249c <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  40249c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024a0:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  4024a4:	b194      	cbz	r4, 4024cc <Socket_ReadSocketData+0x30>
  4024a6:	4681      	mov	r9, r0
  4024a8:	460e      	mov	r6, r1
  4024aa:	4692      	mov	sl, r2
  4024ac:	4698      	mov	r8, r3
  4024ae:	0103      	lsls	r3, r0, #4
  4024b0:	4922      	ldr	r1, [pc, #136]	; (40253c <Socket_ReadSocketData+0xa0>)
  4024b2:	58cb      	ldr	r3, [r1, r3]
  4024b4:	b153      	cbz	r3, 4024cc <Socket_ReadSocketData+0x30>
  4024b6:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  4024ba:	889b      	ldrh	r3, [r3, #4]
  4024bc:	b29b      	uxth	r3, r3
  4024be:	b12b      	cbz	r3, 4024cc <Socket_ReadSocketData+0x30>
  4024c0:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  4024c4:	7a9b      	ldrb	r3, [r3, #10]
  4024c6:	b2db      	uxtb	r3, r3
  4024c8:	2b01      	cmp	r3, #1
  4024ca:	d001      	beq.n	4024d0 <Socket_ReadSocketData+0x34>
  4024cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  4024d0:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  4024d2:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  4024d6:	f8df b07c 	ldr.w	fp, [pc, #124]	; 402554 <Socket_ReadSocketData+0xb8>
  4024da:	e006      	b.n	4024ea <Socket_ReadSocketData+0x4e>
  4024dc:	4625      	mov	r5, r4
			u8SetRxDone = 1;
  4024de:	2301      	movs	r3, #1
  4024e0:	e00b      	b.n	4024fa <Socket_ReadSocketData+0x5e>
				pstrRecv->u16RemainingSize	-= u16Read;

				if (gpfAppSocketCb)
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
  4024e2:	1b64      	subs	r4, r4, r5
  4024e4:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  4024e6:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  4024e8:	b1ec      	cbz	r4, 402526 <Socket_ReadSocketData+0x8a>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  4024ea:	88bb      	ldrh	r3, [r7, #4]
  4024ec:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
  4024ee:	b21b      	sxth	r3, r3
  4024f0:	2b00      	cmp	r3, #0
  4024f2:	ddf3      	ble.n	4024dc <Socket_ReadSocketData+0x40>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  4024f4:	88bd      	ldrh	r5, [r7, #4]
  4024f6:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
  4024f8:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  4024fa:	6839      	ldr	r1, [r7, #0]
  4024fc:	462a      	mov	r2, r5
  4024fe:	4640      	mov	r0, r8
  402500:	47d8      	blx	fp
  402502:	b990      	cbnz	r0, 40252a <Socket_ReadSocketData+0x8e>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  402504:	683b      	ldr	r3, [r7, #0]
  402506:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  402508:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  40250a:	88f3      	ldrh	r3, [r6, #6]
  40250c:	1b5b      	subs	r3, r3, r5
  40250e:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
  402510:	4b0b      	ldr	r3, [pc, #44]	; (402540 <Socket_ReadSocketData+0xa4>)
  402512:	681b      	ldr	r3, [r3, #0]
  402514:	2b00      	cmp	r3, #0
  402516:	d0e4      	beq.n	4024e2 <Socket_ReadSocketData+0x46>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  402518:	4b09      	ldr	r3, [pc, #36]	; (402540 <Socket_ReadSocketData+0xa4>)
  40251a:	681b      	ldr	r3, [r3, #0]
  40251c:	4632      	mov	r2, r6
  40251e:	4651      	mov	r1, sl
  402520:	4648      	mov	r0, r9
  402522:	4798      	blx	r3
  402524:	e7dd      	b.n	4024e2 <Socket_ReadSocketData+0x46>
  402526:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  40252a:	4806      	ldr	r0, [pc, #24]	; (402544 <Socket_ReadSocketData+0xa8>)
  40252c:	4d06      	ldr	r5, [pc, #24]	; (402548 <Socket_ReadSocketData+0xac>)
  40252e:	47a8      	blx	r5
  402530:	4621      	mov	r1, r4
  402532:	4806      	ldr	r0, [pc, #24]	; (40254c <Socket_ReadSocketData+0xb0>)
  402534:	47a8      	blx	r5
  402536:	4806      	ldr	r0, [pc, #24]	; (402550 <Socket_ReadSocketData+0xb4>)
  402538:	47a8      	blx	r5
	}
}
  40253a:	e7c7      	b.n	4024cc <Socket_ReadSocketData+0x30>
  40253c:	20401054 	.word	0x20401054
  402540:	20401104 	.word	0x20401104
  402544:	0040721c 	.word	0x0040721c
  402548:	00403fe1 	.word	0x00403fe1
  40254c:	00407b54 	.word	0x00407b54
  402550:	00406f74 	.word	0x00406f74
  402554:	00400bd5 	.word	0x00400bd5

00402558 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  402558:	b5f0      	push	{r4, r5, r6, r7, lr}
  40255a:	b099      	sub	sp, #100	; 0x64
  40255c:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  40255e:	2841      	cmp	r0, #65	; 0x41
  402560:	d049      	beq.n	4025f6 <m2m_ip_cb+0x9e>
  402562:	460d      	mov	r5, r1
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  402564:	2842      	cmp	r0, #66	; 0x42
  402566:	d05f      	beq.n	402628 <m2m_ip_cb+0xd0>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  402568:	2843      	cmp	r0, #67	; 0x43
  40256a:	d075      	beq.n	402658 <m2m_ip_cb+0x100>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  40256c:	2844      	cmp	r0, #68	; 0x44
  40256e:	f000 80b0 	beq.w	4026d2 <m2m_ip_cb+0x17a>
  402572:	284b      	cmp	r0, #75	; 0x4b
  402574:	f000 80ad 	beq.w	4026d2 <m2m_ip_cb+0x17a>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  402578:	284a      	cmp	r0, #74	; 0x4a
  40257a:	f000 80cc 	beq.w	402716 <m2m_ip_cb+0x1be>
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  40257e:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  402582:	b2db      	uxtb	r3, r3
  402584:	2b07      	cmp	r3, #7
  402586:	f200 80f4 	bhi.w	402772 <m2m_ip_cb+0x21a>
  40258a:	2285      	movs	r2, #133	; 0x85
  40258c:	fa22 f303 	lsr.w	r3, r2, r3
  402590:	f013 0f01 	tst.w	r3, #1
  402594:	f000 80ed 	beq.w	402772 <m2m_ip_cb+0x21a>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  402598:	2848      	cmp	r0, #72	; 0x48
  40259a:	bf14      	ite	ne
  40259c:	2706      	movne	r7, #6
  40259e:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  4025a0:	2300      	movs	r3, #0
  4025a2:	2210      	movs	r2, #16
  4025a4:	a903      	add	r1, sp, #12
  4025a6:	4620      	mov	r0, r4
  4025a8:	4e93      	ldr	r6, [pc, #588]	; (4027f8 <m2m_ip_cb+0x2a0>)
  4025aa:	47b0      	blx	r6
  4025ac:	2800      	cmp	r0, #0
  4025ae:	f040 80b0 	bne.w	402712 <m2m_ip_cb+0x1ba>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  4025b2:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  4025b6:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  4025ba:	4a90      	ldr	r2, [pc, #576]	; (4027fc <m2m_ip_cb+0x2a4>)
  4025bc:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  4025c0:	2300      	movs	r3, #0
  4025c2:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  4025c4:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  4025c8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  4025cc:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  4025d0:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  4025d4:	9e04      	ldr	r6, [sp, #16]
  4025d6:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  4025d8:	88d2      	ldrh	r2, [r2, #6]
  4025da:	b292      	uxth	r2, r2
  4025dc:	4291      	cmp	r1, r2
  4025de:	f000 80ac 	beq.w	40273a <m2m_ip_cb+0x1e2>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  4025e2:	2d10      	cmp	r5, #16
  4025e4:	f240 8095 	bls.w	402712 <m2m_ip_cb+0x1ba>
					hif_receive(0, NULL, 0, 1);
  4025e8:	2301      	movs	r3, #1
  4025ea:	2200      	movs	r2, #0
  4025ec:	4611      	mov	r1, r2
  4025ee:	4610      	mov	r0, r2
  4025f0:	4c81      	ldr	r4, [pc, #516]	; (4027f8 <m2m_ip_cb+0x2a0>)
  4025f2:	47a0      	blx	r4
	{
  4025f4:	e08d      	b.n	402712 <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  4025f6:	2300      	movs	r3, #0
  4025f8:	2204      	movs	r2, #4
  4025fa:	a907      	add	r1, sp, #28
  4025fc:	4620      	mov	r0, r4
  4025fe:	4c7e      	ldr	r4, [pc, #504]	; (4027f8 <m2m_ip_cb+0x2a0>)
  402600:	47a0      	blx	r4
  402602:	2800      	cmp	r0, #0
  402604:	f040 8085 	bne.w	402712 <m2m_ip_cb+0x1ba>
			strBind.status = strBindReply.s8Status;
  402608:	f89d 301d 	ldrb.w	r3, [sp, #29]
  40260c:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  402610:	4b7b      	ldr	r3, [pc, #492]	; (402800 <m2m_ip_cb+0x2a8>)
  402612:	681b      	ldr	r3, [r3, #0]
  402614:	2b00      	cmp	r3, #0
  402616:	d07c      	beq.n	402712 <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  402618:	4b79      	ldr	r3, [pc, #484]	; (402800 <m2m_ip_cb+0x2a8>)
  40261a:	681b      	ldr	r3, [r3, #0]
  40261c:	aa03      	add	r2, sp, #12
  40261e:	2101      	movs	r1, #1
  402620:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402624:	4798      	blx	r3
  402626:	e074      	b.n	402712 <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  402628:	2300      	movs	r3, #0
  40262a:	2204      	movs	r2, #4
  40262c:	a907      	add	r1, sp, #28
  40262e:	4620      	mov	r0, r4
  402630:	4c71      	ldr	r4, [pc, #452]	; (4027f8 <m2m_ip_cb+0x2a0>)
  402632:	47a0      	blx	r4
  402634:	2800      	cmp	r0, #0
  402636:	d16c      	bne.n	402712 <m2m_ip_cb+0x1ba>
			strListen.status = strListenReply.s8Status;
  402638:	f89d 301d 	ldrb.w	r3, [sp, #29]
  40263c:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  402640:	4b6f      	ldr	r3, [pc, #444]	; (402800 <m2m_ip_cb+0x2a8>)
  402642:	681b      	ldr	r3, [r3, #0]
  402644:	2b00      	cmp	r3, #0
  402646:	d064      	beq.n	402712 <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  402648:	4b6d      	ldr	r3, [pc, #436]	; (402800 <m2m_ip_cb+0x2a8>)
  40264a:	681b      	ldr	r3, [r3, #0]
  40264c:	aa03      	add	r2, sp, #12
  40264e:	2102      	movs	r1, #2
  402650:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402654:	4798      	blx	r3
  402656:	e05c      	b.n	402712 <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  402658:	2300      	movs	r3, #0
  40265a:	220c      	movs	r2, #12
  40265c:	eb0d 0102 	add.w	r1, sp, r2
  402660:	4620      	mov	r0, r4
  402662:	4c65      	ldr	r4, [pc, #404]	; (4027f8 <m2m_ip_cb+0x2a0>)
  402664:	47a0      	blx	r4
  402666:	2800      	cmp	r0, #0
  402668:	d153      	bne.n	402712 <m2m_ip_cb+0x1ba>
			if(strAcceptReply.sConnectedSock >= 0)
  40266a:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  40266e:	2b00      	cmp	r3, #0
  402670:	db19      	blt.n	4026a6 <m2m_ip_cb+0x14e>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  402672:	4a62      	ldr	r2, [pc, #392]	; (4027fc <m2m_ip_cb+0x2a4>)
  402674:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  402678:	2100      	movs	r1, #0
  40267a:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  40267c:	2101      	movs	r1, #1
  40267e:	7291      	strb	r1, [r2, #10]
				++gu16SessionID;
  402680:	4960      	ldr	r1, [pc, #384]	; (402804 <m2m_ip_cb+0x2ac>)
  402682:	880a      	ldrh	r2, [r1, #0]
  402684:	3201      	adds	r2, #1
  402686:	b292      	uxth	r2, r2
  402688:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  40268a:	880a      	ldrh	r2, [r1, #0]
  40268c:	b292      	uxth	r2, r2
  40268e:	b91a      	cbnz	r2, 402698 <m2m_ip_cb+0x140>
					++gu16SessionID;
  402690:	880a      	ldrh	r2, [r1, #0]
  402692:	3201      	adds	r2, #1
  402694:	b292      	uxth	r2, r2
  402696:	800a      	strh	r2, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  402698:	4a5a      	ldr	r2, [pc, #360]	; (402804 <m2m_ip_cb+0x2ac>)
  40269a:	8811      	ldrh	r1, [r2, #0]
  40269c:	b289      	uxth	r1, r1
  40269e:	4a57      	ldr	r2, [pc, #348]	; (4027fc <m2m_ip_cb+0x2a4>)
  4026a0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4026a4:	80d1      	strh	r1, [r2, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
  4026a6:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  4026aa:	2302      	movs	r3, #2
  4026ac:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  4026b0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  4026b4:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  4026b8:	9b04      	ldr	r3, [sp, #16]
  4026ba:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  4026bc:	4b50      	ldr	r3, [pc, #320]	; (402800 <m2m_ip_cb+0x2a8>)
  4026be:	681b      	ldr	r3, [r3, #0]
  4026c0:	b33b      	cbz	r3, 402712 <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  4026c2:	4b4f      	ldr	r3, [pc, #316]	; (402800 <m2m_ip_cb+0x2a8>)
  4026c4:	681b      	ldr	r3, [r3, #0]
  4026c6:	aa07      	add	r2, sp, #28
  4026c8:	2104      	movs	r1, #4
  4026ca:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  4026ce:	4798      	blx	r3
  4026d0:	e01f      	b.n	402712 <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  4026d2:	2300      	movs	r3, #0
  4026d4:	2204      	movs	r2, #4
  4026d6:	a907      	add	r1, sp, #28
  4026d8:	4620      	mov	r0, r4
  4026da:	4c47      	ldr	r4, [pc, #284]	; (4027f8 <m2m_ip_cb+0x2a0>)
  4026dc:	47a0      	blx	r4
  4026de:	b9c0      	cbnz	r0, 402712 <m2m_ip_cb+0x1ba>
			strConnMsg.sock		= strConnectReply.sock;
  4026e0:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  4026e4:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  4026e8:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  4026ec:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  4026f0:	b93b      	cbnz	r3, 402702 <m2m_ip_cb+0x1aa>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  4026f2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  4026f6:	3b08      	subs	r3, #8
  4026f8:	b29b      	uxth	r3, r3
  4026fa:	4a40      	ldr	r2, [pc, #256]	; (4027fc <m2m_ip_cb+0x2a4>)
  4026fc:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  402700:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
  402702:	4b3f      	ldr	r3, [pc, #252]	; (402800 <m2m_ip_cb+0x2a8>)
  402704:	681b      	ldr	r3, [r3, #0]
  402706:	b123      	cbz	r3, 402712 <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  402708:	4b3d      	ldr	r3, [pc, #244]	; (402800 <m2m_ip_cb+0x2a8>)
  40270a:	681b      	ldr	r3, [r3, #0]
  40270c:	aa03      	add	r2, sp, #12
  40270e:	2105      	movs	r1, #5
  402710:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
  402712:	b019      	add	sp, #100	; 0x64
  402714:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  402716:	2300      	movs	r3, #0
  402718:	2244      	movs	r2, #68	; 0x44
  40271a:	a907      	add	r1, sp, #28
  40271c:	4620      	mov	r0, r4
  40271e:	4c36      	ldr	r4, [pc, #216]	; (4027f8 <m2m_ip_cb+0x2a0>)
  402720:	47a0      	blx	r4
  402722:	2800      	cmp	r0, #0
  402724:	d1f5      	bne.n	402712 <m2m_ip_cb+0x1ba>
			if(gpfAppResolveCb)
  402726:	4b38      	ldr	r3, [pc, #224]	; (402808 <m2m_ip_cb+0x2b0>)
  402728:	681b      	ldr	r3, [r3, #0]
  40272a:	2b00      	cmp	r3, #0
  40272c:	d0f1      	beq.n	402712 <m2m_ip_cb+0x1ba>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  40272e:	4b36      	ldr	r3, [pc, #216]	; (402808 <m2m_ip_cb+0x2b0>)
  402730:	681b      	ldr	r3, [r3, #0]
  402732:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402734:	a807      	add	r0, sp, #28
  402736:	4798      	blx	r3
  402738:	e7eb      	b.n	402712 <m2m_ip_cb+0x1ba>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  40273a:	f1be 0f00 	cmp.w	lr, #0
  40273e:	dd01      	ble.n	402744 <m2m_ip_cb+0x1ec>
  402740:	45ae      	cmp	lr, r5
  402742:	db0d      	blt.n	402760 <m2m_ip_cb+0x208>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  402744:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  402748:	2300      	movs	r3, #0
  40274a:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  40274c:	4b2c      	ldr	r3, [pc, #176]	; (402800 <m2m_ip_cb+0x2a8>)
  40274e:	681b      	ldr	r3, [r3, #0]
  402750:	2b00      	cmp	r3, #0
  402752:	d0de      	beq.n	402712 <m2m_ip_cb+0x1ba>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  402754:	4b2a      	ldr	r3, [pc, #168]	; (402800 <m2m_ip_cb+0x2a8>)
  402756:	681b      	ldr	r3, [r3, #0]
  402758:	aa07      	add	r2, sp, #28
  40275a:	4639      	mov	r1, r7
  40275c:	4798      	blx	r3
  40275e:	e7d8      	b.n	402712 <m2m_ip_cb+0x1ba>
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  402760:	fa1f f28e 	uxth.w	r2, lr
  402764:	9200      	str	r2, [sp, #0]
  402766:	4423      	add	r3, r4
  402768:	463a      	mov	r2, r7
  40276a:	a907      	add	r1, sp, #28
  40276c:	4c27      	ldr	r4, [pc, #156]	; (40280c <m2m_ip_cb+0x2b4>)
  40276e:	47a0      	blx	r4
  402770:	e7cf      	b.n	402712 <m2m_ip_cb+0x1ba>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  402772:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  402776:	2b45      	cmp	r3, #69	; 0x45
  402778:	d019      	beq.n	4027ae <m2m_ip_cb+0x256>
  40277a:	284c      	cmp	r0, #76	; 0x4c
  40277c:	d017      	beq.n	4027ae <m2m_ip_cb+0x256>
	else if(u8OpCode == SOCKET_CMD_PING)
  40277e:	2852      	cmp	r0, #82	; 0x52
  402780:	d1c7      	bne.n	402712 <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  402782:	2301      	movs	r3, #1
  402784:	2214      	movs	r2, #20
  402786:	a907      	add	r1, sp, #28
  402788:	4620      	mov	r0, r4
  40278a:	4c1b      	ldr	r4, [pc, #108]	; (4027f8 <m2m_ip_cb+0x2a0>)
  40278c:	47a0      	blx	r4
  40278e:	2800      	cmp	r0, #0
  402790:	d1bf      	bne.n	402712 <m2m_ip_cb+0x1ba>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  402792:	4b1f      	ldr	r3, [pc, #124]	; (402810 <m2m_ip_cb+0x2b8>)
  402794:	9a08      	ldr	r2, [sp, #32]
  402796:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  402798:	681b      	ldr	r3, [r3, #0]
  40279a:	2b00      	cmp	r3, #0
  40279c:	d0b9      	beq.n	402712 <m2m_ip_cb+0x1ba>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  40279e:	4b1c      	ldr	r3, [pc, #112]	; (402810 <m2m_ip_cb+0x2b8>)
  4027a0:	681b      	ldr	r3, [r3, #0]
  4027a2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  4027a6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4027a8:	9807      	ldr	r0, [sp, #28]
  4027aa:	4798      	blx	r3
}
  4027ac:	e7b1      	b.n	402712 <m2m_ip_cb+0x1ba>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  4027ae:	2847      	cmp	r0, #71	; 0x47
  4027b0:	bf14      	ite	ne
  4027b2:	2507      	movne	r5, #7
  4027b4:	2508      	moveq	r5, #8
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  4027b6:	2300      	movs	r3, #0
  4027b8:	2208      	movs	r2, #8
  4027ba:	a907      	add	r1, sp, #28
  4027bc:	4620      	mov	r0, r4
  4027be:	4c0e      	ldr	r4, [pc, #56]	; (4027f8 <m2m_ip_cb+0x2a0>)
  4027c0:	47a0      	blx	r4
  4027c2:	2800      	cmp	r0, #0
  4027c4:	d1a5      	bne.n	402712 <m2m_ip_cb+0x1ba>
			sock = strReply.sock;
  4027c6:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  4027ca:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  4027ce:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  4027d2:	f8ad 300c 	strh.w	r3, [sp, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
  4027d6:	4b09      	ldr	r3, [pc, #36]	; (4027fc <m2m_ip_cb+0x2a4>)
  4027d8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4027dc:	88db      	ldrh	r3, [r3, #6]
  4027de:	b29b      	uxth	r3, r3
  4027e0:	429a      	cmp	r2, r3
  4027e2:	d196      	bne.n	402712 <m2m_ip_cb+0x1ba>
				if(gpfAppSocketCb)
  4027e4:	4b06      	ldr	r3, [pc, #24]	; (402800 <m2m_ip_cb+0x2a8>)
  4027e6:	681b      	ldr	r3, [r3, #0]
  4027e8:	2b00      	cmp	r3, #0
  4027ea:	d092      	beq.n	402712 <m2m_ip_cb+0x1ba>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  4027ec:	4b04      	ldr	r3, [pc, #16]	; (402800 <m2m_ip_cb+0x2a8>)
  4027ee:	681b      	ldr	r3, [r3, #0]
  4027f0:	aa03      	add	r2, sp, #12
  4027f2:	4629      	mov	r1, r5
  4027f4:	4798      	blx	r3
	{
  4027f6:	e78c      	b.n	402712 <m2m_ip_cb+0x1ba>
  4027f8:	00400bd5 	.word	0x00400bd5
  4027fc:	20401054 	.word	0x20401054
  402800:	20401104 	.word	0x20401104
  402804:	20400a1a 	.word	0x20400a1a
  402808:	2040110c 	.word	0x2040110c
  40280c:	0040249d 	.word	0x0040249d
  402810:	20401108 	.word	0x20401108

00402814 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  402814:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  402816:	4b0a      	ldr	r3, [pc, #40]	; (402840 <socketInit+0x2c>)
  402818:	781b      	ldrb	r3, [r3, #0]
  40281a:	b103      	cbz	r3, 40281e <socketInit+0xa>
  40281c:	bd08      	pop	{r3, pc}
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  40281e:	22b0      	movs	r2, #176	; 0xb0
  402820:	2100      	movs	r1, #0
  402822:	4808      	ldr	r0, [pc, #32]	; (402844 <socketInit+0x30>)
  402824:	4b08      	ldr	r3, [pc, #32]	; (402848 <socketInit+0x34>)
  402826:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  402828:	4908      	ldr	r1, [pc, #32]	; (40284c <socketInit+0x38>)
  40282a:	2002      	movs	r0, #2
  40282c:	4b08      	ldr	r3, [pc, #32]	; (402850 <socketInit+0x3c>)
  40282e:	4798      	blx	r3
		gbSocketInit=1;
  402830:	2201      	movs	r2, #1
  402832:	4b03      	ldr	r3, [pc, #12]	; (402840 <socketInit+0x2c>)
  402834:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  402836:	2200      	movs	r2, #0
  402838:	4b06      	ldr	r3, [pc, #24]	; (402854 <socketInit+0x40>)
  40283a:	801a      	strh	r2, [r3, #0]
	}
}
  40283c:	e7ee      	b.n	40281c <socketInit+0x8>
  40283e:	bf00      	nop
  402840:	20400a19 	.word	0x20400a19
  402844:	20401054 	.word	0x20401054
  402848:	00400581 	.word	0x00400581
  40284c:	00402559 	.word	0x00402559
  402850:	00400ce9 	.word	0x00400ce9
  402854:	20400a1a 	.word	0x20400a1a

00402858 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  402858:	4b02      	ldr	r3, [pc, #8]	; (402864 <registerSocketCallback+0xc>)
  40285a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  40285c:	4b02      	ldr	r3, [pc, #8]	; (402868 <registerSocketCallback+0x10>)
  40285e:	6019      	str	r1, [r3, #0]
  402860:	4770      	bx	lr
  402862:	bf00      	nop
  402864:	20401104 	.word	0x20401104
  402868:	2040110c 	.word	0x2040110c

0040286c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  40286c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40286e:	b087      	sub	sp, #28
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  402870:	2802      	cmp	r0, #2
  402872:	d158      	bne.n	402926 <socket+0xba>
	{
		if(u8Type == SOCK_STREAM)
  402874:	2901      	cmp	r1, #1
  402876:	d059      	beq.n	40292c <socket+0xc0>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  402878:	2902      	cmp	r1, #2
  40287a:	d116      	bne.n	4028aa <socket+0x3e>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  40287c:	260b      	movs	r6, #11
			u8Count = TCP_SOCK_MAX;
  40287e:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402880:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  402882:	4b2e      	ldr	r3, [pc, #184]	; (40293c <socket+0xd0>)
  402884:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  402888:	7a9b      	ldrb	r3, [r3, #10]
  40288a:	2b00      	cmp	r3, #0
  40288c:	d051      	beq.n	402932 <socket+0xc6>
  40288e:	1c63      	adds	r3, r4, #1
  402890:	b2db      	uxtb	r3, r3
  402892:	4f2a      	ldr	r7, [pc, #168]	; (40293c <socket+0xd0>)
		for(;u8Count < u8SocketCount; u8Count ++)
  402894:	b2dc      	uxtb	r4, r3
  402896:	42b4      	cmp	r4, r6
  402898:	d240      	bcs.n	40291c <socket+0xb0>
			pstrSock = &gastrSockets[u8Count];
  40289a:	461d      	mov	r5, r3
			if(pstrSock->bIsUsed == 0)
  40289c:	eb07 1103 	add.w	r1, r7, r3, lsl #4
  4028a0:	7a89      	ldrb	r1, [r1, #10]
  4028a2:	1c58      	adds	r0, r3, #1
  4028a4:	b121      	cbz	r1, 4028b0 <socket+0x44>
  4028a6:	4603      	mov	r3, r0
  4028a8:	e7f4      	b.n	402894 <socket+0x28>
			return sock;
  4028aa:	f04f 34ff 	mov.w	r4, #4294967295
  4028ae:	e037      	b.n	402920 <socket+0xb4>
			pstrSock = &gastrSockets[u8Count];
  4028b0:	4822      	ldr	r0, [pc, #136]	; (40293c <socket+0xd0>)
  4028b2:	eb00 1003 	add.w	r0, r0, r3, lsl #4
  4028b6:	4616      	mov	r6, r2
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  4028b8:	2210      	movs	r2, #16
  4028ba:	2100      	movs	r1, #0
  4028bc:	4b20      	ldr	r3, [pc, #128]	; (402940 <socket+0xd4>)
  4028be:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  4028c0:	4b1e      	ldr	r3, [pc, #120]	; (40293c <socket+0xd0>)
  4028c2:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  4028c6:	2201      	movs	r2, #1
  4028c8:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  4028ca:	4a1e      	ldr	r2, [pc, #120]	; (402944 <socket+0xd8>)
  4028cc:	8813      	ldrh	r3, [r2, #0]
  4028ce:	3301      	adds	r3, #1
  4028d0:	b29b      	uxth	r3, r3
  4028d2:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  4028d4:	8813      	ldrh	r3, [r2, #0]
  4028d6:	b29b      	uxth	r3, r3
  4028d8:	b91b      	cbnz	r3, 4028e2 <socket+0x76>
					++gu16SessionID;
  4028da:	8813      	ldrh	r3, [r2, #0]
  4028dc:	3301      	adds	r3, #1
  4028de:	b29b      	uxth	r3, r3
  4028e0:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  4028e2:	4b18      	ldr	r3, [pc, #96]	; (402944 <socket+0xd8>)
  4028e4:	881a      	ldrh	r2, [r3, #0]
  4028e6:	b292      	uxth	r2, r2
  4028e8:	4b14      	ldr	r3, [pc, #80]	; (40293c <socket+0xd0>)
  4028ea:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  4028ee:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  4028f0:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  4028f2:	f016 0f01 	tst.w	r6, #1
  4028f6:	d013      	beq.n	402920 <socket+0xb4>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  4028f8:	aa06      	add	r2, sp, #24
  4028fa:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  4028fe:	4b0f      	ldr	r3, [pc, #60]	; (40293c <socket+0xd0>)
  402900:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  402904:	2321      	movs	r3, #33	; 0x21
  402906:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  402908:	2300      	movs	r3, #0
  40290a:	9302      	str	r3, [sp, #8]
  40290c:	9301      	str	r3, [sp, #4]
  40290e:	9300      	str	r3, [sp, #0]
  402910:	2304      	movs	r3, #4
  402912:	2150      	movs	r1, #80	; 0x50
  402914:	2002      	movs	r0, #2
  402916:	4d0c      	ldr	r5, [pc, #48]	; (402948 <socket+0xdc>)
  402918:	47a8      	blx	r5
  40291a:	e001      	b.n	402920 <socket+0xb4>
	SOCKET		sock = -1;
  40291c:	f04f 34ff 	mov.w	r4, #4294967295
				break;
			}
		}
	}
	return sock;
}
  402920:	4620      	mov	r0, r4
  402922:	b007      	add	sp, #28
  402924:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SOCKET		sock = -1;
  402926:	f04f 34ff 	mov.w	r4, #4294967295
  40292a:	e7f9      	b.n	402920 <socket+0xb4>
			u8SocketCount = TCP_SOCK_MAX;
  40292c:	2607      	movs	r6, #7
			u8Count = 0;
  40292e:	2400      	movs	r4, #0
  402930:	e7a6      	b.n	402880 <socket+0x14>
			pstrSock = &gastrSockets[u8Count];
  402932:	4802      	ldr	r0, [pc, #8]	; (40293c <socket+0xd0>)
  402934:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402938:	e7bd      	b.n	4028b6 <socket+0x4a>
  40293a:	bf00      	nop
  40293c:	20401054 	.word	0x20401054
  402940:	00400581 	.word	0x00400581
  402944:	20400a1a 	.word	0x20400a1a
  402948:	004006e5 	.word	0x004006e5

0040294c <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  40294c:	b530      	push	{r4, r5, lr}
  40294e:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  402950:	1e04      	subs	r4, r0, #0
  402952:	db36      	blt.n	4029c2 <connect+0x76>
  402954:	2900      	cmp	r1, #0
  402956:	d034      	beq.n	4029c2 <connect+0x76>
  402958:	4b1d      	ldr	r3, [pc, #116]	; (4029d0 <connect+0x84>)
  40295a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  40295e:	7a9b      	ldrb	r3, [r3, #10]
  402960:	b2db      	uxtb	r3, r3
  402962:	2a00      	cmp	r2, #0
  402964:	d030      	beq.n	4029c8 <connect+0x7c>
  402966:	2b01      	cmp	r3, #1
  402968:	d12e      	bne.n	4029c8 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  40296a:	4b19      	ldr	r3, [pc, #100]	; (4029d0 <connect+0x84>)
  40296c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  402970:	7adb      	ldrb	r3, [r3, #11]
  402972:	f013 0f01 	tst.w	r3, #1
  402976:	d022      	beq.n	4029be <connect+0x72>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  402978:	4b15      	ldr	r3, [pc, #84]	; (4029d0 <connect+0x84>)
  40297a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  40297e:	7adb      	ldrb	r3, [r3, #11]
  402980:	f88d 301d 	strb.w	r3, [sp, #29]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  402984:	254b      	movs	r5, #75	; 0x4b
		}
		strConnect.sock = sock;
  402986:	f88d 401c 	strb.w	r4, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  40298a:	2208      	movs	r2, #8
  40298c:	a805      	add	r0, sp, #20
  40298e:	4b11      	ldr	r3, [pc, #68]	; (4029d4 <connect+0x88>)
  402990:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  402992:	480f      	ldr	r0, [pc, #60]	; (4029d0 <connect+0x84>)
  402994:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402998:	88c3      	ldrh	r3, [r0, #6]
  40299a:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  40299e:	2300      	movs	r3, #0
  4029a0:	9302      	str	r3, [sp, #8]
  4029a2:	9301      	str	r3, [sp, #4]
  4029a4:	9300      	str	r3, [sp, #0]
  4029a6:	230c      	movs	r3, #12
  4029a8:	aa05      	add	r2, sp, #20
  4029aa:	4629      	mov	r1, r5
  4029ac:	2002      	movs	r0, #2
  4029ae:	4c0a      	ldr	r4, [pc, #40]	; (4029d8 <connect+0x8c>)
  4029b0:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  4029b2:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  4029b4:	bf18      	it	ne
  4029b6:	f06f 0008 	mvnne.w	r0, #8
		}
	}
	return s8Ret;
}
  4029ba:	b009      	add	sp, #36	; 0x24
  4029bc:	bd30      	pop	{r4, r5, pc}
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  4029be:	2544      	movs	r5, #68	; 0x44
  4029c0:	e7e1      	b.n	402986 <connect+0x3a>
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  4029c2:	f06f 0005 	mvn.w	r0, #5
  4029c6:	e7f8      	b.n	4029ba <connect+0x6e>
  4029c8:	f06f 0005 	mvn.w	r0, #5
  4029cc:	e7f5      	b.n	4029ba <connect+0x6e>
  4029ce:	bf00      	nop
  4029d0:	20401054 	.word	0x20401054
  4029d4:	0040056d 	.word	0x0040056d
  4029d8:	004006e5 	.word	0x004006e5

004029dc <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  4029dc:	b530      	push	{r4, r5, lr}
  4029de:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  4029e0:	460c      	mov	r4, r1
  4029e2:	3100      	adds	r1, #0
  4029e4:	bf18      	it	ne
  4029e6:	2101      	movne	r1, #1
  4029e8:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  4029ec:	bf88      	it	hi
  4029ee:	2100      	movhi	r1, #0
  4029f0:	2900      	cmp	r1, #0
  4029f2:	d037      	beq.n	402a64 <send+0x88>
  4029f4:	2800      	cmp	r0, #0
  4029f6:	db35      	blt.n	402a64 <send+0x88>
  4029f8:	4b1d      	ldr	r3, [pc, #116]	; (402a70 <send+0x94>)
  4029fa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4029fe:	7a9b      	ldrb	r3, [r3, #10]
  402a00:	b2db      	uxtb	r3, r3
  402a02:	2b01      	cmp	r3, #1
  402a04:	d131      	bne.n	402a6a <send+0x8e>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  402a06:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  402a0a:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  402a0e:	4b18      	ldr	r3, [pc, #96]	; (402a70 <send+0x94>)
  402a10:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402a14:	88db      	ldrh	r3, [r3, #6]
  402a16:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  402a1a:	2807      	cmp	r0, #7
  402a1c:	bfb4      	ite	lt
  402a1e:	2550      	movlt	r5, #80	; 0x50
  402a20:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402a22:	4b13      	ldr	r3, [pc, #76]	; (402a70 <send+0x94>)
  402a24:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402a28:	7adb      	ldrb	r3, [r3, #11]
  402a2a:	f013 0f01 	tst.w	r3, #1
  402a2e:	d017      	beq.n	402a60 <send+0x84>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  402a30:	4b0f      	ldr	r3, [pc, #60]	; (402a70 <send+0x94>)
  402a32:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  402a36:	8905      	ldrh	r5, [r0, #8]
  402a38:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  402a3a:	214c      	movs	r1, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  402a3c:	9502      	str	r5, [sp, #8]
  402a3e:	9201      	str	r2, [sp, #4]
  402a40:	9400      	str	r4, [sp, #0]
  402a42:	2310      	movs	r3, #16
  402a44:	eb0d 0203 	add.w	r2, sp, r3
  402a48:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402a4c:	2002      	movs	r0, #2
  402a4e:	4c09      	ldr	r4, [pc, #36]	; (402a74 <send+0x98>)
  402a50:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  402a52:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  402a54:	bf0c      	ite	eq
  402a56:	2000      	moveq	r0, #0
  402a58:	f06f 000d 	mvnne.w	r0, #13
		}
	}
	return s16Ret;
}
  402a5c:	b009      	add	sp, #36	; 0x24
  402a5e:	bd30      	pop	{r4, r5, pc}
		u8Cmd			= SOCKET_CMD_SEND;
  402a60:	2145      	movs	r1, #69	; 0x45
  402a62:	e7eb      	b.n	402a3c <send+0x60>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402a64:	f06f 0005 	mvn.w	r0, #5
  402a68:	e7f8      	b.n	402a5c <send+0x80>
  402a6a:	f06f 0005 	mvn.w	r0, #5
  402a6e:	e7f5      	b.n	402a5c <send+0x80>
  402a70:	20401054 	.word	0x20401054
  402a74:	004006e5 	.word	0x004006e5

00402a78 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402a78:	2900      	cmp	r1, #0
  402a7a:	bf18      	it	ne
  402a7c:	2a00      	cmpne	r2, #0
  402a7e:	d044      	beq.n	402b0a <recv+0x92>
{
  402a80:	b570      	push	{r4, r5, r6, lr}
  402a82:	b086      	sub	sp, #24
  402a84:	460e      	mov	r6, r1
  402a86:	4615      	mov	r5, r2
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402a88:	2800      	cmp	r0, #0
  402a8a:	db36      	blt.n	402afa <recv+0x82>
  402a8c:	4a20      	ldr	r2, [pc, #128]	; (402b10 <recv+0x98>)
  402a8e:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  402a92:	7a92      	ldrb	r2, [r2, #10]
  402a94:	b2d2      	uxtb	r2, r2
  402a96:	2a01      	cmp	r2, #1
  402a98:	d132      	bne.n	402b00 <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  402a9a:	4c1d      	ldr	r4, [pc, #116]	; (402b10 <recv+0x98>)
  402a9c:	0101      	lsls	r1, r0, #4
  402a9e:	1862      	adds	r2, r4, r1
  402aa0:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  402aa2:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  402aa4:	7b12      	ldrb	r2, [r2, #12]
  402aa6:	2a00      	cmp	r2, #0
  402aa8:	d12d      	bne.n	402b06 <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  402aaa:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  402aae:	2101      	movs	r1, #1
  402ab0:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402ab2:	7ad2      	ldrb	r2, [r2, #11]
  402ab4:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  402ab6:	2a00      	cmp	r2, #0
  402ab8:	bf0c      	ite	eq
  402aba:	2146      	moveq	r1, #70	; 0x46
  402abc:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  402abe:	b9d3      	cbnz	r3, 402af6 <recv+0x7e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  402ac0:	f04f 33ff 	mov.w	r3, #4294967295
  402ac4:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
  402ac6:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  402aca:	4b11      	ldr	r3, [pc, #68]	; (402b10 <recv+0x98>)
  402acc:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  402ad0:	88c3      	ldrh	r3, [r0, #6]
  402ad2:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  402ad6:	2300      	movs	r3, #0
  402ad8:	9302      	str	r3, [sp, #8]
  402ada:	9301      	str	r3, [sp, #4]
  402adc:	9300      	str	r3, [sp, #0]
  402ade:	2308      	movs	r3, #8
  402ae0:	aa04      	add	r2, sp, #16
  402ae2:	2002      	movs	r0, #2
  402ae4:	4c0b      	ldr	r4, [pc, #44]	; (402b14 <recv+0x9c>)
  402ae6:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  402ae8:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  402aea:	bf0c      	ite	eq
  402aec:	2000      	moveq	r0, #0
  402aee:	f06f 000d 	mvnne.w	r0, #13
			}
		}
	}
	return s16Ret;
}
  402af2:	b006      	add	sp, #24
  402af4:	bd70      	pop	{r4, r5, r6, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  402af6:	9304      	str	r3, [sp, #16]
  402af8:	e7e5      	b.n	402ac6 <recv+0x4e>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402afa:	f06f 0005 	mvn.w	r0, #5
  402afe:	e7f8      	b.n	402af2 <recv+0x7a>
  402b00:	f06f 0005 	mvn.w	r0, #5
  402b04:	e7f5      	b.n	402af2 <recv+0x7a>
		s16Ret = SOCK_ERR_NO_ERROR;
  402b06:	2000      	movs	r0, #0
  402b08:	e7f3      	b.n	402af2 <recv+0x7a>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402b0a:	f06f 0005 	mvn.w	r0, #5
}
  402b0e:	4770      	bx	lr
  402b10:	20401054 	.word	0x20401054
  402b14:	004006e5 	.word	0x004006e5

00402b18 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  402b18:	b530      	push	{r4, r5, lr}
  402b1a:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  402b1c:	1e04      	subs	r4, r0, #0
  402b1e:	db2f      	blt.n	402b80 <close+0x68>
  402b20:	4b1a      	ldr	r3, [pc, #104]	; (402b8c <close+0x74>)
  402b22:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  402b26:	7a9b      	ldrb	r3, [r3, #10]
  402b28:	b2db      	uxtb	r3, r3
  402b2a:	2b01      	cmp	r3, #1
  402b2c:	d12b      	bne.n	402b86 <close+0x6e>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  402b2e:	f88d 4014 	strb.w	r4, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  402b32:	4b16      	ldr	r3, [pc, #88]	; (402b8c <close+0x74>)
  402b34:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  402b38:	88da      	ldrh	r2, [r3, #6]
  402b3a:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  402b3e:	2200      	movs	r2, #0
  402b40:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  402b42:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402b44:	7adb      	ldrb	r3, [r3, #11]
  402b46:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  402b4a:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  402b4c:	9202      	str	r2, [sp, #8]
  402b4e:	9201      	str	r2, [sp, #4]
  402b50:	9200      	str	r2, [sp, #0]
  402b52:	f04f 0304 	mov.w	r3, #4
  402b56:	aa05      	add	r2, sp, #20
  402b58:	bf0c      	ite	eq
  402b5a:	2149      	moveq	r1, #73	; 0x49
  402b5c:	214e      	movne	r1, #78	; 0x4e
  402b5e:	2002      	movs	r0, #2
  402b60:	4d0b      	ldr	r5, [pc, #44]	; (402b90 <close+0x78>)
  402b62:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  402b64:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  402b66:	bf18      	it	ne
  402b68:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  402b6c:	2210      	movs	r2, #16
  402b6e:	2100      	movs	r1, #0
  402b70:	4806      	ldr	r0, [pc, #24]	; (402b8c <close+0x74>)
  402b72:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402b76:	4b07      	ldr	r3, [pc, #28]	; (402b94 <close+0x7c>)
  402b78:	4798      	blx	r3
	}
	return s8Ret;
}
  402b7a:	4628      	mov	r0, r5
  402b7c:	b007      	add	sp, #28
  402b7e:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  402b80:	f06f 0505 	mvn.w	r5, #5
  402b84:	e7f9      	b.n	402b7a <close+0x62>
  402b86:	f06f 0505 	mvn.w	r5, #5
  402b8a:	e7f6      	b.n	402b7a <close+0x62>
  402b8c:	20401054 	.word	0x20401054
  402b90:	004006e5 	.word	0x004006e5
  402b94:	00400581 	.word	0x00400581

00402b98 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  402b98:	b570      	push	{r4, r5, r6, lr}
  402b9a:	b082      	sub	sp, #8
  402b9c:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  402b9e:	4b2b      	ldr	r3, [pc, #172]	; (402c4c <spi_flash_enable+0xb4>)
  402ba0:	4798      	blx	r3
  402ba2:	f3c0 000b 	ubfx	r0, r0, #0, #12
  402ba6:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  402baa:	d203      	bcs.n	402bb4 <spi_flash_enable+0x1c>
	sint8 s8Ret = M2M_SUCCESS;
  402bac:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  402bae:	4620      	mov	r0, r4
  402bb0:	b002      	add	sp, #8
  402bb2:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  402bb4:	a901      	add	r1, sp, #4
  402bb6:	f241 4010 	movw	r0, #5136	; 0x1410
  402bba:	4b25      	ldr	r3, [pc, #148]	; (402c50 <spi_flash_enable+0xb8>)
  402bbc:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  402bbe:	4604      	mov	r4, r0
  402bc0:	2800      	cmp	r0, #0
  402bc2:	d1f4      	bne.n	402bae <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
  402bc4:	4b23      	ldr	r3, [pc, #140]	; (402c54 <spi_flash_enable+0xbc>)
  402bc6:	9a01      	ldr	r2, [sp, #4]
  402bc8:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
  402bca:	4923      	ldr	r1, [pc, #140]	; (402c58 <spi_flash_enable+0xc0>)
  402bcc:	4319      	orrs	r1, r3
  402bce:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402bd0:	f241 4010 	movw	r0, #5136	; 0x1410
  402bd4:	4b21      	ldr	r3, [pc, #132]	; (402c5c <spi_flash_enable+0xc4>)
  402bd6:	4798      	blx	r3
		if(enable) {
  402bd8:	b305      	cbz	r5, 402c1c <spi_flash_enable+0x84>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402bda:	2100      	movs	r1, #0
  402bdc:	4820      	ldr	r0, [pc, #128]	; (402c60 <spi_flash_enable+0xc8>)
  402bde:	4d1f      	ldr	r5, [pc, #124]	; (402c5c <spi_flash_enable+0xc4>)
  402be0:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402be2:	21ab      	movs	r1, #171	; 0xab
  402be4:	481f      	ldr	r0, [pc, #124]	; (402c64 <spi_flash_enable+0xcc>)
  402be6:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402be8:	2101      	movs	r1, #1
  402bea:	481f      	ldr	r0, [pc, #124]	; (402c68 <spi_flash_enable+0xd0>)
  402bec:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402bee:	2100      	movs	r1, #0
  402bf0:	481e      	ldr	r0, [pc, #120]	; (402c6c <spi_flash_enable+0xd4>)
  402bf2:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  402bf4:	2181      	movs	r1, #129	; 0x81
  402bf6:	481e      	ldr	r0, [pc, #120]	; (402c70 <spi_flash_enable+0xd8>)
  402bf8:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402bfa:	4e1e      	ldr	r6, [pc, #120]	; (402c74 <spi_flash_enable+0xdc>)
  402bfc:	4d1e      	ldr	r5, [pc, #120]	; (402c78 <spi_flash_enable+0xe0>)
  402bfe:	4630      	mov	r0, r6
  402c00:	47a8      	blx	r5
  402c02:	2801      	cmp	r0, #1
  402c04:	d1fb      	bne.n	402bfe <spi_flash_enable+0x66>
		u32Val &= ~((0x7777ul) << 12);
  402c06:	4913      	ldr	r1, [pc, #76]	; (402c54 <spi_flash_enable+0xbc>)
  402c08:	9b01      	ldr	r3, [sp, #4]
  402c0a:	4019      	ands	r1, r3
		u32Val |= ((0x0010ul) << 12);
  402c0c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  402c10:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402c12:	f241 4010 	movw	r0, #5136	; 0x1410
  402c16:	4b11      	ldr	r3, [pc, #68]	; (402c5c <spi_flash_enable+0xc4>)
  402c18:	4798      	blx	r3
  402c1a:	e7c8      	b.n	402bae <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402c1c:	2100      	movs	r1, #0
  402c1e:	4810      	ldr	r0, [pc, #64]	; (402c60 <spi_flash_enable+0xc8>)
  402c20:	4d0e      	ldr	r5, [pc, #56]	; (402c5c <spi_flash_enable+0xc4>)
  402c22:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402c24:	21b9      	movs	r1, #185	; 0xb9
  402c26:	480f      	ldr	r0, [pc, #60]	; (402c64 <spi_flash_enable+0xcc>)
  402c28:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402c2a:	2101      	movs	r1, #1
  402c2c:	480e      	ldr	r0, [pc, #56]	; (402c68 <spi_flash_enable+0xd0>)
  402c2e:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402c30:	2100      	movs	r1, #0
  402c32:	480e      	ldr	r0, [pc, #56]	; (402c6c <spi_flash_enable+0xd4>)
  402c34:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  402c36:	2181      	movs	r1, #129	; 0x81
  402c38:	480d      	ldr	r0, [pc, #52]	; (402c70 <spi_flash_enable+0xd8>)
  402c3a:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402c3c:	4e0d      	ldr	r6, [pc, #52]	; (402c74 <spi_flash_enable+0xdc>)
  402c3e:	4d0e      	ldr	r5, [pc, #56]	; (402c78 <spi_flash_enable+0xe0>)
  402c40:	4630      	mov	r0, r6
  402c42:	47a8      	blx	r5
  402c44:	2801      	cmp	r0, #1
  402c46:	d1fb      	bne.n	402c40 <spi_flash_enable+0xa8>
  402c48:	e7dd      	b.n	402c06 <spi_flash_enable+0x6e>
  402c4a:	bf00      	nop
  402c4c:	004015ad 	.word	0x004015ad
  402c50:	004018a9 	.word	0x004018a9
  402c54:	f8888fff 	.word	0xf8888fff
  402c58:	01111000 	.word	0x01111000
  402c5c:	004018b5 	.word	0x004018b5
  402c60:	00010208 	.word	0x00010208
  402c64:	0001020c 	.word	0x0001020c
  402c68:	00010214 	.word	0x00010214
  402c6c:	0001021c 	.word	0x0001021c
  402c70:	00010204 	.word	0x00010204
  402c74:	00010218 	.word	0x00010218
  402c78:	0040189d 	.word	0x0040189d

00402c7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402c7c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402c7e:	4810      	ldr	r0, [pc, #64]	; (402cc0 <sysclk_init+0x44>)
  402c80:	4b10      	ldr	r3, [pc, #64]	; (402cc4 <sysclk_init+0x48>)
  402c82:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402c84:	213e      	movs	r1, #62	; 0x3e
  402c86:	2000      	movs	r0, #0
  402c88:	4b0f      	ldr	r3, [pc, #60]	; (402cc8 <sysclk_init+0x4c>)
  402c8a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402c8c:	4c0f      	ldr	r4, [pc, #60]	; (402ccc <sysclk_init+0x50>)
  402c8e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402c90:	2800      	cmp	r0, #0
  402c92:	d0fc      	beq.n	402c8e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402c94:	4b0e      	ldr	r3, [pc, #56]	; (402cd0 <sysclk_init+0x54>)
  402c96:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402c98:	4a0e      	ldr	r2, [pc, #56]	; (402cd4 <sysclk_init+0x58>)
  402c9a:	4b0f      	ldr	r3, [pc, #60]	; (402cd8 <sysclk_init+0x5c>)
  402c9c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  402c9e:	4c0f      	ldr	r4, [pc, #60]	; (402cdc <sysclk_init+0x60>)
  402ca0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402ca2:	2800      	cmp	r0, #0
  402ca4:	d0fc      	beq.n	402ca0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  402ca6:	2002      	movs	r0, #2
  402ca8:	4b0d      	ldr	r3, [pc, #52]	; (402ce0 <sysclk_init+0x64>)
  402caa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402cac:	2000      	movs	r0, #0
  402cae:	4b0d      	ldr	r3, [pc, #52]	; (402ce4 <sysclk_init+0x68>)
  402cb0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402cb2:	4b0d      	ldr	r3, [pc, #52]	; (402ce8 <sysclk_init+0x6c>)
  402cb4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402cb6:	4802      	ldr	r0, [pc, #8]	; (402cc0 <sysclk_init+0x44>)
  402cb8:	4b02      	ldr	r3, [pc, #8]	; (402cc4 <sysclk_init+0x48>)
  402cba:	4798      	blx	r3
  402cbc:	bd10      	pop	{r4, pc}
  402cbe:	bf00      	nop
  402cc0:	11e1a300 	.word	0x11e1a300
  402cc4:	004038f9 	.word	0x004038f9
  402cc8:	004033c1 	.word	0x004033c1
  402ccc:	00403415 	.word	0x00403415
  402cd0:	00403425 	.word	0x00403425
  402cd4:	20183f01 	.word	0x20183f01
  402cd8:	400e0600 	.word	0x400e0600
  402cdc:	00403435 	.word	0x00403435
  402ce0:	00403325 	.word	0x00403325
  402ce4:	0040335d 	.word	0x0040335d
  402ce8:	004037ed 	.word	0x004037ed

00402cec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  402cf0:	b980      	cbnz	r0, 402d14 <_read+0x28>
  402cf2:	460c      	mov	r4, r1
  402cf4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  402cf6:	2a00      	cmp	r2, #0
  402cf8:	dd0f      	ble.n	402d1a <_read+0x2e>
  402cfa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  402cfc:	4e08      	ldr	r6, [pc, #32]	; (402d20 <_read+0x34>)
  402cfe:	4d09      	ldr	r5, [pc, #36]	; (402d24 <_read+0x38>)
  402d00:	6830      	ldr	r0, [r6, #0]
  402d02:	4621      	mov	r1, r4
  402d04:	682b      	ldr	r3, [r5, #0]
  402d06:	4798      	blx	r3
		ptr++;
  402d08:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  402d0a:	42bc      	cmp	r4, r7
  402d0c:	d1f8      	bne.n	402d00 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  402d0e:	4640      	mov	r0, r8
  402d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  402d14:	f04f 38ff 	mov.w	r8, #4294967295
  402d18:	e7f9      	b.n	402d0e <_read+0x22>
	for (; len > 0; --len) {
  402d1a:	4680      	mov	r8, r0
  402d1c:	e7f7      	b.n	402d0e <_read+0x22>
  402d1e:	bf00      	nop
  402d20:	20401118 	.word	0x20401118
  402d24:	20401110 	.word	0x20401110

00402d28 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  402d28:	3801      	subs	r0, #1
  402d2a:	2802      	cmp	r0, #2
  402d2c:	d815      	bhi.n	402d5a <_write+0x32>
{
  402d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d32:	460e      	mov	r6, r1
  402d34:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  402d36:	b19a      	cbz	r2, 402d60 <_write+0x38>
  402d38:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402d3a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 402d74 <_write+0x4c>
  402d3e:	4f0c      	ldr	r7, [pc, #48]	; (402d70 <_write+0x48>)
  402d40:	f8d8 0000 	ldr.w	r0, [r8]
  402d44:	f815 1b01 	ldrb.w	r1, [r5], #1
  402d48:	683b      	ldr	r3, [r7, #0]
  402d4a:	4798      	blx	r3
  402d4c:	2800      	cmp	r0, #0
  402d4e:	db0a      	blt.n	402d66 <_write+0x3e>
  402d50:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  402d52:	3c01      	subs	r4, #1
  402d54:	d1f4      	bne.n	402d40 <_write+0x18>
  402d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  402d5a:	f04f 30ff 	mov.w	r0, #4294967295
  402d5e:	4770      	bx	lr
	for (; len != 0; --len) {
  402d60:	4610      	mov	r0, r2
  402d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  402d66:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  402d6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402d6e:	bf00      	nop
  402d70:	20401114 	.word	0x20401114
  402d74:	20401118 	.word	0x20401118

00402d78 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  402d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402d7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d7e:	4b5c      	ldr	r3, [pc, #368]	; (402ef0 <board_init+0x178>)
  402d80:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402d82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d86:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  402d8a:	4b5a      	ldr	r3, [pc, #360]	; (402ef4 <board_init+0x17c>)
  402d8c:	2200      	movs	r2, #0
  402d8e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  402d92:	695a      	ldr	r2, [r3, #20]
  402d94:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  402d98:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  402d9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d9e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  402da2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  402da6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  402daa:	f007 0007 	and.w	r0, r7, #7
  402dae:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  402db0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  402db4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  402db8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  402dbc:	f3bf 8f4f 	dsb	sy
  402dc0:	f04f 34ff 	mov.w	r4, #4294967295
  402dc4:	fa04 fc00 	lsl.w	ip, r4, r0
  402dc8:	fa06 f000 	lsl.w	r0, r6, r0
  402dcc:	fa04 f40e 	lsl.w	r4, r4, lr
  402dd0:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  402dd4:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  402dd6:	463a      	mov	r2, r7
  402dd8:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  402dda:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  402dde:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  402de2:	3a01      	subs	r2, #1
  402de4:	4423      	add	r3, r4
  402de6:	f1b2 3fff 	cmp.w	r2, #4294967295
  402dea:	d1f6      	bne.n	402dda <board_init+0x62>
        } while(sets--);
  402dec:	3e01      	subs	r6, #1
  402dee:	4460      	add	r0, ip
  402df0:	f1b6 3fff 	cmp.w	r6, #4294967295
  402df4:	d1ef      	bne.n	402dd6 <board_init+0x5e>
  402df6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  402dfa:	4b3e      	ldr	r3, [pc, #248]	; (402ef4 <board_init+0x17c>)
  402dfc:	695a      	ldr	r2, [r3, #20]
  402dfe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  402e02:	615a      	str	r2, [r3, #20]
  402e04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402e08:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402e0c:	4a3a      	ldr	r2, [pc, #232]	; (402ef8 <board_init+0x180>)
  402e0e:	493b      	ldr	r1, [pc, #236]	; (402efc <board_init+0x184>)
  402e10:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402e12:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  402e16:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  402e18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402e1c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  402e20:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  402e24:	f022 0201 	bic.w	r2, r2, #1
  402e28:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  402e2c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  402e30:	f022 0201 	bic.w	r2, r2, #1
  402e34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  402e38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402e3c:	f3bf 8f6f 	isb	sy
  402e40:	200a      	movs	r0, #10
  402e42:	4c2f      	ldr	r4, [pc, #188]	; (402f00 <board_init+0x188>)
  402e44:	47a0      	blx	r4
  402e46:	200b      	movs	r0, #11
  402e48:	47a0      	blx	r4
  402e4a:	200c      	movs	r0, #12
  402e4c:	47a0      	blx	r4
  402e4e:	2010      	movs	r0, #16
  402e50:	47a0      	blx	r4
  402e52:	2011      	movs	r0, #17
  402e54:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402e56:	4b2b      	ldr	r3, [pc, #172]	; (402f04 <board_init+0x18c>)
  402e58:	f44f 7280 	mov.w	r2, #256	; 0x100
  402e5c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402e5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402e62:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402e64:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  402e68:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402e6c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402e6e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  402e72:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  402e74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402e78:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  402e7a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  402e7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  402e80:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402e82:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  402e86:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402e88:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402e8a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  402e8e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  402e90:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402e94:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  402e98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  402e9c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402ea0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402ea2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402ea6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  402ea8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402eaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  402eae:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402eb0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402eb4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402eb6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402eb8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402ebc:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402ebe:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402ec0:	4a11      	ldr	r2, [pc, #68]	; (402f08 <board_init+0x190>)
  402ec2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  402ec6:	f043 0310 	orr.w	r3, r3, #16
  402eca:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  402ece:	4b0f      	ldr	r3, [pc, #60]	; (402f0c <board_init+0x194>)
  402ed0:	2210      	movs	r2, #16
  402ed2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402ed4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402ed8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  402eda:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402edc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  402ee0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402ee2:	4311      	orrs	r1, r2
  402ee4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  402ee6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402ee8:	4311      	orrs	r1, r2
  402eea:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402eec:	605a      	str	r2, [r3, #4]
  402eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ef0:	400e1850 	.word	0x400e1850
  402ef4:	e000ed00 	.word	0xe000ed00
  402ef8:	400e0c00 	.word	0x400e0c00
  402efc:	5a00080c 	.word	0x5a00080c
  402f00:	00403445 	.word	0x00403445
  402f04:	400e1200 	.word	0x400e1200
  402f08:	40088000 	.word	0x40088000
  402f0c:	400e1000 	.word	0x400e1000

00402f10 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402f10:	b90a      	cbnz	r2, 402f16 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402f12:	6601      	str	r1, [r0, #96]	; 0x60
  402f14:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  402f16:	6641      	str	r1, [r0, #100]	; 0x64
  402f18:	4770      	bx	lr

00402f1a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402f1a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402f1c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  402f20:	d03a      	beq.n	402f98 <pio_set_peripheral+0x7e>
  402f22:	d813      	bhi.n	402f4c <pio_set_peripheral+0x32>
  402f24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  402f28:	d025      	beq.n	402f76 <pio_set_peripheral+0x5c>
  402f2a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402f2e:	d10a      	bne.n	402f46 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f30:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402f32:	4313      	orrs	r3, r2
  402f34:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402f36:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402f38:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402f3a:	400b      	ands	r3, r1
  402f3c:	ea23 0302 	bic.w	r3, r3, r2
  402f40:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402f42:	6042      	str	r2, [r0, #4]
  402f44:	4770      	bx	lr
	switch (ul_type) {
  402f46:	2900      	cmp	r1, #0
  402f48:	d1fb      	bne.n	402f42 <pio_set_peripheral+0x28>
  402f4a:	4770      	bx	lr
  402f4c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  402f50:	d021      	beq.n	402f96 <pio_set_peripheral+0x7c>
  402f52:	d809      	bhi.n	402f68 <pio_set_peripheral+0x4e>
  402f54:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  402f58:	d1f3      	bne.n	402f42 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f5a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402f5c:	4313      	orrs	r3, r2
  402f5e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  402f60:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402f62:	4313      	orrs	r3, r2
  402f64:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402f66:	e7ec      	b.n	402f42 <pio_set_peripheral+0x28>
	switch (ul_type) {
  402f68:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402f6c:	d013      	beq.n	402f96 <pio_set_peripheral+0x7c>
  402f6e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402f72:	d010      	beq.n	402f96 <pio_set_peripheral+0x7c>
  402f74:	e7e5      	b.n	402f42 <pio_set_peripheral+0x28>
{
  402f76:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f78:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402f7a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  402f7c:	43d3      	mvns	r3, r2
  402f7e:	4021      	ands	r1, r4
  402f80:	461c      	mov	r4, r3
  402f82:	4019      	ands	r1, r3
  402f84:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  402f86:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402f88:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402f8a:	400b      	ands	r3, r1
  402f8c:	4023      	ands	r3, r4
  402f8e:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  402f90:	6042      	str	r2, [r0, #4]
}
  402f92:	f85d 4b04 	ldr.w	r4, [sp], #4
  402f96:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f98:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402f9a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402f9c:	400b      	ands	r3, r1
  402f9e:	ea23 0302 	bic.w	r3, r3, r2
  402fa2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  402fa4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402fa6:	4313      	orrs	r3, r2
  402fa8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402faa:	e7ca      	b.n	402f42 <pio_set_peripheral+0x28>

00402fac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402fac:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  402fae:	f012 0f01 	tst.w	r2, #1
  402fb2:	d10d      	bne.n	402fd0 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  402fb4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402fb6:	f012 0f0a 	tst.w	r2, #10
  402fba:	d00b      	beq.n	402fd4 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  402fbc:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  402fbe:	f012 0f02 	tst.w	r2, #2
  402fc2:	d109      	bne.n	402fd8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  402fc4:	f012 0f08 	tst.w	r2, #8
  402fc8:	d008      	beq.n	402fdc <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  402fca:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  402fce:	e005      	b.n	402fdc <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  402fd0:	6641      	str	r1, [r0, #100]	; 0x64
  402fd2:	e7f0      	b.n	402fb6 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  402fd4:	6241      	str	r1, [r0, #36]	; 0x24
  402fd6:	e7f2      	b.n	402fbe <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  402fd8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  402fdc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  402fde:	6001      	str	r1, [r0, #0]
  402fe0:	4770      	bx	lr

00402fe2 <pio_set_output>:
{
  402fe2:	b410      	push	{r4}
  402fe4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  402fe6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  402fe8:	b94c      	cbnz	r4, 402ffe <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  402fea:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  402fec:	b14b      	cbz	r3, 403002 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  402fee:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  402ff0:	b94a      	cbnz	r2, 403006 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  402ff2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  402ff4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402ff6:	6001      	str	r1, [r0, #0]
}
  402ff8:	f85d 4b04 	ldr.w	r4, [sp], #4
  402ffc:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  402ffe:	6641      	str	r1, [r0, #100]	; 0x64
  403000:	e7f4      	b.n	402fec <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  403002:	6541      	str	r1, [r0, #84]	; 0x54
  403004:	e7f4      	b.n	402ff0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  403006:	6301      	str	r1, [r0, #48]	; 0x30
  403008:	e7f4      	b.n	402ff4 <pio_set_output+0x12>

0040300a <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40300a:	f012 0f10 	tst.w	r2, #16
  40300e:	d012      	beq.n	403036 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  403010:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  403014:	f012 0f20 	tst.w	r2, #32
  403018:	d007      	beq.n	40302a <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40301a:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  40301e:	f012 0f40 	tst.w	r2, #64	; 0x40
  403022:	d005      	beq.n	403030 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  403024:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  403028:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40302a:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40302e:	e7f6      	b.n	40301e <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  403030:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  403034:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  403036:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40303a:	4770      	bx	lr

0040303c <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40303c:	6401      	str	r1, [r0, #64]	; 0x40
  40303e:	4770      	bx	lr

00403040 <pio_disable_interrupt>:
	p_pio->PIO_IDR = ul_mask;
  403040:	6441      	str	r1, [r0, #68]	; 0x44
  403042:	4770      	bx	lr

00403044 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  403044:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  403046:	4770      	bx	lr

00403048 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  403048:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40304a:	4770      	bx	lr

0040304c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40304c:	b570      	push	{r4, r5, r6, lr}
  40304e:	b082      	sub	sp, #8
  403050:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403052:	4c46      	ldr	r4, [pc, #280]	; (40316c <pio_configure_pin+0x120>)
  403054:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  403058:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40305a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40305e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403062:	d059      	beq.n	403118 <pio_configure_pin+0xcc>
  403064:	d80a      	bhi.n	40307c <pio_configure_pin+0x30>
  403066:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40306a:	d02f      	beq.n	4030cc <pio_configure_pin+0x80>
  40306c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403070:	d03f      	beq.n	4030f2 <pio_configure_pin+0xa6>
  403072:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403076:	d016      	beq.n	4030a6 <pio_configure_pin+0x5a>
		return 0;
  403078:	2000      	movs	r0, #0
  40307a:	e012      	b.n	4030a2 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  40307c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403080:	d05d      	beq.n	40313e <pio_configure_pin+0xf2>
  403082:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403086:	d05a      	beq.n	40313e <pio_configure_pin+0xf2>
  403088:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40308c:	d1f4      	bne.n	403078 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40308e:	f000 011f 	and.w	r1, r0, #31
  403092:	2601      	movs	r6, #1
  403094:	462a      	mov	r2, r5
  403096:	fa06 f101 	lsl.w	r1, r6, r1
  40309a:	4620      	mov	r0, r4
  40309c:	4b34      	ldr	r3, [pc, #208]	; (403170 <pio_configure_pin+0x124>)
  40309e:	4798      	blx	r3
	return 1;
  4030a0:	4630      	mov	r0, r6
}
  4030a2:	b002      	add	sp, #8
  4030a4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4030a6:	f000 001f 	and.w	r0, r0, #31
  4030aa:	2601      	movs	r6, #1
  4030ac:	4086      	lsls	r6, r0
  4030ae:	4632      	mov	r2, r6
  4030b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030b4:	4620      	mov	r0, r4
  4030b6:	4b2f      	ldr	r3, [pc, #188]	; (403174 <pio_configure_pin+0x128>)
  4030b8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4030ba:	f015 0f01 	tst.w	r5, #1
  4030be:	d102      	bne.n	4030c6 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  4030c0:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4030c2:	2001      	movs	r0, #1
  4030c4:	e7ed      	b.n	4030a2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4030c6:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4030c8:	2001      	movs	r0, #1
  4030ca:	e7ea      	b.n	4030a2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4030cc:	f000 001f 	and.w	r0, r0, #31
  4030d0:	2601      	movs	r6, #1
  4030d2:	4086      	lsls	r6, r0
  4030d4:	4632      	mov	r2, r6
  4030d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4030da:	4620      	mov	r0, r4
  4030dc:	4b25      	ldr	r3, [pc, #148]	; (403174 <pio_configure_pin+0x128>)
  4030de:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4030e0:	f015 0f01 	tst.w	r5, #1
  4030e4:	d102      	bne.n	4030ec <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  4030e6:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4030e8:	2001      	movs	r0, #1
  4030ea:	e7da      	b.n	4030a2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4030ec:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4030ee:	2001      	movs	r0, #1
  4030f0:	e7d7      	b.n	4030a2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4030f2:	f000 001f 	and.w	r0, r0, #31
  4030f6:	2601      	movs	r6, #1
  4030f8:	4086      	lsls	r6, r0
  4030fa:	4632      	mov	r2, r6
  4030fc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403100:	4620      	mov	r0, r4
  403102:	4b1c      	ldr	r3, [pc, #112]	; (403174 <pio_configure_pin+0x128>)
  403104:	4798      	blx	r3
	if (ul_pull_up_enable) {
  403106:	f015 0f01 	tst.w	r5, #1
  40310a:	d102      	bne.n	403112 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  40310c:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40310e:	2001      	movs	r0, #1
  403110:	e7c7      	b.n	4030a2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  403112:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  403114:	2001      	movs	r0, #1
  403116:	e7c4      	b.n	4030a2 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403118:	f000 001f 	and.w	r0, r0, #31
  40311c:	2601      	movs	r6, #1
  40311e:	4086      	lsls	r6, r0
  403120:	4632      	mov	r2, r6
  403122:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403126:	4620      	mov	r0, r4
  403128:	4b12      	ldr	r3, [pc, #72]	; (403174 <pio_configure_pin+0x128>)
  40312a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40312c:	f015 0f01 	tst.w	r5, #1
  403130:	d102      	bne.n	403138 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  403132:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  403134:	2001      	movs	r0, #1
  403136:	e7b4      	b.n	4030a2 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  403138:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40313a:	2001      	movs	r0, #1
  40313c:	e7b1      	b.n	4030a2 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40313e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403142:	f000 011f 	and.w	r1, r0, #31
  403146:	2601      	movs	r6, #1
  403148:	ea05 0306 	and.w	r3, r5, r6
  40314c:	9300      	str	r3, [sp, #0]
  40314e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403152:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403156:	bf14      	ite	ne
  403158:	2200      	movne	r2, #0
  40315a:	2201      	moveq	r2, #1
  40315c:	fa06 f101 	lsl.w	r1, r6, r1
  403160:	4620      	mov	r0, r4
  403162:	4c05      	ldr	r4, [pc, #20]	; (403178 <pio_configure_pin+0x12c>)
  403164:	47a0      	blx	r4
	return 1;
  403166:	4630      	mov	r0, r6
		break;
  403168:	e79b      	b.n	4030a2 <pio_configure_pin+0x56>
  40316a:	bf00      	nop
  40316c:	00200707 	.word	0x00200707
  403170:	00402fad 	.word	0x00402fad
  403174:	00402f1b 	.word	0x00402f1b
  403178:	00402fe3 	.word	0x00402fe3

0040317c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40317c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403180:	4604      	mov	r4, r0
  403182:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403184:	4b0e      	ldr	r3, [pc, #56]	; (4031c0 <pio_handler_process+0x44>)
  403186:	4798      	blx	r3
  403188:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40318a:	4620      	mov	r0, r4
  40318c:	4b0d      	ldr	r3, [pc, #52]	; (4031c4 <pio_handler_process+0x48>)
  40318e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403190:	4005      	ands	r5, r0
  403192:	d013      	beq.n	4031bc <pio_handler_process+0x40>
  403194:	4c0c      	ldr	r4, [pc, #48]	; (4031c8 <pio_handler_process+0x4c>)
  403196:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40319a:	e003      	b.n	4031a4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40319c:	42b4      	cmp	r4, r6
  40319e:	d00d      	beq.n	4031bc <pio_handler_process+0x40>
  4031a0:	3410      	adds	r4, #16
		while (status != 0) {
  4031a2:	b15d      	cbz	r5, 4031bc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4031a4:	6820      	ldr	r0, [r4, #0]
  4031a6:	4540      	cmp	r0, r8
  4031a8:	d1f8      	bne.n	40319c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4031aa:	6861      	ldr	r1, [r4, #4]
  4031ac:	4229      	tst	r1, r5
  4031ae:	d0f5      	beq.n	40319c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4031b0:	68e3      	ldr	r3, [r4, #12]
  4031b2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4031b4:	6863      	ldr	r3, [r4, #4]
  4031b6:	ea25 0503 	bic.w	r5, r5, r3
  4031ba:	e7ef      	b.n	40319c <pio_handler_process+0x20>
  4031bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4031c0:	00403045 	.word	0x00403045
  4031c4:	00403049 	.word	0x00403049
  4031c8:	20400a1c 	.word	0x20400a1c

004031cc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4031cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4031ce:	4c18      	ldr	r4, [pc, #96]	; (403230 <pio_handler_set+0x64>)
  4031d0:	6826      	ldr	r6, [r4, #0]
  4031d2:	2e06      	cmp	r6, #6
  4031d4:	d82a      	bhi.n	40322c <pio_handler_set+0x60>
  4031d6:	f04f 0c00 	mov.w	ip, #0
  4031da:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4031dc:	4f15      	ldr	r7, [pc, #84]	; (403234 <pio_handler_set+0x68>)
  4031de:	e004      	b.n	4031ea <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4031e0:	3401      	adds	r4, #1
  4031e2:	b2e4      	uxtb	r4, r4
  4031e4:	46a4      	mov	ip, r4
  4031e6:	42a6      	cmp	r6, r4
  4031e8:	d309      	bcc.n	4031fe <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4031ea:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4031ec:	0125      	lsls	r5, r4, #4
  4031ee:	597d      	ldr	r5, [r7, r5]
  4031f0:	428d      	cmp	r5, r1
  4031f2:	d1f5      	bne.n	4031e0 <pio_handler_set+0x14>
  4031f4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4031f8:	686d      	ldr	r5, [r5, #4]
  4031fa:	4295      	cmp	r5, r2
  4031fc:	d1f0      	bne.n	4031e0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4031fe:	4d0d      	ldr	r5, [pc, #52]	; (403234 <pio_handler_set+0x68>)
  403200:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  403204:	eb05 040e 	add.w	r4, r5, lr
  403208:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40320c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40320e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  403210:	9906      	ldr	r1, [sp, #24]
  403212:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  403214:	3601      	adds	r6, #1
  403216:	4566      	cmp	r6, ip
  403218:	d005      	beq.n	403226 <pio_handler_set+0x5a>
  40321a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40321c:	461a      	mov	r2, r3
  40321e:	4b06      	ldr	r3, [pc, #24]	; (403238 <pio_handler_set+0x6c>)
  403220:	4798      	blx	r3

	return 0;
  403222:	2000      	movs	r0, #0
  403224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  403226:	4902      	ldr	r1, [pc, #8]	; (403230 <pio_handler_set+0x64>)
  403228:	600e      	str	r6, [r1, #0]
  40322a:	e7f6      	b.n	40321a <pio_handler_set+0x4e>
		return 1;
  40322c:	2001      	movs	r0, #1
}
  40322e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403230:	20400a8c 	.word	0x20400a8c
  403234:	20400a1c 	.word	0x20400a1c
  403238:	0040300b 	.word	0x0040300b

0040323c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40323c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40323e:	210a      	movs	r1, #10
  403240:	4801      	ldr	r0, [pc, #4]	; (403248 <PIOA_Handler+0xc>)
  403242:	4b02      	ldr	r3, [pc, #8]	; (40324c <PIOA_Handler+0x10>)
  403244:	4798      	blx	r3
  403246:	bd08      	pop	{r3, pc}
  403248:	400e0e00 	.word	0x400e0e00
  40324c:	0040317d 	.word	0x0040317d

00403250 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403250:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  403252:	210b      	movs	r1, #11
  403254:	4801      	ldr	r0, [pc, #4]	; (40325c <PIOB_Handler+0xc>)
  403256:	4b02      	ldr	r3, [pc, #8]	; (403260 <PIOB_Handler+0x10>)
  403258:	4798      	blx	r3
  40325a:	bd08      	pop	{r3, pc}
  40325c:	400e1000 	.word	0x400e1000
  403260:	0040317d 	.word	0x0040317d

00403264 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403264:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  403266:	210c      	movs	r1, #12
  403268:	4801      	ldr	r0, [pc, #4]	; (403270 <PIOC_Handler+0xc>)
  40326a:	4b02      	ldr	r3, [pc, #8]	; (403274 <PIOC_Handler+0x10>)
  40326c:	4798      	blx	r3
  40326e:	bd08      	pop	{r3, pc}
  403270:	400e1200 	.word	0x400e1200
  403274:	0040317d 	.word	0x0040317d

00403278 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  403278:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40327a:	2110      	movs	r1, #16
  40327c:	4801      	ldr	r0, [pc, #4]	; (403284 <PIOD_Handler+0xc>)
  40327e:	4b02      	ldr	r3, [pc, #8]	; (403288 <PIOD_Handler+0x10>)
  403280:	4798      	blx	r3
  403282:	bd08      	pop	{r3, pc}
  403284:	400e1400 	.word	0x400e1400
  403288:	0040317d 	.word	0x0040317d

0040328c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40328c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40328e:	2111      	movs	r1, #17
  403290:	4801      	ldr	r0, [pc, #4]	; (403298 <PIOE_Handler+0xc>)
  403292:	4b02      	ldr	r3, [pc, #8]	; (40329c <PIOE_Handler+0x10>)
  403294:	4798      	blx	r3
  403296:	bd08      	pop	{r3, pc}
  403298:	400e1600 	.word	0x400e1600
  40329c:	0040317d 	.word	0x0040317d

004032a0 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4032a2:	4606      	mov	r6, r0
  4032a4:	460d      	mov	r5, r1
  4032a6:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4032a8:	4b17      	ldr	r3, [pc, #92]	; (403308 <pio_handler_set_priority+0x68>)
  4032aa:	4798      	blx	r3
  4032ac:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4032ae:	f04f 31ff 	mov.w	r1, #4294967295
  4032b2:	4630      	mov	r0, r6
  4032b4:	4b15      	ldr	r3, [pc, #84]	; (40330c <pio_handler_set_priority+0x6c>)
  4032b6:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4032b8:	4630      	mov	r0, r6
  4032ba:	4b15      	ldr	r3, [pc, #84]	; (403310 <pio_handler_set_priority+0x70>)
  4032bc:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4032be:	fa5f fe85 	uxtb.w	lr, r5
  4032c2:	f00e 031f 	and.w	r3, lr, #31
  4032c6:	2201      	movs	r2, #1
  4032c8:	fa02 f303 	lsl.w	r3, r2, r3
  4032cc:	0968      	lsrs	r0, r5, #5
  4032ce:	4911      	ldr	r1, [pc, #68]	; (403314 <pio_handler_set_priority+0x74>)
  4032d0:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  4032d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4032d8:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  if(IRQn < 0) {
  4032dc:	2d00      	cmp	r5, #0
  4032de:	db0a      	blt.n	4032f6 <pio_handler_set_priority+0x56>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4032e0:	0164      	lsls	r4, r4, #5
  4032e2:	b2e4      	uxtb	r4, r4
  4032e4:	4a0c      	ldr	r2, [pc, #48]	; (403318 <pio_handler_set_priority+0x78>)
  4032e6:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4032e8:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4032ec:	4639      	mov	r1, r7
  4032ee:	4630      	mov	r0, r6
  4032f0:	4b0a      	ldr	r3, [pc, #40]	; (40331c <pio_handler_set_priority+0x7c>)
  4032f2:	4798      	blx	r3
  4032f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4032f6:	f00e 0e0f 	and.w	lr, lr, #15
  4032fa:	0164      	lsls	r4, r4, #5
  4032fc:	b2e4      	uxtb	r4, r4
  4032fe:	4a08      	ldr	r2, [pc, #32]	; (403320 <pio_handler_set_priority+0x80>)
  403300:	f802 400e 	strb.w	r4, [r2, lr]
  403304:	e7f0      	b.n	4032e8 <pio_handler_set_priority+0x48>
  403306:	bf00      	nop
  403308:	00403049 	.word	0x00403049
  40330c:	00403041 	.word	0x00403041
  403310:	00403045 	.word	0x00403045
  403314:	e000e100 	.word	0xe000e100
  403318:	e000e400 	.word	0xe000e400
  40331c:	0040303d 	.word	0x0040303d
  403320:	e000ed14 	.word	0xe000ed14

00403324 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  403324:	2803      	cmp	r0, #3
  403326:	d011      	beq.n	40334c <pmc_mck_set_division+0x28>
  403328:	2804      	cmp	r0, #4
  40332a:	d012      	beq.n	403352 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40332c:	2802      	cmp	r0, #2
  40332e:	bf0c      	ite	eq
  403330:	f44f 7180 	moveq.w	r1, #256	; 0x100
  403334:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  403336:	4a08      	ldr	r2, [pc, #32]	; (403358 <pmc_mck_set_division+0x34>)
  403338:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40333a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40333e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  403340:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  403342:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403344:	f013 0f08 	tst.w	r3, #8
  403348:	d0fb      	beq.n	403342 <pmc_mck_set_division+0x1e>
}
  40334a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40334c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  403350:	e7f1      	b.n	403336 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  403352:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  403356:	e7ee      	b.n	403336 <pmc_mck_set_division+0x12>
  403358:	400e0600 	.word	0x400e0600

0040335c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40335c:	4a17      	ldr	r2, [pc, #92]	; (4033bc <pmc_switch_mck_to_pllack+0x60>)
  40335e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403364:	4318      	orrs	r0, r3
  403366:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403368:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40336a:	f013 0f08 	tst.w	r3, #8
  40336e:	d10a      	bne.n	403386 <pmc_switch_mck_to_pllack+0x2a>
  403370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403374:	4911      	ldr	r1, [pc, #68]	; (4033bc <pmc_switch_mck_to_pllack+0x60>)
  403376:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403378:	f012 0f08 	tst.w	r2, #8
  40337c:	d103      	bne.n	403386 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40337e:	3b01      	subs	r3, #1
  403380:	d1f9      	bne.n	403376 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  403382:	2001      	movs	r0, #1
  403384:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403386:	4a0d      	ldr	r2, [pc, #52]	; (4033bc <pmc_switch_mck_to_pllack+0x60>)
  403388:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40338a:	f023 0303 	bic.w	r3, r3, #3
  40338e:	f043 0302 	orr.w	r3, r3, #2
  403392:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403394:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403396:	f013 0f08 	tst.w	r3, #8
  40339a:	d10a      	bne.n	4033b2 <pmc_switch_mck_to_pllack+0x56>
  40339c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4033a0:	4906      	ldr	r1, [pc, #24]	; (4033bc <pmc_switch_mck_to_pllack+0x60>)
  4033a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4033a4:	f012 0f08 	tst.w	r2, #8
  4033a8:	d105      	bne.n	4033b6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4033aa:	3b01      	subs	r3, #1
  4033ac:	d1f9      	bne.n	4033a2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4033ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4033b0:	4770      	bx	lr
	return 0;
  4033b2:	2000      	movs	r0, #0
  4033b4:	4770      	bx	lr
  4033b6:	2000      	movs	r0, #0
  4033b8:	4770      	bx	lr
  4033ba:	bf00      	nop
  4033bc:	400e0600 	.word	0x400e0600

004033c0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4033c0:	b9a0      	cbnz	r0, 4033ec <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4033c2:	480e      	ldr	r0, [pc, #56]	; (4033fc <pmc_switch_mainck_to_xtal+0x3c>)
  4033c4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4033c6:	0209      	lsls	r1, r1, #8
  4033c8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4033ca:	4a0d      	ldr	r2, [pc, #52]	; (403400 <pmc_switch_mainck_to_xtal+0x40>)
  4033cc:	401a      	ands	r2, r3
  4033ce:	4b0d      	ldr	r3, [pc, #52]	; (403404 <pmc_switch_mainck_to_xtal+0x44>)
  4033d0:	4313      	orrs	r3, r2
  4033d2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4033d4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4033d6:	4602      	mov	r2, r0
  4033d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4033da:	f013 0f01 	tst.w	r3, #1
  4033de:	d0fb      	beq.n	4033d8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4033e0:	4a06      	ldr	r2, [pc, #24]	; (4033fc <pmc_switch_mainck_to_xtal+0x3c>)
  4033e2:	6a11      	ldr	r1, [r2, #32]
  4033e4:	4b08      	ldr	r3, [pc, #32]	; (403408 <pmc_switch_mainck_to_xtal+0x48>)
  4033e6:	430b      	orrs	r3, r1
  4033e8:	6213      	str	r3, [r2, #32]
  4033ea:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4033ec:	4903      	ldr	r1, [pc, #12]	; (4033fc <pmc_switch_mainck_to_xtal+0x3c>)
  4033ee:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4033f0:	4a06      	ldr	r2, [pc, #24]	; (40340c <pmc_switch_mainck_to_xtal+0x4c>)
  4033f2:	401a      	ands	r2, r3
  4033f4:	4b06      	ldr	r3, [pc, #24]	; (403410 <pmc_switch_mainck_to_xtal+0x50>)
  4033f6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4033f8:	620b      	str	r3, [r1, #32]
  4033fa:	4770      	bx	lr
  4033fc:	400e0600 	.word	0x400e0600
  403400:	ffc8fffc 	.word	0xffc8fffc
  403404:	00370001 	.word	0x00370001
  403408:	01370000 	.word	0x01370000
  40340c:	fec8fffc 	.word	0xfec8fffc
  403410:	01370002 	.word	0x01370002

00403414 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403414:	4b02      	ldr	r3, [pc, #8]	; (403420 <pmc_osc_is_ready_mainck+0xc>)
  403416:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403418:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40341c:	4770      	bx	lr
  40341e:	bf00      	nop
  403420:	400e0600 	.word	0x400e0600

00403424 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403424:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403428:	4b01      	ldr	r3, [pc, #4]	; (403430 <pmc_disable_pllack+0xc>)
  40342a:	629a      	str	r2, [r3, #40]	; 0x28
  40342c:	4770      	bx	lr
  40342e:	bf00      	nop
  403430:	400e0600 	.word	0x400e0600

00403434 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403434:	4b02      	ldr	r3, [pc, #8]	; (403440 <pmc_is_locked_pllack+0xc>)
  403436:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403438:	f000 0002 	and.w	r0, r0, #2
  40343c:	4770      	bx	lr
  40343e:	bf00      	nop
  403440:	400e0600 	.word	0x400e0600

00403444 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  403444:	283f      	cmp	r0, #63	; 0x3f
  403446:	d81e      	bhi.n	403486 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403448:	281f      	cmp	r0, #31
  40344a:	d80c      	bhi.n	403466 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40344c:	4b11      	ldr	r3, [pc, #68]	; (403494 <pmc_enable_periph_clk+0x50>)
  40344e:	699a      	ldr	r2, [r3, #24]
  403450:	2301      	movs	r3, #1
  403452:	4083      	lsls	r3, r0
  403454:	4393      	bics	r3, r2
  403456:	d018      	beq.n	40348a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403458:	2301      	movs	r3, #1
  40345a:	fa03 f000 	lsl.w	r0, r3, r0
  40345e:	4b0d      	ldr	r3, [pc, #52]	; (403494 <pmc_enable_periph_clk+0x50>)
  403460:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403462:	2000      	movs	r0, #0
  403464:	4770      	bx	lr
		ul_id -= 32;
  403466:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403468:	4b0a      	ldr	r3, [pc, #40]	; (403494 <pmc_enable_periph_clk+0x50>)
  40346a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40346e:	2301      	movs	r3, #1
  403470:	4083      	lsls	r3, r0
  403472:	4393      	bics	r3, r2
  403474:	d00b      	beq.n	40348e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  403476:	2301      	movs	r3, #1
  403478:	fa03 f000 	lsl.w	r0, r3, r0
  40347c:	4b05      	ldr	r3, [pc, #20]	; (403494 <pmc_enable_periph_clk+0x50>)
  40347e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  403482:	2000      	movs	r0, #0
  403484:	4770      	bx	lr
		return 1;
  403486:	2001      	movs	r0, #1
  403488:	4770      	bx	lr
	return 0;
  40348a:	2000      	movs	r0, #0
  40348c:	4770      	bx	lr
  40348e:	2000      	movs	r0, #0
}
  403490:	4770      	bx	lr
  403492:	bf00      	nop
  403494:	400e0600 	.word	0x400e0600

00403498 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  403498:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40349a:	4b07      	ldr	r3, [pc, #28]	; (4034b8 <spi_enable_clock+0x20>)
  40349c:	4298      	cmp	r0, r3
  40349e:	d003      	beq.n	4034a8 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4034a0:	4b06      	ldr	r3, [pc, #24]	; (4034bc <spi_enable_clock+0x24>)
  4034a2:	4298      	cmp	r0, r3
  4034a4:	d004      	beq.n	4034b0 <spi_enable_clock+0x18>
  4034a6:	bd08      	pop	{r3, pc}
  4034a8:	2015      	movs	r0, #21
  4034aa:	4b05      	ldr	r3, [pc, #20]	; (4034c0 <spi_enable_clock+0x28>)
  4034ac:	4798      	blx	r3
  4034ae:	bd08      	pop	{r3, pc}
  4034b0:	202a      	movs	r0, #42	; 0x2a
  4034b2:	4b03      	ldr	r3, [pc, #12]	; (4034c0 <spi_enable_clock+0x28>)
  4034b4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4034b6:	e7f6      	b.n	4034a6 <spi_enable_clock+0xe>
  4034b8:	40008000 	.word	0x40008000
  4034bc:	40058000 	.word	0x40058000
  4034c0:	00403445 	.word	0x00403445

004034c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4034c4:	6843      	ldr	r3, [r0, #4]
  4034c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4034ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4034cc:	6843      	ldr	r3, [r0, #4]
  4034ce:	0409      	lsls	r1, r1, #16
  4034d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4034d4:	4319      	orrs	r1, r3
  4034d6:	6041      	str	r1, [r0, #4]
  4034d8:	4770      	bx	lr

004034da <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4034da:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4034dc:	f643 2399 	movw	r3, #15001	; 0x3a99
  4034e0:	6904      	ldr	r4, [r0, #16]
  4034e2:	f014 0f01 	tst.w	r4, #1
  4034e6:	d103      	bne.n	4034f0 <spi_read+0x16>
		if (!timeout--) {
  4034e8:	3b01      	subs	r3, #1
  4034ea:	d1f9      	bne.n	4034e0 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  4034ec:	2001      	movs	r0, #1
  4034ee:	e009      	b.n	403504 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  4034f0:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4034f2:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4034f4:	f010 0f02 	tst.w	r0, #2
  4034f8:	d002      	beq.n	403500 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4034fa:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4034fe:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  403500:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  403502:	2000      	movs	r0, #0
}
  403504:	f85d 4b04 	ldr.w	r4, [sp], #4
  403508:	4770      	bx	lr

0040350a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40350a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40350c:	f643 2499 	movw	r4, #15001	; 0x3a99
  403510:	6905      	ldr	r5, [r0, #16]
  403512:	f015 0f02 	tst.w	r5, #2
  403516:	d103      	bne.n	403520 <spi_write+0x16>
		if (!timeout--) {
  403518:	3c01      	subs	r4, #1
  40351a:	d1f9      	bne.n	403510 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40351c:	2001      	movs	r0, #1
  40351e:	e00c      	b.n	40353a <spi_write+0x30>
  403520:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  403522:	f014 0f02 	tst.w	r4, #2
  403526:	d006      	beq.n	403536 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  403528:	0412      	lsls	r2, r2, #16
  40352a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40352e:	4311      	orrs	r1, r2
		if (uc_last) {
  403530:	b10b      	cbz	r3, 403536 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  403532:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  403536:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  403538:	2000      	movs	r0, #0
}
  40353a:	bc30      	pop	{r4, r5}
  40353c:	4770      	bx	lr

0040353e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40353e:	b932      	cbnz	r2, 40354e <spi_set_clock_polarity+0x10>
  403540:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  403544:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403546:	f023 0301 	bic.w	r3, r3, #1
  40354a:	6303      	str	r3, [r0, #48]	; 0x30
  40354c:	4770      	bx	lr
  40354e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  403552:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403554:	f043 0301 	orr.w	r3, r3, #1
  403558:	6303      	str	r3, [r0, #48]	; 0x30
  40355a:	4770      	bx	lr

0040355c <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40355c:	b932      	cbnz	r2, 40356c <spi_set_clock_phase+0x10>
  40355e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  403562:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403564:	f023 0302 	bic.w	r3, r3, #2
  403568:	6303      	str	r3, [r0, #48]	; 0x30
  40356a:	4770      	bx	lr
  40356c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  403570:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403572:	f043 0302 	orr.w	r3, r3, #2
  403576:	6303      	str	r3, [r0, #48]	; 0x30
  403578:	4770      	bx	lr

0040357a <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40357a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40357e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403580:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  403584:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  403586:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403588:	431a      	orrs	r2, r3
  40358a:	630a      	str	r2, [r1, #48]	; 0x30
  40358c:	4770      	bx	lr

0040358e <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40358e:	1e43      	subs	r3, r0, #1
  403590:	4419      	add	r1, r3
  403592:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  403596:	1e43      	subs	r3, r0, #1
  403598:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  40359a:	bf94      	ite	ls
  40359c:	b200      	sxthls	r0, r0
		return -1;
  40359e:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4035a2:	4770      	bx	lr

004035a4 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4035a4:	b17a      	cbz	r2, 4035c6 <spi_set_baudrate_div+0x22>
{
  4035a6:	b410      	push	{r4}
  4035a8:	4614      	mov	r4, r2
  4035aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4035ae:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4035b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4035b4:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4035b6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4035b8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4035bc:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4035be:	2000      	movs	r0, #0
}
  4035c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4035c4:	4770      	bx	lr
        return -1;
  4035c6:	f04f 30ff 	mov.w	r0, #4294967295
  4035ca:	4770      	bx	lr

004035cc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4035cc:	b410      	push	{r4}
  4035ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4035d2:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4035d4:	b280      	uxth	r0, r0
  4035d6:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4035d8:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4035da:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4035de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4035e2:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4035e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4035e8:	4770      	bx	lr

004035ea <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4035ea:	6943      	ldr	r3, [r0, #20]
  4035ec:	f013 0f02 	tst.w	r3, #2
  4035f0:	d002      	beq.n	4035f8 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4035f2:	61c1      	str	r1, [r0, #28]
	return 0;
  4035f4:	2000      	movs	r0, #0
  4035f6:	4770      	bx	lr
		return 1;
  4035f8:	2001      	movs	r0, #1
}
  4035fa:	4770      	bx	lr

004035fc <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4035fc:	6943      	ldr	r3, [r0, #20]
  4035fe:	f013 0f01 	tst.w	r3, #1
  403602:	d003      	beq.n	40360c <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  403604:	6983      	ldr	r3, [r0, #24]
  403606:	700b      	strb	r3, [r1, #0]
	return 0;
  403608:	2000      	movs	r0, #0
  40360a:	4770      	bx	lr
		return 1;
  40360c:	2001      	movs	r0, #1
}
  40360e:	4770      	bx	lr

00403610 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403610:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  403612:	010b      	lsls	r3, r1, #4
  403614:	4293      	cmp	r3, r2
  403616:	d914      	bls.n	403642 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403618:	00c9      	lsls	r1, r1, #3
  40361a:	084b      	lsrs	r3, r1, #1
  40361c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  403620:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  403624:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403626:	1e5c      	subs	r4, r3, #1
  403628:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40362c:	428c      	cmp	r4, r1
  40362e:	d901      	bls.n	403634 <usart_set_async_baudrate+0x24>
		return 1;
  403630:	2001      	movs	r0, #1
  403632:	e017      	b.n	403664 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  403634:	6841      	ldr	r1, [r0, #4]
  403636:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40363a:	6041      	str	r1, [r0, #4]
  40363c:	e00c      	b.n	403658 <usart_set_async_baudrate+0x48>
		return 1;
  40363e:	2001      	movs	r0, #1
  403640:	e010      	b.n	403664 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403642:	0859      	lsrs	r1, r3, #1
  403644:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  403648:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40364c:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40364e:	1e5c      	subs	r4, r3, #1
  403650:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  403654:	428c      	cmp	r4, r1
  403656:	d8f2      	bhi.n	40363e <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403658:	0412      	lsls	r2, r2, #16
  40365a:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40365e:	431a      	orrs	r2, r3
  403660:	6202      	str	r2, [r0, #32]

	return 0;
  403662:	2000      	movs	r0, #0
}
  403664:	f85d 4b04 	ldr.w	r4, [sp], #4
  403668:	4770      	bx	lr
	...

0040366c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40366c:	4b08      	ldr	r3, [pc, #32]	; (403690 <usart_reset+0x24>)
  40366e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  403672:	2300      	movs	r3, #0
  403674:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  403676:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403678:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40367a:	2388      	movs	r3, #136	; 0x88
  40367c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40367e:	2324      	movs	r3, #36	; 0x24
  403680:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  403682:	f44f 7380 	mov.w	r3, #256	; 0x100
  403686:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  403688:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40368c:	6003      	str	r3, [r0, #0]
  40368e:	4770      	bx	lr
  403690:	55534100 	.word	0x55534100

00403694 <usart_init_rs232>:
{
  403694:	b570      	push	{r4, r5, r6, lr}
  403696:	4605      	mov	r5, r0
  403698:	460c      	mov	r4, r1
  40369a:	4616      	mov	r6, r2
	usart_reset(p_usart);
  40369c:	4b0f      	ldr	r3, [pc, #60]	; (4036dc <usart_init_rs232+0x48>)
  40369e:	4798      	blx	r3
	ul_reg_val = 0;
  4036a0:	2200      	movs	r2, #0
  4036a2:	4b0f      	ldr	r3, [pc, #60]	; (4036e0 <usart_init_rs232+0x4c>)
  4036a4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4036a6:	b1a4      	cbz	r4, 4036d2 <usart_init_rs232+0x3e>
  4036a8:	4632      	mov	r2, r6
  4036aa:	6821      	ldr	r1, [r4, #0]
  4036ac:	4628      	mov	r0, r5
  4036ae:	4b0d      	ldr	r3, [pc, #52]	; (4036e4 <usart_init_rs232+0x50>)
  4036b0:	4798      	blx	r3
  4036b2:	4602      	mov	r2, r0
  4036b4:	b978      	cbnz	r0, 4036d6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4036b6:	6863      	ldr	r3, [r4, #4]
  4036b8:	68a1      	ldr	r1, [r4, #8]
  4036ba:	430b      	orrs	r3, r1
  4036bc:	6921      	ldr	r1, [r4, #16]
  4036be:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4036c0:	68e1      	ldr	r1, [r4, #12]
  4036c2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4036c4:	4906      	ldr	r1, [pc, #24]	; (4036e0 <usart_init_rs232+0x4c>)
  4036c6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4036c8:	6869      	ldr	r1, [r5, #4]
  4036ca:	430b      	orrs	r3, r1
  4036cc:	606b      	str	r3, [r5, #4]
}
  4036ce:	4610      	mov	r0, r2
  4036d0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4036d2:	2201      	movs	r2, #1
  4036d4:	e7fb      	b.n	4036ce <usart_init_rs232+0x3a>
  4036d6:	2201      	movs	r2, #1
  4036d8:	e7f9      	b.n	4036ce <usart_init_rs232+0x3a>
  4036da:	bf00      	nop
  4036dc:	0040366d 	.word	0x0040366d
  4036e0:	20400a90 	.word	0x20400a90
  4036e4:	00403611 	.word	0x00403611

004036e8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4036e8:	2340      	movs	r3, #64	; 0x40
  4036ea:	6003      	str	r3, [r0, #0]
  4036ec:	4770      	bx	lr

004036ee <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4036ee:	2310      	movs	r3, #16
  4036f0:	6003      	str	r3, [r0, #0]
  4036f2:	4770      	bx	lr

004036f4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4036f4:	6943      	ldr	r3, [r0, #20]
  4036f6:	f013 0f02 	tst.w	r3, #2
  4036fa:	d004      	beq.n	403706 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4036fc:	f3c1 0108 	ubfx	r1, r1, #0, #9
  403700:	61c1      	str	r1, [r0, #28]
	return 0;
  403702:	2000      	movs	r0, #0
  403704:	4770      	bx	lr
		return 1;
  403706:	2001      	movs	r0, #1
}
  403708:	4770      	bx	lr

0040370a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40370a:	6943      	ldr	r3, [r0, #20]
  40370c:	f013 0f01 	tst.w	r3, #1
  403710:	d005      	beq.n	40371e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  403712:	6983      	ldr	r3, [r0, #24]
  403714:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403718:	600b      	str	r3, [r1, #0]
	return 0;
  40371a:	2000      	movs	r0, #0
  40371c:	4770      	bx	lr
		return 1;
  40371e:	2001      	movs	r0, #1
}
  403720:	4770      	bx	lr

00403722 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403722:	e7fe      	b.n	403722 <Dummy_Handler>

00403724 <Reset_Handler>:
{
  403724:	b500      	push	{lr}
  403726:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  403728:	4b25      	ldr	r3, [pc, #148]	; (4037c0 <Reset_Handler+0x9c>)
  40372a:	4a26      	ldr	r2, [pc, #152]	; (4037c4 <Reset_Handler+0xa0>)
  40372c:	429a      	cmp	r2, r3
  40372e:	d010      	beq.n	403752 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  403730:	4b25      	ldr	r3, [pc, #148]	; (4037c8 <Reset_Handler+0xa4>)
  403732:	4a23      	ldr	r2, [pc, #140]	; (4037c0 <Reset_Handler+0x9c>)
  403734:	429a      	cmp	r2, r3
  403736:	d20c      	bcs.n	403752 <Reset_Handler+0x2e>
  403738:	3b01      	subs	r3, #1
  40373a:	1a9b      	subs	r3, r3, r2
  40373c:	f023 0303 	bic.w	r3, r3, #3
  403740:	3304      	adds	r3, #4
  403742:	4413      	add	r3, r2
  403744:	491f      	ldr	r1, [pc, #124]	; (4037c4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  403746:	f851 0b04 	ldr.w	r0, [r1], #4
  40374a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40374e:	429a      	cmp	r2, r3
  403750:	d1f9      	bne.n	403746 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  403752:	4b1e      	ldr	r3, [pc, #120]	; (4037cc <Reset_Handler+0xa8>)
  403754:	4a1e      	ldr	r2, [pc, #120]	; (4037d0 <Reset_Handler+0xac>)
  403756:	429a      	cmp	r2, r3
  403758:	d20a      	bcs.n	403770 <Reset_Handler+0x4c>
  40375a:	3b01      	subs	r3, #1
  40375c:	1a9b      	subs	r3, r3, r2
  40375e:	f023 0303 	bic.w	r3, r3, #3
  403762:	3304      	adds	r3, #4
  403764:	4413      	add	r3, r2
                *pDest++ = 0;
  403766:	2100      	movs	r1, #0
  403768:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40376c:	4293      	cmp	r3, r2
  40376e:	d1fb      	bne.n	403768 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403770:	4a18      	ldr	r2, [pc, #96]	; (4037d4 <Reset_Handler+0xb0>)
  403772:	4b19      	ldr	r3, [pc, #100]	; (4037d8 <Reset_Handler+0xb4>)
  403774:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403778:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40377a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40377e:	fab3 f383 	clz	r3, r3
  403782:	095b      	lsrs	r3, r3, #5
  403784:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  403786:	b672      	cpsid	i
  __ASM volatile ("dmb");
  403788:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40378c:	2200      	movs	r2, #0
  40378e:	4b13      	ldr	r3, [pc, #76]	; (4037dc <Reset_Handler+0xb8>)
  403790:	701a      	strb	r2, [r3, #0]
	return flags;
  403792:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  403794:	4a12      	ldr	r2, [pc, #72]	; (4037e0 <Reset_Handler+0xbc>)
  403796:	6813      	ldr	r3, [r2, #0]
  403798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40379c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40379e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4037a2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4037a6:	b129      	cbz	r1, 4037b4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4037a8:	2201      	movs	r2, #1
  4037aa:	4b0c      	ldr	r3, [pc, #48]	; (4037dc <Reset_Handler+0xb8>)
  4037ac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4037ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4037b2:	b662      	cpsie	i
        __libc_init_array();
  4037b4:	4b0b      	ldr	r3, [pc, #44]	; (4037e4 <Reset_Handler+0xc0>)
  4037b6:	4798      	blx	r3
        main();
  4037b8:	4b0b      	ldr	r3, [pc, #44]	; (4037e8 <Reset_Handler+0xc4>)
  4037ba:	4798      	blx	r3
  4037bc:	e7fe      	b.n	4037bc <Reset_Handler+0x98>
  4037be:	bf00      	nop
  4037c0:	20400000 	.word	0x20400000
  4037c4:	00407f58 	.word	0x00407f58
  4037c8:	204009d0 	.word	0x204009d0
  4037cc:	20401144 	.word	0x20401144
  4037d0:	204009d0 	.word	0x204009d0
  4037d4:	e000ed00 	.word	0xe000ed00
  4037d8:	00400000 	.word	0x00400000
  4037dc:	20400014 	.word	0x20400014
  4037e0:	e000ed88 	.word	0xe000ed88
  4037e4:	00403f91 	.word	0x00403f91
  4037e8:	00403da9 	.word	0x00403da9

004037ec <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4037ec:	4b3b      	ldr	r3, [pc, #236]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  4037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4037f0:	f003 0303 	and.w	r3, r3, #3
  4037f4:	2b01      	cmp	r3, #1
  4037f6:	d01d      	beq.n	403834 <SystemCoreClockUpdate+0x48>
  4037f8:	b183      	cbz	r3, 40381c <SystemCoreClockUpdate+0x30>
  4037fa:	2b02      	cmp	r3, #2
  4037fc:	d036      	beq.n	40386c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4037fe:	4b37      	ldr	r3, [pc, #220]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  403800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403802:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403806:	2b70      	cmp	r3, #112	; 0x70
  403808:	d05f      	beq.n	4038ca <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40380a:	4b34      	ldr	r3, [pc, #208]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  40380c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40380e:	4934      	ldr	r1, [pc, #208]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403810:	f3c2 1202 	ubfx	r2, r2, #4, #3
  403814:	680b      	ldr	r3, [r1, #0]
  403816:	40d3      	lsrs	r3, r2
  403818:	600b      	str	r3, [r1, #0]
  40381a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40381c:	4b31      	ldr	r3, [pc, #196]	; (4038e4 <SystemCoreClockUpdate+0xf8>)
  40381e:	695b      	ldr	r3, [r3, #20]
  403820:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403824:	bf14      	ite	ne
  403826:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40382a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40382e:	4b2c      	ldr	r3, [pc, #176]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403830:	601a      	str	r2, [r3, #0]
  403832:	e7e4      	b.n	4037fe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403834:	4b29      	ldr	r3, [pc, #164]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  403836:	6a1b      	ldr	r3, [r3, #32]
  403838:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40383c:	d003      	beq.n	403846 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40383e:	4a2a      	ldr	r2, [pc, #168]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403840:	4b27      	ldr	r3, [pc, #156]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403842:	601a      	str	r2, [r3, #0]
  403844:	e7db      	b.n	4037fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403846:	4a29      	ldr	r2, [pc, #164]	; (4038ec <SystemCoreClockUpdate+0x100>)
  403848:	4b25      	ldr	r3, [pc, #148]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  40384a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40384c:	4b23      	ldr	r3, [pc, #140]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  40384e:	6a1b      	ldr	r3, [r3, #32]
  403850:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403854:	2b10      	cmp	r3, #16
  403856:	d005      	beq.n	403864 <SystemCoreClockUpdate+0x78>
  403858:	2b20      	cmp	r3, #32
  40385a:	d1d0      	bne.n	4037fe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40385c:	4a22      	ldr	r2, [pc, #136]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  40385e:	4b20      	ldr	r3, [pc, #128]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403860:	601a      	str	r2, [r3, #0]
          break;
  403862:	e7cc      	b.n	4037fe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  403864:	4a22      	ldr	r2, [pc, #136]	; (4038f0 <SystemCoreClockUpdate+0x104>)
  403866:	4b1e      	ldr	r3, [pc, #120]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403868:	601a      	str	r2, [r3, #0]
          break;
  40386a:	e7c8      	b.n	4037fe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40386c:	4b1b      	ldr	r3, [pc, #108]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  40386e:	6a1b      	ldr	r3, [r3, #32]
  403870:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403874:	d016      	beq.n	4038a4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  403876:	4a1c      	ldr	r2, [pc, #112]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403878:	4b19      	ldr	r3, [pc, #100]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  40387a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40387c:	4b17      	ldr	r3, [pc, #92]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  40387e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403880:	f003 0303 	and.w	r3, r3, #3
  403884:	2b02      	cmp	r3, #2
  403886:	d1ba      	bne.n	4037fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403888:	4a14      	ldr	r2, [pc, #80]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  40388a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40388c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40388e:	4814      	ldr	r0, [pc, #80]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403890:	f3c1 410a 	ubfx	r1, r1, #16, #11
  403894:	6803      	ldr	r3, [r0, #0]
  403896:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40389a:	b2d2      	uxtb	r2, r2
  40389c:	fbb3 f3f2 	udiv	r3, r3, r2
  4038a0:	6003      	str	r3, [r0, #0]
  4038a2:	e7ac      	b.n	4037fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4038a4:	4a11      	ldr	r2, [pc, #68]	; (4038ec <SystemCoreClockUpdate+0x100>)
  4038a6:	4b0e      	ldr	r3, [pc, #56]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038a8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4038aa:	4b0c      	ldr	r3, [pc, #48]	; (4038dc <SystemCoreClockUpdate+0xf0>)
  4038ac:	6a1b      	ldr	r3, [r3, #32]
  4038ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4038b2:	2b10      	cmp	r3, #16
  4038b4:	d005      	beq.n	4038c2 <SystemCoreClockUpdate+0xd6>
  4038b6:	2b20      	cmp	r3, #32
  4038b8:	d1e0      	bne.n	40387c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4038ba:	4a0b      	ldr	r2, [pc, #44]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  4038bc:	4b08      	ldr	r3, [pc, #32]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038be:	601a      	str	r2, [r3, #0]
          break;
  4038c0:	e7dc      	b.n	40387c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4038c2:	4a0b      	ldr	r2, [pc, #44]	; (4038f0 <SystemCoreClockUpdate+0x104>)
  4038c4:	4b06      	ldr	r3, [pc, #24]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038c6:	601a      	str	r2, [r3, #0]
          break;
  4038c8:	e7d8      	b.n	40387c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4038ca:	4a05      	ldr	r2, [pc, #20]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038cc:	6813      	ldr	r3, [r2, #0]
  4038ce:	4909      	ldr	r1, [pc, #36]	; (4038f4 <SystemCoreClockUpdate+0x108>)
  4038d0:	fba1 1303 	umull	r1, r3, r1, r3
  4038d4:	085b      	lsrs	r3, r3, #1
  4038d6:	6013      	str	r3, [r2, #0]
  4038d8:	4770      	bx	lr
  4038da:	bf00      	nop
  4038dc:	400e0600 	.word	0x400e0600
  4038e0:	20400018 	.word	0x20400018
  4038e4:	400e1810 	.word	0x400e1810
  4038e8:	00b71b00 	.word	0x00b71b00
  4038ec:	003d0900 	.word	0x003d0900
  4038f0:	007a1200 	.word	0x007a1200
  4038f4:	aaaaaaab 	.word	0xaaaaaaab

004038f8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4038f8:	4b12      	ldr	r3, [pc, #72]	; (403944 <system_init_flash+0x4c>)
  4038fa:	4298      	cmp	r0, r3
  4038fc:	d911      	bls.n	403922 <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4038fe:	4b12      	ldr	r3, [pc, #72]	; (403948 <system_init_flash+0x50>)
  403900:	4298      	cmp	r0, r3
  403902:	d913      	bls.n	40392c <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  403904:	4b11      	ldr	r3, [pc, #68]	; (40394c <system_init_flash+0x54>)
  403906:	4298      	cmp	r0, r3
  403908:	d914      	bls.n	403934 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40390a:	4b11      	ldr	r3, [pc, #68]	; (403950 <system_init_flash+0x58>)
  40390c:	4298      	cmp	r0, r3
  40390e:	d915      	bls.n	40393c <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  403910:	4b10      	ldr	r3, [pc, #64]	; (403954 <system_init_flash+0x5c>)
  403912:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403914:	bf94      	ite	ls
  403916:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40391a:	4a0f      	ldrhi	r2, [pc, #60]	; (403958 <system_init_flash+0x60>)
  40391c:	4b0f      	ldr	r3, [pc, #60]	; (40395c <system_init_flash+0x64>)
  40391e:	601a      	str	r2, [r3, #0]
  403920:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403922:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403926:	4b0d      	ldr	r3, [pc, #52]	; (40395c <system_init_flash+0x64>)
  403928:	601a      	str	r2, [r3, #0]
  40392a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40392c:	4a0c      	ldr	r2, [pc, #48]	; (403960 <system_init_flash+0x68>)
  40392e:	4b0b      	ldr	r3, [pc, #44]	; (40395c <system_init_flash+0x64>)
  403930:	601a      	str	r2, [r3, #0]
  403932:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403934:	4a0b      	ldr	r2, [pc, #44]	; (403964 <system_init_flash+0x6c>)
  403936:	4b09      	ldr	r3, [pc, #36]	; (40395c <system_init_flash+0x64>)
  403938:	601a      	str	r2, [r3, #0]
  40393a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40393c:	4a0a      	ldr	r2, [pc, #40]	; (403968 <system_init_flash+0x70>)
  40393e:	4b07      	ldr	r3, [pc, #28]	; (40395c <system_init_flash+0x64>)
  403940:	601a      	str	r2, [r3, #0]
  403942:	4770      	bx	lr
  403944:	01312cff 	.word	0x01312cff
  403948:	026259ff 	.word	0x026259ff
  40394c:	039386ff 	.word	0x039386ff
  403950:	04c4b3ff 	.word	0x04c4b3ff
  403954:	05f5e0ff 	.word	0x05f5e0ff
  403958:	04000500 	.word	0x04000500
  40395c:	400e0c00 	.word	0x400e0c00
  403960:	04000100 	.word	0x04000100
  403964:	04000200 	.word	0x04000200
  403968:	04000300 	.word	0x04000300

0040396c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40396c:	4b0a      	ldr	r3, [pc, #40]	; (403998 <_sbrk+0x2c>)
  40396e:	681b      	ldr	r3, [r3, #0]
  403970:	b153      	cbz	r3, 403988 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  403972:	4b09      	ldr	r3, [pc, #36]	; (403998 <_sbrk+0x2c>)
  403974:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403976:	181a      	adds	r2, r3, r0
  403978:	4908      	ldr	r1, [pc, #32]	; (40399c <_sbrk+0x30>)
  40397a:	4291      	cmp	r1, r2
  40397c:	db08      	blt.n	403990 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40397e:	4610      	mov	r0, r2
  403980:	4a05      	ldr	r2, [pc, #20]	; (403998 <_sbrk+0x2c>)
  403982:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  403984:	4618      	mov	r0, r3
  403986:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  403988:	4a05      	ldr	r2, [pc, #20]	; (4039a0 <_sbrk+0x34>)
  40398a:	4b03      	ldr	r3, [pc, #12]	; (403998 <_sbrk+0x2c>)
  40398c:	601a      	str	r2, [r3, #0]
  40398e:	e7f0      	b.n	403972 <_sbrk+0x6>
		return (caddr_t) -1;	
  403990:	f04f 30ff 	mov.w	r0, #4294967295
}
  403994:	4770      	bx	lr
  403996:	bf00      	nop
  403998:	20400a94 	.word	0x20400a94
  40399c:	2045fffc 	.word	0x2045fffc
  4039a0:	20403348 	.word	0x20403348

004039a4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4039a4:	f04f 30ff 	mov.w	r0, #4294967295
  4039a8:	4770      	bx	lr

004039aa <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4039aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4039ae:	604b      	str	r3, [r1, #4]

	return 0;
}
  4039b0:	2000      	movs	r0, #0
  4039b2:	4770      	bx	lr

004039b4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4039b4:	2001      	movs	r0, #1
  4039b6:	4770      	bx	lr

004039b8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4039b8:	2000      	movs	r0, #0
  4039ba:	4770      	bx	lr

004039bc <resolve_cb>:
 * \param[in] hostIp Server IP.
 *
 * \return None.
 */
static void resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
  4039bc:	b510      	push	{r4, lr}
  4039be:	b082      	sub	sp, #8
	gu32HostIp = hostIp;
  4039c0:	4b07      	ldr	r3, [pc, #28]	; (4039e0 <resolve_cb+0x24>)
  4039c2:	6019      	str	r1, [r3, #0]
	gbHostIpByName = true;
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
  4039c4:	0e0b      	lsrs	r3, r1, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  4039c6:	9301      	str	r3, [sp, #4]
  4039c8:	f3c1 4307 	ubfx	r3, r1, #16, #8
  4039cc:	9300      	str	r3, [sp, #0]
  4039ce:	f3c1 2307 	ubfx	r3, r1, #8, #8
  4039d2:	b2ca      	uxtb	r2, r1
  4039d4:	4601      	mov	r1, r0
  4039d6:	4803      	ldr	r0, [pc, #12]	; (4039e4 <resolve_cb+0x28>)
  4039d8:	4c03      	ldr	r4, [pc, #12]	; (4039e8 <resolve_cb+0x2c>)
  4039da:	47a0      	blx	r4
}
  4039dc:	b002      	add	sp, #8
  4039de:	bd10      	pop	{r4, pc}
  4039e0:	20401014 	.word	0x20401014
  4039e4:	00407cb0 	.word	0x00407cb0
  4039e8:	00403fe1 	.word	0x00403fe1

004039ec <socket_cb>:
 */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{

	/* Check for socket event on TCP socket. */
	if (sock == tcp_client_socket) {
  4039ec:	4b3b      	ldr	r3, [pc, #236]	; (403adc <socket_cb+0xf0>)
  4039ee:	f993 3000 	ldrsb.w	r3, [r3]
  4039f2:	4283      	cmp	r3, r0
  4039f4:	d000      	beq.n	4039f8 <socket_cb+0xc>
  4039f6:	4770      	bx	lr
{
  4039f8:	b570      	push	{r4, r5, r6, lr}
  4039fa:	4614      	mov	r4, r2

		switch (u8Msg) {
  4039fc:	2905      	cmp	r1, #5
  4039fe:	d002      	beq.n	403a06 <socket_cb+0x1a>
  403a00:	2906      	cmp	r1, #6
  403a02:	d047      	beq.n	403a94 <socket_cb+0xa8>
  403a04:	bd70      	pop	{r4, r5, r6, pc}
		case SOCKET_MSG_CONNECT:
		{
      printf("socket_msg_connect\n");
  403a06:	4836      	ldr	r0, [pc, #216]	; (403ae0 <socket_cb+0xf4>)
  403a08:	4b36      	ldr	r3, [pc, #216]	; (403ae4 <socket_cb+0xf8>)
  403a0a:	4798      	blx	r3
			if (gbTcpConnection) {
  403a0c:	4b36      	ldr	r3, [pc, #216]	; (403ae8 <socket_cb+0xfc>)
  403a0e:	781b      	ldrb	r3, [r3, #0]
  403a10:	2b00      	cmp	r3, #0
  403a12:	d04e      	beq.n	403ab2 <socket_cb+0xc6>
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  403a14:	4d35      	ldr	r5, [pc, #212]	; (403aec <socket_cb+0x100>)
  403a16:	f44f 62af 	mov.w	r2, #1400	; 0x578
  403a1a:	2100      	movs	r1, #0
  403a1c:	4628      	mov	r0, r5
  403a1e:	4b34      	ldr	r3, [pc, #208]	; (403af0 <socket_cb+0x104>)
  403a20:	4798      	blx	r3
				sprintf((char *)gau8ReceivedBuffer, "%s", MAIN_PREFIX_BUFFER);
  403a22:	4e34      	ldr	r6, [pc, #208]	; (403af4 <socket_cb+0x108>)
  403a24:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403a26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403a28:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403a2c:	6833      	ldr	r3, [r6, #0]
  403a2e:	702b      	strb	r3, [r5, #0]

				tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
				if (pstrConnect && pstrConnect->s8Error >= SOCK_ERR_NO_ERROR) {
  403a30:	b314      	cbz	r4, 403a78 <socket_cb+0x8c>
  403a32:	f994 3001 	ldrsb.w	r3, [r4, #1]
  403a36:	2b00      	cmp	r3, #0
  403a38:	db1e      	blt.n	403a78 <socket_cb+0x8c>
          printf("send \n");
  403a3a:	482f      	ldr	r0, [pc, #188]	; (403af8 <socket_cb+0x10c>)
  403a3c:	4b29      	ldr	r3, [pc, #164]	; (403ae4 <socket_cb+0xf8>)
  403a3e:	4798      	blx	r3
					send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  403a40:	f1a5 0420 	sub.w	r4, r5, #32
  403a44:	4620      	mov	r0, r4
  403a46:	4b2d      	ldr	r3, [pc, #180]	; (403afc <socket_cb+0x110>)
  403a48:	4798      	blx	r3
  403a4a:	4d24      	ldr	r5, [pc, #144]	; (403adc <socket_cb+0xf0>)
  403a4c:	2300      	movs	r3, #0
  403a4e:	b282      	uxth	r2, r0
  403a50:	4621      	mov	r1, r4
  403a52:	f995 0000 	ldrsb.w	r0, [r5]
  403a56:	4e2a      	ldr	r6, [pc, #168]	; (403b00 <socket_cb+0x114>)
  403a58:	47b0      	blx	r6

					memset(gau8ReceivedBuffer, 0, MAIN_WIFI_M2M_BUFFER_SIZE);
  403a5a:	f44f 66af 	mov.w	r6, #1400	; 0x578
  403a5e:	4632      	mov	r2, r6
  403a60:	2100      	movs	r1, #0
  403a62:	4620      	mov	r0, r4
  403a64:	4b22      	ldr	r3, [pc, #136]	; (403af0 <socket_cb+0x104>)
  403a66:	4798      	blx	r3
					recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  403a68:	2300      	movs	r3, #0
  403a6a:	4632      	mov	r2, r6
  403a6c:	4621      	mov	r1, r4
  403a6e:	f995 0000 	ldrsb.w	r0, [r5]
  403a72:	4c24      	ldr	r4, [pc, #144]	; (403b04 <socket_cb+0x118>)
  403a74:	47a0      	blx	r4
  403a76:	bd70      	pop	{r4, r5, r6, pc}
				} else {
					printf("socket_cb: connect error!\r\n");
  403a78:	4823      	ldr	r0, [pc, #140]	; (403b08 <socket_cb+0x11c>)
  403a7a:	4b1a      	ldr	r3, [pc, #104]	; (403ae4 <socket_cb+0xf8>)
  403a7c:	4798      	blx	r3
					gbTcpConnection = false;
  403a7e:	2200      	movs	r2, #0
  403a80:	4b19      	ldr	r3, [pc, #100]	; (403ae8 <socket_cb+0xfc>)
  403a82:	701a      	strb	r2, [r3, #0]
					close(tcp_client_socket);
  403a84:	4c15      	ldr	r4, [pc, #84]	; (403adc <socket_cb+0xf0>)
  403a86:	f994 0000 	ldrsb.w	r0, [r4]
  403a8a:	4b20      	ldr	r3, [pc, #128]	; (403b0c <socket_cb+0x120>)
  403a8c:	4798      	blx	r3
					tcp_client_socket = -1;
  403a8e:	23ff      	movs	r3, #255	; 0xff
  403a90:	7023      	strb	r3, [r4, #0]
  403a92:	bd70      	pop	{r4, r5, r6, pc}
		{
			char *pcIndxPtr;
			char *pcEndPtr;

			tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  403a94:	b11a      	cbz	r2, 403a9e <socket_cb+0xb2>
  403a96:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  403a9a:	2b00      	cmp	r3, #0
  403a9c:	dc0a      	bgt.n	403ab4 <socket_cb+0xc8>
        printf(pstrRecv->pu8Buffer);

				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
				recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
			} else {
				printf("socket_cb: recv error!\r\n");
  403a9e:	481c      	ldr	r0, [pc, #112]	; (403b10 <socket_cb+0x124>)
  403aa0:	4b10      	ldr	r3, [pc, #64]	; (403ae4 <socket_cb+0xf8>)
  403aa2:	4798      	blx	r3
				close(tcp_client_socket);
  403aa4:	4c0d      	ldr	r4, [pc, #52]	; (403adc <socket_cb+0xf0>)
  403aa6:	f994 0000 	ldrsb.w	r0, [r4]
  403aaa:	4b18      	ldr	r3, [pc, #96]	; (403b0c <socket_cb+0x120>)
  403aac:	4798      	blx	r3
				tcp_client_socket = -1;
  403aae:	23ff      	movs	r3, #255	; 0xff
  403ab0:	7023      	strb	r3, [r4, #0]
  403ab2:	bd70      	pop	{r4, r5, r6, pc}
        printf(pstrRecv->pu8Buffer);
  403ab4:	6810      	ldr	r0, [r2, #0]
  403ab6:	4b0b      	ldr	r3, [pc, #44]	; (403ae4 <socket_cb+0xf8>)
  403ab8:	4798      	blx	r3
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  403aba:	4c0c      	ldr	r4, [pc, #48]	; (403aec <socket_cb+0x100>)
  403abc:	f44f 65af 	mov.w	r5, #1400	; 0x578
  403ac0:	462a      	mov	r2, r5
  403ac2:	2100      	movs	r1, #0
  403ac4:	4620      	mov	r0, r4
  403ac6:	4b0a      	ldr	r3, [pc, #40]	; (403af0 <socket_cb+0x104>)
  403ac8:	4798      	blx	r3
				recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  403aca:	2300      	movs	r3, #0
  403acc:	462a      	mov	r2, r5
  403ace:	4621      	mov	r1, r4
  403ad0:	4802      	ldr	r0, [pc, #8]	; (403adc <socket_cb+0xf0>)
  403ad2:	f990 0000 	ldrsb.w	r0, [r0]
  403ad6:	4c0b      	ldr	r4, [pc, #44]	; (403b04 <socket_cb+0x118>)
  403ad8:	47a0      	blx	r4
  403ada:	bd70      	pop	{r4, r5, r6, pc}
  403adc:	2040001c 	.word	0x2040001c
  403ae0:	00407ce0 	.word	0x00407ce0
  403ae4:	00403fe1 	.word	0x00403fe1
  403ae8:	20401010 	.word	0x20401010
  403aec:	20400a98 	.word	0x20400a98
  403af0:	00404009 	.word	0x00404009
  403af4:	00407cf4 	.word	0x00407cf4
  403af8:	00407d18 	.word	0x00407d18
  403afc:	00404281 	.word	0x00404281
  403b00:	004029dd 	.word	0x004029dd
  403b04:	00402a79 	.word	0x00402a79
  403b08:	00407d20 	.word	0x00407d20
  403b0c:	00402b19 	.word	0x00402b19
  403b10:	00407d3c 	.word	0x00407d3c

00403b14 <wifi_cb>:
 * \param[in] pvMsg A pointer to a buffer containing the notification parameters.
 *
 * \return None.
 */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  403b14:	b510      	push	{r4, lr}
  403b16:	b082      	sub	sp, #8
	switch (u8MsgType) {
  403b18:	282c      	cmp	r0, #44	; 0x2c
  403b1a:	d003      	beq.n	403b24 <wifi_cb+0x10>
  403b1c:	2832      	cmp	r0, #50	; 0x32
  403b1e:	d013      	beq.n	403b48 <wifi_cb+0x34>
	default:
	{
		break;
	}
	}
}
  403b20:	b002      	add	sp, #8
  403b22:	bd10      	pop	{r4, pc}
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  403b24:	780b      	ldrb	r3, [r1, #0]
  403b26:	2b01      	cmp	r3, #1
  403b28:	d008      	beq.n	403b3c <wifi_cb+0x28>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  403b2a:	2b00      	cmp	r3, #0
  403b2c:	d1f8      	bne.n	403b20 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
  403b2e:	480d      	ldr	r0, [pc, #52]	; (403b64 <wifi_cb+0x50>)
  403b30:	4b0d      	ldr	r3, [pc, #52]	; (403b68 <wifi_cb+0x54>)
  403b32:	4798      	blx	r3
 			wifi_connected = 0;
  403b34:	2200      	movs	r2, #0
  403b36:	4b0d      	ldr	r3, [pc, #52]	; (403b6c <wifi_cb+0x58>)
  403b38:	701a      	strb	r2, [r3, #0]
  403b3a:	e7f1      	b.n	403b20 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
  403b3c:	480c      	ldr	r0, [pc, #48]	; (403b70 <wifi_cb+0x5c>)
  403b3e:	4b0a      	ldr	r3, [pc, #40]	; (403b68 <wifi_cb+0x54>)
  403b40:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  403b42:	4b0c      	ldr	r3, [pc, #48]	; (403b74 <wifi_cb+0x60>)
  403b44:	4798      	blx	r3
  403b46:	e7eb      	b.n	403b20 <wifi_cb+0xc>
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
  403b48:	788b      	ldrb	r3, [r1, #2]
  403b4a:	784a      	ldrb	r2, [r1, #1]
  403b4c:	7808      	ldrb	r0, [r1, #0]
  403b4e:	78c9      	ldrb	r1, [r1, #3]
  403b50:	9100      	str	r1, [sp, #0]
  403b52:	4601      	mov	r1, r0
  403b54:	4808      	ldr	r0, [pc, #32]	; (403b78 <wifi_cb+0x64>)
  403b56:	4c04      	ldr	r4, [pc, #16]	; (403b68 <wifi_cb+0x54>)
  403b58:	47a0      	blx	r4
		wifi_connected = M2M_WIFI_CONNECTED;
  403b5a:	2201      	movs	r2, #1
  403b5c:	4b03      	ldr	r3, [pc, #12]	; (403b6c <wifi_cb+0x58>)
  403b5e:	701a      	strb	r2, [r3, #0]
}
  403b60:	e7de      	b.n	403b20 <wifi_cb+0xc>
  403b62:	bf00      	nop
  403b64:	00407d78 	.word	0x00407d78
  403b68:	00403fe1 	.word	0x00403fe1
  403b6c:	20401018 	.word	0x20401018
  403b70:	00407d58 	.word	0x00407d58
  403b74:	004013d9 	.word	0x004013d9
  403b78:	00407d9c 	.word	0x00407d9c

00403b7c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b7e:	b083      	sub	sp, #12
  403b80:	4605      	mov	r5, r0
  403b82:	460c      	mov	r4, r1
	uint32_t val = 0;
  403b84:	2300      	movs	r3, #0
  403b86:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403b88:	4b2a      	ldr	r3, [pc, #168]	; (403c34 <usart_serial_getchar+0xb8>)
  403b8a:	4298      	cmp	r0, r3
  403b8c:	d013      	beq.n	403bb6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403b8e:	4b2a      	ldr	r3, [pc, #168]	; (403c38 <usart_serial_getchar+0xbc>)
  403b90:	4298      	cmp	r0, r3
  403b92:	d018      	beq.n	403bc6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403b94:	4b29      	ldr	r3, [pc, #164]	; (403c3c <usart_serial_getchar+0xc0>)
  403b96:	4298      	cmp	r0, r3
  403b98:	d01d      	beq.n	403bd6 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403b9a:	4b29      	ldr	r3, [pc, #164]	; (403c40 <usart_serial_getchar+0xc4>)
  403b9c:	429d      	cmp	r5, r3
  403b9e:	d022      	beq.n	403be6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403ba0:	4b28      	ldr	r3, [pc, #160]	; (403c44 <usart_serial_getchar+0xc8>)
  403ba2:	429d      	cmp	r5, r3
  403ba4:	d027      	beq.n	403bf6 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403ba6:	4b28      	ldr	r3, [pc, #160]	; (403c48 <usart_serial_getchar+0xcc>)
  403ba8:	429d      	cmp	r5, r3
  403baa:	d02e      	beq.n	403c0a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403bac:	4b27      	ldr	r3, [pc, #156]	; (403c4c <usart_serial_getchar+0xd0>)
  403bae:	429d      	cmp	r5, r3
  403bb0:	d035      	beq.n	403c1e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403bb2:	b003      	add	sp, #12
  403bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403bb6:	461f      	mov	r7, r3
  403bb8:	4e25      	ldr	r6, [pc, #148]	; (403c50 <usart_serial_getchar+0xd4>)
  403bba:	4621      	mov	r1, r4
  403bbc:	4638      	mov	r0, r7
  403bbe:	47b0      	blx	r6
  403bc0:	2800      	cmp	r0, #0
  403bc2:	d1fa      	bne.n	403bba <usart_serial_getchar+0x3e>
  403bc4:	e7e9      	b.n	403b9a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403bc6:	461f      	mov	r7, r3
  403bc8:	4e21      	ldr	r6, [pc, #132]	; (403c50 <usart_serial_getchar+0xd4>)
  403bca:	4621      	mov	r1, r4
  403bcc:	4638      	mov	r0, r7
  403bce:	47b0      	blx	r6
  403bd0:	2800      	cmp	r0, #0
  403bd2:	d1fa      	bne.n	403bca <usart_serial_getchar+0x4e>
  403bd4:	e7e4      	b.n	403ba0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403bd6:	461f      	mov	r7, r3
  403bd8:	4e1d      	ldr	r6, [pc, #116]	; (403c50 <usart_serial_getchar+0xd4>)
  403bda:	4621      	mov	r1, r4
  403bdc:	4638      	mov	r0, r7
  403bde:	47b0      	blx	r6
  403be0:	2800      	cmp	r0, #0
  403be2:	d1fa      	bne.n	403bda <usart_serial_getchar+0x5e>
  403be4:	e7df      	b.n	403ba6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403be6:	461f      	mov	r7, r3
  403be8:	4e19      	ldr	r6, [pc, #100]	; (403c50 <usart_serial_getchar+0xd4>)
  403bea:	4621      	mov	r1, r4
  403bec:	4638      	mov	r0, r7
  403bee:	47b0      	blx	r6
  403bf0:	2800      	cmp	r0, #0
  403bf2:	d1fa      	bne.n	403bea <usart_serial_getchar+0x6e>
  403bf4:	e7da      	b.n	403bac <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403bf6:	461e      	mov	r6, r3
  403bf8:	4d16      	ldr	r5, [pc, #88]	; (403c54 <usart_serial_getchar+0xd8>)
  403bfa:	a901      	add	r1, sp, #4
  403bfc:	4630      	mov	r0, r6
  403bfe:	47a8      	blx	r5
  403c00:	2800      	cmp	r0, #0
  403c02:	d1fa      	bne.n	403bfa <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403c04:	9b01      	ldr	r3, [sp, #4]
  403c06:	7023      	strb	r3, [r4, #0]
  403c08:	e7d3      	b.n	403bb2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403c0a:	461e      	mov	r6, r3
  403c0c:	4d11      	ldr	r5, [pc, #68]	; (403c54 <usart_serial_getchar+0xd8>)
  403c0e:	a901      	add	r1, sp, #4
  403c10:	4630      	mov	r0, r6
  403c12:	47a8      	blx	r5
  403c14:	2800      	cmp	r0, #0
  403c16:	d1fa      	bne.n	403c0e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403c18:	9b01      	ldr	r3, [sp, #4]
  403c1a:	7023      	strb	r3, [r4, #0]
  403c1c:	e7c9      	b.n	403bb2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403c1e:	461e      	mov	r6, r3
  403c20:	4d0c      	ldr	r5, [pc, #48]	; (403c54 <usart_serial_getchar+0xd8>)
  403c22:	a901      	add	r1, sp, #4
  403c24:	4630      	mov	r0, r6
  403c26:	47a8      	blx	r5
  403c28:	2800      	cmp	r0, #0
  403c2a:	d1fa      	bne.n	403c22 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403c2c:	9b01      	ldr	r3, [sp, #4]
  403c2e:	7023      	strb	r3, [r4, #0]
}
  403c30:	e7bf      	b.n	403bb2 <usart_serial_getchar+0x36>
  403c32:	bf00      	nop
  403c34:	400e0800 	.word	0x400e0800
  403c38:	400e0a00 	.word	0x400e0a00
  403c3c:	400e1a00 	.word	0x400e1a00
  403c40:	400e1c00 	.word	0x400e1c00
  403c44:	40024000 	.word	0x40024000
  403c48:	40028000 	.word	0x40028000
  403c4c:	4002c000 	.word	0x4002c000
  403c50:	004035fd 	.word	0x004035fd
  403c54:	0040370b 	.word	0x0040370b

00403c58 <usart_serial_putchar>:
{
  403c58:	b570      	push	{r4, r5, r6, lr}
  403c5a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403c5c:	4b2a      	ldr	r3, [pc, #168]	; (403d08 <usart_serial_putchar+0xb0>)
  403c5e:	4298      	cmp	r0, r3
  403c60:	d013      	beq.n	403c8a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403c62:	4b2a      	ldr	r3, [pc, #168]	; (403d0c <usart_serial_putchar+0xb4>)
  403c64:	4298      	cmp	r0, r3
  403c66:	d019      	beq.n	403c9c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403c68:	4b29      	ldr	r3, [pc, #164]	; (403d10 <usart_serial_putchar+0xb8>)
  403c6a:	4298      	cmp	r0, r3
  403c6c:	d01f      	beq.n	403cae <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403c6e:	4b29      	ldr	r3, [pc, #164]	; (403d14 <usart_serial_putchar+0xbc>)
  403c70:	4298      	cmp	r0, r3
  403c72:	d025      	beq.n	403cc0 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403c74:	4b28      	ldr	r3, [pc, #160]	; (403d18 <usart_serial_putchar+0xc0>)
  403c76:	4298      	cmp	r0, r3
  403c78:	d02b      	beq.n	403cd2 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403c7a:	4b28      	ldr	r3, [pc, #160]	; (403d1c <usart_serial_putchar+0xc4>)
  403c7c:	4298      	cmp	r0, r3
  403c7e:	d031      	beq.n	403ce4 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403c80:	4b27      	ldr	r3, [pc, #156]	; (403d20 <usart_serial_putchar+0xc8>)
  403c82:	4298      	cmp	r0, r3
  403c84:	d037      	beq.n	403cf6 <usart_serial_putchar+0x9e>
	return 0;
  403c86:	2000      	movs	r0, #0
}
  403c88:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403c8a:	461e      	mov	r6, r3
  403c8c:	4d25      	ldr	r5, [pc, #148]	; (403d24 <usart_serial_putchar+0xcc>)
  403c8e:	4621      	mov	r1, r4
  403c90:	4630      	mov	r0, r6
  403c92:	47a8      	blx	r5
  403c94:	2800      	cmp	r0, #0
  403c96:	d1fa      	bne.n	403c8e <usart_serial_putchar+0x36>
		return 1;
  403c98:	2001      	movs	r0, #1
  403c9a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403c9c:	461e      	mov	r6, r3
  403c9e:	4d21      	ldr	r5, [pc, #132]	; (403d24 <usart_serial_putchar+0xcc>)
  403ca0:	4621      	mov	r1, r4
  403ca2:	4630      	mov	r0, r6
  403ca4:	47a8      	blx	r5
  403ca6:	2800      	cmp	r0, #0
  403ca8:	d1fa      	bne.n	403ca0 <usart_serial_putchar+0x48>
		return 1;
  403caa:	2001      	movs	r0, #1
  403cac:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403cae:	461e      	mov	r6, r3
  403cb0:	4d1c      	ldr	r5, [pc, #112]	; (403d24 <usart_serial_putchar+0xcc>)
  403cb2:	4621      	mov	r1, r4
  403cb4:	4630      	mov	r0, r6
  403cb6:	47a8      	blx	r5
  403cb8:	2800      	cmp	r0, #0
  403cba:	d1fa      	bne.n	403cb2 <usart_serial_putchar+0x5a>
		return 1;
  403cbc:	2001      	movs	r0, #1
  403cbe:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403cc0:	461e      	mov	r6, r3
  403cc2:	4d18      	ldr	r5, [pc, #96]	; (403d24 <usart_serial_putchar+0xcc>)
  403cc4:	4621      	mov	r1, r4
  403cc6:	4630      	mov	r0, r6
  403cc8:	47a8      	blx	r5
  403cca:	2800      	cmp	r0, #0
  403ccc:	d1fa      	bne.n	403cc4 <usart_serial_putchar+0x6c>
		return 1;
  403cce:	2001      	movs	r0, #1
  403cd0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403cd2:	461e      	mov	r6, r3
  403cd4:	4d14      	ldr	r5, [pc, #80]	; (403d28 <usart_serial_putchar+0xd0>)
  403cd6:	4621      	mov	r1, r4
  403cd8:	4630      	mov	r0, r6
  403cda:	47a8      	blx	r5
  403cdc:	2800      	cmp	r0, #0
  403cde:	d1fa      	bne.n	403cd6 <usart_serial_putchar+0x7e>
		return 1;
  403ce0:	2001      	movs	r0, #1
  403ce2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403ce4:	461e      	mov	r6, r3
  403ce6:	4d10      	ldr	r5, [pc, #64]	; (403d28 <usart_serial_putchar+0xd0>)
  403ce8:	4621      	mov	r1, r4
  403cea:	4630      	mov	r0, r6
  403cec:	47a8      	blx	r5
  403cee:	2800      	cmp	r0, #0
  403cf0:	d1fa      	bne.n	403ce8 <usart_serial_putchar+0x90>
		return 1;
  403cf2:	2001      	movs	r0, #1
  403cf4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403cf6:	461e      	mov	r6, r3
  403cf8:	4d0b      	ldr	r5, [pc, #44]	; (403d28 <usart_serial_putchar+0xd0>)
  403cfa:	4621      	mov	r1, r4
  403cfc:	4630      	mov	r0, r6
  403cfe:	47a8      	blx	r5
  403d00:	2800      	cmp	r0, #0
  403d02:	d1fa      	bne.n	403cfa <usart_serial_putchar+0xa2>
		return 1;
  403d04:	2001      	movs	r0, #1
  403d06:	bd70      	pop	{r4, r5, r6, pc}
  403d08:	400e0800 	.word	0x400e0800
  403d0c:	400e0a00 	.word	0x400e0a00
  403d10:	400e1a00 	.word	0x400e1a00
  403d14:	400e1c00 	.word	0x400e1c00
  403d18:	40024000 	.word	0x40024000
  403d1c:	40028000 	.word	0x40028000
  403d20:	4002c000 	.word	0x4002c000
  403d24:	004035eb 	.word	0x004035eb
  403d28:	004036f5 	.word	0x004036f5

00403d2c <inet_aton>:
{
  403d2c:	b4f0      	push	{r4, r5, r6, r7}
  403d2e:	3801      	subs	r0, #1
  register u_long acc = 0, addr = 0;
  403d30:	2400      	movs	r4, #0
  403d32:	4622      	mov	r2, r4
  int dots = 0;
  403d34:	4625      	mov	r5, r4
	        acc = 0;
  403d36:	4626      	mov	r6, r4
  403d38:	e011      	b.n	403d5e <inet_aton+0x32>
	  switch (cc) {
  403d3a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
  403d3e:	2f09      	cmp	r7, #9
  403d40:	d814      	bhi.n	403d6c <inet_aton+0x40>
	        acc = acc * 10 + (cc - '0');
  403d42:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  403d46:	eb07 0242 	add.w	r2, r7, r2, lsl #1
	        break;
  403d4a:	e007      	b.n	403d5c <inet_aton+0x30>
	        if (++dots > 3) {
  403d4c:	3501      	adds	r5, #1
  403d4e:	2d03      	cmp	r5, #3
  403d50:	dc24      	bgt.n	403d9c <inet_aton+0x70>
	        if (acc > 255) {
  403d52:	2aff      	cmp	r2, #255	; 0xff
  403d54:	d824      	bhi.n	403da0 <inet_aton+0x74>
	        addr = addr << 8 | acc;
  403d56:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
	        acc = 0;
  403d5a:	4632      	mov	r2, r6
  } while (*cp++) ;
  403d5c:	b14b      	cbz	r3, 403d72 <inet_aton+0x46>
	  register char cc = *cp;
  403d5e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
	  switch (cc) {
  403d62:	2b2e      	cmp	r3, #46	; 0x2e
  403d64:	d0f2      	beq.n	403d4c <inet_aton+0x20>
  403d66:	d8e8      	bhi.n	403d3a <inet_aton+0xe>
  403d68:	2b00      	cmp	r3, #0
  403d6a:	d0f2      	beq.n	403d52 <inet_aton+0x26>
	        return 0;
  403d6c:	2000      	movs	r0, #0
}
  403d6e:	bcf0      	pop	{r4, r5, r6, r7}
  403d70:	4770      	bx	lr
  if (dots < 3) {
  403d72:	2d02      	cmp	r5, #2
  403d74:	dc03      	bgt.n	403d7e <inet_aton+0x52>
	  addr <<= 8 * (3 - dots) ;
  403d76:	f1c5 0303 	rsb	r3, r5, #3
  403d7a:	00db      	lsls	r3, r3, #3
  403d7c:	409c      	lsls	r4, r3
  if (ap) {
  403d7e:	b189      	cbz	r1, 403da4 <inet_aton+0x78>
	  ap->s_addr = _htonl(addr);
  403d80:	0e23      	lsrs	r3, r4, #24
  403d82:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
  403d86:	0222      	lsls	r2, r4, #8
  403d88:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
  403d8c:	431a      	orrs	r2, r3
  403d8e:	0a23      	lsrs	r3, r4, #8
  403d90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  403d94:	4313      	orrs	r3, r2
  403d96:	600b      	str	r3, [r1, #0]
  return 1;
  403d98:	2001      	movs	r0, #1
  403d9a:	e7e8      	b.n	403d6e <inet_aton+0x42>
		    return 0;
  403d9c:	2000      	movs	r0, #0
  403d9e:	e7e6      	b.n	403d6e <inet_aton+0x42>
		    return 0;
  403da0:	2000      	movs	r0, #0
  403da2:	e7e4      	b.n	403d6e <inet_aton+0x42>
  return 1;
  403da4:	2001      	movs	r0, #1
  403da6:	e7e2      	b.n	403d6e <inet_aton+0x42>

00403da8 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  403da8:	b570      	push	{r4, r5, r6, lr}
  403daa:	b092      	sub	sp, #72	; 0x48
	uint8_t mac_addr[6];
	uint8_t u8IsMacAddrValid;
	struct sockaddr_in addr_in;

	/* Initialize the board. */
	sysclk_init();
  403dac:	4b4d      	ldr	r3, [pc, #308]	; (403ee4 <main+0x13c>)
  403dae:	4798      	blx	r3
	board_init();
  403db0:	4b4d      	ldr	r3, [pc, #308]	; (403ee8 <main+0x140>)
  403db2:	4798      	blx	r3
  403db4:	200e      	movs	r0, #14
  403db6:	4e4d      	ldr	r6, [pc, #308]	; (403eec <main+0x144>)
  403db8:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403dba:	4d4d      	ldr	r5, [pc, #308]	; (403ef0 <main+0x148>)
  403dbc:	4b4d      	ldr	r3, [pc, #308]	; (403ef4 <main+0x14c>)
  403dbe:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403dc0:	4a4d      	ldr	r2, [pc, #308]	; (403ef8 <main+0x150>)
  403dc2:	4b4e      	ldr	r3, [pc, #312]	; (403efc <main+0x154>)
  403dc4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403dc6:	4a4e      	ldr	r2, [pc, #312]	; (403f00 <main+0x158>)
  403dc8:	4b4e      	ldr	r3, [pc, #312]	; (403f04 <main+0x15c>)
  403dca:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403dcc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403dd0:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  403dd2:	23c0      	movs	r3, #192	; 0xc0
  403dd4:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  403dd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403dda:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  403ddc:	2400      	movs	r4, #0
  403dde:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403de0:	9406      	str	r4, [sp, #24]
  403de2:	200e      	movs	r0, #14
  403de4:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  403de6:	4a48      	ldr	r2, [pc, #288]	; (403f08 <main+0x160>)
  403de8:	a902      	add	r1, sp, #8
  403dea:	4628      	mov	r0, r5
  403dec:	4b47      	ldr	r3, [pc, #284]	; (403f0c <main+0x164>)
  403dee:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403df0:	4628      	mov	r0, r5
  403df2:	4b47      	ldr	r3, [pc, #284]	; (403f10 <main+0x168>)
  403df4:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403df6:	4628      	mov	r0, r5
  403df8:	4b46      	ldr	r3, [pc, #280]	; (403f14 <main+0x16c>)
  403dfa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403dfc:	4e46      	ldr	r6, [pc, #280]	; (403f18 <main+0x170>)
  403dfe:	6833      	ldr	r3, [r6, #0]
  403e00:	4621      	mov	r1, r4
  403e02:	6898      	ldr	r0, [r3, #8]
  403e04:	4d45      	ldr	r5, [pc, #276]	; (403f1c <main+0x174>)
  403e06:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403e08:	6833      	ldr	r3, [r6, #0]
  403e0a:	4621      	mov	r1, r4
  403e0c:	6858      	ldr	r0, [r3, #4]
  403e0e:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  403e10:	4843      	ldr	r0, [pc, #268]	; (403f20 <main+0x178>)
  403e12:	4b44      	ldr	r3, [pc, #272]	; (403f24 <main+0x17c>)
  403e14:	4798      	blx	r3

	/* Initialize the BSP. */
	nm_bsp_init();
  403e16:	4b44      	ldr	r3, [pc, #272]	; (403f28 <main+0x180>)
  403e18:	4798      	blx	r3

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  403e1a:	940d      	str	r4, [sp, #52]	; 0x34
  403e1c:	940e      	str	r4, [sp, #56]	; 0x38
  403e1e:	940f      	str	r4, [sp, #60]	; 0x3c
  403e20:	9410      	str	r4, [sp, #64]	; 0x40
  403e22:	9411      	str	r4, [sp, #68]	; 0x44

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  403e24:	4b41      	ldr	r3, [pc, #260]	; (403f2c <main+0x184>)
  403e26:	930c      	str	r3, [sp, #48]	; 0x30
	ret = m2m_wifi_init(&param);
  403e28:	a80c      	add	r0, sp, #48	; 0x30
  403e2a:	4b41      	ldr	r3, [pc, #260]	; (403f30 <main+0x188>)
  403e2c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403e2e:	b120      	cbz	r0, 403e3a <main+0x92>
  403e30:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  403e32:	4840      	ldr	r0, [pc, #256]	; (403f34 <main+0x18c>)
  403e34:	4b3b      	ldr	r3, [pc, #236]	; (403f24 <main+0x17c>)
  403e36:	4798      	blx	r3
  403e38:	e7fe      	b.n	403e38 <main+0x90>
		while (1) {
		}
	}

	/* Initialize socket module. */
	socketInit();
  403e3a:	4b3f      	ldr	r3, [pc, #252]	; (403f38 <main+0x190>)
  403e3c:	4798      	blx	r3

	/* Register socket callback function. */
	registerSocketCallback(socket_cb, resolve_cb);
  403e3e:	493f      	ldr	r1, [pc, #252]	; (403f3c <main+0x194>)
  403e40:	483f      	ldr	r0, [pc, #252]	; (403f40 <main+0x198>)
  403e42:	4b40      	ldr	r3, [pc, #256]	; (403f44 <main+0x19c>)
  403e44:	4798      	blx	r3

  /* Connect to router. */
	printf("main: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
  403e46:	4d40      	ldr	r5, [pc, #256]	; (403f48 <main+0x1a0>)
  403e48:	4629      	mov	r1, r5
  403e4a:	4840      	ldr	r0, [pc, #256]	; (403f4c <main+0x1a4>)
  403e4c:	4c35      	ldr	r4, [pc, #212]	; (403f24 <main+0x17c>)
  403e4e:	47a0      	blx	r4
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  403e50:	23ff      	movs	r3, #255	; 0xff
  403e52:	9300      	str	r3, [sp, #0]
  403e54:	4b3e      	ldr	r3, [pc, #248]	; (403f50 <main+0x1a8>)
  403e56:	2202      	movs	r2, #2
  403e58:	210b      	movs	r1, #11
  403e5a:	4628      	mov	r0, r5
  403e5c:	4d3d      	ldr	r5, [pc, #244]	; (403f54 <main+0x1ac>)
  403e5e:	47a8      	blx	r5

	addr_in.sin_family = AF_INET;
  403e60:	2302      	movs	r3, #2
  403e62:	f8ad 3020 	strh.w	r3, [sp, #32]
	addr_in.sin_port = _htons(MAIN_SERVER_PORT);
  403e66:	f648 0313 	movw	r3, #34835	; 0x8813
  403e6a:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
  inet_aton(MAIN_SERVER_NAME, &addr_in.sin_addr);
  403e6e:	a909      	add	r1, sp, #36	; 0x24
  403e70:	4839      	ldr	r0, [pc, #228]	; (403f58 <main+0x1b0>)
  403e72:	4b3a      	ldr	r3, [pc, #232]	; (403f5c <main+0x1b4>)
  403e74:	4798      	blx	r3
  printf("Inet aton : %d", addr_in.sin_addr);
  403e76:	9909      	ldr	r1, [sp, #36]	; 0x24
  403e78:	4839      	ldr	r0, [pc, #228]	; (403f60 <main+0x1b8>)
  403e7a:	47a0      	blx	r4

  while(1){
 		m2m_wifi_handle_events(NULL);
  403e7c:	4d39      	ldr	r5, [pc, #228]	; (403f64 <main+0x1bc>)

   	if (wifi_connected == M2M_WIFI_CONNECTED) {
  403e7e:	4c3a      	ldr	r4, [pc, #232]	; (403f68 <main+0x1c0>)
    	/* Open client socket. */
			if (tcp_client_socket < 0) {
  403e80:	4e3a      	ldr	r6, [pc, #232]	; (403f6c <main+0x1c4>)
  403e82:	e002      	b.n	403e8a <main+0xe2>
        printf("socket init \n");
				if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
					printf("main: failed to create TCP client socket error!\r\n");
  403e84:	483a      	ldr	r0, [pc, #232]	; (403f70 <main+0x1c8>)
  403e86:	4b27      	ldr	r3, [pc, #156]	; (403f24 <main+0x17c>)
  403e88:	4798      	blx	r3
 		m2m_wifi_handle_events(NULL);
  403e8a:	2000      	movs	r0, #0
  403e8c:	47a8      	blx	r5
   	if (wifi_connected == M2M_WIFI_CONNECTED) {
  403e8e:	7823      	ldrb	r3, [r4, #0]
  403e90:	2b01      	cmp	r3, #1
  403e92:	d1fa      	bne.n	403e8a <main+0xe2>
			if (tcp_client_socket < 0) {
  403e94:	f996 3000 	ldrsb.w	r3, [r6]
  403e98:	2b00      	cmp	r3, #0
  403e9a:	daf6      	bge.n	403e8a <main+0xe2>
        printf("socket init \n");
  403e9c:	4835      	ldr	r0, [pc, #212]	; (403f74 <main+0x1cc>)
  403e9e:	4b21      	ldr	r3, [pc, #132]	; (403f24 <main+0x17c>)
  403ea0:	4798      	blx	r3
				if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  403ea2:	2200      	movs	r2, #0
  403ea4:	2101      	movs	r1, #1
  403ea6:	2002      	movs	r0, #2
  403ea8:	4b33      	ldr	r3, [pc, #204]	; (403f78 <main+0x1d0>)
  403eaa:	4798      	blx	r3
  403eac:	7030      	strb	r0, [r6, #0]
  403eae:	2800      	cmp	r0, #0
  403eb0:	dbe8      	blt.n	403e84 <main+0xdc>
					continue;
				}

				/* Connect server */
        printf("socket connecting\n");
  403eb2:	4832      	ldr	r0, [pc, #200]	; (403f7c <main+0x1d4>)
  403eb4:	4b1b      	ldr	r3, [pc, #108]	; (403f24 <main+0x17c>)
  403eb6:	4798      	blx	r3

				if (connect(tcp_client_socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
  403eb8:	2210      	movs	r2, #16
  403eba:	a908      	add	r1, sp, #32
  403ebc:	f996 0000 	ldrsb.w	r0, [r6]
  403ec0:	4b2f      	ldr	r3, [pc, #188]	; (403f80 <main+0x1d8>)
  403ec2:	4798      	blx	r3
  403ec4:	b918      	cbnz	r0, 403ece <main+0x126>
					close(tcp_client_socket);
					tcp_client_socket = -1;
          printf("error\n");
				}else{
          gbTcpConnection = true;
  403ec6:	2201      	movs	r2, #1
  403ec8:	4b2e      	ldr	r3, [pc, #184]	; (403f84 <main+0x1dc>)
  403eca:	701a      	strb	r2, [r3, #0]
  403ecc:	e7dd      	b.n	403e8a <main+0xe2>
					close(tcp_client_socket);
  403ece:	f996 0000 	ldrsb.w	r0, [r6]
  403ed2:	4b2d      	ldr	r3, [pc, #180]	; (403f88 <main+0x1e0>)
  403ed4:	4798      	blx	r3
					tcp_client_socket = -1;
  403ed6:	23ff      	movs	r3, #255	; 0xff
  403ed8:	7033      	strb	r3, [r6, #0]
          printf("error\n");
  403eda:	482c      	ldr	r0, [pc, #176]	; (403f8c <main+0x1e4>)
  403edc:	4b11      	ldr	r3, [pc, #68]	; (403f24 <main+0x17c>)
  403ede:	4798      	blx	r3
  403ee0:	e7d3      	b.n	403e8a <main+0xe2>
  403ee2:	bf00      	nop
  403ee4:	00402c7d 	.word	0x00402c7d
  403ee8:	00402d79 	.word	0x00402d79
  403eec:	00403445 	.word	0x00403445
  403ef0:	40028000 	.word	0x40028000
  403ef4:	20401118 	.word	0x20401118
  403ef8:	00403c59 	.word	0x00403c59
  403efc:	20401114 	.word	0x20401114
  403f00:	00403b7d 	.word	0x00403b7d
  403f04:	20401110 	.word	0x20401110
  403f08:	08f0d180 	.word	0x08f0d180
  403f0c:	00403695 	.word	0x00403695
  403f10:	004036e9 	.word	0x004036e9
  403f14:	004036ef 	.word	0x004036ef
  403f18:	20400020 	.word	0x20400020
  403f1c:	004040a5 	.word	0x004040a5
  403f20:	00407b68 	.word	0x00407b68
  403f24:	00403fe1 	.word	0x00403fe1
  403f28:	00400225 	.word	0x00400225
  403f2c:	00403b15 	.word	0x00403b15
  403f30:	00401065 	.word	0x00401065
  403f34:	00407bcc 	.word	0x00407bcc
  403f38:	00402815 	.word	0x00402815
  403f3c:	004039bd 	.word	0x004039bd
  403f40:	004039ed 	.word	0x004039ed
  403f44:	00402859 	.word	0x00402859
  403f48:	00407bf4 	.word	0x00407bf4
  403f4c:	00407c00 	.word	0x00407c00
  403f50:	00407c24 	.word	0x00407c24
  403f54:	004013bd 	.word	0x004013bd
  403f58:	00407c34 	.word	0x00407c34
  403f5c:	00403d2d 	.word	0x00403d2d
  403f60:	00407c40 	.word	0x00407c40
  403f64:	00401161 	.word	0x00401161
  403f68:	20401018 	.word	0x20401018
  403f6c:	2040001c 	.word	0x2040001c
  403f70:	00407c60 	.word	0x00407c60
  403f74:	00407c50 	.word	0x00407c50
  403f78:	0040286d 	.word	0x0040286d
  403f7c:	00407c94 	.word	0x00407c94
  403f80:	0040294d 	.word	0x0040294d
  403f84:	20401010 	.word	0x20401010
  403f88:	00402b19 	.word	0x00402b19
  403f8c:	00407ca8 	.word	0x00407ca8

00403f90 <__libc_init_array>:
  403f90:	b570      	push	{r4, r5, r6, lr}
  403f92:	4e0f      	ldr	r6, [pc, #60]	; (403fd0 <__libc_init_array+0x40>)
  403f94:	4d0f      	ldr	r5, [pc, #60]	; (403fd4 <__libc_init_array+0x44>)
  403f96:	1b76      	subs	r6, r6, r5
  403f98:	10b6      	asrs	r6, r6, #2
  403f9a:	bf18      	it	ne
  403f9c:	2400      	movne	r4, #0
  403f9e:	d005      	beq.n	403fac <__libc_init_array+0x1c>
  403fa0:	3401      	adds	r4, #1
  403fa2:	f855 3b04 	ldr.w	r3, [r5], #4
  403fa6:	4798      	blx	r3
  403fa8:	42a6      	cmp	r6, r4
  403faa:	d1f9      	bne.n	403fa0 <__libc_init_array+0x10>
  403fac:	4e0a      	ldr	r6, [pc, #40]	; (403fd8 <__libc_init_array+0x48>)
  403fae:	4d0b      	ldr	r5, [pc, #44]	; (403fdc <__libc_init_array+0x4c>)
  403fb0:	1b76      	subs	r6, r6, r5
  403fb2:	f003 ffbb 	bl	407f2c <_init>
  403fb6:	10b6      	asrs	r6, r6, #2
  403fb8:	bf18      	it	ne
  403fba:	2400      	movne	r4, #0
  403fbc:	d006      	beq.n	403fcc <__libc_init_array+0x3c>
  403fbe:	3401      	adds	r4, #1
  403fc0:	f855 3b04 	ldr.w	r3, [r5], #4
  403fc4:	4798      	blx	r3
  403fc6:	42a6      	cmp	r6, r4
  403fc8:	d1f9      	bne.n	403fbe <__libc_init_array+0x2e>
  403fca:	bd70      	pop	{r4, r5, r6, pc}
  403fcc:	bd70      	pop	{r4, r5, r6, pc}
  403fce:	bf00      	nop
  403fd0:	00407f38 	.word	0x00407f38
  403fd4:	00407f38 	.word	0x00407f38
  403fd8:	00407f40 	.word	0x00407f40
  403fdc:	00407f38 	.word	0x00407f38

00403fe0 <iprintf>:
  403fe0:	b40f      	push	{r0, r1, r2, r3}
  403fe2:	b500      	push	{lr}
  403fe4:	4907      	ldr	r1, [pc, #28]	; (404004 <iprintf+0x24>)
  403fe6:	b083      	sub	sp, #12
  403fe8:	ab04      	add	r3, sp, #16
  403fea:	6808      	ldr	r0, [r1, #0]
  403fec:	f853 2b04 	ldr.w	r2, [r3], #4
  403ff0:	6881      	ldr	r1, [r0, #8]
  403ff2:	9301      	str	r3, [sp, #4]
  403ff4:	f000 f9f2 	bl	4043dc <_vfiprintf_r>
  403ff8:	b003      	add	sp, #12
  403ffa:	f85d eb04 	ldr.w	lr, [sp], #4
  403ffe:	b004      	add	sp, #16
  404000:	4770      	bx	lr
  404002:	bf00      	nop
  404004:	20400020 	.word	0x20400020

00404008 <memset>:
  404008:	b470      	push	{r4, r5, r6}
  40400a:	0786      	lsls	r6, r0, #30
  40400c:	d046      	beq.n	40409c <memset+0x94>
  40400e:	1e54      	subs	r4, r2, #1
  404010:	2a00      	cmp	r2, #0
  404012:	d041      	beq.n	404098 <memset+0x90>
  404014:	b2ca      	uxtb	r2, r1
  404016:	4603      	mov	r3, r0
  404018:	e002      	b.n	404020 <memset+0x18>
  40401a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40401e:	d33b      	bcc.n	404098 <memset+0x90>
  404020:	f803 2b01 	strb.w	r2, [r3], #1
  404024:	079d      	lsls	r5, r3, #30
  404026:	d1f8      	bne.n	40401a <memset+0x12>
  404028:	2c03      	cmp	r4, #3
  40402a:	d92e      	bls.n	40408a <memset+0x82>
  40402c:	b2cd      	uxtb	r5, r1
  40402e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404032:	2c0f      	cmp	r4, #15
  404034:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404038:	d919      	bls.n	40406e <memset+0x66>
  40403a:	f103 0210 	add.w	r2, r3, #16
  40403e:	4626      	mov	r6, r4
  404040:	3e10      	subs	r6, #16
  404042:	2e0f      	cmp	r6, #15
  404044:	f842 5c10 	str.w	r5, [r2, #-16]
  404048:	f842 5c0c 	str.w	r5, [r2, #-12]
  40404c:	f842 5c08 	str.w	r5, [r2, #-8]
  404050:	f842 5c04 	str.w	r5, [r2, #-4]
  404054:	f102 0210 	add.w	r2, r2, #16
  404058:	d8f2      	bhi.n	404040 <memset+0x38>
  40405a:	f1a4 0210 	sub.w	r2, r4, #16
  40405e:	f022 020f 	bic.w	r2, r2, #15
  404062:	f004 040f 	and.w	r4, r4, #15
  404066:	3210      	adds	r2, #16
  404068:	2c03      	cmp	r4, #3
  40406a:	4413      	add	r3, r2
  40406c:	d90d      	bls.n	40408a <memset+0x82>
  40406e:	461e      	mov	r6, r3
  404070:	4622      	mov	r2, r4
  404072:	3a04      	subs	r2, #4
  404074:	2a03      	cmp	r2, #3
  404076:	f846 5b04 	str.w	r5, [r6], #4
  40407a:	d8fa      	bhi.n	404072 <memset+0x6a>
  40407c:	1f22      	subs	r2, r4, #4
  40407e:	f022 0203 	bic.w	r2, r2, #3
  404082:	3204      	adds	r2, #4
  404084:	4413      	add	r3, r2
  404086:	f004 0403 	and.w	r4, r4, #3
  40408a:	b12c      	cbz	r4, 404098 <memset+0x90>
  40408c:	b2c9      	uxtb	r1, r1
  40408e:	441c      	add	r4, r3
  404090:	f803 1b01 	strb.w	r1, [r3], #1
  404094:	429c      	cmp	r4, r3
  404096:	d1fb      	bne.n	404090 <memset+0x88>
  404098:	bc70      	pop	{r4, r5, r6}
  40409a:	4770      	bx	lr
  40409c:	4614      	mov	r4, r2
  40409e:	4603      	mov	r3, r0
  4040a0:	e7c2      	b.n	404028 <memset+0x20>
  4040a2:	bf00      	nop

004040a4 <setbuf>:
  4040a4:	2900      	cmp	r1, #0
  4040a6:	bf0c      	ite	eq
  4040a8:	2202      	moveq	r2, #2
  4040aa:	2200      	movne	r2, #0
  4040ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4040b0:	f000 b800 	b.w	4040b4 <setvbuf>

004040b4 <setvbuf>:
  4040b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4040b8:	4c61      	ldr	r4, [pc, #388]	; (404240 <setvbuf+0x18c>)
  4040ba:	6825      	ldr	r5, [r4, #0]
  4040bc:	b083      	sub	sp, #12
  4040be:	4604      	mov	r4, r0
  4040c0:	460f      	mov	r7, r1
  4040c2:	4690      	mov	r8, r2
  4040c4:	461e      	mov	r6, r3
  4040c6:	b115      	cbz	r5, 4040ce <setvbuf+0x1a>
  4040c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4040ca:	2b00      	cmp	r3, #0
  4040cc:	d064      	beq.n	404198 <setvbuf+0xe4>
  4040ce:	f1b8 0f02 	cmp.w	r8, #2
  4040d2:	d006      	beq.n	4040e2 <setvbuf+0x2e>
  4040d4:	f1b8 0f01 	cmp.w	r8, #1
  4040d8:	f200 809f 	bhi.w	40421a <setvbuf+0x166>
  4040dc:	2e00      	cmp	r6, #0
  4040de:	f2c0 809c 	blt.w	40421a <setvbuf+0x166>
  4040e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4040e4:	07d8      	lsls	r0, r3, #31
  4040e6:	d534      	bpl.n	404152 <setvbuf+0x9e>
  4040e8:	4621      	mov	r1, r4
  4040ea:	4628      	mov	r0, r5
  4040ec:	f001 f914 	bl	405318 <_fflush_r>
  4040f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4040f2:	b141      	cbz	r1, 404106 <setvbuf+0x52>
  4040f4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4040f8:	4299      	cmp	r1, r3
  4040fa:	d002      	beq.n	404102 <setvbuf+0x4e>
  4040fc:	4628      	mov	r0, r5
  4040fe:	f001 fa89 	bl	405614 <_free_r>
  404102:	2300      	movs	r3, #0
  404104:	6323      	str	r3, [r4, #48]	; 0x30
  404106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40410a:	2200      	movs	r2, #0
  40410c:	61a2      	str	r2, [r4, #24]
  40410e:	6062      	str	r2, [r4, #4]
  404110:	061a      	lsls	r2, r3, #24
  404112:	d43a      	bmi.n	40418a <setvbuf+0xd6>
  404114:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404118:	f023 0303 	bic.w	r3, r3, #3
  40411c:	f1b8 0f02 	cmp.w	r8, #2
  404120:	81a3      	strh	r3, [r4, #12]
  404122:	d01d      	beq.n	404160 <setvbuf+0xac>
  404124:	ab01      	add	r3, sp, #4
  404126:	466a      	mov	r2, sp
  404128:	4621      	mov	r1, r4
  40412a:	4628      	mov	r0, r5
  40412c:	f001 fd10 	bl	405b50 <__swhatbuf_r>
  404130:	89a3      	ldrh	r3, [r4, #12]
  404132:	4318      	orrs	r0, r3
  404134:	81a0      	strh	r0, [r4, #12]
  404136:	2e00      	cmp	r6, #0
  404138:	d132      	bne.n	4041a0 <setvbuf+0xec>
  40413a:	9e00      	ldr	r6, [sp, #0]
  40413c:	4630      	mov	r0, r6
  40413e:	f001 fd7f 	bl	405c40 <malloc>
  404142:	4607      	mov	r7, r0
  404144:	2800      	cmp	r0, #0
  404146:	d06b      	beq.n	404220 <setvbuf+0x16c>
  404148:	89a3      	ldrh	r3, [r4, #12]
  40414a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40414e:	81a3      	strh	r3, [r4, #12]
  404150:	e028      	b.n	4041a4 <setvbuf+0xf0>
  404152:	89a3      	ldrh	r3, [r4, #12]
  404154:	0599      	lsls	r1, r3, #22
  404156:	d4c7      	bmi.n	4040e8 <setvbuf+0x34>
  404158:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40415a:	f001 fcf5 	bl	405b48 <__retarget_lock_acquire_recursive>
  40415e:	e7c3      	b.n	4040e8 <setvbuf+0x34>
  404160:	2500      	movs	r5, #0
  404162:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404164:	2600      	movs	r6, #0
  404166:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40416a:	f043 0302 	orr.w	r3, r3, #2
  40416e:	2001      	movs	r0, #1
  404170:	60a6      	str	r6, [r4, #8]
  404172:	07ce      	lsls	r6, r1, #31
  404174:	81a3      	strh	r3, [r4, #12]
  404176:	6022      	str	r2, [r4, #0]
  404178:	6122      	str	r2, [r4, #16]
  40417a:	6160      	str	r0, [r4, #20]
  40417c:	d401      	bmi.n	404182 <setvbuf+0xce>
  40417e:	0598      	lsls	r0, r3, #22
  404180:	d53e      	bpl.n	404200 <setvbuf+0x14c>
  404182:	4628      	mov	r0, r5
  404184:	b003      	add	sp, #12
  404186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40418a:	6921      	ldr	r1, [r4, #16]
  40418c:	4628      	mov	r0, r5
  40418e:	f001 fa41 	bl	405614 <_free_r>
  404192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404196:	e7bd      	b.n	404114 <setvbuf+0x60>
  404198:	4628      	mov	r0, r5
  40419a:	f001 f915 	bl	4053c8 <__sinit>
  40419e:	e796      	b.n	4040ce <setvbuf+0x1a>
  4041a0:	2f00      	cmp	r7, #0
  4041a2:	d0cb      	beq.n	40413c <setvbuf+0x88>
  4041a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4041a6:	2b00      	cmp	r3, #0
  4041a8:	d033      	beq.n	404212 <setvbuf+0x15e>
  4041aa:	9b00      	ldr	r3, [sp, #0]
  4041ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4041b0:	6027      	str	r7, [r4, #0]
  4041b2:	429e      	cmp	r6, r3
  4041b4:	bf1c      	itt	ne
  4041b6:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4041ba:	81a2      	strhne	r2, [r4, #12]
  4041bc:	f1b8 0f01 	cmp.w	r8, #1
  4041c0:	bf04      	itt	eq
  4041c2:	f042 0201 	orreq.w	r2, r2, #1
  4041c6:	81a2      	strheq	r2, [r4, #12]
  4041c8:	b292      	uxth	r2, r2
  4041ca:	f012 0308 	ands.w	r3, r2, #8
  4041ce:	6127      	str	r7, [r4, #16]
  4041d0:	6166      	str	r6, [r4, #20]
  4041d2:	d00e      	beq.n	4041f2 <setvbuf+0x13e>
  4041d4:	07d1      	lsls	r1, r2, #31
  4041d6:	d51a      	bpl.n	40420e <setvbuf+0x15a>
  4041d8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4041da:	4276      	negs	r6, r6
  4041dc:	2300      	movs	r3, #0
  4041de:	f015 0501 	ands.w	r5, r5, #1
  4041e2:	61a6      	str	r6, [r4, #24]
  4041e4:	60a3      	str	r3, [r4, #8]
  4041e6:	d009      	beq.n	4041fc <setvbuf+0x148>
  4041e8:	2500      	movs	r5, #0
  4041ea:	4628      	mov	r0, r5
  4041ec:	b003      	add	sp, #12
  4041ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4041f2:	60a3      	str	r3, [r4, #8]
  4041f4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4041f6:	f015 0501 	ands.w	r5, r5, #1
  4041fa:	d1f5      	bne.n	4041e8 <setvbuf+0x134>
  4041fc:	0593      	lsls	r3, r2, #22
  4041fe:	d4c0      	bmi.n	404182 <setvbuf+0xce>
  404200:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404202:	f001 fca3 	bl	405b4c <__retarget_lock_release_recursive>
  404206:	4628      	mov	r0, r5
  404208:	b003      	add	sp, #12
  40420a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40420e:	60a6      	str	r6, [r4, #8]
  404210:	e7f0      	b.n	4041f4 <setvbuf+0x140>
  404212:	4628      	mov	r0, r5
  404214:	f001 f8d8 	bl	4053c8 <__sinit>
  404218:	e7c7      	b.n	4041aa <setvbuf+0xf6>
  40421a:	f04f 35ff 	mov.w	r5, #4294967295
  40421e:	e7b0      	b.n	404182 <setvbuf+0xce>
  404220:	f8dd 9000 	ldr.w	r9, [sp]
  404224:	45b1      	cmp	r9, r6
  404226:	d004      	beq.n	404232 <setvbuf+0x17e>
  404228:	4648      	mov	r0, r9
  40422a:	f001 fd09 	bl	405c40 <malloc>
  40422e:	4607      	mov	r7, r0
  404230:	b920      	cbnz	r0, 40423c <setvbuf+0x188>
  404232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404236:	f04f 35ff 	mov.w	r5, #4294967295
  40423a:	e792      	b.n	404162 <setvbuf+0xae>
  40423c:	464e      	mov	r6, r9
  40423e:	e783      	b.n	404148 <setvbuf+0x94>
  404240:	20400020 	.word	0x20400020
	...

00404280 <strlen>:
  404280:	f890 f000 	pld	[r0]
  404284:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404288:	f020 0107 	bic.w	r1, r0, #7
  40428c:	f06f 0c00 	mvn.w	ip, #0
  404290:	f010 0407 	ands.w	r4, r0, #7
  404294:	f891 f020 	pld	[r1, #32]
  404298:	f040 8049 	bne.w	40432e <strlen+0xae>
  40429c:	f04f 0400 	mov.w	r4, #0
  4042a0:	f06f 0007 	mvn.w	r0, #7
  4042a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4042a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4042ac:	f100 0008 	add.w	r0, r0, #8
  4042b0:	fa82 f24c 	uadd8	r2, r2, ip
  4042b4:	faa4 f28c 	sel	r2, r4, ip
  4042b8:	fa83 f34c 	uadd8	r3, r3, ip
  4042bc:	faa2 f38c 	sel	r3, r2, ip
  4042c0:	bb4b      	cbnz	r3, 404316 <strlen+0x96>
  4042c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4042c6:	fa82 f24c 	uadd8	r2, r2, ip
  4042ca:	f100 0008 	add.w	r0, r0, #8
  4042ce:	faa4 f28c 	sel	r2, r4, ip
  4042d2:	fa83 f34c 	uadd8	r3, r3, ip
  4042d6:	faa2 f38c 	sel	r3, r2, ip
  4042da:	b9e3      	cbnz	r3, 404316 <strlen+0x96>
  4042dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4042e0:	fa82 f24c 	uadd8	r2, r2, ip
  4042e4:	f100 0008 	add.w	r0, r0, #8
  4042e8:	faa4 f28c 	sel	r2, r4, ip
  4042ec:	fa83 f34c 	uadd8	r3, r3, ip
  4042f0:	faa2 f38c 	sel	r3, r2, ip
  4042f4:	b97b      	cbnz	r3, 404316 <strlen+0x96>
  4042f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4042fa:	f101 0120 	add.w	r1, r1, #32
  4042fe:	fa82 f24c 	uadd8	r2, r2, ip
  404302:	f100 0008 	add.w	r0, r0, #8
  404306:	faa4 f28c 	sel	r2, r4, ip
  40430a:	fa83 f34c 	uadd8	r3, r3, ip
  40430e:	faa2 f38c 	sel	r3, r2, ip
  404312:	2b00      	cmp	r3, #0
  404314:	d0c6      	beq.n	4042a4 <strlen+0x24>
  404316:	2a00      	cmp	r2, #0
  404318:	bf04      	itt	eq
  40431a:	3004      	addeq	r0, #4
  40431c:	461a      	moveq	r2, r3
  40431e:	ba12      	rev	r2, r2
  404320:	fab2 f282 	clz	r2, r2
  404324:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404328:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40432c:	4770      	bx	lr
  40432e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404332:	f004 0503 	and.w	r5, r4, #3
  404336:	f1c4 0000 	rsb	r0, r4, #0
  40433a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40433e:	f014 0f04 	tst.w	r4, #4
  404342:	f891 f040 	pld	[r1, #64]	; 0x40
  404346:	fa0c f505 	lsl.w	r5, ip, r5
  40434a:	ea62 0205 	orn	r2, r2, r5
  40434e:	bf1c      	itt	ne
  404350:	ea63 0305 	ornne	r3, r3, r5
  404354:	4662      	movne	r2, ip
  404356:	f04f 0400 	mov.w	r4, #0
  40435a:	e7a9      	b.n	4042b0 <strlen+0x30>

0040435c <__sprint_r.part.0>:
  40435c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404360:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404362:	049c      	lsls	r4, r3, #18
  404364:	4693      	mov	fp, r2
  404366:	d52f      	bpl.n	4043c8 <__sprint_r.part.0+0x6c>
  404368:	6893      	ldr	r3, [r2, #8]
  40436a:	6812      	ldr	r2, [r2, #0]
  40436c:	b353      	cbz	r3, 4043c4 <__sprint_r.part.0+0x68>
  40436e:	460e      	mov	r6, r1
  404370:	4607      	mov	r7, r0
  404372:	f102 0908 	add.w	r9, r2, #8
  404376:	e919 0420 	ldmdb	r9, {r5, sl}
  40437a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40437e:	d017      	beq.n	4043b0 <__sprint_r.part.0+0x54>
  404380:	3d04      	subs	r5, #4
  404382:	2400      	movs	r4, #0
  404384:	e001      	b.n	40438a <__sprint_r.part.0+0x2e>
  404386:	45a0      	cmp	r8, r4
  404388:	d010      	beq.n	4043ac <__sprint_r.part.0+0x50>
  40438a:	4632      	mov	r2, r6
  40438c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404390:	4638      	mov	r0, r7
  404392:	f001 f8bb 	bl	40550c <_fputwc_r>
  404396:	1c43      	adds	r3, r0, #1
  404398:	f104 0401 	add.w	r4, r4, #1
  40439c:	d1f3      	bne.n	404386 <__sprint_r.part.0+0x2a>
  40439e:	2300      	movs	r3, #0
  4043a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4043a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4043a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4043b0:	f02a 0a03 	bic.w	sl, sl, #3
  4043b4:	eba3 030a 	sub.w	r3, r3, sl
  4043b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4043bc:	f109 0908 	add.w	r9, r9, #8
  4043c0:	2b00      	cmp	r3, #0
  4043c2:	d1d8      	bne.n	404376 <__sprint_r.part.0+0x1a>
  4043c4:	2000      	movs	r0, #0
  4043c6:	e7ea      	b.n	40439e <__sprint_r.part.0+0x42>
  4043c8:	f001 fa0a 	bl	4057e0 <__sfvwrite_r>
  4043cc:	2300      	movs	r3, #0
  4043ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4043d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4043d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043da:	bf00      	nop

004043dc <_vfiprintf_r>:
  4043dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043e0:	b0ad      	sub	sp, #180	; 0xb4
  4043e2:	461d      	mov	r5, r3
  4043e4:	468b      	mov	fp, r1
  4043e6:	4690      	mov	r8, r2
  4043e8:	9307      	str	r3, [sp, #28]
  4043ea:	9006      	str	r0, [sp, #24]
  4043ec:	b118      	cbz	r0, 4043f6 <_vfiprintf_r+0x1a>
  4043ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4043f0:	2b00      	cmp	r3, #0
  4043f2:	f000 80f3 	beq.w	4045dc <_vfiprintf_r+0x200>
  4043f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4043fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4043fe:	07df      	lsls	r7, r3, #31
  404400:	b281      	uxth	r1, r0
  404402:	d402      	bmi.n	40440a <_vfiprintf_r+0x2e>
  404404:	058e      	lsls	r6, r1, #22
  404406:	f140 80fc 	bpl.w	404602 <_vfiprintf_r+0x226>
  40440a:	048c      	lsls	r4, r1, #18
  40440c:	d40a      	bmi.n	404424 <_vfiprintf_r+0x48>
  40440e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404412:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404416:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40441a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40441e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404422:	b289      	uxth	r1, r1
  404424:	0708      	lsls	r0, r1, #28
  404426:	f140 80b3 	bpl.w	404590 <_vfiprintf_r+0x1b4>
  40442a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40442e:	2b00      	cmp	r3, #0
  404430:	f000 80ae 	beq.w	404590 <_vfiprintf_r+0x1b4>
  404434:	f001 031a 	and.w	r3, r1, #26
  404438:	2b0a      	cmp	r3, #10
  40443a:	f000 80b5 	beq.w	4045a8 <_vfiprintf_r+0x1cc>
  40443e:	2300      	movs	r3, #0
  404440:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404444:	930b      	str	r3, [sp, #44]	; 0x2c
  404446:	9311      	str	r3, [sp, #68]	; 0x44
  404448:	9310      	str	r3, [sp, #64]	; 0x40
  40444a:	9303      	str	r3, [sp, #12]
  40444c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404450:	46ca      	mov	sl, r9
  404452:	f8cd b010 	str.w	fp, [sp, #16]
  404456:	f898 3000 	ldrb.w	r3, [r8]
  40445a:	4644      	mov	r4, r8
  40445c:	b1fb      	cbz	r3, 40449e <_vfiprintf_r+0xc2>
  40445e:	2b25      	cmp	r3, #37	; 0x25
  404460:	d102      	bne.n	404468 <_vfiprintf_r+0x8c>
  404462:	e01c      	b.n	40449e <_vfiprintf_r+0xc2>
  404464:	2b25      	cmp	r3, #37	; 0x25
  404466:	d003      	beq.n	404470 <_vfiprintf_r+0x94>
  404468:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40446c:	2b00      	cmp	r3, #0
  40446e:	d1f9      	bne.n	404464 <_vfiprintf_r+0x88>
  404470:	eba4 0508 	sub.w	r5, r4, r8
  404474:	b19d      	cbz	r5, 40449e <_vfiprintf_r+0xc2>
  404476:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404478:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40447a:	f8ca 8000 	str.w	r8, [sl]
  40447e:	3301      	adds	r3, #1
  404480:	442a      	add	r2, r5
  404482:	2b07      	cmp	r3, #7
  404484:	f8ca 5004 	str.w	r5, [sl, #4]
  404488:	9211      	str	r2, [sp, #68]	; 0x44
  40448a:	9310      	str	r3, [sp, #64]	; 0x40
  40448c:	dd7a      	ble.n	404584 <_vfiprintf_r+0x1a8>
  40448e:	2a00      	cmp	r2, #0
  404490:	f040 84b0 	bne.w	404df4 <_vfiprintf_r+0xa18>
  404494:	9b03      	ldr	r3, [sp, #12]
  404496:	9210      	str	r2, [sp, #64]	; 0x40
  404498:	442b      	add	r3, r5
  40449a:	46ca      	mov	sl, r9
  40449c:	9303      	str	r3, [sp, #12]
  40449e:	7823      	ldrb	r3, [r4, #0]
  4044a0:	2b00      	cmp	r3, #0
  4044a2:	f000 83e0 	beq.w	404c66 <_vfiprintf_r+0x88a>
  4044a6:	2000      	movs	r0, #0
  4044a8:	f04f 0300 	mov.w	r3, #0
  4044ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4044b0:	f104 0801 	add.w	r8, r4, #1
  4044b4:	7862      	ldrb	r2, [r4, #1]
  4044b6:	4605      	mov	r5, r0
  4044b8:	4606      	mov	r6, r0
  4044ba:	4603      	mov	r3, r0
  4044bc:	f04f 34ff 	mov.w	r4, #4294967295
  4044c0:	f108 0801 	add.w	r8, r8, #1
  4044c4:	f1a2 0120 	sub.w	r1, r2, #32
  4044c8:	2958      	cmp	r1, #88	; 0x58
  4044ca:	f200 82de 	bhi.w	404a8a <_vfiprintf_r+0x6ae>
  4044ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4044d2:	0221      	.short	0x0221
  4044d4:	02dc02dc 	.word	0x02dc02dc
  4044d8:	02dc0229 	.word	0x02dc0229
  4044dc:	02dc02dc 	.word	0x02dc02dc
  4044e0:	02dc02dc 	.word	0x02dc02dc
  4044e4:	028902dc 	.word	0x028902dc
  4044e8:	02dc0295 	.word	0x02dc0295
  4044ec:	02bd00a2 	.word	0x02bd00a2
  4044f0:	019f02dc 	.word	0x019f02dc
  4044f4:	01a401a4 	.word	0x01a401a4
  4044f8:	01a401a4 	.word	0x01a401a4
  4044fc:	01a401a4 	.word	0x01a401a4
  404500:	01a401a4 	.word	0x01a401a4
  404504:	02dc01a4 	.word	0x02dc01a4
  404508:	02dc02dc 	.word	0x02dc02dc
  40450c:	02dc02dc 	.word	0x02dc02dc
  404510:	02dc02dc 	.word	0x02dc02dc
  404514:	02dc02dc 	.word	0x02dc02dc
  404518:	01b202dc 	.word	0x01b202dc
  40451c:	02dc02dc 	.word	0x02dc02dc
  404520:	02dc02dc 	.word	0x02dc02dc
  404524:	02dc02dc 	.word	0x02dc02dc
  404528:	02dc02dc 	.word	0x02dc02dc
  40452c:	02dc02dc 	.word	0x02dc02dc
  404530:	02dc0197 	.word	0x02dc0197
  404534:	02dc02dc 	.word	0x02dc02dc
  404538:	02dc02dc 	.word	0x02dc02dc
  40453c:	02dc019b 	.word	0x02dc019b
  404540:	025302dc 	.word	0x025302dc
  404544:	02dc02dc 	.word	0x02dc02dc
  404548:	02dc02dc 	.word	0x02dc02dc
  40454c:	02dc02dc 	.word	0x02dc02dc
  404550:	02dc02dc 	.word	0x02dc02dc
  404554:	02dc02dc 	.word	0x02dc02dc
  404558:	021b025a 	.word	0x021b025a
  40455c:	02dc02dc 	.word	0x02dc02dc
  404560:	026e02dc 	.word	0x026e02dc
  404564:	02dc021b 	.word	0x02dc021b
  404568:	027302dc 	.word	0x027302dc
  40456c:	01f502dc 	.word	0x01f502dc
  404570:	02090182 	.word	0x02090182
  404574:	02dc02d7 	.word	0x02dc02d7
  404578:	02dc029a 	.word	0x02dc029a
  40457c:	02dc00a7 	.word	0x02dc00a7
  404580:	022e02dc 	.word	0x022e02dc
  404584:	f10a 0a08 	add.w	sl, sl, #8
  404588:	9b03      	ldr	r3, [sp, #12]
  40458a:	442b      	add	r3, r5
  40458c:	9303      	str	r3, [sp, #12]
  40458e:	e786      	b.n	40449e <_vfiprintf_r+0xc2>
  404590:	4659      	mov	r1, fp
  404592:	9806      	ldr	r0, [sp, #24]
  404594:	f000 fdac 	bl	4050f0 <__swsetup_r>
  404598:	bb18      	cbnz	r0, 4045e2 <_vfiprintf_r+0x206>
  40459a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40459e:	f001 031a 	and.w	r3, r1, #26
  4045a2:	2b0a      	cmp	r3, #10
  4045a4:	f47f af4b 	bne.w	40443e <_vfiprintf_r+0x62>
  4045a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4045ac:	2b00      	cmp	r3, #0
  4045ae:	f6ff af46 	blt.w	40443e <_vfiprintf_r+0x62>
  4045b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4045b6:	07db      	lsls	r3, r3, #31
  4045b8:	d405      	bmi.n	4045c6 <_vfiprintf_r+0x1ea>
  4045ba:	058f      	lsls	r7, r1, #22
  4045bc:	d403      	bmi.n	4045c6 <_vfiprintf_r+0x1ea>
  4045be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4045c2:	f001 fac3 	bl	405b4c <__retarget_lock_release_recursive>
  4045c6:	462b      	mov	r3, r5
  4045c8:	4642      	mov	r2, r8
  4045ca:	4659      	mov	r1, fp
  4045cc:	9806      	ldr	r0, [sp, #24]
  4045ce:	f000 fd4d 	bl	40506c <__sbprintf>
  4045d2:	9003      	str	r0, [sp, #12]
  4045d4:	9803      	ldr	r0, [sp, #12]
  4045d6:	b02d      	add	sp, #180	; 0xb4
  4045d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045dc:	f000 fef4 	bl	4053c8 <__sinit>
  4045e0:	e709      	b.n	4043f6 <_vfiprintf_r+0x1a>
  4045e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4045e6:	07d9      	lsls	r1, r3, #31
  4045e8:	d404      	bmi.n	4045f4 <_vfiprintf_r+0x218>
  4045ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4045ee:	059a      	lsls	r2, r3, #22
  4045f0:	f140 84aa 	bpl.w	404f48 <_vfiprintf_r+0xb6c>
  4045f4:	f04f 33ff 	mov.w	r3, #4294967295
  4045f8:	9303      	str	r3, [sp, #12]
  4045fa:	9803      	ldr	r0, [sp, #12]
  4045fc:	b02d      	add	sp, #180	; 0xb4
  4045fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404602:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404606:	f001 fa9f 	bl	405b48 <__retarget_lock_acquire_recursive>
  40460a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40460e:	b281      	uxth	r1, r0
  404610:	e6fb      	b.n	40440a <_vfiprintf_r+0x2e>
  404612:	4276      	negs	r6, r6
  404614:	9207      	str	r2, [sp, #28]
  404616:	f043 0304 	orr.w	r3, r3, #4
  40461a:	f898 2000 	ldrb.w	r2, [r8]
  40461e:	e74f      	b.n	4044c0 <_vfiprintf_r+0xe4>
  404620:	9608      	str	r6, [sp, #32]
  404622:	069e      	lsls	r6, r3, #26
  404624:	f100 8450 	bmi.w	404ec8 <_vfiprintf_r+0xaec>
  404628:	9907      	ldr	r1, [sp, #28]
  40462a:	06dd      	lsls	r5, r3, #27
  40462c:	460a      	mov	r2, r1
  40462e:	f100 83ef 	bmi.w	404e10 <_vfiprintf_r+0xa34>
  404632:	0658      	lsls	r0, r3, #25
  404634:	f140 83ec 	bpl.w	404e10 <_vfiprintf_r+0xa34>
  404638:	880e      	ldrh	r6, [r1, #0]
  40463a:	3104      	adds	r1, #4
  40463c:	2700      	movs	r7, #0
  40463e:	2201      	movs	r2, #1
  404640:	9107      	str	r1, [sp, #28]
  404642:	f04f 0100 	mov.w	r1, #0
  404646:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40464a:	2500      	movs	r5, #0
  40464c:	1c61      	adds	r1, r4, #1
  40464e:	f000 8116 	beq.w	40487e <_vfiprintf_r+0x4a2>
  404652:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404656:	9102      	str	r1, [sp, #8]
  404658:	ea56 0107 	orrs.w	r1, r6, r7
  40465c:	f040 8114 	bne.w	404888 <_vfiprintf_r+0x4ac>
  404660:	2c00      	cmp	r4, #0
  404662:	f040 835c 	bne.w	404d1e <_vfiprintf_r+0x942>
  404666:	2a00      	cmp	r2, #0
  404668:	f040 83b7 	bne.w	404dda <_vfiprintf_r+0x9fe>
  40466c:	f013 0301 	ands.w	r3, r3, #1
  404670:	9305      	str	r3, [sp, #20]
  404672:	f000 8457 	beq.w	404f24 <_vfiprintf_r+0xb48>
  404676:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40467a:	2330      	movs	r3, #48	; 0x30
  40467c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404680:	9b05      	ldr	r3, [sp, #20]
  404682:	42a3      	cmp	r3, r4
  404684:	bfb8      	it	lt
  404686:	4623      	movlt	r3, r4
  404688:	9301      	str	r3, [sp, #4]
  40468a:	b10d      	cbz	r5, 404690 <_vfiprintf_r+0x2b4>
  40468c:	3301      	adds	r3, #1
  40468e:	9301      	str	r3, [sp, #4]
  404690:	9b02      	ldr	r3, [sp, #8]
  404692:	f013 0302 	ands.w	r3, r3, #2
  404696:	9309      	str	r3, [sp, #36]	; 0x24
  404698:	d002      	beq.n	4046a0 <_vfiprintf_r+0x2c4>
  40469a:	9b01      	ldr	r3, [sp, #4]
  40469c:	3302      	adds	r3, #2
  40469e:	9301      	str	r3, [sp, #4]
  4046a0:	9b02      	ldr	r3, [sp, #8]
  4046a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4046a6:	930a      	str	r3, [sp, #40]	; 0x28
  4046a8:	f040 8217 	bne.w	404ada <_vfiprintf_r+0x6fe>
  4046ac:	9b08      	ldr	r3, [sp, #32]
  4046ae:	9a01      	ldr	r2, [sp, #4]
  4046b0:	1a9d      	subs	r5, r3, r2
  4046b2:	2d00      	cmp	r5, #0
  4046b4:	f340 8211 	ble.w	404ada <_vfiprintf_r+0x6fe>
  4046b8:	2d10      	cmp	r5, #16
  4046ba:	f340 8490 	ble.w	404fde <_vfiprintf_r+0xc02>
  4046be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4046c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046c2:	4ec4      	ldr	r6, [pc, #784]	; (4049d4 <_vfiprintf_r+0x5f8>)
  4046c4:	46d6      	mov	lr, sl
  4046c6:	2710      	movs	r7, #16
  4046c8:	46a2      	mov	sl, r4
  4046ca:	4619      	mov	r1, r3
  4046cc:	9c06      	ldr	r4, [sp, #24]
  4046ce:	e007      	b.n	4046e0 <_vfiprintf_r+0x304>
  4046d0:	f101 0c02 	add.w	ip, r1, #2
  4046d4:	f10e 0e08 	add.w	lr, lr, #8
  4046d8:	4601      	mov	r1, r0
  4046da:	3d10      	subs	r5, #16
  4046dc:	2d10      	cmp	r5, #16
  4046de:	dd11      	ble.n	404704 <_vfiprintf_r+0x328>
  4046e0:	1c48      	adds	r0, r1, #1
  4046e2:	3210      	adds	r2, #16
  4046e4:	2807      	cmp	r0, #7
  4046e6:	9211      	str	r2, [sp, #68]	; 0x44
  4046e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4046ec:	9010      	str	r0, [sp, #64]	; 0x40
  4046ee:	ddef      	ble.n	4046d0 <_vfiprintf_r+0x2f4>
  4046f0:	2a00      	cmp	r2, #0
  4046f2:	f040 81e4 	bne.w	404abe <_vfiprintf_r+0x6e2>
  4046f6:	3d10      	subs	r5, #16
  4046f8:	2d10      	cmp	r5, #16
  4046fa:	4611      	mov	r1, r2
  4046fc:	f04f 0c01 	mov.w	ip, #1
  404700:	46ce      	mov	lr, r9
  404702:	dced      	bgt.n	4046e0 <_vfiprintf_r+0x304>
  404704:	4654      	mov	r4, sl
  404706:	4661      	mov	r1, ip
  404708:	46f2      	mov	sl, lr
  40470a:	442a      	add	r2, r5
  40470c:	2907      	cmp	r1, #7
  40470e:	9211      	str	r2, [sp, #68]	; 0x44
  404710:	f8ca 6000 	str.w	r6, [sl]
  404714:	f8ca 5004 	str.w	r5, [sl, #4]
  404718:	9110      	str	r1, [sp, #64]	; 0x40
  40471a:	f300 82ec 	bgt.w	404cf6 <_vfiprintf_r+0x91a>
  40471e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404722:	f10a 0a08 	add.w	sl, sl, #8
  404726:	1c48      	adds	r0, r1, #1
  404728:	2d00      	cmp	r5, #0
  40472a:	f040 81de 	bne.w	404aea <_vfiprintf_r+0x70e>
  40472e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404730:	2b00      	cmp	r3, #0
  404732:	f000 81f8 	beq.w	404b26 <_vfiprintf_r+0x74a>
  404736:	3202      	adds	r2, #2
  404738:	a90e      	add	r1, sp, #56	; 0x38
  40473a:	2302      	movs	r3, #2
  40473c:	2807      	cmp	r0, #7
  40473e:	9211      	str	r2, [sp, #68]	; 0x44
  404740:	9010      	str	r0, [sp, #64]	; 0x40
  404742:	e88a 000a 	stmia.w	sl, {r1, r3}
  404746:	f340 81ea 	ble.w	404b1e <_vfiprintf_r+0x742>
  40474a:	2a00      	cmp	r2, #0
  40474c:	f040 838c 	bne.w	404e68 <_vfiprintf_r+0xa8c>
  404750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404752:	2b80      	cmp	r3, #128	; 0x80
  404754:	f04f 0001 	mov.w	r0, #1
  404758:	4611      	mov	r1, r2
  40475a:	46ca      	mov	sl, r9
  40475c:	f040 81e7 	bne.w	404b2e <_vfiprintf_r+0x752>
  404760:	9b08      	ldr	r3, [sp, #32]
  404762:	9d01      	ldr	r5, [sp, #4]
  404764:	1b5e      	subs	r6, r3, r5
  404766:	2e00      	cmp	r6, #0
  404768:	f340 81e1 	ble.w	404b2e <_vfiprintf_r+0x752>
  40476c:	2e10      	cmp	r6, #16
  40476e:	4d9a      	ldr	r5, [pc, #616]	; (4049d8 <_vfiprintf_r+0x5fc>)
  404770:	f340 8450 	ble.w	405014 <_vfiprintf_r+0xc38>
  404774:	46d4      	mov	ip, sl
  404776:	2710      	movs	r7, #16
  404778:	46a2      	mov	sl, r4
  40477a:	9c06      	ldr	r4, [sp, #24]
  40477c:	e007      	b.n	40478e <_vfiprintf_r+0x3b2>
  40477e:	f101 0e02 	add.w	lr, r1, #2
  404782:	f10c 0c08 	add.w	ip, ip, #8
  404786:	4601      	mov	r1, r0
  404788:	3e10      	subs	r6, #16
  40478a:	2e10      	cmp	r6, #16
  40478c:	dd11      	ble.n	4047b2 <_vfiprintf_r+0x3d6>
  40478e:	1c48      	adds	r0, r1, #1
  404790:	3210      	adds	r2, #16
  404792:	2807      	cmp	r0, #7
  404794:	9211      	str	r2, [sp, #68]	; 0x44
  404796:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40479a:	9010      	str	r0, [sp, #64]	; 0x40
  40479c:	ddef      	ble.n	40477e <_vfiprintf_r+0x3a2>
  40479e:	2a00      	cmp	r2, #0
  4047a0:	f040 829d 	bne.w	404cde <_vfiprintf_r+0x902>
  4047a4:	3e10      	subs	r6, #16
  4047a6:	2e10      	cmp	r6, #16
  4047a8:	f04f 0e01 	mov.w	lr, #1
  4047ac:	4611      	mov	r1, r2
  4047ae:	46cc      	mov	ip, r9
  4047b0:	dced      	bgt.n	40478e <_vfiprintf_r+0x3b2>
  4047b2:	4654      	mov	r4, sl
  4047b4:	46e2      	mov	sl, ip
  4047b6:	4432      	add	r2, r6
  4047b8:	f1be 0f07 	cmp.w	lr, #7
  4047bc:	9211      	str	r2, [sp, #68]	; 0x44
  4047be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4047c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4047c6:	f300 8369 	bgt.w	404e9c <_vfiprintf_r+0xac0>
  4047ca:	f10a 0a08 	add.w	sl, sl, #8
  4047ce:	f10e 0001 	add.w	r0, lr, #1
  4047d2:	4671      	mov	r1, lr
  4047d4:	e1ab      	b.n	404b2e <_vfiprintf_r+0x752>
  4047d6:	9608      	str	r6, [sp, #32]
  4047d8:	f013 0220 	ands.w	r2, r3, #32
  4047dc:	f040 838c 	bne.w	404ef8 <_vfiprintf_r+0xb1c>
  4047e0:	f013 0110 	ands.w	r1, r3, #16
  4047e4:	f040 831a 	bne.w	404e1c <_vfiprintf_r+0xa40>
  4047e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4047ec:	f000 8316 	beq.w	404e1c <_vfiprintf_r+0xa40>
  4047f0:	9807      	ldr	r0, [sp, #28]
  4047f2:	460a      	mov	r2, r1
  4047f4:	4601      	mov	r1, r0
  4047f6:	3104      	adds	r1, #4
  4047f8:	8806      	ldrh	r6, [r0, #0]
  4047fa:	9107      	str	r1, [sp, #28]
  4047fc:	2700      	movs	r7, #0
  4047fe:	e720      	b.n	404642 <_vfiprintf_r+0x266>
  404800:	9608      	str	r6, [sp, #32]
  404802:	f043 0310 	orr.w	r3, r3, #16
  404806:	e7e7      	b.n	4047d8 <_vfiprintf_r+0x3fc>
  404808:	9608      	str	r6, [sp, #32]
  40480a:	f043 0310 	orr.w	r3, r3, #16
  40480e:	e708      	b.n	404622 <_vfiprintf_r+0x246>
  404810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404814:	f898 2000 	ldrb.w	r2, [r8]
  404818:	e652      	b.n	4044c0 <_vfiprintf_r+0xe4>
  40481a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40481e:	2600      	movs	r6, #0
  404820:	f818 2b01 	ldrb.w	r2, [r8], #1
  404824:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404828:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40482c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404830:	2909      	cmp	r1, #9
  404832:	d9f5      	bls.n	404820 <_vfiprintf_r+0x444>
  404834:	e646      	b.n	4044c4 <_vfiprintf_r+0xe8>
  404836:	9608      	str	r6, [sp, #32]
  404838:	2800      	cmp	r0, #0
  40483a:	f040 8408 	bne.w	40504e <_vfiprintf_r+0xc72>
  40483e:	f043 0310 	orr.w	r3, r3, #16
  404842:	069e      	lsls	r6, r3, #26
  404844:	f100 834c 	bmi.w	404ee0 <_vfiprintf_r+0xb04>
  404848:	06dd      	lsls	r5, r3, #27
  40484a:	f100 82f3 	bmi.w	404e34 <_vfiprintf_r+0xa58>
  40484e:	0658      	lsls	r0, r3, #25
  404850:	f140 82f0 	bpl.w	404e34 <_vfiprintf_r+0xa58>
  404854:	9d07      	ldr	r5, [sp, #28]
  404856:	f9b5 6000 	ldrsh.w	r6, [r5]
  40485a:	462a      	mov	r2, r5
  40485c:	17f7      	asrs	r7, r6, #31
  40485e:	3204      	adds	r2, #4
  404860:	4630      	mov	r0, r6
  404862:	4639      	mov	r1, r7
  404864:	9207      	str	r2, [sp, #28]
  404866:	2800      	cmp	r0, #0
  404868:	f171 0200 	sbcs.w	r2, r1, #0
  40486c:	f2c0 835d 	blt.w	404f2a <_vfiprintf_r+0xb4e>
  404870:	1c61      	adds	r1, r4, #1
  404872:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404876:	f04f 0201 	mov.w	r2, #1
  40487a:	f47f aeea 	bne.w	404652 <_vfiprintf_r+0x276>
  40487e:	ea56 0107 	orrs.w	r1, r6, r7
  404882:	f000 824d 	beq.w	404d20 <_vfiprintf_r+0x944>
  404886:	9302      	str	r3, [sp, #8]
  404888:	2a01      	cmp	r2, #1
  40488a:	f000 828c 	beq.w	404da6 <_vfiprintf_r+0x9ca>
  40488e:	2a02      	cmp	r2, #2
  404890:	f040 825c 	bne.w	404d4c <_vfiprintf_r+0x970>
  404894:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404896:	46cb      	mov	fp, r9
  404898:	0933      	lsrs	r3, r6, #4
  40489a:	f006 010f 	and.w	r1, r6, #15
  40489e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4048a2:	093a      	lsrs	r2, r7, #4
  4048a4:	461e      	mov	r6, r3
  4048a6:	4617      	mov	r7, r2
  4048a8:	5c43      	ldrb	r3, [r0, r1]
  4048aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4048ae:	ea56 0307 	orrs.w	r3, r6, r7
  4048b2:	d1f1      	bne.n	404898 <_vfiprintf_r+0x4bc>
  4048b4:	eba9 030b 	sub.w	r3, r9, fp
  4048b8:	9305      	str	r3, [sp, #20]
  4048ba:	e6e1      	b.n	404680 <_vfiprintf_r+0x2a4>
  4048bc:	2800      	cmp	r0, #0
  4048be:	f040 83c0 	bne.w	405042 <_vfiprintf_r+0xc66>
  4048c2:	0699      	lsls	r1, r3, #26
  4048c4:	f100 8367 	bmi.w	404f96 <_vfiprintf_r+0xbba>
  4048c8:	06da      	lsls	r2, r3, #27
  4048ca:	f100 80f1 	bmi.w	404ab0 <_vfiprintf_r+0x6d4>
  4048ce:	065b      	lsls	r3, r3, #25
  4048d0:	f140 80ee 	bpl.w	404ab0 <_vfiprintf_r+0x6d4>
  4048d4:	9a07      	ldr	r2, [sp, #28]
  4048d6:	6813      	ldr	r3, [r2, #0]
  4048d8:	3204      	adds	r2, #4
  4048da:	9207      	str	r2, [sp, #28]
  4048dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4048e0:	801a      	strh	r2, [r3, #0]
  4048e2:	e5b8      	b.n	404456 <_vfiprintf_r+0x7a>
  4048e4:	9807      	ldr	r0, [sp, #28]
  4048e6:	4a3d      	ldr	r2, [pc, #244]	; (4049dc <_vfiprintf_r+0x600>)
  4048e8:	9608      	str	r6, [sp, #32]
  4048ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4048ec:	6806      	ldr	r6, [r0, #0]
  4048ee:	2278      	movs	r2, #120	; 0x78
  4048f0:	2130      	movs	r1, #48	; 0x30
  4048f2:	3004      	adds	r0, #4
  4048f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4048f8:	f043 0302 	orr.w	r3, r3, #2
  4048fc:	9007      	str	r0, [sp, #28]
  4048fe:	2700      	movs	r7, #0
  404900:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404904:	2202      	movs	r2, #2
  404906:	e69c      	b.n	404642 <_vfiprintf_r+0x266>
  404908:	9608      	str	r6, [sp, #32]
  40490a:	2800      	cmp	r0, #0
  40490c:	d099      	beq.n	404842 <_vfiprintf_r+0x466>
  40490e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404912:	e796      	b.n	404842 <_vfiprintf_r+0x466>
  404914:	f898 2000 	ldrb.w	r2, [r8]
  404918:	2d00      	cmp	r5, #0
  40491a:	f47f add1 	bne.w	4044c0 <_vfiprintf_r+0xe4>
  40491e:	2001      	movs	r0, #1
  404920:	2520      	movs	r5, #32
  404922:	e5cd      	b.n	4044c0 <_vfiprintf_r+0xe4>
  404924:	f043 0301 	orr.w	r3, r3, #1
  404928:	f898 2000 	ldrb.w	r2, [r8]
  40492c:	e5c8      	b.n	4044c0 <_vfiprintf_r+0xe4>
  40492e:	9608      	str	r6, [sp, #32]
  404930:	2800      	cmp	r0, #0
  404932:	f040 8393 	bne.w	40505c <_vfiprintf_r+0xc80>
  404936:	4929      	ldr	r1, [pc, #164]	; (4049dc <_vfiprintf_r+0x600>)
  404938:	910b      	str	r1, [sp, #44]	; 0x2c
  40493a:	069f      	lsls	r7, r3, #26
  40493c:	f100 82e8 	bmi.w	404f10 <_vfiprintf_r+0xb34>
  404940:	9807      	ldr	r0, [sp, #28]
  404942:	06de      	lsls	r6, r3, #27
  404944:	4601      	mov	r1, r0
  404946:	f100 8270 	bmi.w	404e2a <_vfiprintf_r+0xa4e>
  40494a:	065d      	lsls	r5, r3, #25
  40494c:	f140 826d 	bpl.w	404e2a <_vfiprintf_r+0xa4e>
  404950:	3104      	adds	r1, #4
  404952:	8806      	ldrh	r6, [r0, #0]
  404954:	9107      	str	r1, [sp, #28]
  404956:	2700      	movs	r7, #0
  404958:	07d8      	lsls	r0, r3, #31
  40495a:	f140 8222 	bpl.w	404da2 <_vfiprintf_r+0x9c6>
  40495e:	ea56 0107 	orrs.w	r1, r6, r7
  404962:	f000 821e 	beq.w	404da2 <_vfiprintf_r+0x9c6>
  404966:	2130      	movs	r1, #48	; 0x30
  404968:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40496c:	f043 0302 	orr.w	r3, r3, #2
  404970:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404974:	2202      	movs	r2, #2
  404976:	e664      	b.n	404642 <_vfiprintf_r+0x266>
  404978:	9608      	str	r6, [sp, #32]
  40497a:	2800      	cmp	r0, #0
  40497c:	f040 836b 	bne.w	405056 <_vfiprintf_r+0xc7a>
  404980:	4917      	ldr	r1, [pc, #92]	; (4049e0 <_vfiprintf_r+0x604>)
  404982:	910b      	str	r1, [sp, #44]	; 0x2c
  404984:	e7d9      	b.n	40493a <_vfiprintf_r+0x55e>
  404986:	9907      	ldr	r1, [sp, #28]
  404988:	9608      	str	r6, [sp, #32]
  40498a:	680a      	ldr	r2, [r1, #0]
  40498c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404990:	f04f 0000 	mov.w	r0, #0
  404994:	460a      	mov	r2, r1
  404996:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40499a:	3204      	adds	r2, #4
  40499c:	2001      	movs	r0, #1
  40499e:	9001      	str	r0, [sp, #4]
  4049a0:	9207      	str	r2, [sp, #28]
  4049a2:	9005      	str	r0, [sp, #20]
  4049a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4049a8:	9302      	str	r3, [sp, #8]
  4049aa:	2400      	movs	r4, #0
  4049ac:	e670      	b.n	404690 <_vfiprintf_r+0x2b4>
  4049ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4049b2:	f898 2000 	ldrb.w	r2, [r8]
  4049b6:	e583      	b.n	4044c0 <_vfiprintf_r+0xe4>
  4049b8:	f898 2000 	ldrb.w	r2, [r8]
  4049bc:	2a6c      	cmp	r2, #108	; 0x6c
  4049be:	bf03      	ittte	eq
  4049c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4049c4:	f043 0320 	orreq.w	r3, r3, #32
  4049c8:	f108 0801 	addeq.w	r8, r8, #1
  4049cc:	f043 0310 	orrne.w	r3, r3, #16
  4049d0:	e576      	b.n	4044c0 <_vfiprintf_r+0xe4>
  4049d2:	bf00      	nop
  4049d4:	00407df8 	.word	0x00407df8
  4049d8:	00407e08 	.word	0x00407e08
  4049dc:	00407ddc 	.word	0x00407ddc
  4049e0:	00407dc8 	.word	0x00407dc8
  4049e4:	9907      	ldr	r1, [sp, #28]
  4049e6:	680e      	ldr	r6, [r1, #0]
  4049e8:	460a      	mov	r2, r1
  4049ea:	2e00      	cmp	r6, #0
  4049ec:	f102 0204 	add.w	r2, r2, #4
  4049f0:	f6ff ae0f 	blt.w	404612 <_vfiprintf_r+0x236>
  4049f4:	9207      	str	r2, [sp, #28]
  4049f6:	f898 2000 	ldrb.w	r2, [r8]
  4049fa:	e561      	b.n	4044c0 <_vfiprintf_r+0xe4>
  4049fc:	f898 2000 	ldrb.w	r2, [r8]
  404a00:	2001      	movs	r0, #1
  404a02:	252b      	movs	r5, #43	; 0x2b
  404a04:	e55c      	b.n	4044c0 <_vfiprintf_r+0xe4>
  404a06:	9907      	ldr	r1, [sp, #28]
  404a08:	9608      	str	r6, [sp, #32]
  404a0a:	f8d1 b000 	ldr.w	fp, [r1]
  404a0e:	f04f 0200 	mov.w	r2, #0
  404a12:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404a16:	1d0e      	adds	r6, r1, #4
  404a18:	f1bb 0f00 	cmp.w	fp, #0
  404a1c:	f000 82e5 	beq.w	404fea <_vfiprintf_r+0xc0e>
  404a20:	1c67      	adds	r7, r4, #1
  404a22:	f000 82c4 	beq.w	404fae <_vfiprintf_r+0xbd2>
  404a26:	4622      	mov	r2, r4
  404a28:	2100      	movs	r1, #0
  404a2a:	4658      	mov	r0, fp
  404a2c:	9301      	str	r3, [sp, #4]
  404a2e:	f001 fbd7 	bl	4061e0 <memchr>
  404a32:	9b01      	ldr	r3, [sp, #4]
  404a34:	2800      	cmp	r0, #0
  404a36:	f000 82e5 	beq.w	405004 <_vfiprintf_r+0xc28>
  404a3a:	eba0 020b 	sub.w	r2, r0, fp
  404a3e:	9205      	str	r2, [sp, #20]
  404a40:	9607      	str	r6, [sp, #28]
  404a42:	9302      	str	r3, [sp, #8]
  404a44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404a48:	2400      	movs	r4, #0
  404a4a:	e619      	b.n	404680 <_vfiprintf_r+0x2a4>
  404a4c:	f898 2000 	ldrb.w	r2, [r8]
  404a50:	2a2a      	cmp	r2, #42	; 0x2a
  404a52:	f108 0701 	add.w	r7, r8, #1
  404a56:	f000 82e9 	beq.w	40502c <_vfiprintf_r+0xc50>
  404a5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a5e:	2909      	cmp	r1, #9
  404a60:	46b8      	mov	r8, r7
  404a62:	f04f 0400 	mov.w	r4, #0
  404a66:	f63f ad2d 	bhi.w	4044c4 <_vfiprintf_r+0xe8>
  404a6a:	f818 2b01 	ldrb.w	r2, [r8], #1
  404a6e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404a72:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404a76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a7a:	2909      	cmp	r1, #9
  404a7c:	d9f5      	bls.n	404a6a <_vfiprintf_r+0x68e>
  404a7e:	e521      	b.n	4044c4 <_vfiprintf_r+0xe8>
  404a80:	f043 0320 	orr.w	r3, r3, #32
  404a84:	f898 2000 	ldrb.w	r2, [r8]
  404a88:	e51a      	b.n	4044c0 <_vfiprintf_r+0xe4>
  404a8a:	9608      	str	r6, [sp, #32]
  404a8c:	2800      	cmp	r0, #0
  404a8e:	f040 82db 	bne.w	405048 <_vfiprintf_r+0xc6c>
  404a92:	2a00      	cmp	r2, #0
  404a94:	f000 80e7 	beq.w	404c66 <_vfiprintf_r+0x88a>
  404a98:	2101      	movs	r1, #1
  404a9a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404a9e:	f04f 0200 	mov.w	r2, #0
  404aa2:	9101      	str	r1, [sp, #4]
  404aa4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404aa8:	9105      	str	r1, [sp, #20]
  404aaa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404aae:	e77b      	b.n	4049a8 <_vfiprintf_r+0x5cc>
  404ab0:	9a07      	ldr	r2, [sp, #28]
  404ab2:	6813      	ldr	r3, [r2, #0]
  404ab4:	3204      	adds	r2, #4
  404ab6:	9207      	str	r2, [sp, #28]
  404ab8:	9a03      	ldr	r2, [sp, #12]
  404aba:	601a      	str	r2, [r3, #0]
  404abc:	e4cb      	b.n	404456 <_vfiprintf_r+0x7a>
  404abe:	aa0f      	add	r2, sp, #60	; 0x3c
  404ac0:	9904      	ldr	r1, [sp, #16]
  404ac2:	4620      	mov	r0, r4
  404ac4:	f7ff fc4a 	bl	40435c <__sprint_r.part.0>
  404ac8:	2800      	cmp	r0, #0
  404aca:	f040 8139 	bne.w	404d40 <_vfiprintf_r+0x964>
  404ace:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ad0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ad2:	f101 0c01 	add.w	ip, r1, #1
  404ad6:	46ce      	mov	lr, r9
  404ad8:	e5ff      	b.n	4046da <_vfiprintf_r+0x2fe>
  404ada:	9910      	ldr	r1, [sp, #64]	; 0x40
  404adc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ade:	1c48      	adds	r0, r1, #1
  404ae0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ae4:	2d00      	cmp	r5, #0
  404ae6:	f43f ae22 	beq.w	40472e <_vfiprintf_r+0x352>
  404aea:	3201      	adds	r2, #1
  404aec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404af0:	2101      	movs	r1, #1
  404af2:	2807      	cmp	r0, #7
  404af4:	9211      	str	r2, [sp, #68]	; 0x44
  404af6:	9010      	str	r0, [sp, #64]	; 0x40
  404af8:	f8ca 5000 	str.w	r5, [sl]
  404afc:	f8ca 1004 	str.w	r1, [sl, #4]
  404b00:	f340 8108 	ble.w	404d14 <_vfiprintf_r+0x938>
  404b04:	2a00      	cmp	r2, #0
  404b06:	f040 81bc 	bne.w	404e82 <_vfiprintf_r+0xaa6>
  404b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404b0c:	2b00      	cmp	r3, #0
  404b0e:	f43f ae1f 	beq.w	404750 <_vfiprintf_r+0x374>
  404b12:	ab0e      	add	r3, sp, #56	; 0x38
  404b14:	2202      	movs	r2, #2
  404b16:	4608      	mov	r0, r1
  404b18:	931c      	str	r3, [sp, #112]	; 0x70
  404b1a:	921d      	str	r2, [sp, #116]	; 0x74
  404b1c:	46ca      	mov	sl, r9
  404b1e:	4601      	mov	r1, r0
  404b20:	f10a 0a08 	add.w	sl, sl, #8
  404b24:	3001      	adds	r0, #1
  404b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b28:	2b80      	cmp	r3, #128	; 0x80
  404b2a:	f43f ae19 	beq.w	404760 <_vfiprintf_r+0x384>
  404b2e:	9b05      	ldr	r3, [sp, #20]
  404b30:	1ae4      	subs	r4, r4, r3
  404b32:	2c00      	cmp	r4, #0
  404b34:	dd2e      	ble.n	404b94 <_vfiprintf_r+0x7b8>
  404b36:	2c10      	cmp	r4, #16
  404b38:	4db3      	ldr	r5, [pc, #716]	; (404e08 <_vfiprintf_r+0xa2c>)
  404b3a:	dd1e      	ble.n	404b7a <_vfiprintf_r+0x79e>
  404b3c:	46d6      	mov	lr, sl
  404b3e:	2610      	movs	r6, #16
  404b40:	9f06      	ldr	r7, [sp, #24]
  404b42:	f8dd a010 	ldr.w	sl, [sp, #16]
  404b46:	e006      	b.n	404b56 <_vfiprintf_r+0x77a>
  404b48:	1c88      	adds	r0, r1, #2
  404b4a:	f10e 0e08 	add.w	lr, lr, #8
  404b4e:	4619      	mov	r1, r3
  404b50:	3c10      	subs	r4, #16
  404b52:	2c10      	cmp	r4, #16
  404b54:	dd10      	ble.n	404b78 <_vfiprintf_r+0x79c>
  404b56:	1c4b      	adds	r3, r1, #1
  404b58:	3210      	adds	r2, #16
  404b5a:	2b07      	cmp	r3, #7
  404b5c:	9211      	str	r2, [sp, #68]	; 0x44
  404b5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404b62:	9310      	str	r3, [sp, #64]	; 0x40
  404b64:	ddf0      	ble.n	404b48 <_vfiprintf_r+0x76c>
  404b66:	2a00      	cmp	r2, #0
  404b68:	d165      	bne.n	404c36 <_vfiprintf_r+0x85a>
  404b6a:	3c10      	subs	r4, #16
  404b6c:	2c10      	cmp	r4, #16
  404b6e:	f04f 0001 	mov.w	r0, #1
  404b72:	4611      	mov	r1, r2
  404b74:	46ce      	mov	lr, r9
  404b76:	dcee      	bgt.n	404b56 <_vfiprintf_r+0x77a>
  404b78:	46f2      	mov	sl, lr
  404b7a:	4422      	add	r2, r4
  404b7c:	2807      	cmp	r0, #7
  404b7e:	9211      	str	r2, [sp, #68]	; 0x44
  404b80:	f8ca 5000 	str.w	r5, [sl]
  404b84:	f8ca 4004 	str.w	r4, [sl, #4]
  404b88:	9010      	str	r0, [sp, #64]	; 0x40
  404b8a:	f300 8085 	bgt.w	404c98 <_vfiprintf_r+0x8bc>
  404b8e:	f10a 0a08 	add.w	sl, sl, #8
  404b92:	3001      	adds	r0, #1
  404b94:	9905      	ldr	r1, [sp, #20]
  404b96:	f8ca b000 	str.w	fp, [sl]
  404b9a:	440a      	add	r2, r1
  404b9c:	2807      	cmp	r0, #7
  404b9e:	9211      	str	r2, [sp, #68]	; 0x44
  404ba0:	f8ca 1004 	str.w	r1, [sl, #4]
  404ba4:	9010      	str	r0, [sp, #64]	; 0x40
  404ba6:	f340 8082 	ble.w	404cae <_vfiprintf_r+0x8d2>
  404baa:	2a00      	cmp	r2, #0
  404bac:	f040 8118 	bne.w	404de0 <_vfiprintf_r+0xa04>
  404bb0:	9b02      	ldr	r3, [sp, #8]
  404bb2:	9210      	str	r2, [sp, #64]	; 0x40
  404bb4:	0758      	lsls	r0, r3, #29
  404bb6:	d535      	bpl.n	404c24 <_vfiprintf_r+0x848>
  404bb8:	9b08      	ldr	r3, [sp, #32]
  404bba:	9901      	ldr	r1, [sp, #4]
  404bbc:	1a5c      	subs	r4, r3, r1
  404bbe:	2c00      	cmp	r4, #0
  404bc0:	f340 80e7 	ble.w	404d92 <_vfiprintf_r+0x9b6>
  404bc4:	46ca      	mov	sl, r9
  404bc6:	2c10      	cmp	r4, #16
  404bc8:	f340 8218 	ble.w	404ffc <_vfiprintf_r+0xc20>
  404bcc:	9910      	ldr	r1, [sp, #64]	; 0x40
  404bce:	4e8f      	ldr	r6, [pc, #572]	; (404e0c <_vfiprintf_r+0xa30>)
  404bd0:	9f06      	ldr	r7, [sp, #24]
  404bd2:	f8dd b010 	ldr.w	fp, [sp, #16]
  404bd6:	2510      	movs	r5, #16
  404bd8:	e006      	b.n	404be8 <_vfiprintf_r+0x80c>
  404bda:	1c88      	adds	r0, r1, #2
  404bdc:	f10a 0a08 	add.w	sl, sl, #8
  404be0:	4619      	mov	r1, r3
  404be2:	3c10      	subs	r4, #16
  404be4:	2c10      	cmp	r4, #16
  404be6:	dd11      	ble.n	404c0c <_vfiprintf_r+0x830>
  404be8:	1c4b      	adds	r3, r1, #1
  404bea:	3210      	adds	r2, #16
  404bec:	2b07      	cmp	r3, #7
  404bee:	9211      	str	r2, [sp, #68]	; 0x44
  404bf0:	f8ca 6000 	str.w	r6, [sl]
  404bf4:	f8ca 5004 	str.w	r5, [sl, #4]
  404bf8:	9310      	str	r3, [sp, #64]	; 0x40
  404bfa:	ddee      	ble.n	404bda <_vfiprintf_r+0x7fe>
  404bfc:	bb42      	cbnz	r2, 404c50 <_vfiprintf_r+0x874>
  404bfe:	3c10      	subs	r4, #16
  404c00:	2c10      	cmp	r4, #16
  404c02:	f04f 0001 	mov.w	r0, #1
  404c06:	4611      	mov	r1, r2
  404c08:	46ca      	mov	sl, r9
  404c0a:	dced      	bgt.n	404be8 <_vfiprintf_r+0x80c>
  404c0c:	4422      	add	r2, r4
  404c0e:	2807      	cmp	r0, #7
  404c10:	9211      	str	r2, [sp, #68]	; 0x44
  404c12:	f8ca 6000 	str.w	r6, [sl]
  404c16:	f8ca 4004 	str.w	r4, [sl, #4]
  404c1a:	9010      	str	r0, [sp, #64]	; 0x40
  404c1c:	dd51      	ble.n	404cc2 <_vfiprintf_r+0x8e6>
  404c1e:	2a00      	cmp	r2, #0
  404c20:	f040 819b 	bne.w	404f5a <_vfiprintf_r+0xb7e>
  404c24:	9b03      	ldr	r3, [sp, #12]
  404c26:	9a08      	ldr	r2, [sp, #32]
  404c28:	9901      	ldr	r1, [sp, #4]
  404c2a:	428a      	cmp	r2, r1
  404c2c:	bfac      	ite	ge
  404c2e:	189b      	addge	r3, r3, r2
  404c30:	185b      	addlt	r3, r3, r1
  404c32:	9303      	str	r3, [sp, #12]
  404c34:	e04e      	b.n	404cd4 <_vfiprintf_r+0x8f8>
  404c36:	aa0f      	add	r2, sp, #60	; 0x3c
  404c38:	4651      	mov	r1, sl
  404c3a:	4638      	mov	r0, r7
  404c3c:	f7ff fb8e 	bl	40435c <__sprint_r.part.0>
  404c40:	2800      	cmp	r0, #0
  404c42:	f040 813f 	bne.w	404ec4 <_vfiprintf_r+0xae8>
  404c46:	9910      	ldr	r1, [sp, #64]	; 0x40
  404c48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c4a:	1c48      	adds	r0, r1, #1
  404c4c:	46ce      	mov	lr, r9
  404c4e:	e77f      	b.n	404b50 <_vfiprintf_r+0x774>
  404c50:	aa0f      	add	r2, sp, #60	; 0x3c
  404c52:	4659      	mov	r1, fp
  404c54:	4638      	mov	r0, r7
  404c56:	f7ff fb81 	bl	40435c <__sprint_r.part.0>
  404c5a:	b960      	cbnz	r0, 404c76 <_vfiprintf_r+0x89a>
  404c5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404c5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c60:	1c48      	adds	r0, r1, #1
  404c62:	46ca      	mov	sl, r9
  404c64:	e7bd      	b.n	404be2 <_vfiprintf_r+0x806>
  404c66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c68:	f8dd b010 	ldr.w	fp, [sp, #16]
  404c6c:	2b00      	cmp	r3, #0
  404c6e:	f040 81d4 	bne.w	40501a <_vfiprintf_r+0xc3e>
  404c72:	2300      	movs	r3, #0
  404c74:	9310      	str	r3, [sp, #64]	; 0x40
  404c76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404c7a:	f013 0f01 	tst.w	r3, #1
  404c7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404c82:	d102      	bne.n	404c8a <_vfiprintf_r+0x8ae>
  404c84:	059a      	lsls	r2, r3, #22
  404c86:	f140 80de 	bpl.w	404e46 <_vfiprintf_r+0xa6a>
  404c8a:	065b      	lsls	r3, r3, #25
  404c8c:	f53f acb2 	bmi.w	4045f4 <_vfiprintf_r+0x218>
  404c90:	9803      	ldr	r0, [sp, #12]
  404c92:	b02d      	add	sp, #180	; 0xb4
  404c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c98:	2a00      	cmp	r2, #0
  404c9a:	f040 8106 	bne.w	404eaa <_vfiprintf_r+0xace>
  404c9e:	9a05      	ldr	r2, [sp, #20]
  404ca0:	921d      	str	r2, [sp, #116]	; 0x74
  404ca2:	2301      	movs	r3, #1
  404ca4:	9211      	str	r2, [sp, #68]	; 0x44
  404ca6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404caa:	9310      	str	r3, [sp, #64]	; 0x40
  404cac:	46ca      	mov	sl, r9
  404cae:	f10a 0a08 	add.w	sl, sl, #8
  404cb2:	9b02      	ldr	r3, [sp, #8]
  404cb4:	0759      	lsls	r1, r3, #29
  404cb6:	d504      	bpl.n	404cc2 <_vfiprintf_r+0x8e6>
  404cb8:	9b08      	ldr	r3, [sp, #32]
  404cba:	9901      	ldr	r1, [sp, #4]
  404cbc:	1a5c      	subs	r4, r3, r1
  404cbe:	2c00      	cmp	r4, #0
  404cc0:	dc81      	bgt.n	404bc6 <_vfiprintf_r+0x7ea>
  404cc2:	9b03      	ldr	r3, [sp, #12]
  404cc4:	9908      	ldr	r1, [sp, #32]
  404cc6:	9801      	ldr	r0, [sp, #4]
  404cc8:	4281      	cmp	r1, r0
  404cca:	bfac      	ite	ge
  404ccc:	185b      	addge	r3, r3, r1
  404cce:	181b      	addlt	r3, r3, r0
  404cd0:	9303      	str	r3, [sp, #12]
  404cd2:	bb72      	cbnz	r2, 404d32 <_vfiprintf_r+0x956>
  404cd4:	2300      	movs	r3, #0
  404cd6:	9310      	str	r3, [sp, #64]	; 0x40
  404cd8:	46ca      	mov	sl, r9
  404cda:	f7ff bbbc 	b.w	404456 <_vfiprintf_r+0x7a>
  404cde:	aa0f      	add	r2, sp, #60	; 0x3c
  404ce0:	9904      	ldr	r1, [sp, #16]
  404ce2:	4620      	mov	r0, r4
  404ce4:	f7ff fb3a 	bl	40435c <__sprint_r.part.0>
  404ce8:	bb50      	cbnz	r0, 404d40 <_vfiprintf_r+0x964>
  404cea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cee:	f101 0e01 	add.w	lr, r1, #1
  404cf2:	46cc      	mov	ip, r9
  404cf4:	e548      	b.n	404788 <_vfiprintf_r+0x3ac>
  404cf6:	2a00      	cmp	r2, #0
  404cf8:	f040 8140 	bne.w	404f7c <_vfiprintf_r+0xba0>
  404cfc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404d00:	2900      	cmp	r1, #0
  404d02:	f000 811b 	beq.w	404f3c <_vfiprintf_r+0xb60>
  404d06:	2201      	movs	r2, #1
  404d08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404d0c:	4610      	mov	r0, r2
  404d0e:	921d      	str	r2, [sp, #116]	; 0x74
  404d10:	911c      	str	r1, [sp, #112]	; 0x70
  404d12:	46ca      	mov	sl, r9
  404d14:	4601      	mov	r1, r0
  404d16:	f10a 0a08 	add.w	sl, sl, #8
  404d1a:	3001      	adds	r0, #1
  404d1c:	e507      	b.n	40472e <_vfiprintf_r+0x352>
  404d1e:	9b02      	ldr	r3, [sp, #8]
  404d20:	2a01      	cmp	r2, #1
  404d22:	f000 8098 	beq.w	404e56 <_vfiprintf_r+0xa7a>
  404d26:	2a02      	cmp	r2, #2
  404d28:	d10d      	bne.n	404d46 <_vfiprintf_r+0x96a>
  404d2a:	9302      	str	r3, [sp, #8]
  404d2c:	2600      	movs	r6, #0
  404d2e:	2700      	movs	r7, #0
  404d30:	e5b0      	b.n	404894 <_vfiprintf_r+0x4b8>
  404d32:	aa0f      	add	r2, sp, #60	; 0x3c
  404d34:	9904      	ldr	r1, [sp, #16]
  404d36:	9806      	ldr	r0, [sp, #24]
  404d38:	f7ff fb10 	bl	40435c <__sprint_r.part.0>
  404d3c:	2800      	cmp	r0, #0
  404d3e:	d0c9      	beq.n	404cd4 <_vfiprintf_r+0x8f8>
  404d40:	f8dd b010 	ldr.w	fp, [sp, #16]
  404d44:	e797      	b.n	404c76 <_vfiprintf_r+0x89a>
  404d46:	9302      	str	r3, [sp, #8]
  404d48:	2600      	movs	r6, #0
  404d4a:	2700      	movs	r7, #0
  404d4c:	4649      	mov	r1, r9
  404d4e:	e000      	b.n	404d52 <_vfiprintf_r+0x976>
  404d50:	4659      	mov	r1, fp
  404d52:	08f2      	lsrs	r2, r6, #3
  404d54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404d58:	08f8      	lsrs	r0, r7, #3
  404d5a:	f006 0307 	and.w	r3, r6, #7
  404d5e:	4607      	mov	r7, r0
  404d60:	4616      	mov	r6, r2
  404d62:	3330      	adds	r3, #48	; 0x30
  404d64:	ea56 0207 	orrs.w	r2, r6, r7
  404d68:	f801 3c01 	strb.w	r3, [r1, #-1]
  404d6c:	f101 3bff 	add.w	fp, r1, #4294967295
  404d70:	d1ee      	bne.n	404d50 <_vfiprintf_r+0x974>
  404d72:	9a02      	ldr	r2, [sp, #8]
  404d74:	07d6      	lsls	r6, r2, #31
  404d76:	f57f ad9d 	bpl.w	4048b4 <_vfiprintf_r+0x4d8>
  404d7a:	2b30      	cmp	r3, #48	; 0x30
  404d7c:	f43f ad9a 	beq.w	4048b4 <_vfiprintf_r+0x4d8>
  404d80:	3902      	subs	r1, #2
  404d82:	2330      	movs	r3, #48	; 0x30
  404d84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404d88:	eba9 0301 	sub.w	r3, r9, r1
  404d8c:	9305      	str	r3, [sp, #20]
  404d8e:	468b      	mov	fp, r1
  404d90:	e476      	b.n	404680 <_vfiprintf_r+0x2a4>
  404d92:	9b03      	ldr	r3, [sp, #12]
  404d94:	9a08      	ldr	r2, [sp, #32]
  404d96:	428a      	cmp	r2, r1
  404d98:	bfac      	ite	ge
  404d9a:	189b      	addge	r3, r3, r2
  404d9c:	185b      	addlt	r3, r3, r1
  404d9e:	9303      	str	r3, [sp, #12]
  404da0:	e798      	b.n	404cd4 <_vfiprintf_r+0x8f8>
  404da2:	2202      	movs	r2, #2
  404da4:	e44d      	b.n	404642 <_vfiprintf_r+0x266>
  404da6:	2f00      	cmp	r7, #0
  404da8:	bf08      	it	eq
  404daa:	2e0a      	cmpeq	r6, #10
  404dac:	d352      	bcc.n	404e54 <_vfiprintf_r+0xa78>
  404dae:	46cb      	mov	fp, r9
  404db0:	4630      	mov	r0, r6
  404db2:	4639      	mov	r1, r7
  404db4:	220a      	movs	r2, #10
  404db6:	2300      	movs	r3, #0
  404db8:	f001 ff36 	bl	406c28 <__aeabi_uldivmod>
  404dbc:	3230      	adds	r2, #48	; 0x30
  404dbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404dc2:	4630      	mov	r0, r6
  404dc4:	4639      	mov	r1, r7
  404dc6:	2300      	movs	r3, #0
  404dc8:	220a      	movs	r2, #10
  404dca:	f001 ff2d 	bl	406c28 <__aeabi_uldivmod>
  404dce:	4606      	mov	r6, r0
  404dd0:	460f      	mov	r7, r1
  404dd2:	ea56 0307 	orrs.w	r3, r6, r7
  404dd6:	d1eb      	bne.n	404db0 <_vfiprintf_r+0x9d4>
  404dd8:	e56c      	b.n	4048b4 <_vfiprintf_r+0x4d8>
  404dda:	9405      	str	r4, [sp, #20]
  404ddc:	46cb      	mov	fp, r9
  404dde:	e44f      	b.n	404680 <_vfiprintf_r+0x2a4>
  404de0:	aa0f      	add	r2, sp, #60	; 0x3c
  404de2:	9904      	ldr	r1, [sp, #16]
  404de4:	9806      	ldr	r0, [sp, #24]
  404de6:	f7ff fab9 	bl	40435c <__sprint_r.part.0>
  404dea:	2800      	cmp	r0, #0
  404dec:	d1a8      	bne.n	404d40 <_vfiprintf_r+0x964>
  404dee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404df0:	46ca      	mov	sl, r9
  404df2:	e75e      	b.n	404cb2 <_vfiprintf_r+0x8d6>
  404df4:	aa0f      	add	r2, sp, #60	; 0x3c
  404df6:	9904      	ldr	r1, [sp, #16]
  404df8:	9806      	ldr	r0, [sp, #24]
  404dfa:	f7ff faaf 	bl	40435c <__sprint_r.part.0>
  404dfe:	2800      	cmp	r0, #0
  404e00:	d19e      	bne.n	404d40 <_vfiprintf_r+0x964>
  404e02:	46ca      	mov	sl, r9
  404e04:	f7ff bbc0 	b.w	404588 <_vfiprintf_r+0x1ac>
  404e08:	00407e08 	.word	0x00407e08
  404e0c:	00407df8 	.word	0x00407df8
  404e10:	3104      	adds	r1, #4
  404e12:	6816      	ldr	r6, [r2, #0]
  404e14:	9107      	str	r1, [sp, #28]
  404e16:	2201      	movs	r2, #1
  404e18:	2700      	movs	r7, #0
  404e1a:	e412      	b.n	404642 <_vfiprintf_r+0x266>
  404e1c:	9807      	ldr	r0, [sp, #28]
  404e1e:	4601      	mov	r1, r0
  404e20:	3104      	adds	r1, #4
  404e22:	6806      	ldr	r6, [r0, #0]
  404e24:	9107      	str	r1, [sp, #28]
  404e26:	2700      	movs	r7, #0
  404e28:	e40b      	b.n	404642 <_vfiprintf_r+0x266>
  404e2a:	680e      	ldr	r6, [r1, #0]
  404e2c:	3104      	adds	r1, #4
  404e2e:	9107      	str	r1, [sp, #28]
  404e30:	2700      	movs	r7, #0
  404e32:	e591      	b.n	404958 <_vfiprintf_r+0x57c>
  404e34:	9907      	ldr	r1, [sp, #28]
  404e36:	680e      	ldr	r6, [r1, #0]
  404e38:	460a      	mov	r2, r1
  404e3a:	17f7      	asrs	r7, r6, #31
  404e3c:	3204      	adds	r2, #4
  404e3e:	9207      	str	r2, [sp, #28]
  404e40:	4630      	mov	r0, r6
  404e42:	4639      	mov	r1, r7
  404e44:	e50f      	b.n	404866 <_vfiprintf_r+0x48a>
  404e46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404e4a:	f000 fe7f 	bl	405b4c <__retarget_lock_release_recursive>
  404e4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404e52:	e71a      	b.n	404c8a <_vfiprintf_r+0x8ae>
  404e54:	9b02      	ldr	r3, [sp, #8]
  404e56:	9302      	str	r3, [sp, #8]
  404e58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404e5c:	3630      	adds	r6, #48	; 0x30
  404e5e:	2301      	movs	r3, #1
  404e60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404e64:	9305      	str	r3, [sp, #20]
  404e66:	e40b      	b.n	404680 <_vfiprintf_r+0x2a4>
  404e68:	aa0f      	add	r2, sp, #60	; 0x3c
  404e6a:	9904      	ldr	r1, [sp, #16]
  404e6c:	9806      	ldr	r0, [sp, #24]
  404e6e:	f7ff fa75 	bl	40435c <__sprint_r.part.0>
  404e72:	2800      	cmp	r0, #0
  404e74:	f47f af64 	bne.w	404d40 <_vfiprintf_r+0x964>
  404e78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e7c:	1c48      	adds	r0, r1, #1
  404e7e:	46ca      	mov	sl, r9
  404e80:	e651      	b.n	404b26 <_vfiprintf_r+0x74a>
  404e82:	aa0f      	add	r2, sp, #60	; 0x3c
  404e84:	9904      	ldr	r1, [sp, #16]
  404e86:	9806      	ldr	r0, [sp, #24]
  404e88:	f7ff fa68 	bl	40435c <__sprint_r.part.0>
  404e8c:	2800      	cmp	r0, #0
  404e8e:	f47f af57 	bne.w	404d40 <_vfiprintf_r+0x964>
  404e92:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e96:	1c48      	adds	r0, r1, #1
  404e98:	46ca      	mov	sl, r9
  404e9a:	e448      	b.n	40472e <_vfiprintf_r+0x352>
  404e9c:	2a00      	cmp	r2, #0
  404e9e:	f040 8091 	bne.w	404fc4 <_vfiprintf_r+0xbe8>
  404ea2:	2001      	movs	r0, #1
  404ea4:	4611      	mov	r1, r2
  404ea6:	46ca      	mov	sl, r9
  404ea8:	e641      	b.n	404b2e <_vfiprintf_r+0x752>
  404eaa:	aa0f      	add	r2, sp, #60	; 0x3c
  404eac:	9904      	ldr	r1, [sp, #16]
  404eae:	9806      	ldr	r0, [sp, #24]
  404eb0:	f7ff fa54 	bl	40435c <__sprint_r.part.0>
  404eb4:	2800      	cmp	r0, #0
  404eb6:	f47f af43 	bne.w	404d40 <_vfiprintf_r+0x964>
  404eba:	9810      	ldr	r0, [sp, #64]	; 0x40
  404ebc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ebe:	3001      	adds	r0, #1
  404ec0:	46ca      	mov	sl, r9
  404ec2:	e667      	b.n	404b94 <_vfiprintf_r+0x7b8>
  404ec4:	46d3      	mov	fp, sl
  404ec6:	e6d6      	b.n	404c76 <_vfiprintf_r+0x89a>
  404ec8:	9e07      	ldr	r6, [sp, #28]
  404eca:	3607      	adds	r6, #7
  404ecc:	f026 0207 	bic.w	r2, r6, #7
  404ed0:	f102 0108 	add.w	r1, r2, #8
  404ed4:	e9d2 6700 	ldrd	r6, r7, [r2]
  404ed8:	9107      	str	r1, [sp, #28]
  404eda:	2201      	movs	r2, #1
  404edc:	f7ff bbb1 	b.w	404642 <_vfiprintf_r+0x266>
  404ee0:	9e07      	ldr	r6, [sp, #28]
  404ee2:	3607      	adds	r6, #7
  404ee4:	f026 0607 	bic.w	r6, r6, #7
  404ee8:	e9d6 0100 	ldrd	r0, r1, [r6]
  404eec:	f106 0208 	add.w	r2, r6, #8
  404ef0:	9207      	str	r2, [sp, #28]
  404ef2:	4606      	mov	r6, r0
  404ef4:	460f      	mov	r7, r1
  404ef6:	e4b6      	b.n	404866 <_vfiprintf_r+0x48a>
  404ef8:	9e07      	ldr	r6, [sp, #28]
  404efa:	3607      	adds	r6, #7
  404efc:	f026 0207 	bic.w	r2, r6, #7
  404f00:	f102 0108 	add.w	r1, r2, #8
  404f04:	e9d2 6700 	ldrd	r6, r7, [r2]
  404f08:	9107      	str	r1, [sp, #28]
  404f0a:	2200      	movs	r2, #0
  404f0c:	f7ff bb99 	b.w	404642 <_vfiprintf_r+0x266>
  404f10:	9e07      	ldr	r6, [sp, #28]
  404f12:	3607      	adds	r6, #7
  404f14:	f026 0107 	bic.w	r1, r6, #7
  404f18:	f101 0008 	add.w	r0, r1, #8
  404f1c:	9007      	str	r0, [sp, #28]
  404f1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404f22:	e519      	b.n	404958 <_vfiprintf_r+0x57c>
  404f24:	46cb      	mov	fp, r9
  404f26:	f7ff bbab 	b.w	404680 <_vfiprintf_r+0x2a4>
  404f2a:	252d      	movs	r5, #45	; 0x2d
  404f2c:	4276      	negs	r6, r6
  404f2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404f32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f36:	2201      	movs	r2, #1
  404f38:	f7ff bb88 	b.w	40464c <_vfiprintf_r+0x270>
  404f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f3e:	b9b3      	cbnz	r3, 404f6e <_vfiprintf_r+0xb92>
  404f40:	4611      	mov	r1, r2
  404f42:	2001      	movs	r0, #1
  404f44:	46ca      	mov	sl, r9
  404f46:	e5f2      	b.n	404b2e <_vfiprintf_r+0x752>
  404f48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404f4c:	f000 fdfe 	bl	405b4c <__retarget_lock_release_recursive>
  404f50:	f04f 33ff 	mov.w	r3, #4294967295
  404f54:	9303      	str	r3, [sp, #12]
  404f56:	f7ff bb50 	b.w	4045fa <_vfiprintf_r+0x21e>
  404f5a:	aa0f      	add	r2, sp, #60	; 0x3c
  404f5c:	9904      	ldr	r1, [sp, #16]
  404f5e:	9806      	ldr	r0, [sp, #24]
  404f60:	f7ff f9fc 	bl	40435c <__sprint_r.part.0>
  404f64:	2800      	cmp	r0, #0
  404f66:	f47f aeeb 	bne.w	404d40 <_vfiprintf_r+0x964>
  404f6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f6c:	e6a9      	b.n	404cc2 <_vfiprintf_r+0x8e6>
  404f6e:	ab0e      	add	r3, sp, #56	; 0x38
  404f70:	2202      	movs	r2, #2
  404f72:	931c      	str	r3, [sp, #112]	; 0x70
  404f74:	921d      	str	r2, [sp, #116]	; 0x74
  404f76:	2001      	movs	r0, #1
  404f78:	46ca      	mov	sl, r9
  404f7a:	e5d0      	b.n	404b1e <_vfiprintf_r+0x742>
  404f7c:	aa0f      	add	r2, sp, #60	; 0x3c
  404f7e:	9904      	ldr	r1, [sp, #16]
  404f80:	9806      	ldr	r0, [sp, #24]
  404f82:	f7ff f9eb 	bl	40435c <__sprint_r.part.0>
  404f86:	2800      	cmp	r0, #0
  404f88:	f47f aeda 	bne.w	404d40 <_vfiprintf_r+0x964>
  404f8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f90:	1c48      	adds	r0, r1, #1
  404f92:	46ca      	mov	sl, r9
  404f94:	e5a4      	b.n	404ae0 <_vfiprintf_r+0x704>
  404f96:	9a07      	ldr	r2, [sp, #28]
  404f98:	9903      	ldr	r1, [sp, #12]
  404f9a:	6813      	ldr	r3, [r2, #0]
  404f9c:	17cd      	asrs	r5, r1, #31
  404f9e:	4608      	mov	r0, r1
  404fa0:	3204      	adds	r2, #4
  404fa2:	4629      	mov	r1, r5
  404fa4:	9207      	str	r2, [sp, #28]
  404fa6:	e9c3 0100 	strd	r0, r1, [r3]
  404faa:	f7ff ba54 	b.w	404456 <_vfiprintf_r+0x7a>
  404fae:	4658      	mov	r0, fp
  404fb0:	9607      	str	r6, [sp, #28]
  404fb2:	9302      	str	r3, [sp, #8]
  404fb4:	f7ff f964 	bl	404280 <strlen>
  404fb8:	2400      	movs	r4, #0
  404fba:	9005      	str	r0, [sp, #20]
  404fbc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404fc0:	f7ff bb5e 	b.w	404680 <_vfiprintf_r+0x2a4>
  404fc4:	aa0f      	add	r2, sp, #60	; 0x3c
  404fc6:	9904      	ldr	r1, [sp, #16]
  404fc8:	9806      	ldr	r0, [sp, #24]
  404fca:	f7ff f9c7 	bl	40435c <__sprint_r.part.0>
  404fce:	2800      	cmp	r0, #0
  404fd0:	f47f aeb6 	bne.w	404d40 <_vfiprintf_r+0x964>
  404fd4:	9910      	ldr	r1, [sp, #64]	; 0x40
  404fd6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404fd8:	1c48      	adds	r0, r1, #1
  404fda:	46ca      	mov	sl, r9
  404fdc:	e5a7      	b.n	404b2e <_vfiprintf_r+0x752>
  404fde:	9910      	ldr	r1, [sp, #64]	; 0x40
  404fe0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404fe2:	4e20      	ldr	r6, [pc, #128]	; (405064 <_vfiprintf_r+0xc88>)
  404fe4:	3101      	adds	r1, #1
  404fe6:	f7ff bb90 	b.w	40470a <_vfiprintf_r+0x32e>
  404fea:	2c06      	cmp	r4, #6
  404fec:	bf28      	it	cs
  404fee:	2406      	movcs	r4, #6
  404ff0:	9405      	str	r4, [sp, #20]
  404ff2:	9607      	str	r6, [sp, #28]
  404ff4:	9401      	str	r4, [sp, #4]
  404ff6:	f8df b070 	ldr.w	fp, [pc, #112]	; 405068 <_vfiprintf_r+0xc8c>
  404ffa:	e4d5      	b.n	4049a8 <_vfiprintf_r+0x5cc>
  404ffc:	9810      	ldr	r0, [sp, #64]	; 0x40
  404ffe:	4e19      	ldr	r6, [pc, #100]	; (405064 <_vfiprintf_r+0xc88>)
  405000:	3001      	adds	r0, #1
  405002:	e603      	b.n	404c0c <_vfiprintf_r+0x830>
  405004:	9405      	str	r4, [sp, #20]
  405006:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40500a:	9607      	str	r6, [sp, #28]
  40500c:	9302      	str	r3, [sp, #8]
  40500e:	4604      	mov	r4, r0
  405010:	f7ff bb36 	b.w	404680 <_vfiprintf_r+0x2a4>
  405014:	4686      	mov	lr, r0
  405016:	f7ff bbce 	b.w	4047b6 <_vfiprintf_r+0x3da>
  40501a:	9806      	ldr	r0, [sp, #24]
  40501c:	aa0f      	add	r2, sp, #60	; 0x3c
  40501e:	4659      	mov	r1, fp
  405020:	f7ff f99c 	bl	40435c <__sprint_r.part.0>
  405024:	2800      	cmp	r0, #0
  405026:	f43f ae24 	beq.w	404c72 <_vfiprintf_r+0x896>
  40502a:	e624      	b.n	404c76 <_vfiprintf_r+0x89a>
  40502c:	9907      	ldr	r1, [sp, #28]
  40502e:	f898 2001 	ldrb.w	r2, [r8, #1]
  405032:	680c      	ldr	r4, [r1, #0]
  405034:	3104      	adds	r1, #4
  405036:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40503a:	46b8      	mov	r8, r7
  40503c:	9107      	str	r1, [sp, #28]
  40503e:	f7ff ba3f 	b.w	4044c0 <_vfiprintf_r+0xe4>
  405042:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405046:	e43c      	b.n	4048c2 <_vfiprintf_r+0x4e6>
  405048:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40504c:	e521      	b.n	404a92 <_vfiprintf_r+0x6b6>
  40504e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405052:	f7ff bbf4 	b.w	40483e <_vfiprintf_r+0x462>
  405056:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40505a:	e491      	b.n	404980 <_vfiprintf_r+0x5a4>
  40505c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405060:	e469      	b.n	404936 <_vfiprintf_r+0x55a>
  405062:	bf00      	nop
  405064:	00407df8 	.word	0x00407df8
  405068:	00407df0 	.word	0x00407df0

0040506c <__sbprintf>:
  40506c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405070:	460c      	mov	r4, r1
  405072:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405076:	8989      	ldrh	r1, [r1, #12]
  405078:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40507a:	89e5      	ldrh	r5, [r4, #14]
  40507c:	9619      	str	r6, [sp, #100]	; 0x64
  40507e:	f021 0102 	bic.w	r1, r1, #2
  405082:	4606      	mov	r6, r0
  405084:	69e0      	ldr	r0, [r4, #28]
  405086:	f8ad 100c 	strh.w	r1, [sp, #12]
  40508a:	4617      	mov	r7, r2
  40508c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405090:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405092:	f8ad 500e 	strh.w	r5, [sp, #14]
  405096:	4698      	mov	r8, r3
  405098:	ad1a      	add	r5, sp, #104	; 0x68
  40509a:	2300      	movs	r3, #0
  40509c:	9007      	str	r0, [sp, #28]
  40509e:	a816      	add	r0, sp, #88	; 0x58
  4050a0:	9209      	str	r2, [sp, #36]	; 0x24
  4050a2:	9306      	str	r3, [sp, #24]
  4050a4:	9500      	str	r5, [sp, #0]
  4050a6:	9504      	str	r5, [sp, #16]
  4050a8:	9102      	str	r1, [sp, #8]
  4050aa:	9105      	str	r1, [sp, #20]
  4050ac:	f000 fd48 	bl	405b40 <__retarget_lock_init_recursive>
  4050b0:	4643      	mov	r3, r8
  4050b2:	463a      	mov	r2, r7
  4050b4:	4669      	mov	r1, sp
  4050b6:	4630      	mov	r0, r6
  4050b8:	f7ff f990 	bl	4043dc <_vfiprintf_r>
  4050bc:	1e05      	subs	r5, r0, #0
  4050be:	db07      	blt.n	4050d0 <__sbprintf+0x64>
  4050c0:	4630      	mov	r0, r6
  4050c2:	4669      	mov	r1, sp
  4050c4:	f000 f928 	bl	405318 <_fflush_r>
  4050c8:	2800      	cmp	r0, #0
  4050ca:	bf18      	it	ne
  4050cc:	f04f 35ff 	movne.w	r5, #4294967295
  4050d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4050d4:	065b      	lsls	r3, r3, #25
  4050d6:	d503      	bpl.n	4050e0 <__sbprintf+0x74>
  4050d8:	89a3      	ldrh	r3, [r4, #12]
  4050da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050de:	81a3      	strh	r3, [r4, #12]
  4050e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4050e2:	f000 fd2f 	bl	405b44 <__retarget_lock_close_recursive>
  4050e6:	4628      	mov	r0, r5
  4050e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4050ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004050f0 <__swsetup_r>:
  4050f0:	b538      	push	{r3, r4, r5, lr}
  4050f2:	4b30      	ldr	r3, [pc, #192]	; (4051b4 <__swsetup_r+0xc4>)
  4050f4:	681b      	ldr	r3, [r3, #0]
  4050f6:	4605      	mov	r5, r0
  4050f8:	460c      	mov	r4, r1
  4050fa:	b113      	cbz	r3, 405102 <__swsetup_r+0x12>
  4050fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4050fe:	2a00      	cmp	r2, #0
  405100:	d038      	beq.n	405174 <__swsetup_r+0x84>
  405102:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405106:	b293      	uxth	r3, r2
  405108:	0718      	lsls	r0, r3, #28
  40510a:	d50c      	bpl.n	405126 <__swsetup_r+0x36>
  40510c:	6920      	ldr	r0, [r4, #16]
  40510e:	b1a8      	cbz	r0, 40513c <__swsetup_r+0x4c>
  405110:	f013 0201 	ands.w	r2, r3, #1
  405114:	d01e      	beq.n	405154 <__swsetup_r+0x64>
  405116:	6963      	ldr	r3, [r4, #20]
  405118:	2200      	movs	r2, #0
  40511a:	425b      	negs	r3, r3
  40511c:	61a3      	str	r3, [r4, #24]
  40511e:	60a2      	str	r2, [r4, #8]
  405120:	b1f0      	cbz	r0, 405160 <__swsetup_r+0x70>
  405122:	2000      	movs	r0, #0
  405124:	bd38      	pop	{r3, r4, r5, pc}
  405126:	06d9      	lsls	r1, r3, #27
  405128:	d53c      	bpl.n	4051a4 <__swsetup_r+0xb4>
  40512a:	0758      	lsls	r0, r3, #29
  40512c:	d426      	bmi.n	40517c <__swsetup_r+0x8c>
  40512e:	6920      	ldr	r0, [r4, #16]
  405130:	f042 0308 	orr.w	r3, r2, #8
  405134:	81a3      	strh	r3, [r4, #12]
  405136:	b29b      	uxth	r3, r3
  405138:	2800      	cmp	r0, #0
  40513a:	d1e9      	bne.n	405110 <__swsetup_r+0x20>
  40513c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405140:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405144:	d0e4      	beq.n	405110 <__swsetup_r+0x20>
  405146:	4628      	mov	r0, r5
  405148:	4621      	mov	r1, r4
  40514a:	f000 fd2f 	bl	405bac <__smakebuf_r>
  40514e:	89a3      	ldrh	r3, [r4, #12]
  405150:	6920      	ldr	r0, [r4, #16]
  405152:	e7dd      	b.n	405110 <__swsetup_r+0x20>
  405154:	0799      	lsls	r1, r3, #30
  405156:	bf58      	it	pl
  405158:	6962      	ldrpl	r2, [r4, #20]
  40515a:	60a2      	str	r2, [r4, #8]
  40515c:	2800      	cmp	r0, #0
  40515e:	d1e0      	bne.n	405122 <__swsetup_r+0x32>
  405160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405164:	061a      	lsls	r2, r3, #24
  405166:	d5dd      	bpl.n	405124 <__swsetup_r+0x34>
  405168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40516c:	81a3      	strh	r3, [r4, #12]
  40516e:	f04f 30ff 	mov.w	r0, #4294967295
  405172:	bd38      	pop	{r3, r4, r5, pc}
  405174:	4618      	mov	r0, r3
  405176:	f000 f927 	bl	4053c8 <__sinit>
  40517a:	e7c2      	b.n	405102 <__swsetup_r+0x12>
  40517c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40517e:	b151      	cbz	r1, 405196 <__swsetup_r+0xa6>
  405180:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405184:	4299      	cmp	r1, r3
  405186:	d004      	beq.n	405192 <__swsetup_r+0xa2>
  405188:	4628      	mov	r0, r5
  40518a:	f000 fa43 	bl	405614 <_free_r>
  40518e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405192:	2300      	movs	r3, #0
  405194:	6323      	str	r3, [r4, #48]	; 0x30
  405196:	2300      	movs	r3, #0
  405198:	6920      	ldr	r0, [r4, #16]
  40519a:	6063      	str	r3, [r4, #4]
  40519c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4051a0:	6020      	str	r0, [r4, #0]
  4051a2:	e7c5      	b.n	405130 <__swsetup_r+0x40>
  4051a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4051a8:	2309      	movs	r3, #9
  4051aa:	602b      	str	r3, [r5, #0]
  4051ac:	f04f 30ff 	mov.w	r0, #4294967295
  4051b0:	81a2      	strh	r2, [r4, #12]
  4051b2:	bd38      	pop	{r3, r4, r5, pc}
  4051b4:	20400020 	.word	0x20400020

004051b8 <register_fini>:
  4051b8:	4b02      	ldr	r3, [pc, #8]	; (4051c4 <register_fini+0xc>)
  4051ba:	b113      	cbz	r3, 4051c2 <register_fini+0xa>
  4051bc:	4802      	ldr	r0, [pc, #8]	; (4051c8 <register_fini+0x10>)
  4051be:	f000 b805 	b.w	4051cc <atexit>
  4051c2:	4770      	bx	lr
  4051c4:	00000000 	.word	0x00000000
  4051c8:	00405439 	.word	0x00405439

004051cc <atexit>:
  4051cc:	2300      	movs	r3, #0
  4051ce:	4601      	mov	r1, r0
  4051d0:	461a      	mov	r2, r3
  4051d2:	4618      	mov	r0, r3
  4051d4:	f001 bc00 	b.w	4069d8 <__register_exitproc>

004051d8 <__sflush_r>:
  4051d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4051dc:	b29a      	uxth	r2, r3
  4051de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051e2:	460d      	mov	r5, r1
  4051e4:	0711      	lsls	r1, r2, #28
  4051e6:	4680      	mov	r8, r0
  4051e8:	d43a      	bmi.n	405260 <__sflush_r+0x88>
  4051ea:	686a      	ldr	r2, [r5, #4]
  4051ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4051f0:	2a00      	cmp	r2, #0
  4051f2:	81ab      	strh	r3, [r5, #12]
  4051f4:	dd6f      	ble.n	4052d6 <__sflush_r+0xfe>
  4051f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4051f8:	2c00      	cmp	r4, #0
  4051fa:	d049      	beq.n	405290 <__sflush_r+0xb8>
  4051fc:	2200      	movs	r2, #0
  4051fe:	b29b      	uxth	r3, r3
  405200:	f8d8 6000 	ldr.w	r6, [r8]
  405204:	f8c8 2000 	str.w	r2, [r8]
  405208:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40520c:	d067      	beq.n	4052de <__sflush_r+0x106>
  40520e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405210:	075f      	lsls	r7, r3, #29
  405212:	d505      	bpl.n	405220 <__sflush_r+0x48>
  405214:	6869      	ldr	r1, [r5, #4]
  405216:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405218:	1a52      	subs	r2, r2, r1
  40521a:	b10b      	cbz	r3, 405220 <__sflush_r+0x48>
  40521c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40521e:	1ad2      	subs	r2, r2, r3
  405220:	2300      	movs	r3, #0
  405222:	69e9      	ldr	r1, [r5, #28]
  405224:	4640      	mov	r0, r8
  405226:	47a0      	blx	r4
  405228:	1c44      	adds	r4, r0, #1
  40522a:	d03c      	beq.n	4052a6 <__sflush_r+0xce>
  40522c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405230:	692a      	ldr	r2, [r5, #16]
  405232:	602a      	str	r2, [r5, #0]
  405234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405238:	2200      	movs	r2, #0
  40523a:	81ab      	strh	r3, [r5, #12]
  40523c:	04db      	lsls	r3, r3, #19
  40523e:	606a      	str	r2, [r5, #4]
  405240:	d447      	bmi.n	4052d2 <__sflush_r+0xfa>
  405242:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405244:	f8c8 6000 	str.w	r6, [r8]
  405248:	b311      	cbz	r1, 405290 <__sflush_r+0xb8>
  40524a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40524e:	4299      	cmp	r1, r3
  405250:	d002      	beq.n	405258 <__sflush_r+0x80>
  405252:	4640      	mov	r0, r8
  405254:	f000 f9de 	bl	405614 <_free_r>
  405258:	2000      	movs	r0, #0
  40525a:	6328      	str	r0, [r5, #48]	; 0x30
  40525c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405260:	692e      	ldr	r6, [r5, #16]
  405262:	b1ae      	cbz	r6, 405290 <__sflush_r+0xb8>
  405264:	682c      	ldr	r4, [r5, #0]
  405266:	602e      	str	r6, [r5, #0]
  405268:	0791      	lsls	r1, r2, #30
  40526a:	bf0c      	ite	eq
  40526c:	696b      	ldreq	r3, [r5, #20]
  40526e:	2300      	movne	r3, #0
  405270:	1ba4      	subs	r4, r4, r6
  405272:	60ab      	str	r3, [r5, #8]
  405274:	e00a      	b.n	40528c <__sflush_r+0xb4>
  405276:	4623      	mov	r3, r4
  405278:	4632      	mov	r2, r6
  40527a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40527c:	69e9      	ldr	r1, [r5, #28]
  40527e:	4640      	mov	r0, r8
  405280:	47b8      	blx	r7
  405282:	2800      	cmp	r0, #0
  405284:	eba4 0400 	sub.w	r4, r4, r0
  405288:	4406      	add	r6, r0
  40528a:	dd04      	ble.n	405296 <__sflush_r+0xbe>
  40528c:	2c00      	cmp	r4, #0
  40528e:	dcf2      	bgt.n	405276 <__sflush_r+0x9e>
  405290:	2000      	movs	r0, #0
  405292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405296:	89ab      	ldrh	r3, [r5, #12]
  405298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40529c:	81ab      	strh	r3, [r5, #12]
  40529e:	f04f 30ff 	mov.w	r0, #4294967295
  4052a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052a6:	f8d8 4000 	ldr.w	r4, [r8]
  4052aa:	2c1d      	cmp	r4, #29
  4052ac:	d8f3      	bhi.n	405296 <__sflush_r+0xbe>
  4052ae:	4b19      	ldr	r3, [pc, #100]	; (405314 <__sflush_r+0x13c>)
  4052b0:	40e3      	lsrs	r3, r4
  4052b2:	43db      	mvns	r3, r3
  4052b4:	f013 0301 	ands.w	r3, r3, #1
  4052b8:	d1ed      	bne.n	405296 <__sflush_r+0xbe>
  4052ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4052be:	606b      	str	r3, [r5, #4]
  4052c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4052c4:	6929      	ldr	r1, [r5, #16]
  4052c6:	81ab      	strh	r3, [r5, #12]
  4052c8:	04da      	lsls	r2, r3, #19
  4052ca:	6029      	str	r1, [r5, #0]
  4052cc:	d5b9      	bpl.n	405242 <__sflush_r+0x6a>
  4052ce:	2c00      	cmp	r4, #0
  4052d0:	d1b7      	bne.n	405242 <__sflush_r+0x6a>
  4052d2:	6528      	str	r0, [r5, #80]	; 0x50
  4052d4:	e7b5      	b.n	405242 <__sflush_r+0x6a>
  4052d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4052d8:	2a00      	cmp	r2, #0
  4052da:	dc8c      	bgt.n	4051f6 <__sflush_r+0x1e>
  4052dc:	e7d8      	b.n	405290 <__sflush_r+0xb8>
  4052de:	2301      	movs	r3, #1
  4052e0:	69e9      	ldr	r1, [r5, #28]
  4052e2:	4640      	mov	r0, r8
  4052e4:	47a0      	blx	r4
  4052e6:	1c43      	adds	r3, r0, #1
  4052e8:	4602      	mov	r2, r0
  4052ea:	d002      	beq.n	4052f2 <__sflush_r+0x11a>
  4052ec:	89ab      	ldrh	r3, [r5, #12]
  4052ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4052f0:	e78e      	b.n	405210 <__sflush_r+0x38>
  4052f2:	f8d8 3000 	ldr.w	r3, [r8]
  4052f6:	2b00      	cmp	r3, #0
  4052f8:	d0f8      	beq.n	4052ec <__sflush_r+0x114>
  4052fa:	2b1d      	cmp	r3, #29
  4052fc:	d001      	beq.n	405302 <__sflush_r+0x12a>
  4052fe:	2b16      	cmp	r3, #22
  405300:	d102      	bne.n	405308 <__sflush_r+0x130>
  405302:	f8c8 6000 	str.w	r6, [r8]
  405306:	e7c3      	b.n	405290 <__sflush_r+0xb8>
  405308:	89ab      	ldrh	r3, [r5, #12]
  40530a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40530e:	81ab      	strh	r3, [r5, #12]
  405310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405314:	20400001 	.word	0x20400001

00405318 <_fflush_r>:
  405318:	b538      	push	{r3, r4, r5, lr}
  40531a:	460d      	mov	r5, r1
  40531c:	4604      	mov	r4, r0
  40531e:	b108      	cbz	r0, 405324 <_fflush_r+0xc>
  405320:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405322:	b1bb      	cbz	r3, 405354 <_fflush_r+0x3c>
  405324:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405328:	b188      	cbz	r0, 40534e <_fflush_r+0x36>
  40532a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40532c:	07db      	lsls	r3, r3, #31
  40532e:	d401      	bmi.n	405334 <_fflush_r+0x1c>
  405330:	0581      	lsls	r1, r0, #22
  405332:	d517      	bpl.n	405364 <_fflush_r+0x4c>
  405334:	4620      	mov	r0, r4
  405336:	4629      	mov	r1, r5
  405338:	f7ff ff4e 	bl	4051d8 <__sflush_r>
  40533c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40533e:	07da      	lsls	r2, r3, #31
  405340:	4604      	mov	r4, r0
  405342:	d402      	bmi.n	40534a <_fflush_r+0x32>
  405344:	89ab      	ldrh	r3, [r5, #12]
  405346:	059b      	lsls	r3, r3, #22
  405348:	d507      	bpl.n	40535a <_fflush_r+0x42>
  40534a:	4620      	mov	r0, r4
  40534c:	bd38      	pop	{r3, r4, r5, pc}
  40534e:	4604      	mov	r4, r0
  405350:	4620      	mov	r0, r4
  405352:	bd38      	pop	{r3, r4, r5, pc}
  405354:	f000 f838 	bl	4053c8 <__sinit>
  405358:	e7e4      	b.n	405324 <_fflush_r+0xc>
  40535a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40535c:	f000 fbf6 	bl	405b4c <__retarget_lock_release_recursive>
  405360:	4620      	mov	r0, r4
  405362:	bd38      	pop	{r3, r4, r5, pc}
  405364:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405366:	f000 fbef 	bl	405b48 <__retarget_lock_acquire_recursive>
  40536a:	e7e3      	b.n	405334 <_fflush_r+0x1c>

0040536c <_cleanup_r>:
  40536c:	4901      	ldr	r1, [pc, #4]	; (405374 <_cleanup_r+0x8>)
  40536e:	f000 bbaf 	b.w	405ad0 <_fwalk_reent>
  405372:	bf00      	nop
  405374:	00406ac1 	.word	0x00406ac1

00405378 <std.isra.0>:
  405378:	b510      	push	{r4, lr}
  40537a:	2300      	movs	r3, #0
  40537c:	4604      	mov	r4, r0
  40537e:	8181      	strh	r1, [r0, #12]
  405380:	81c2      	strh	r2, [r0, #14]
  405382:	6003      	str	r3, [r0, #0]
  405384:	6043      	str	r3, [r0, #4]
  405386:	6083      	str	r3, [r0, #8]
  405388:	6643      	str	r3, [r0, #100]	; 0x64
  40538a:	6103      	str	r3, [r0, #16]
  40538c:	6143      	str	r3, [r0, #20]
  40538e:	6183      	str	r3, [r0, #24]
  405390:	4619      	mov	r1, r3
  405392:	2208      	movs	r2, #8
  405394:	305c      	adds	r0, #92	; 0x5c
  405396:	f7fe fe37 	bl	404008 <memset>
  40539a:	4807      	ldr	r0, [pc, #28]	; (4053b8 <std.isra.0+0x40>)
  40539c:	4907      	ldr	r1, [pc, #28]	; (4053bc <std.isra.0+0x44>)
  40539e:	4a08      	ldr	r2, [pc, #32]	; (4053c0 <std.isra.0+0x48>)
  4053a0:	4b08      	ldr	r3, [pc, #32]	; (4053c4 <std.isra.0+0x4c>)
  4053a2:	6220      	str	r0, [r4, #32]
  4053a4:	61e4      	str	r4, [r4, #28]
  4053a6:	6261      	str	r1, [r4, #36]	; 0x24
  4053a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4053aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4053ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4053b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4053b4:	f000 bbc4 	b.w	405b40 <__retarget_lock_init_recursive>
  4053b8:	00406805 	.word	0x00406805
  4053bc:	00406829 	.word	0x00406829
  4053c0:	00406865 	.word	0x00406865
  4053c4:	00406885 	.word	0x00406885

004053c8 <__sinit>:
  4053c8:	b510      	push	{r4, lr}
  4053ca:	4604      	mov	r4, r0
  4053cc:	4812      	ldr	r0, [pc, #72]	; (405418 <__sinit+0x50>)
  4053ce:	f000 fbbb 	bl	405b48 <__retarget_lock_acquire_recursive>
  4053d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4053d4:	b9d2      	cbnz	r2, 40540c <__sinit+0x44>
  4053d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4053da:	4810      	ldr	r0, [pc, #64]	; (40541c <__sinit+0x54>)
  4053dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4053e0:	2103      	movs	r1, #3
  4053e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4053e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4053e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4053ec:	6860      	ldr	r0, [r4, #4]
  4053ee:	2104      	movs	r1, #4
  4053f0:	f7ff ffc2 	bl	405378 <std.isra.0>
  4053f4:	2201      	movs	r2, #1
  4053f6:	2109      	movs	r1, #9
  4053f8:	68a0      	ldr	r0, [r4, #8]
  4053fa:	f7ff ffbd 	bl	405378 <std.isra.0>
  4053fe:	2202      	movs	r2, #2
  405400:	2112      	movs	r1, #18
  405402:	68e0      	ldr	r0, [r4, #12]
  405404:	f7ff ffb8 	bl	405378 <std.isra.0>
  405408:	2301      	movs	r3, #1
  40540a:	63a3      	str	r3, [r4, #56]	; 0x38
  40540c:	4802      	ldr	r0, [pc, #8]	; (405418 <__sinit+0x50>)
  40540e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405412:	f000 bb9b 	b.w	405b4c <__retarget_lock_release_recursive>
  405416:	bf00      	nop
  405418:	20401128 	.word	0x20401128
  40541c:	0040536d 	.word	0x0040536d

00405420 <__sfp_lock_acquire>:
  405420:	4801      	ldr	r0, [pc, #4]	; (405428 <__sfp_lock_acquire+0x8>)
  405422:	f000 bb91 	b.w	405b48 <__retarget_lock_acquire_recursive>
  405426:	bf00      	nop
  405428:	2040113c 	.word	0x2040113c

0040542c <__sfp_lock_release>:
  40542c:	4801      	ldr	r0, [pc, #4]	; (405434 <__sfp_lock_release+0x8>)
  40542e:	f000 bb8d 	b.w	405b4c <__retarget_lock_release_recursive>
  405432:	bf00      	nop
  405434:	2040113c 	.word	0x2040113c

00405438 <__libc_fini_array>:
  405438:	b538      	push	{r3, r4, r5, lr}
  40543a:	4c0a      	ldr	r4, [pc, #40]	; (405464 <__libc_fini_array+0x2c>)
  40543c:	4d0a      	ldr	r5, [pc, #40]	; (405468 <__libc_fini_array+0x30>)
  40543e:	1b64      	subs	r4, r4, r5
  405440:	10a4      	asrs	r4, r4, #2
  405442:	d00a      	beq.n	40545a <__libc_fini_array+0x22>
  405444:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405448:	3b01      	subs	r3, #1
  40544a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40544e:	3c01      	subs	r4, #1
  405450:	f855 3904 	ldr.w	r3, [r5], #-4
  405454:	4798      	blx	r3
  405456:	2c00      	cmp	r4, #0
  405458:	d1f9      	bne.n	40544e <__libc_fini_array+0x16>
  40545a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40545e:	f002 bd6f 	b.w	407f40 <_fini>
  405462:	bf00      	nop
  405464:	00407f50 	.word	0x00407f50
  405468:	00407f4c 	.word	0x00407f4c

0040546c <__fputwc>:
  40546c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405470:	b082      	sub	sp, #8
  405472:	4680      	mov	r8, r0
  405474:	4689      	mov	r9, r1
  405476:	4614      	mov	r4, r2
  405478:	f000 fb54 	bl	405b24 <__locale_mb_cur_max>
  40547c:	2801      	cmp	r0, #1
  40547e:	d036      	beq.n	4054ee <__fputwc+0x82>
  405480:	464a      	mov	r2, r9
  405482:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405486:	a901      	add	r1, sp, #4
  405488:	4640      	mov	r0, r8
  40548a:	f001 fa57 	bl	40693c <_wcrtomb_r>
  40548e:	1c42      	adds	r2, r0, #1
  405490:	4606      	mov	r6, r0
  405492:	d025      	beq.n	4054e0 <__fputwc+0x74>
  405494:	b3a8      	cbz	r0, 405502 <__fputwc+0x96>
  405496:	f89d e004 	ldrb.w	lr, [sp, #4]
  40549a:	2500      	movs	r5, #0
  40549c:	f10d 0a04 	add.w	sl, sp, #4
  4054a0:	e009      	b.n	4054b6 <__fputwc+0x4a>
  4054a2:	6823      	ldr	r3, [r4, #0]
  4054a4:	1c5a      	adds	r2, r3, #1
  4054a6:	6022      	str	r2, [r4, #0]
  4054a8:	f883 e000 	strb.w	lr, [r3]
  4054ac:	3501      	adds	r5, #1
  4054ae:	42b5      	cmp	r5, r6
  4054b0:	d227      	bcs.n	405502 <__fputwc+0x96>
  4054b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4054b6:	68a3      	ldr	r3, [r4, #8]
  4054b8:	3b01      	subs	r3, #1
  4054ba:	2b00      	cmp	r3, #0
  4054bc:	60a3      	str	r3, [r4, #8]
  4054be:	daf0      	bge.n	4054a2 <__fputwc+0x36>
  4054c0:	69a7      	ldr	r7, [r4, #24]
  4054c2:	42bb      	cmp	r3, r7
  4054c4:	4671      	mov	r1, lr
  4054c6:	4622      	mov	r2, r4
  4054c8:	4640      	mov	r0, r8
  4054ca:	db02      	blt.n	4054d2 <__fputwc+0x66>
  4054cc:	f1be 0f0a 	cmp.w	lr, #10
  4054d0:	d1e7      	bne.n	4054a2 <__fputwc+0x36>
  4054d2:	f001 f9db 	bl	40688c <__swbuf_r>
  4054d6:	1c43      	adds	r3, r0, #1
  4054d8:	d1e8      	bne.n	4054ac <__fputwc+0x40>
  4054da:	b002      	add	sp, #8
  4054dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054e0:	89a3      	ldrh	r3, [r4, #12]
  4054e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054e6:	81a3      	strh	r3, [r4, #12]
  4054e8:	b002      	add	sp, #8
  4054ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4054f2:	2bfe      	cmp	r3, #254	; 0xfe
  4054f4:	d8c4      	bhi.n	405480 <__fputwc+0x14>
  4054f6:	fa5f fe89 	uxtb.w	lr, r9
  4054fa:	4606      	mov	r6, r0
  4054fc:	f88d e004 	strb.w	lr, [sp, #4]
  405500:	e7cb      	b.n	40549a <__fputwc+0x2e>
  405502:	4648      	mov	r0, r9
  405504:	b002      	add	sp, #8
  405506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40550a:	bf00      	nop

0040550c <_fputwc_r>:
  40550c:	b530      	push	{r4, r5, lr}
  40550e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405510:	f013 0f01 	tst.w	r3, #1
  405514:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405518:	4614      	mov	r4, r2
  40551a:	b083      	sub	sp, #12
  40551c:	4605      	mov	r5, r0
  40551e:	b29a      	uxth	r2, r3
  405520:	d101      	bne.n	405526 <_fputwc_r+0x1a>
  405522:	0590      	lsls	r0, r2, #22
  405524:	d51c      	bpl.n	405560 <_fputwc_r+0x54>
  405526:	0490      	lsls	r0, r2, #18
  405528:	d406      	bmi.n	405538 <_fputwc_r+0x2c>
  40552a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40552c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405530:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405534:	81a3      	strh	r3, [r4, #12]
  405536:	6662      	str	r2, [r4, #100]	; 0x64
  405538:	4628      	mov	r0, r5
  40553a:	4622      	mov	r2, r4
  40553c:	f7ff ff96 	bl	40546c <__fputwc>
  405540:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405542:	07da      	lsls	r2, r3, #31
  405544:	4605      	mov	r5, r0
  405546:	d402      	bmi.n	40554e <_fputwc_r+0x42>
  405548:	89a3      	ldrh	r3, [r4, #12]
  40554a:	059b      	lsls	r3, r3, #22
  40554c:	d502      	bpl.n	405554 <_fputwc_r+0x48>
  40554e:	4628      	mov	r0, r5
  405550:	b003      	add	sp, #12
  405552:	bd30      	pop	{r4, r5, pc}
  405554:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405556:	f000 faf9 	bl	405b4c <__retarget_lock_release_recursive>
  40555a:	4628      	mov	r0, r5
  40555c:	b003      	add	sp, #12
  40555e:	bd30      	pop	{r4, r5, pc}
  405560:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405562:	9101      	str	r1, [sp, #4]
  405564:	f000 faf0 	bl	405b48 <__retarget_lock_acquire_recursive>
  405568:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40556c:	9901      	ldr	r1, [sp, #4]
  40556e:	b29a      	uxth	r2, r3
  405570:	e7d9      	b.n	405526 <_fputwc_r+0x1a>
  405572:	bf00      	nop

00405574 <_malloc_trim_r>:
  405574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405576:	4f24      	ldr	r7, [pc, #144]	; (405608 <_malloc_trim_r+0x94>)
  405578:	460c      	mov	r4, r1
  40557a:	4606      	mov	r6, r0
  40557c:	f000 ff7e 	bl	40647c <__malloc_lock>
  405580:	68bb      	ldr	r3, [r7, #8]
  405582:	685d      	ldr	r5, [r3, #4]
  405584:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405588:	310f      	adds	r1, #15
  40558a:	f025 0503 	bic.w	r5, r5, #3
  40558e:	4429      	add	r1, r5
  405590:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405594:	f021 010f 	bic.w	r1, r1, #15
  405598:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40559c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4055a0:	db07      	blt.n	4055b2 <_malloc_trim_r+0x3e>
  4055a2:	2100      	movs	r1, #0
  4055a4:	4630      	mov	r0, r6
  4055a6:	f001 f91b 	bl	4067e0 <_sbrk_r>
  4055aa:	68bb      	ldr	r3, [r7, #8]
  4055ac:	442b      	add	r3, r5
  4055ae:	4298      	cmp	r0, r3
  4055b0:	d004      	beq.n	4055bc <_malloc_trim_r+0x48>
  4055b2:	4630      	mov	r0, r6
  4055b4:	f000 ff68 	bl	406488 <__malloc_unlock>
  4055b8:	2000      	movs	r0, #0
  4055ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055bc:	4261      	negs	r1, r4
  4055be:	4630      	mov	r0, r6
  4055c0:	f001 f90e 	bl	4067e0 <_sbrk_r>
  4055c4:	3001      	adds	r0, #1
  4055c6:	d00d      	beq.n	4055e4 <_malloc_trim_r+0x70>
  4055c8:	4b10      	ldr	r3, [pc, #64]	; (40560c <_malloc_trim_r+0x98>)
  4055ca:	68ba      	ldr	r2, [r7, #8]
  4055cc:	6819      	ldr	r1, [r3, #0]
  4055ce:	1b2d      	subs	r5, r5, r4
  4055d0:	f045 0501 	orr.w	r5, r5, #1
  4055d4:	4630      	mov	r0, r6
  4055d6:	1b09      	subs	r1, r1, r4
  4055d8:	6055      	str	r5, [r2, #4]
  4055da:	6019      	str	r1, [r3, #0]
  4055dc:	f000 ff54 	bl	406488 <__malloc_unlock>
  4055e0:	2001      	movs	r0, #1
  4055e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055e4:	2100      	movs	r1, #0
  4055e6:	4630      	mov	r0, r6
  4055e8:	f001 f8fa 	bl	4067e0 <_sbrk_r>
  4055ec:	68ba      	ldr	r2, [r7, #8]
  4055ee:	1a83      	subs	r3, r0, r2
  4055f0:	2b0f      	cmp	r3, #15
  4055f2:	ddde      	ble.n	4055b2 <_malloc_trim_r+0x3e>
  4055f4:	4c06      	ldr	r4, [pc, #24]	; (405610 <_malloc_trim_r+0x9c>)
  4055f6:	4905      	ldr	r1, [pc, #20]	; (40560c <_malloc_trim_r+0x98>)
  4055f8:	6824      	ldr	r4, [r4, #0]
  4055fa:	f043 0301 	orr.w	r3, r3, #1
  4055fe:	1b00      	subs	r0, r0, r4
  405600:	6053      	str	r3, [r2, #4]
  405602:	6008      	str	r0, [r1, #0]
  405604:	e7d5      	b.n	4055b2 <_malloc_trim_r+0x3e>
  405606:	bf00      	nop
  405608:	204005c0 	.word	0x204005c0
  40560c:	2040101c 	.word	0x2040101c
  405610:	204009c8 	.word	0x204009c8

00405614 <_free_r>:
  405614:	2900      	cmp	r1, #0
  405616:	d044      	beq.n	4056a2 <_free_r+0x8e>
  405618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40561c:	460d      	mov	r5, r1
  40561e:	4680      	mov	r8, r0
  405620:	f000 ff2c 	bl	40647c <__malloc_lock>
  405624:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405628:	4969      	ldr	r1, [pc, #420]	; (4057d0 <_free_r+0x1bc>)
  40562a:	f027 0301 	bic.w	r3, r7, #1
  40562e:	f1a5 0408 	sub.w	r4, r5, #8
  405632:	18e2      	adds	r2, r4, r3
  405634:	688e      	ldr	r6, [r1, #8]
  405636:	6850      	ldr	r0, [r2, #4]
  405638:	42b2      	cmp	r2, r6
  40563a:	f020 0003 	bic.w	r0, r0, #3
  40563e:	d05e      	beq.n	4056fe <_free_r+0xea>
  405640:	07fe      	lsls	r6, r7, #31
  405642:	6050      	str	r0, [r2, #4]
  405644:	d40b      	bmi.n	40565e <_free_r+0x4a>
  405646:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40564a:	1be4      	subs	r4, r4, r7
  40564c:	f101 0e08 	add.w	lr, r1, #8
  405650:	68a5      	ldr	r5, [r4, #8]
  405652:	4575      	cmp	r5, lr
  405654:	443b      	add	r3, r7
  405656:	d06d      	beq.n	405734 <_free_r+0x120>
  405658:	68e7      	ldr	r7, [r4, #12]
  40565a:	60ef      	str	r7, [r5, #12]
  40565c:	60bd      	str	r5, [r7, #8]
  40565e:	1815      	adds	r5, r2, r0
  405660:	686d      	ldr	r5, [r5, #4]
  405662:	07ed      	lsls	r5, r5, #31
  405664:	d53e      	bpl.n	4056e4 <_free_r+0xd0>
  405666:	f043 0201 	orr.w	r2, r3, #1
  40566a:	6062      	str	r2, [r4, #4]
  40566c:	50e3      	str	r3, [r4, r3]
  40566e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405672:	d217      	bcs.n	4056a4 <_free_r+0x90>
  405674:	08db      	lsrs	r3, r3, #3
  405676:	1c58      	adds	r0, r3, #1
  405678:	109a      	asrs	r2, r3, #2
  40567a:	684d      	ldr	r5, [r1, #4]
  40567c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405680:	60a7      	str	r7, [r4, #8]
  405682:	2301      	movs	r3, #1
  405684:	4093      	lsls	r3, r2
  405686:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40568a:	432b      	orrs	r3, r5
  40568c:	3a08      	subs	r2, #8
  40568e:	60e2      	str	r2, [r4, #12]
  405690:	604b      	str	r3, [r1, #4]
  405692:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405696:	60fc      	str	r4, [r7, #12]
  405698:	4640      	mov	r0, r8
  40569a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40569e:	f000 bef3 	b.w	406488 <__malloc_unlock>
  4056a2:	4770      	bx	lr
  4056a4:	0a5a      	lsrs	r2, r3, #9
  4056a6:	2a04      	cmp	r2, #4
  4056a8:	d852      	bhi.n	405750 <_free_r+0x13c>
  4056aa:	099a      	lsrs	r2, r3, #6
  4056ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4056b0:	00ff      	lsls	r7, r7, #3
  4056b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4056b6:	19c8      	adds	r0, r1, r7
  4056b8:	59ca      	ldr	r2, [r1, r7]
  4056ba:	3808      	subs	r0, #8
  4056bc:	4290      	cmp	r0, r2
  4056be:	d04f      	beq.n	405760 <_free_r+0x14c>
  4056c0:	6851      	ldr	r1, [r2, #4]
  4056c2:	f021 0103 	bic.w	r1, r1, #3
  4056c6:	428b      	cmp	r3, r1
  4056c8:	d232      	bcs.n	405730 <_free_r+0x11c>
  4056ca:	6892      	ldr	r2, [r2, #8]
  4056cc:	4290      	cmp	r0, r2
  4056ce:	d1f7      	bne.n	4056c0 <_free_r+0xac>
  4056d0:	68c3      	ldr	r3, [r0, #12]
  4056d2:	60a0      	str	r0, [r4, #8]
  4056d4:	60e3      	str	r3, [r4, #12]
  4056d6:	609c      	str	r4, [r3, #8]
  4056d8:	60c4      	str	r4, [r0, #12]
  4056da:	4640      	mov	r0, r8
  4056dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4056e0:	f000 bed2 	b.w	406488 <__malloc_unlock>
  4056e4:	6895      	ldr	r5, [r2, #8]
  4056e6:	4f3b      	ldr	r7, [pc, #236]	; (4057d4 <_free_r+0x1c0>)
  4056e8:	42bd      	cmp	r5, r7
  4056ea:	4403      	add	r3, r0
  4056ec:	d040      	beq.n	405770 <_free_r+0x15c>
  4056ee:	68d0      	ldr	r0, [r2, #12]
  4056f0:	60e8      	str	r0, [r5, #12]
  4056f2:	f043 0201 	orr.w	r2, r3, #1
  4056f6:	6085      	str	r5, [r0, #8]
  4056f8:	6062      	str	r2, [r4, #4]
  4056fa:	50e3      	str	r3, [r4, r3]
  4056fc:	e7b7      	b.n	40566e <_free_r+0x5a>
  4056fe:	07ff      	lsls	r7, r7, #31
  405700:	4403      	add	r3, r0
  405702:	d407      	bmi.n	405714 <_free_r+0x100>
  405704:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405708:	1aa4      	subs	r4, r4, r2
  40570a:	4413      	add	r3, r2
  40570c:	68a0      	ldr	r0, [r4, #8]
  40570e:	68e2      	ldr	r2, [r4, #12]
  405710:	60c2      	str	r2, [r0, #12]
  405712:	6090      	str	r0, [r2, #8]
  405714:	4a30      	ldr	r2, [pc, #192]	; (4057d8 <_free_r+0x1c4>)
  405716:	6812      	ldr	r2, [r2, #0]
  405718:	f043 0001 	orr.w	r0, r3, #1
  40571c:	4293      	cmp	r3, r2
  40571e:	6060      	str	r0, [r4, #4]
  405720:	608c      	str	r4, [r1, #8]
  405722:	d3b9      	bcc.n	405698 <_free_r+0x84>
  405724:	4b2d      	ldr	r3, [pc, #180]	; (4057dc <_free_r+0x1c8>)
  405726:	4640      	mov	r0, r8
  405728:	6819      	ldr	r1, [r3, #0]
  40572a:	f7ff ff23 	bl	405574 <_malloc_trim_r>
  40572e:	e7b3      	b.n	405698 <_free_r+0x84>
  405730:	4610      	mov	r0, r2
  405732:	e7cd      	b.n	4056d0 <_free_r+0xbc>
  405734:	1811      	adds	r1, r2, r0
  405736:	6849      	ldr	r1, [r1, #4]
  405738:	07c9      	lsls	r1, r1, #31
  40573a:	d444      	bmi.n	4057c6 <_free_r+0x1b2>
  40573c:	6891      	ldr	r1, [r2, #8]
  40573e:	68d2      	ldr	r2, [r2, #12]
  405740:	60ca      	str	r2, [r1, #12]
  405742:	4403      	add	r3, r0
  405744:	f043 0001 	orr.w	r0, r3, #1
  405748:	6091      	str	r1, [r2, #8]
  40574a:	6060      	str	r0, [r4, #4]
  40574c:	50e3      	str	r3, [r4, r3]
  40574e:	e7a3      	b.n	405698 <_free_r+0x84>
  405750:	2a14      	cmp	r2, #20
  405752:	d816      	bhi.n	405782 <_free_r+0x16e>
  405754:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405758:	00ff      	lsls	r7, r7, #3
  40575a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40575e:	e7aa      	b.n	4056b6 <_free_r+0xa2>
  405760:	10aa      	asrs	r2, r5, #2
  405762:	2301      	movs	r3, #1
  405764:	684d      	ldr	r5, [r1, #4]
  405766:	4093      	lsls	r3, r2
  405768:	432b      	orrs	r3, r5
  40576a:	604b      	str	r3, [r1, #4]
  40576c:	4603      	mov	r3, r0
  40576e:	e7b0      	b.n	4056d2 <_free_r+0xbe>
  405770:	f043 0201 	orr.w	r2, r3, #1
  405774:	614c      	str	r4, [r1, #20]
  405776:	610c      	str	r4, [r1, #16]
  405778:	60e5      	str	r5, [r4, #12]
  40577a:	60a5      	str	r5, [r4, #8]
  40577c:	6062      	str	r2, [r4, #4]
  40577e:	50e3      	str	r3, [r4, r3]
  405780:	e78a      	b.n	405698 <_free_r+0x84>
  405782:	2a54      	cmp	r2, #84	; 0x54
  405784:	d806      	bhi.n	405794 <_free_r+0x180>
  405786:	0b1a      	lsrs	r2, r3, #12
  405788:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40578c:	00ff      	lsls	r7, r7, #3
  40578e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405792:	e790      	b.n	4056b6 <_free_r+0xa2>
  405794:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405798:	d806      	bhi.n	4057a8 <_free_r+0x194>
  40579a:	0bda      	lsrs	r2, r3, #15
  40579c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4057a0:	00ff      	lsls	r7, r7, #3
  4057a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4057a6:	e786      	b.n	4056b6 <_free_r+0xa2>
  4057a8:	f240 5054 	movw	r0, #1364	; 0x554
  4057ac:	4282      	cmp	r2, r0
  4057ae:	d806      	bhi.n	4057be <_free_r+0x1aa>
  4057b0:	0c9a      	lsrs	r2, r3, #18
  4057b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4057b6:	00ff      	lsls	r7, r7, #3
  4057b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4057bc:	e77b      	b.n	4056b6 <_free_r+0xa2>
  4057be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4057c2:	257e      	movs	r5, #126	; 0x7e
  4057c4:	e777      	b.n	4056b6 <_free_r+0xa2>
  4057c6:	f043 0101 	orr.w	r1, r3, #1
  4057ca:	6061      	str	r1, [r4, #4]
  4057cc:	6013      	str	r3, [r2, #0]
  4057ce:	e763      	b.n	405698 <_free_r+0x84>
  4057d0:	204005c0 	.word	0x204005c0
  4057d4:	204005c8 	.word	0x204005c8
  4057d8:	204009cc 	.word	0x204009cc
  4057dc:	2040104c 	.word	0x2040104c

004057e0 <__sfvwrite_r>:
  4057e0:	6893      	ldr	r3, [r2, #8]
  4057e2:	2b00      	cmp	r3, #0
  4057e4:	d073      	beq.n	4058ce <__sfvwrite_r+0xee>
  4057e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057ea:	898b      	ldrh	r3, [r1, #12]
  4057ec:	b083      	sub	sp, #12
  4057ee:	460c      	mov	r4, r1
  4057f0:	0719      	lsls	r1, r3, #28
  4057f2:	9000      	str	r0, [sp, #0]
  4057f4:	4616      	mov	r6, r2
  4057f6:	d526      	bpl.n	405846 <__sfvwrite_r+0x66>
  4057f8:	6922      	ldr	r2, [r4, #16]
  4057fa:	b322      	cbz	r2, 405846 <__sfvwrite_r+0x66>
  4057fc:	f013 0002 	ands.w	r0, r3, #2
  405800:	6835      	ldr	r5, [r6, #0]
  405802:	d02c      	beq.n	40585e <__sfvwrite_r+0x7e>
  405804:	f04f 0900 	mov.w	r9, #0
  405808:	4fb0      	ldr	r7, [pc, #704]	; (405acc <__sfvwrite_r+0x2ec>)
  40580a:	46c8      	mov	r8, r9
  40580c:	46b2      	mov	sl, r6
  40580e:	45b8      	cmp	r8, r7
  405810:	4643      	mov	r3, r8
  405812:	464a      	mov	r2, r9
  405814:	bf28      	it	cs
  405816:	463b      	movcs	r3, r7
  405818:	9800      	ldr	r0, [sp, #0]
  40581a:	f1b8 0f00 	cmp.w	r8, #0
  40581e:	d050      	beq.n	4058c2 <__sfvwrite_r+0xe2>
  405820:	69e1      	ldr	r1, [r4, #28]
  405822:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405824:	47b0      	blx	r6
  405826:	2800      	cmp	r0, #0
  405828:	dd58      	ble.n	4058dc <__sfvwrite_r+0xfc>
  40582a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40582e:	1a1b      	subs	r3, r3, r0
  405830:	4481      	add	r9, r0
  405832:	eba8 0800 	sub.w	r8, r8, r0
  405836:	f8ca 3008 	str.w	r3, [sl, #8]
  40583a:	2b00      	cmp	r3, #0
  40583c:	d1e7      	bne.n	40580e <__sfvwrite_r+0x2e>
  40583e:	2000      	movs	r0, #0
  405840:	b003      	add	sp, #12
  405842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405846:	4621      	mov	r1, r4
  405848:	9800      	ldr	r0, [sp, #0]
  40584a:	f7ff fc51 	bl	4050f0 <__swsetup_r>
  40584e:	2800      	cmp	r0, #0
  405850:	f040 8133 	bne.w	405aba <__sfvwrite_r+0x2da>
  405854:	89a3      	ldrh	r3, [r4, #12]
  405856:	6835      	ldr	r5, [r6, #0]
  405858:	f013 0002 	ands.w	r0, r3, #2
  40585c:	d1d2      	bne.n	405804 <__sfvwrite_r+0x24>
  40585e:	f013 0901 	ands.w	r9, r3, #1
  405862:	d145      	bne.n	4058f0 <__sfvwrite_r+0x110>
  405864:	464f      	mov	r7, r9
  405866:	9601      	str	r6, [sp, #4]
  405868:	b337      	cbz	r7, 4058b8 <__sfvwrite_r+0xd8>
  40586a:	059a      	lsls	r2, r3, #22
  40586c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405870:	f140 8083 	bpl.w	40597a <__sfvwrite_r+0x19a>
  405874:	4547      	cmp	r7, r8
  405876:	46c3      	mov	fp, r8
  405878:	f0c0 80ab 	bcc.w	4059d2 <__sfvwrite_r+0x1f2>
  40587c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405880:	f040 80ac 	bne.w	4059dc <__sfvwrite_r+0x1fc>
  405884:	6820      	ldr	r0, [r4, #0]
  405886:	46ba      	mov	sl, r7
  405888:	465a      	mov	r2, fp
  40588a:	4649      	mov	r1, r9
  40588c:	f000 fd92 	bl	4063b4 <memmove>
  405890:	68a2      	ldr	r2, [r4, #8]
  405892:	6823      	ldr	r3, [r4, #0]
  405894:	eba2 0208 	sub.w	r2, r2, r8
  405898:	445b      	add	r3, fp
  40589a:	60a2      	str	r2, [r4, #8]
  40589c:	6023      	str	r3, [r4, #0]
  40589e:	9a01      	ldr	r2, [sp, #4]
  4058a0:	6893      	ldr	r3, [r2, #8]
  4058a2:	eba3 030a 	sub.w	r3, r3, sl
  4058a6:	44d1      	add	r9, sl
  4058a8:	eba7 070a 	sub.w	r7, r7, sl
  4058ac:	6093      	str	r3, [r2, #8]
  4058ae:	2b00      	cmp	r3, #0
  4058b0:	d0c5      	beq.n	40583e <__sfvwrite_r+0x5e>
  4058b2:	89a3      	ldrh	r3, [r4, #12]
  4058b4:	2f00      	cmp	r7, #0
  4058b6:	d1d8      	bne.n	40586a <__sfvwrite_r+0x8a>
  4058b8:	f8d5 9000 	ldr.w	r9, [r5]
  4058bc:	686f      	ldr	r7, [r5, #4]
  4058be:	3508      	adds	r5, #8
  4058c0:	e7d2      	b.n	405868 <__sfvwrite_r+0x88>
  4058c2:	f8d5 9000 	ldr.w	r9, [r5]
  4058c6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4058ca:	3508      	adds	r5, #8
  4058cc:	e79f      	b.n	40580e <__sfvwrite_r+0x2e>
  4058ce:	2000      	movs	r0, #0
  4058d0:	4770      	bx	lr
  4058d2:	4621      	mov	r1, r4
  4058d4:	9800      	ldr	r0, [sp, #0]
  4058d6:	f7ff fd1f 	bl	405318 <_fflush_r>
  4058da:	b370      	cbz	r0, 40593a <__sfvwrite_r+0x15a>
  4058dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058e4:	f04f 30ff 	mov.w	r0, #4294967295
  4058e8:	81a3      	strh	r3, [r4, #12]
  4058ea:	b003      	add	sp, #12
  4058ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058f0:	4681      	mov	r9, r0
  4058f2:	4633      	mov	r3, r6
  4058f4:	464e      	mov	r6, r9
  4058f6:	46a8      	mov	r8, r5
  4058f8:	469a      	mov	sl, r3
  4058fa:	464d      	mov	r5, r9
  4058fc:	b34e      	cbz	r6, 405952 <__sfvwrite_r+0x172>
  4058fe:	b380      	cbz	r0, 405962 <__sfvwrite_r+0x182>
  405900:	6820      	ldr	r0, [r4, #0]
  405902:	6923      	ldr	r3, [r4, #16]
  405904:	6962      	ldr	r2, [r4, #20]
  405906:	45b1      	cmp	r9, r6
  405908:	46cb      	mov	fp, r9
  40590a:	bf28      	it	cs
  40590c:	46b3      	movcs	fp, r6
  40590e:	4298      	cmp	r0, r3
  405910:	465f      	mov	r7, fp
  405912:	d904      	bls.n	40591e <__sfvwrite_r+0x13e>
  405914:	68a3      	ldr	r3, [r4, #8]
  405916:	4413      	add	r3, r2
  405918:	459b      	cmp	fp, r3
  40591a:	f300 80a6 	bgt.w	405a6a <__sfvwrite_r+0x28a>
  40591e:	4593      	cmp	fp, r2
  405920:	db4b      	blt.n	4059ba <__sfvwrite_r+0x1da>
  405922:	4613      	mov	r3, r2
  405924:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405926:	69e1      	ldr	r1, [r4, #28]
  405928:	9800      	ldr	r0, [sp, #0]
  40592a:	462a      	mov	r2, r5
  40592c:	47b8      	blx	r7
  40592e:	1e07      	subs	r7, r0, #0
  405930:	ddd4      	ble.n	4058dc <__sfvwrite_r+0xfc>
  405932:	ebb9 0907 	subs.w	r9, r9, r7
  405936:	d0cc      	beq.n	4058d2 <__sfvwrite_r+0xf2>
  405938:	2001      	movs	r0, #1
  40593a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40593e:	1bdb      	subs	r3, r3, r7
  405940:	443d      	add	r5, r7
  405942:	1bf6      	subs	r6, r6, r7
  405944:	f8ca 3008 	str.w	r3, [sl, #8]
  405948:	2b00      	cmp	r3, #0
  40594a:	f43f af78 	beq.w	40583e <__sfvwrite_r+0x5e>
  40594e:	2e00      	cmp	r6, #0
  405950:	d1d5      	bne.n	4058fe <__sfvwrite_r+0x11e>
  405952:	f108 0308 	add.w	r3, r8, #8
  405956:	e913 0060 	ldmdb	r3, {r5, r6}
  40595a:	4698      	mov	r8, r3
  40595c:	3308      	adds	r3, #8
  40595e:	2e00      	cmp	r6, #0
  405960:	d0f9      	beq.n	405956 <__sfvwrite_r+0x176>
  405962:	4632      	mov	r2, r6
  405964:	210a      	movs	r1, #10
  405966:	4628      	mov	r0, r5
  405968:	f000 fc3a 	bl	4061e0 <memchr>
  40596c:	2800      	cmp	r0, #0
  40596e:	f000 80a1 	beq.w	405ab4 <__sfvwrite_r+0x2d4>
  405972:	3001      	adds	r0, #1
  405974:	eba0 0905 	sub.w	r9, r0, r5
  405978:	e7c2      	b.n	405900 <__sfvwrite_r+0x120>
  40597a:	6820      	ldr	r0, [r4, #0]
  40597c:	6923      	ldr	r3, [r4, #16]
  40597e:	4298      	cmp	r0, r3
  405980:	d802      	bhi.n	405988 <__sfvwrite_r+0x1a8>
  405982:	6963      	ldr	r3, [r4, #20]
  405984:	429f      	cmp	r7, r3
  405986:	d25d      	bcs.n	405a44 <__sfvwrite_r+0x264>
  405988:	45b8      	cmp	r8, r7
  40598a:	bf28      	it	cs
  40598c:	46b8      	movcs	r8, r7
  40598e:	4642      	mov	r2, r8
  405990:	4649      	mov	r1, r9
  405992:	f000 fd0f 	bl	4063b4 <memmove>
  405996:	68a3      	ldr	r3, [r4, #8]
  405998:	6822      	ldr	r2, [r4, #0]
  40599a:	eba3 0308 	sub.w	r3, r3, r8
  40599e:	4442      	add	r2, r8
  4059a0:	60a3      	str	r3, [r4, #8]
  4059a2:	6022      	str	r2, [r4, #0]
  4059a4:	b10b      	cbz	r3, 4059aa <__sfvwrite_r+0x1ca>
  4059a6:	46c2      	mov	sl, r8
  4059a8:	e779      	b.n	40589e <__sfvwrite_r+0xbe>
  4059aa:	4621      	mov	r1, r4
  4059ac:	9800      	ldr	r0, [sp, #0]
  4059ae:	f7ff fcb3 	bl	405318 <_fflush_r>
  4059b2:	2800      	cmp	r0, #0
  4059b4:	d192      	bne.n	4058dc <__sfvwrite_r+0xfc>
  4059b6:	46c2      	mov	sl, r8
  4059b8:	e771      	b.n	40589e <__sfvwrite_r+0xbe>
  4059ba:	465a      	mov	r2, fp
  4059bc:	4629      	mov	r1, r5
  4059be:	f000 fcf9 	bl	4063b4 <memmove>
  4059c2:	68a2      	ldr	r2, [r4, #8]
  4059c4:	6823      	ldr	r3, [r4, #0]
  4059c6:	eba2 020b 	sub.w	r2, r2, fp
  4059ca:	445b      	add	r3, fp
  4059cc:	60a2      	str	r2, [r4, #8]
  4059ce:	6023      	str	r3, [r4, #0]
  4059d0:	e7af      	b.n	405932 <__sfvwrite_r+0x152>
  4059d2:	6820      	ldr	r0, [r4, #0]
  4059d4:	46b8      	mov	r8, r7
  4059d6:	46ba      	mov	sl, r7
  4059d8:	46bb      	mov	fp, r7
  4059da:	e755      	b.n	405888 <__sfvwrite_r+0xa8>
  4059dc:	6962      	ldr	r2, [r4, #20]
  4059de:	6820      	ldr	r0, [r4, #0]
  4059e0:	6921      	ldr	r1, [r4, #16]
  4059e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4059e6:	eba0 0a01 	sub.w	sl, r0, r1
  4059ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4059ee:	f10a 0001 	add.w	r0, sl, #1
  4059f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4059f6:	4438      	add	r0, r7
  4059f8:	4540      	cmp	r0, r8
  4059fa:	4642      	mov	r2, r8
  4059fc:	bf84      	itt	hi
  4059fe:	4680      	movhi	r8, r0
  405a00:	4642      	movhi	r2, r8
  405a02:	055b      	lsls	r3, r3, #21
  405a04:	d544      	bpl.n	405a90 <__sfvwrite_r+0x2b0>
  405a06:	4611      	mov	r1, r2
  405a08:	9800      	ldr	r0, [sp, #0]
  405a0a:	f000 f921 	bl	405c50 <_malloc_r>
  405a0e:	4683      	mov	fp, r0
  405a10:	2800      	cmp	r0, #0
  405a12:	d055      	beq.n	405ac0 <__sfvwrite_r+0x2e0>
  405a14:	4652      	mov	r2, sl
  405a16:	6921      	ldr	r1, [r4, #16]
  405a18:	f000 fc32 	bl	406280 <memcpy>
  405a1c:	89a3      	ldrh	r3, [r4, #12]
  405a1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405a26:	81a3      	strh	r3, [r4, #12]
  405a28:	eb0b 000a 	add.w	r0, fp, sl
  405a2c:	eba8 030a 	sub.w	r3, r8, sl
  405a30:	f8c4 b010 	str.w	fp, [r4, #16]
  405a34:	f8c4 8014 	str.w	r8, [r4, #20]
  405a38:	6020      	str	r0, [r4, #0]
  405a3a:	60a3      	str	r3, [r4, #8]
  405a3c:	46b8      	mov	r8, r7
  405a3e:	46ba      	mov	sl, r7
  405a40:	46bb      	mov	fp, r7
  405a42:	e721      	b.n	405888 <__sfvwrite_r+0xa8>
  405a44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405a48:	42b9      	cmp	r1, r7
  405a4a:	bf28      	it	cs
  405a4c:	4639      	movcs	r1, r7
  405a4e:	464a      	mov	r2, r9
  405a50:	fb91 f1f3 	sdiv	r1, r1, r3
  405a54:	9800      	ldr	r0, [sp, #0]
  405a56:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405a58:	fb03 f301 	mul.w	r3, r3, r1
  405a5c:	69e1      	ldr	r1, [r4, #28]
  405a5e:	47b0      	blx	r6
  405a60:	f1b0 0a00 	subs.w	sl, r0, #0
  405a64:	f73f af1b 	bgt.w	40589e <__sfvwrite_r+0xbe>
  405a68:	e738      	b.n	4058dc <__sfvwrite_r+0xfc>
  405a6a:	461a      	mov	r2, r3
  405a6c:	4629      	mov	r1, r5
  405a6e:	9301      	str	r3, [sp, #4]
  405a70:	f000 fca0 	bl	4063b4 <memmove>
  405a74:	6822      	ldr	r2, [r4, #0]
  405a76:	9b01      	ldr	r3, [sp, #4]
  405a78:	9800      	ldr	r0, [sp, #0]
  405a7a:	441a      	add	r2, r3
  405a7c:	6022      	str	r2, [r4, #0]
  405a7e:	4621      	mov	r1, r4
  405a80:	f7ff fc4a 	bl	405318 <_fflush_r>
  405a84:	9b01      	ldr	r3, [sp, #4]
  405a86:	2800      	cmp	r0, #0
  405a88:	f47f af28 	bne.w	4058dc <__sfvwrite_r+0xfc>
  405a8c:	461f      	mov	r7, r3
  405a8e:	e750      	b.n	405932 <__sfvwrite_r+0x152>
  405a90:	9800      	ldr	r0, [sp, #0]
  405a92:	f000 fcff 	bl	406494 <_realloc_r>
  405a96:	4683      	mov	fp, r0
  405a98:	2800      	cmp	r0, #0
  405a9a:	d1c5      	bne.n	405a28 <__sfvwrite_r+0x248>
  405a9c:	9d00      	ldr	r5, [sp, #0]
  405a9e:	6921      	ldr	r1, [r4, #16]
  405aa0:	4628      	mov	r0, r5
  405aa2:	f7ff fdb7 	bl	405614 <_free_r>
  405aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aaa:	220c      	movs	r2, #12
  405aac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405ab0:	602a      	str	r2, [r5, #0]
  405ab2:	e715      	b.n	4058e0 <__sfvwrite_r+0x100>
  405ab4:	f106 0901 	add.w	r9, r6, #1
  405ab8:	e722      	b.n	405900 <__sfvwrite_r+0x120>
  405aba:	f04f 30ff 	mov.w	r0, #4294967295
  405abe:	e6bf      	b.n	405840 <__sfvwrite_r+0x60>
  405ac0:	9a00      	ldr	r2, [sp, #0]
  405ac2:	230c      	movs	r3, #12
  405ac4:	6013      	str	r3, [r2, #0]
  405ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aca:	e709      	b.n	4058e0 <__sfvwrite_r+0x100>
  405acc:	7ffffc00 	.word	0x7ffffc00

00405ad0 <_fwalk_reent>:
  405ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405ad4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405ad8:	d01f      	beq.n	405b1a <_fwalk_reent+0x4a>
  405ada:	4688      	mov	r8, r1
  405adc:	4606      	mov	r6, r0
  405ade:	f04f 0900 	mov.w	r9, #0
  405ae2:	687d      	ldr	r5, [r7, #4]
  405ae4:	68bc      	ldr	r4, [r7, #8]
  405ae6:	3d01      	subs	r5, #1
  405ae8:	d411      	bmi.n	405b0e <_fwalk_reent+0x3e>
  405aea:	89a3      	ldrh	r3, [r4, #12]
  405aec:	2b01      	cmp	r3, #1
  405aee:	f105 35ff 	add.w	r5, r5, #4294967295
  405af2:	d908      	bls.n	405b06 <_fwalk_reent+0x36>
  405af4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405af8:	3301      	adds	r3, #1
  405afa:	4621      	mov	r1, r4
  405afc:	4630      	mov	r0, r6
  405afe:	d002      	beq.n	405b06 <_fwalk_reent+0x36>
  405b00:	47c0      	blx	r8
  405b02:	ea49 0900 	orr.w	r9, r9, r0
  405b06:	1c6b      	adds	r3, r5, #1
  405b08:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405b0c:	d1ed      	bne.n	405aea <_fwalk_reent+0x1a>
  405b0e:	683f      	ldr	r7, [r7, #0]
  405b10:	2f00      	cmp	r7, #0
  405b12:	d1e6      	bne.n	405ae2 <_fwalk_reent+0x12>
  405b14:	4648      	mov	r0, r9
  405b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b1a:	46b9      	mov	r9, r7
  405b1c:	4648      	mov	r0, r9
  405b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b22:	bf00      	nop

00405b24 <__locale_mb_cur_max>:
  405b24:	4b04      	ldr	r3, [pc, #16]	; (405b38 <__locale_mb_cur_max+0x14>)
  405b26:	4a05      	ldr	r2, [pc, #20]	; (405b3c <__locale_mb_cur_max+0x18>)
  405b28:	681b      	ldr	r3, [r3, #0]
  405b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405b2c:	2b00      	cmp	r3, #0
  405b2e:	bf08      	it	eq
  405b30:	4613      	moveq	r3, r2
  405b32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405b36:	4770      	bx	lr
  405b38:	20400020 	.word	0x20400020
  405b3c:	20400454 	.word	0x20400454

00405b40 <__retarget_lock_init_recursive>:
  405b40:	4770      	bx	lr
  405b42:	bf00      	nop

00405b44 <__retarget_lock_close_recursive>:
  405b44:	4770      	bx	lr
  405b46:	bf00      	nop

00405b48 <__retarget_lock_acquire_recursive>:
  405b48:	4770      	bx	lr
  405b4a:	bf00      	nop

00405b4c <__retarget_lock_release_recursive>:
  405b4c:	4770      	bx	lr
  405b4e:	bf00      	nop

00405b50 <__swhatbuf_r>:
  405b50:	b570      	push	{r4, r5, r6, lr}
  405b52:	460c      	mov	r4, r1
  405b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405b58:	2900      	cmp	r1, #0
  405b5a:	b090      	sub	sp, #64	; 0x40
  405b5c:	4615      	mov	r5, r2
  405b5e:	461e      	mov	r6, r3
  405b60:	db14      	blt.n	405b8c <__swhatbuf_r+0x3c>
  405b62:	aa01      	add	r2, sp, #4
  405b64:	f001 f80e 	bl	406b84 <_fstat_r>
  405b68:	2800      	cmp	r0, #0
  405b6a:	db0f      	blt.n	405b8c <__swhatbuf_r+0x3c>
  405b6c:	9a02      	ldr	r2, [sp, #8]
  405b6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405b72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405b76:	fab2 f282 	clz	r2, r2
  405b7a:	0952      	lsrs	r2, r2, #5
  405b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405b84:	6032      	str	r2, [r6, #0]
  405b86:	602b      	str	r3, [r5, #0]
  405b88:	b010      	add	sp, #64	; 0x40
  405b8a:	bd70      	pop	{r4, r5, r6, pc}
  405b8c:	89a2      	ldrh	r2, [r4, #12]
  405b8e:	2300      	movs	r3, #0
  405b90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405b94:	6033      	str	r3, [r6, #0]
  405b96:	d004      	beq.n	405ba2 <__swhatbuf_r+0x52>
  405b98:	2240      	movs	r2, #64	; 0x40
  405b9a:	4618      	mov	r0, r3
  405b9c:	602a      	str	r2, [r5, #0]
  405b9e:	b010      	add	sp, #64	; 0x40
  405ba0:	bd70      	pop	{r4, r5, r6, pc}
  405ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405ba6:	602b      	str	r3, [r5, #0]
  405ba8:	b010      	add	sp, #64	; 0x40
  405baa:	bd70      	pop	{r4, r5, r6, pc}

00405bac <__smakebuf_r>:
  405bac:	898a      	ldrh	r2, [r1, #12]
  405bae:	0792      	lsls	r2, r2, #30
  405bb0:	460b      	mov	r3, r1
  405bb2:	d506      	bpl.n	405bc2 <__smakebuf_r+0x16>
  405bb4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405bb8:	2101      	movs	r1, #1
  405bba:	601a      	str	r2, [r3, #0]
  405bbc:	611a      	str	r2, [r3, #16]
  405bbe:	6159      	str	r1, [r3, #20]
  405bc0:	4770      	bx	lr
  405bc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405bc4:	b083      	sub	sp, #12
  405bc6:	ab01      	add	r3, sp, #4
  405bc8:	466a      	mov	r2, sp
  405bca:	460c      	mov	r4, r1
  405bcc:	4606      	mov	r6, r0
  405bce:	f7ff ffbf 	bl	405b50 <__swhatbuf_r>
  405bd2:	9900      	ldr	r1, [sp, #0]
  405bd4:	4605      	mov	r5, r0
  405bd6:	4630      	mov	r0, r6
  405bd8:	f000 f83a 	bl	405c50 <_malloc_r>
  405bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405be0:	b1d8      	cbz	r0, 405c1a <__smakebuf_r+0x6e>
  405be2:	9a01      	ldr	r2, [sp, #4]
  405be4:	4f15      	ldr	r7, [pc, #84]	; (405c3c <__smakebuf_r+0x90>)
  405be6:	9900      	ldr	r1, [sp, #0]
  405be8:	63f7      	str	r7, [r6, #60]	; 0x3c
  405bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405bee:	81a3      	strh	r3, [r4, #12]
  405bf0:	6020      	str	r0, [r4, #0]
  405bf2:	6120      	str	r0, [r4, #16]
  405bf4:	6161      	str	r1, [r4, #20]
  405bf6:	b91a      	cbnz	r2, 405c00 <__smakebuf_r+0x54>
  405bf8:	432b      	orrs	r3, r5
  405bfa:	81a3      	strh	r3, [r4, #12]
  405bfc:	b003      	add	sp, #12
  405bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c00:	4630      	mov	r0, r6
  405c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405c06:	f000 ffd1 	bl	406bac <_isatty_r>
  405c0a:	b1a0      	cbz	r0, 405c36 <__smakebuf_r+0x8a>
  405c0c:	89a3      	ldrh	r3, [r4, #12]
  405c0e:	f023 0303 	bic.w	r3, r3, #3
  405c12:	f043 0301 	orr.w	r3, r3, #1
  405c16:	b21b      	sxth	r3, r3
  405c18:	e7ee      	b.n	405bf8 <__smakebuf_r+0x4c>
  405c1a:	059a      	lsls	r2, r3, #22
  405c1c:	d4ee      	bmi.n	405bfc <__smakebuf_r+0x50>
  405c1e:	f023 0303 	bic.w	r3, r3, #3
  405c22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405c26:	f043 0302 	orr.w	r3, r3, #2
  405c2a:	2101      	movs	r1, #1
  405c2c:	81a3      	strh	r3, [r4, #12]
  405c2e:	6022      	str	r2, [r4, #0]
  405c30:	6122      	str	r2, [r4, #16]
  405c32:	6161      	str	r1, [r4, #20]
  405c34:	e7e2      	b.n	405bfc <__smakebuf_r+0x50>
  405c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c3a:	e7dd      	b.n	405bf8 <__smakebuf_r+0x4c>
  405c3c:	0040536d 	.word	0x0040536d

00405c40 <malloc>:
  405c40:	4b02      	ldr	r3, [pc, #8]	; (405c4c <malloc+0xc>)
  405c42:	4601      	mov	r1, r0
  405c44:	6818      	ldr	r0, [r3, #0]
  405c46:	f000 b803 	b.w	405c50 <_malloc_r>
  405c4a:	bf00      	nop
  405c4c:	20400020 	.word	0x20400020

00405c50 <_malloc_r>:
  405c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c54:	f101 060b 	add.w	r6, r1, #11
  405c58:	2e16      	cmp	r6, #22
  405c5a:	b083      	sub	sp, #12
  405c5c:	4605      	mov	r5, r0
  405c5e:	f240 809e 	bls.w	405d9e <_malloc_r+0x14e>
  405c62:	f036 0607 	bics.w	r6, r6, #7
  405c66:	f100 80bd 	bmi.w	405de4 <_malloc_r+0x194>
  405c6a:	42b1      	cmp	r1, r6
  405c6c:	f200 80ba 	bhi.w	405de4 <_malloc_r+0x194>
  405c70:	f000 fc04 	bl	40647c <__malloc_lock>
  405c74:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405c78:	f0c0 8293 	bcc.w	4061a2 <_malloc_r+0x552>
  405c7c:	0a73      	lsrs	r3, r6, #9
  405c7e:	f000 80b8 	beq.w	405df2 <_malloc_r+0x1a2>
  405c82:	2b04      	cmp	r3, #4
  405c84:	f200 8179 	bhi.w	405f7a <_malloc_r+0x32a>
  405c88:	09b3      	lsrs	r3, r6, #6
  405c8a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405c8e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405c92:	00c3      	lsls	r3, r0, #3
  405c94:	4fbf      	ldr	r7, [pc, #764]	; (405f94 <_malloc_r+0x344>)
  405c96:	443b      	add	r3, r7
  405c98:	f1a3 0108 	sub.w	r1, r3, #8
  405c9c:	685c      	ldr	r4, [r3, #4]
  405c9e:	42a1      	cmp	r1, r4
  405ca0:	d106      	bne.n	405cb0 <_malloc_r+0x60>
  405ca2:	e00c      	b.n	405cbe <_malloc_r+0x6e>
  405ca4:	2a00      	cmp	r2, #0
  405ca6:	f280 80aa 	bge.w	405dfe <_malloc_r+0x1ae>
  405caa:	68e4      	ldr	r4, [r4, #12]
  405cac:	42a1      	cmp	r1, r4
  405cae:	d006      	beq.n	405cbe <_malloc_r+0x6e>
  405cb0:	6863      	ldr	r3, [r4, #4]
  405cb2:	f023 0303 	bic.w	r3, r3, #3
  405cb6:	1b9a      	subs	r2, r3, r6
  405cb8:	2a0f      	cmp	r2, #15
  405cba:	ddf3      	ble.n	405ca4 <_malloc_r+0x54>
  405cbc:	4670      	mov	r0, lr
  405cbe:	693c      	ldr	r4, [r7, #16]
  405cc0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405fa8 <_malloc_r+0x358>
  405cc4:	4574      	cmp	r4, lr
  405cc6:	f000 81ab 	beq.w	406020 <_malloc_r+0x3d0>
  405cca:	6863      	ldr	r3, [r4, #4]
  405ccc:	f023 0303 	bic.w	r3, r3, #3
  405cd0:	1b9a      	subs	r2, r3, r6
  405cd2:	2a0f      	cmp	r2, #15
  405cd4:	f300 8190 	bgt.w	405ff8 <_malloc_r+0x3a8>
  405cd8:	2a00      	cmp	r2, #0
  405cda:	f8c7 e014 	str.w	lr, [r7, #20]
  405cde:	f8c7 e010 	str.w	lr, [r7, #16]
  405ce2:	f280 809d 	bge.w	405e20 <_malloc_r+0x1d0>
  405ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405cea:	f080 8161 	bcs.w	405fb0 <_malloc_r+0x360>
  405cee:	08db      	lsrs	r3, r3, #3
  405cf0:	f103 0c01 	add.w	ip, r3, #1
  405cf4:	1099      	asrs	r1, r3, #2
  405cf6:	687a      	ldr	r2, [r7, #4]
  405cf8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405cfc:	f8c4 8008 	str.w	r8, [r4, #8]
  405d00:	2301      	movs	r3, #1
  405d02:	408b      	lsls	r3, r1
  405d04:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405d08:	4313      	orrs	r3, r2
  405d0a:	3908      	subs	r1, #8
  405d0c:	60e1      	str	r1, [r4, #12]
  405d0e:	607b      	str	r3, [r7, #4]
  405d10:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405d14:	f8c8 400c 	str.w	r4, [r8, #12]
  405d18:	1082      	asrs	r2, r0, #2
  405d1a:	2401      	movs	r4, #1
  405d1c:	4094      	lsls	r4, r2
  405d1e:	429c      	cmp	r4, r3
  405d20:	f200 808b 	bhi.w	405e3a <_malloc_r+0x1ea>
  405d24:	421c      	tst	r4, r3
  405d26:	d106      	bne.n	405d36 <_malloc_r+0xe6>
  405d28:	f020 0003 	bic.w	r0, r0, #3
  405d2c:	0064      	lsls	r4, r4, #1
  405d2e:	421c      	tst	r4, r3
  405d30:	f100 0004 	add.w	r0, r0, #4
  405d34:	d0fa      	beq.n	405d2c <_malloc_r+0xdc>
  405d36:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405d3a:	46cc      	mov	ip, r9
  405d3c:	4680      	mov	r8, r0
  405d3e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405d42:	459c      	cmp	ip, r3
  405d44:	d107      	bne.n	405d56 <_malloc_r+0x106>
  405d46:	e16d      	b.n	406024 <_malloc_r+0x3d4>
  405d48:	2a00      	cmp	r2, #0
  405d4a:	f280 817b 	bge.w	406044 <_malloc_r+0x3f4>
  405d4e:	68db      	ldr	r3, [r3, #12]
  405d50:	459c      	cmp	ip, r3
  405d52:	f000 8167 	beq.w	406024 <_malloc_r+0x3d4>
  405d56:	6859      	ldr	r1, [r3, #4]
  405d58:	f021 0103 	bic.w	r1, r1, #3
  405d5c:	1b8a      	subs	r2, r1, r6
  405d5e:	2a0f      	cmp	r2, #15
  405d60:	ddf2      	ble.n	405d48 <_malloc_r+0xf8>
  405d62:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405d66:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405d6a:	9300      	str	r3, [sp, #0]
  405d6c:	199c      	adds	r4, r3, r6
  405d6e:	4628      	mov	r0, r5
  405d70:	f046 0601 	orr.w	r6, r6, #1
  405d74:	f042 0501 	orr.w	r5, r2, #1
  405d78:	605e      	str	r6, [r3, #4]
  405d7a:	f8c8 c00c 	str.w	ip, [r8, #12]
  405d7e:	f8cc 8008 	str.w	r8, [ip, #8]
  405d82:	617c      	str	r4, [r7, #20]
  405d84:	613c      	str	r4, [r7, #16]
  405d86:	f8c4 e00c 	str.w	lr, [r4, #12]
  405d8a:	f8c4 e008 	str.w	lr, [r4, #8]
  405d8e:	6065      	str	r5, [r4, #4]
  405d90:	505a      	str	r2, [r3, r1]
  405d92:	f000 fb79 	bl	406488 <__malloc_unlock>
  405d96:	9b00      	ldr	r3, [sp, #0]
  405d98:	f103 0408 	add.w	r4, r3, #8
  405d9c:	e01e      	b.n	405ddc <_malloc_r+0x18c>
  405d9e:	2910      	cmp	r1, #16
  405da0:	d820      	bhi.n	405de4 <_malloc_r+0x194>
  405da2:	f000 fb6b 	bl	40647c <__malloc_lock>
  405da6:	2610      	movs	r6, #16
  405da8:	2318      	movs	r3, #24
  405daa:	2002      	movs	r0, #2
  405dac:	4f79      	ldr	r7, [pc, #484]	; (405f94 <_malloc_r+0x344>)
  405dae:	443b      	add	r3, r7
  405db0:	f1a3 0208 	sub.w	r2, r3, #8
  405db4:	685c      	ldr	r4, [r3, #4]
  405db6:	4294      	cmp	r4, r2
  405db8:	f000 813d 	beq.w	406036 <_malloc_r+0x3e6>
  405dbc:	6863      	ldr	r3, [r4, #4]
  405dbe:	68e1      	ldr	r1, [r4, #12]
  405dc0:	68a6      	ldr	r6, [r4, #8]
  405dc2:	f023 0303 	bic.w	r3, r3, #3
  405dc6:	4423      	add	r3, r4
  405dc8:	4628      	mov	r0, r5
  405dca:	685a      	ldr	r2, [r3, #4]
  405dcc:	60f1      	str	r1, [r6, #12]
  405dce:	f042 0201 	orr.w	r2, r2, #1
  405dd2:	608e      	str	r6, [r1, #8]
  405dd4:	605a      	str	r2, [r3, #4]
  405dd6:	f000 fb57 	bl	406488 <__malloc_unlock>
  405dda:	3408      	adds	r4, #8
  405ddc:	4620      	mov	r0, r4
  405dde:	b003      	add	sp, #12
  405de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405de4:	2400      	movs	r4, #0
  405de6:	230c      	movs	r3, #12
  405de8:	4620      	mov	r0, r4
  405dea:	602b      	str	r3, [r5, #0]
  405dec:	b003      	add	sp, #12
  405dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405df2:	2040      	movs	r0, #64	; 0x40
  405df4:	f44f 7300 	mov.w	r3, #512	; 0x200
  405df8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405dfc:	e74a      	b.n	405c94 <_malloc_r+0x44>
  405dfe:	4423      	add	r3, r4
  405e00:	68e1      	ldr	r1, [r4, #12]
  405e02:	685a      	ldr	r2, [r3, #4]
  405e04:	68a6      	ldr	r6, [r4, #8]
  405e06:	f042 0201 	orr.w	r2, r2, #1
  405e0a:	60f1      	str	r1, [r6, #12]
  405e0c:	4628      	mov	r0, r5
  405e0e:	608e      	str	r6, [r1, #8]
  405e10:	605a      	str	r2, [r3, #4]
  405e12:	f000 fb39 	bl	406488 <__malloc_unlock>
  405e16:	3408      	adds	r4, #8
  405e18:	4620      	mov	r0, r4
  405e1a:	b003      	add	sp, #12
  405e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e20:	4423      	add	r3, r4
  405e22:	4628      	mov	r0, r5
  405e24:	685a      	ldr	r2, [r3, #4]
  405e26:	f042 0201 	orr.w	r2, r2, #1
  405e2a:	605a      	str	r2, [r3, #4]
  405e2c:	f000 fb2c 	bl	406488 <__malloc_unlock>
  405e30:	3408      	adds	r4, #8
  405e32:	4620      	mov	r0, r4
  405e34:	b003      	add	sp, #12
  405e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e3a:	68bc      	ldr	r4, [r7, #8]
  405e3c:	6863      	ldr	r3, [r4, #4]
  405e3e:	f023 0803 	bic.w	r8, r3, #3
  405e42:	45b0      	cmp	r8, r6
  405e44:	d304      	bcc.n	405e50 <_malloc_r+0x200>
  405e46:	eba8 0306 	sub.w	r3, r8, r6
  405e4a:	2b0f      	cmp	r3, #15
  405e4c:	f300 8085 	bgt.w	405f5a <_malloc_r+0x30a>
  405e50:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405fac <_malloc_r+0x35c>
  405e54:	4b50      	ldr	r3, [pc, #320]	; (405f98 <_malloc_r+0x348>)
  405e56:	f8d9 2000 	ldr.w	r2, [r9]
  405e5a:	681b      	ldr	r3, [r3, #0]
  405e5c:	3201      	adds	r2, #1
  405e5e:	4433      	add	r3, r6
  405e60:	eb04 0a08 	add.w	sl, r4, r8
  405e64:	f000 8155 	beq.w	406112 <_malloc_r+0x4c2>
  405e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405e6c:	330f      	adds	r3, #15
  405e6e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405e72:	f02b 0b0f 	bic.w	fp, fp, #15
  405e76:	4659      	mov	r1, fp
  405e78:	4628      	mov	r0, r5
  405e7a:	f000 fcb1 	bl	4067e0 <_sbrk_r>
  405e7e:	1c41      	adds	r1, r0, #1
  405e80:	4602      	mov	r2, r0
  405e82:	f000 80fc 	beq.w	40607e <_malloc_r+0x42e>
  405e86:	4582      	cmp	sl, r0
  405e88:	f200 80f7 	bhi.w	40607a <_malloc_r+0x42a>
  405e8c:	4b43      	ldr	r3, [pc, #268]	; (405f9c <_malloc_r+0x34c>)
  405e8e:	6819      	ldr	r1, [r3, #0]
  405e90:	4459      	add	r1, fp
  405e92:	6019      	str	r1, [r3, #0]
  405e94:	f000 814d 	beq.w	406132 <_malloc_r+0x4e2>
  405e98:	f8d9 0000 	ldr.w	r0, [r9]
  405e9c:	3001      	adds	r0, #1
  405e9e:	bf1b      	ittet	ne
  405ea0:	eba2 0a0a 	subne.w	sl, r2, sl
  405ea4:	4451      	addne	r1, sl
  405ea6:	f8c9 2000 	streq.w	r2, [r9]
  405eaa:	6019      	strne	r1, [r3, #0]
  405eac:	f012 0107 	ands.w	r1, r2, #7
  405eb0:	f000 8115 	beq.w	4060de <_malloc_r+0x48e>
  405eb4:	f1c1 0008 	rsb	r0, r1, #8
  405eb8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405ebc:	4402      	add	r2, r0
  405ebe:	3108      	adds	r1, #8
  405ec0:	eb02 090b 	add.w	r9, r2, fp
  405ec4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405ec8:	eba1 0909 	sub.w	r9, r1, r9
  405ecc:	4649      	mov	r1, r9
  405ece:	4628      	mov	r0, r5
  405ed0:	9301      	str	r3, [sp, #4]
  405ed2:	9200      	str	r2, [sp, #0]
  405ed4:	f000 fc84 	bl	4067e0 <_sbrk_r>
  405ed8:	1c43      	adds	r3, r0, #1
  405eda:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405ede:	f000 8143 	beq.w	406168 <_malloc_r+0x518>
  405ee2:	1a80      	subs	r0, r0, r2
  405ee4:	4448      	add	r0, r9
  405ee6:	f040 0001 	orr.w	r0, r0, #1
  405eea:	6819      	ldr	r1, [r3, #0]
  405eec:	60ba      	str	r2, [r7, #8]
  405eee:	4449      	add	r1, r9
  405ef0:	42bc      	cmp	r4, r7
  405ef2:	6050      	str	r0, [r2, #4]
  405ef4:	6019      	str	r1, [r3, #0]
  405ef6:	d017      	beq.n	405f28 <_malloc_r+0x2d8>
  405ef8:	f1b8 0f0f 	cmp.w	r8, #15
  405efc:	f240 80fb 	bls.w	4060f6 <_malloc_r+0x4a6>
  405f00:	6860      	ldr	r0, [r4, #4]
  405f02:	f1a8 020c 	sub.w	r2, r8, #12
  405f06:	f022 0207 	bic.w	r2, r2, #7
  405f0a:	eb04 0e02 	add.w	lr, r4, r2
  405f0e:	f000 0001 	and.w	r0, r0, #1
  405f12:	f04f 0c05 	mov.w	ip, #5
  405f16:	4310      	orrs	r0, r2
  405f18:	2a0f      	cmp	r2, #15
  405f1a:	6060      	str	r0, [r4, #4]
  405f1c:	f8ce c004 	str.w	ip, [lr, #4]
  405f20:	f8ce c008 	str.w	ip, [lr, #8]
  405f24:	f200 8117 	bhi.w	406156 <_malloc_r+0x506>
  405f28:	4b1d      	ldr	r3, [pc, #116]	; (405fa0 <_malloc_r+0x350>)
  405f2a:	68bc      	ldr	r4, [r7, #8]
  405f2c:	681a      	ldr	r2, [r3, #0]
  405f2e:	4291      	cmp	r1, r2
  405f30:	bf88      	it	hi
  405f32:	6019      	strhi	r1, [r3, #0]
  405f34:	4b1b      	ldr	r3, [pc, #108]	; (405fa4 <_malloc_r+0x354>)
  405f36:	681a      	ldr	r2, [r3, #0]
  405f38:	4291      	cmp	r1, r2
  405f3a:	6862      	ldr	r2, [r4, #4]
  405f3c:	bf88      	it	hi
  405f3e:	6019      	strhi	r1, [r3, #0]
  405f40:	f022 0203 	bic.w	r2, r2, #3
  405f44:	4296      	cmp	r6, r2
  405f46:	eba2 0306 	sub.w	r3, r2, r6
  405f4a:	d801      	bhi.n	405f50 <_malloc_r+0x300>
  405f4c:	2b0f      	cmp	r3, #15
  405f4e:	dc04      	bgt.n	405f5a <_malloc_r+0x30a>
  405f50:	4628      	mov	r0, r5
  405f52:	f000 fa99 	bl	406488 <__malloc_unlock>
  405f56:	2400      	movs	r4, #0
  405f58:	e740      	b.n	405ddc <_malloc_r+0x18c>
  405f5a:	19a2      	adds	r2, r4, r6
  405f5c:	f043 0301 	orr.w	r3, r3, #1
  405f60:	f046 0601 	orr.w	r6, r6, #1
  405f64:	6066      	str	r6, [r4, #4]
  405f66:	4628      	mov	r0, r5
  405f68:	60ba      	str	r2, [r7, #8]
  405f6a:	6053      	str	r3, [r2, #4]
  405f6c:	f000 fa8c 	bl	406488 <__malloc_unlock>
  405f70:	3408      	adds	r4, #8
  405f72:	4620      	mov	r0, r4
  405f74:	b003      	add	sp, #12
  405f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f7a:	2b14      	cmp	r3, #20
  405f7c:	d971      	bls.n	406062 <_malloc_r+0x412>
  405f7e:	2b54      	cmp	r3, #84	; 0x54
  405f80:	f200 80a3 	bhi.w	4060ca <_malloc_r+0x47a>
  405f84:	0b33      	lsrs	r3, r6, #12
  405f86:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405f8a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405f8e:	00c3      	lsls	r3, r0, #3
  405f90:	e680      	b.n	405c94 <_malloc_r+0x44>
  405f92:	bf00      	nop
  405f94:	204005c0 	.word	0x204005c0
  405f98:	2040104c 	.word	0x2040104c
  405f9c:	2040101c 	.word	0x2040101c
  405fa0:	20401044 	.word	0x20401044
  405fa4:	20401048 	.word	0x20401048
  405fa8:	204005c8 	.word	0x204005c8
  405fac:	204009c8 	.word	0x204009c8
  405fb0:	0a5a      	lsrs	r2, r3, #9
  405fb2:	2a04      	cmp	r2, #4
  405fb4:	d95b      	bls.n	40606e <_malloc_r+0x41e>
  405fb6:	2a14      	cmp	r2, #20
  405fb8:	f200 80ae 	bhi.w	406118 <_malloc_r+0x4c8>
  405fbc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405fc0:	00c9      	lsls	r1, r1, #3
  405fc2:	325b      	adds	r2, #91	; 0x5b
  405fc4:	eb07 0c01 	add.w	ip, r7, r1
  405fc8:	5879      	ldr	r1, [r7, r1]
  405fca:	f1ac 0c08 	sub.w	ip, ip, #8
  405fce:	458c      	cmp	ip, r1
  405fd0:	f000 8088 	beq.w	4060e4 <_malloc_r+0x494>
  405fd4:	684a      	ldr	r2, [r1, #4]
  405fd6:	f022 0203 	bic.w	r2, r2, #3
  405fda:	4293      	cmp	r3, r2
  405fdc:	d273      	bcs.n	4060c6 <_malloc_r+0x476>
  405fde:	6889      	ldr	r1, [r1, #8]
  405fe0:	458c      	cmp	ip, r1
  405fe2:	d1f7      	bne.n	405fd4 <_malloc_r+0x384>
  405fe4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405fe8:	687b      	ldr	r3, [r7, #4]
  405fea:	60e2      	str	r2, [r4, #12]
  405fec:	f8c4 c008 	str.w	ip, [r4, #8]
  405ff0:	6094      	str	r4, [r2, #8]
  405ff2:	f8cc 400c 	str.w	r4, [ip, #12]
  405ff6:	e68f      	b.n	405d18 <_malloc_r+0xc8>
  405ff8:	19a1      	adds	r1, r4, r6
  405ffa:	f046 0c01 	orr.w	ip, r6, #1
  405ffe:	f042 0601 	orr.w	r6, r2, #1
  406002:	f8c4 c004 	str.w	ip, [r4, #4]
  406006:	4628      	mov	r0, r5
  406008:	6179      	str	r1, [r7, #20]
  40600a:	6139      	str	r1, [r7, #16]
  40600c:	f8c1 e00c 	str.w	lr, [r1, #12]
  406010:	f8c1 e008 	str.w	lr, [r1, #8]
  406014:	604e      	str	r6, [r1, #4]
  406016:	50e2      	str	r2, [r4, r3]
  406018:	f000 fa36 	bl	406488 <__malloc_unlock>
  40601c:	3408      	adds	r4, #8
  40601e:	e6dd      	b.n	405ddc <_malloc_r+0x18c>
  406020:	687b      	ldr	r3, [r7, #4]
  406022:	e679      	b.n	405d18 <_malloc_r+0xc8>
  406024:	f108 0801 	add.w	r8, r8, #1
  406028:	f018 0f03 	tst.w	r8, #3
  40602c:	f10c 0c08 	add.w	ip, ip, #8
  406030:	f47f ae85 	bne.w	405d3e <_malloc_r+0xee>
  406034:	e02d      	b.n	406092 <_malloc_r+0x442>
  406036:	68dc      	ldr	r4, [r3, #12]
  406038:	42a3      	cmp	r3, r4
  40603a:	bf08      	it	eq
  40603c:	3002      	addeq	r0, #2
  40603e:	f43f ae3e 	beq.w	405cbe <_malloc_r+0x6e>
  406042:	e6bb      	b.n	405dbc <_malloc_r+0x16c>
  406044:	4419      	add	r1, r3
  406046:	461c      	mov	r4, r3
  406048:	684a      	ldr	r2, [r1, #4]
  40604a:	68db      	ldr	r3, [r3, #12]
  40604c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406050:	f042 0201 	orr.w	r2, r2, #1
  406054:	604a      	str	r2, [r1, #4]
  406056:	4628      	mov	r0, r5
  406058:	60f3      	str	r3, [r6, #12]
  40605a:	609e      	str	r6, [r3, #8]
  40605c:	f000 fa14 	bl	406488 <__malloc_unlock>
  406060:	e6bc      	b.n	405ddc <_malloc_r+0x18c>
  406062:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406066:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40606a:	00c3      	lsls	r3, r0, #3
  40606c:	e612      	b.n	405c94 <_malloc_r+0x44>
  40606e:	099a      	lsrs	r2, r3, #6
  406070:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406074:	00c9      	lsls	r1, r1, #3
  406076:	3238      	adds	r2, #56	; 0x38
  406078:	e7a4      	b.n	405fc4 <_malloc_r+0x374>
  40607a:	42bc      	cmp	r4, r7
  40607c:	d054      	beq.n	406128 <_malloc_r+0x4d8>
  40607e:	68bc      	ldr	r4, [r7, #8]
  406080:	6862      	ldr	r2, [r4, #4]
  406082:	f022 0203 	bic.w	r2, r2, #3
  406086:	e75d      	b.n	405f44 <_malloc_r+0x2f4>
  406088:	f859 3908 	ldr.w	r3, [r9], #-8
  40608c:	4599      	cmp	r9, r3
  40608e:	f040 8086 	bne.w	40619e <_malloc_r+0x54e>
  406092:	f010 0f03 	tst.w	r0, #3
  406096:	f100 30ff 	add.w	r0, r0, #4294967295
  40609a:	d1f5      	bne.n	406088 <_malloc_r+0x438>
  40609c:	687b      	ldr	r3, [r7, #4]
  40609e:	ea23 0304 	bic.w	r3, r3, r4
  4060a2:	607b      	str	r3, [r7, #4]
  4060a4:	0064      	lsls	r4, r4, #1
  4060a6:	429c      	cmp	r4, r3
  4060a8:	f63f aec7 	bhi.w	405e3a <_malloc_r+0x1ea>
  4060ac:	2c00      	cmp	r4, #0
  4060ae:	f43f aec4 	beq.w	405e3a <_malloc_r+0x1ea>
  4060b2:	421c      	tst	r4, r3
  4060b4:	4640      	mov	r0, r8
  4060b6:	f47f ae3e 	bne.w	405d36 <_malloc_r+0xe6>
  4060ba:	0064      	lsls	r4, r4, #1
  4060bc:	421c      	tst	r4, r3
  4060be:	f100 0004 	add.w	r0, r0, #4
  4060c2:	d0fa      	beq.n	4060ba <_malloc_r+0x46a>
  4060c4:	e637      	b.n	405d36 <_malloc_r+0xe6>
  4060c6:	468c      	mov	ip, r1
  4060c8:	e78c      	b.n	405fe4 <_malloc_r+0x394>
  4060ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4060ce:	d815      	bhi.n	4060fc <_malloc_r+0x4ac>
  4060d0:	0bf3      	lsrs	r3, r6, #15
  4060d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4060d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4060da:	00c3      	lsls	r3, r0, #3
  4060dc:	e5da      	b.n	405c94 <_malloc_r+0x44>
  4060de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4060e2:	e6ed      	b.n	405ec0 <_malloc_r+0x270>
  4060e4:	687b      	ldr	r3, [r7, #4]
  4060e6:	1092      	asrs	r2, r2, #2
  4060e8:	2101      	movs	r1, #1
  4060ea:	fa01 f202 	lsl.w	r2, r1, r2
  4060ee:	4313      	orrs	r3, r2
  4060f0:	607b      	str	r3, [r7, #4]
  4060f2:	4662      	mov	r2, ip
  4060f4:	e779      	b.n	405fea <_malloc_r+0x39a>
  4060f6:	2301      	movs	r3, #1
  4060f8:	6053      	str	r3, [r2, #4]
  4060fa:	e729      	b.n	405f50 <_malloc_r+0x300>
  4060fc:	f240 5254 	movw	r2, #1364	; 0x554
  406100:	4293      	cmp	r3, r2
  406102:	d822      	bhi.n	40614a <_malloc_r+0x4fa>
  406104:	0cb3      	lsrs	r3, r6, #18
  406106:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40610a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40610e:	00c3      	lsls	r3, r0, #3
  406110:	e5c0      	b.n	405c94 <_malloc_r+0x44>
  406112:	f103 0b10 	add.w	fp, r3, #16
  406116:	e6ae      	b.n	405e76 <_malloc_r+0x226>
  406118:	2a54      	cmp	r2, #84	; 0x54
  40611a:	d829      	bhi.n	406170 <_malloc_r+0x520>
  40611c:	0b1a      	lsrs	r2, r3, #12
  40611e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406122:	00c9      	lsls	r1, r1, #3
  406124:	326e      	adds	r2, #110	; 0x6e
  406126:	e74d      	b.n	405fc4 <_malloc_r+0x374>
  406128:	4b20      	ldr	r3, [pc, #128]	; (4061ac <_malloc_r+0x55c>)
  40612a:	6819      	ldr	r1, [r3, #0]
  40612c:	4459      	add	r1, fp
  40612e:	6019      	str	r1, [r3, #0]
  406130:	e6b2      	b.n	405e98 <_malloc_r+0x248>
  406132:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406136:	2800      	cmp	r0, #0
  406138:	f47f aeae 	bne.w	405e98 <_malloc_r+0x248>
  40613c:	eb08 030b 	add.w	r3, r8, fp
  406140:	68ba      	ldr	r2, [r7, #8]
  406142:	f043 0301 	orr.w	r3, r3, #1
  406146:	6053      	str	r3, [r2, #4]
  406148:	e6ee      	b.n	405f28 <_malloc_r+0x2d8>
  40614a:	207f      	movs	r0, #127	; 0x7f
  40614c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406150:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406154:	e59e      	b.n	405c94 <_malloc_r+0x44>
  406156:	f104 0108 	add.w	r1, r4, #8
  40615a:	4628      	mov	r0, r5
  40615c:	9300      	str	r3, [sp, #0]
  40615e:	f7ff fa59 	bl	405614 <_free_r>
  406162:	9b00      	ldr	r3, [sp, #0]
  406164:	6819      	ldr	r1, [r3, #0]
  406166:	e6df      	b.n	405f28 <_malloc_r+0x2d8>
  406168:	2001      	movs	r0, #1
  40616a:	f04f 0900 	mov.w	r9, #0
  40616e:	e6bc      	b.n	405eea <_malloc_r+0x29a>
  406170:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406174:	d805      	bhi.n	406182 <_malloc_r+0x532>
  406176:	0bda      	lsrs	r2, r3, #15
  406178:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40617c:	00c9      	lsls	r1, r1, #3
  40617e:	3277      	adds	r2, #119	; 0x77
  406180:	e720      	b.n	405fc4 <_malloc_r+0x374>
  406182:	f240 5154 	movw	r1, #1364	; 0x554
  406186:	428a      	cmp	r2, r1
  406188:	d805      	bhi.n	406196 <_malloc_r+0x546>
  40618a:	0c9a      	lsrs	r2, r3, #18
  40618c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406190:	00c9      	lsls	r1, r1, #3
  406192:	327c      	adds	r2, #124	; 0x7c
  406194:	e716      	b.n	405fc4 <_malloc_r+0x374>
  406196:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40619a:	227e      	movs	r2, #126	; 0x7e
  40619c:	e712      	b.n	405fc4 <_malloc_r+0x374>
  40619e:	687b      	ldr	r3, [r7, #4]
  4061a0:	e780      	b.n	4060a4 <_malloc_r+0x454>
  4061a2:	08f0      	lsrs	r0, r6, #3
  4061a4:	f106 0308 	add.w	r3, r6, #8
  4061a8:	e600      	b.n	405dac <_malloc_r+0x15c>
  4061aa:	bf00      	nop
  4061ac:	2040101c 	.word	0x2040101c

004061b0 <__ascii_mbtowc>:
  4061b0:	b082      	sub	sp, #8
  4061b2:	b149      	cbz	r1, 4061c8 <__ascii_mbtowc+0x18>
  4061b4:	b15a      	cbz	r2, 4061ce <__ascii_mbtowc+0x1e>
  4061b6:	b16b      	cbz	r3, 4061d4 <__ascii_mbtowc+0x24>
  4061b8:	7813      	ldrb	r3, [r2, #0]
  4061ba:	600b      	str	r3, [r1, #0]
  4061bc:	7812      	ldrb	r2, [r2, #0]
  4061be:	1c10      	adds	r0, r2, #0
  4061c0:	bf18      	it	ne
  4061c2:	2001      	movne	r0, #1
  4061c4:	b002      	add	sp, #8
  4061c6:	4770      	bx	lr
  4061c8:	a901      	add	r1, sp, #4
  4061ca:	2a00      	cmp	r2, #0
  4061cc:	d1f3      	bne.n	4061b6 <__ascii_mbtowc+0x6>
  4061ce:	4610      	mov	r0, r2
  4061d0:	b002      	add	sp, #8
  4061d2:	4770      	bx	lr
  4061d4:	f06f 0001 	mvn.w	r0, #1
  4061d8:	e7f4      	b.n	4061c4 <__ascii_mbtowc+0x14>
  4061da:	bf00      	nop
  4061dc:	0000      	movs	r0, r0
	...

004061e0 <memchr>:
  4061e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4061e4:	2a10      	cmp	r2, #16
  4061e6:	db2b      	blt.n	406240 <memchr+0x60>
  4061e8:	f010 0f07 	tst.w	r0, #7
  4061ec:	d008      	beq.n	406200 <memchr+0x20>
  4061ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4061f2:	3a01      	subs	r2, #1
  4061f4:	428b      	cmp	r3, r1
  4061f6:	d02d      	beq.n	406254 <memchr+0x74>
  4061f8:	f010 0f07 	tst.w	r0, #7
  4061fc:	b342      	cbz	r2, 406250 <memchr+0x70>
  4061fe:	d1f6      	bne.n	4061ee <memchr+0xe>
  406200:	b4f0      	push	{r4, r5, r6, r7}
  406202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40620a:	f022 0407 	bic.w	r4, r2, #7
  40620e:	f07f 0700 	mvns.w	r7, #0
  406212:	2300      	movs	r3, #0
  406214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406218:	3c08      	subs	r4, #8
  40621a:	ea85 0501 	eor.w	r5, r5, r1
  40621e:	ea86 0601 	eor.w	r6, r6, r1
  406222:	fa85 f547 	uadd8	r5, r5, r7
  406226:	faa3 f587 	sel	r5, r3, r7
  40622a:	fa86 f647 	uadd8	r6, r6, r7
  40622e:	faa5 f687 	sel	r6, r5, r7
  406232:	b98e      	cbnz	r6, 406258 <memchr+0x78>
  406234:	d1ee      	bne.n	406214 <memchr+0x34>
  406236:	bcf0      	pop	{r4, r5, r6, r7}
  406238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40623c:	f002 0207 	and.w	r2, r2, #7
  406240:	b132      	cbz	r2, 406250 <memchr+0x70>
  406242:	f810 3b01 	ldrb.w	r3, [r0], #1
  406246:	3a01      	subs	r2, #1
  406248:	ea83 0301 	eor.w	r3, r3, r1
  40624c:	b113      	cbz	r3, 406254 <memchr+0x74>
  40624e:	d1f8      	bne.n	406242 <memchr+0x62>
  406250:	2000      	movs	r0, #0
  406252:	4770      	bx	lr
  406254:	3801      	subs	r0, #1
  406256:	4770      	bx	lr
  406258:	2d00      	cmp	r5, #0
  40625a:	bf06      	itte	eq
  40625c:	4635      	moveq	r5, r6
  40625e:	3803      	subeq	r0, #3
  406260:	3807      	subne	r0, #7
  406262:	f015 0f01 	tst.w	r5, #1
  406266:	d107      	bne.n	406278 <memchr+0x98>
  406268:	3001      	adds	r0, #1
  40626a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40626e:	bf02      	ittt	eq
  406270:	3001      	addeq	r0, #1
  406272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406276:	3001      	addeq	r0, #1
  406278:	bcf0      	pop	{r4, r5, r6, r7}
  40627a:	3801      	subs	r0, #1
  40627c:	4770      	bx	lr
  40627e:	bf00      	nop

00406280 <memcpy>:
  406280:	4684      	mov	ip, r0
  406282:	ea41 0300 	orr.w	r3, r1, r0
  406286:	f013 0303 	ands.w	r3, r3, #3
  40628a:	d16d      	bne.n	406368 <memcpy+0xe8>
  40628c:	3a40      	subs	r2, #64	; 0x40
  40628e:	d341      	bcc.n	406314 <memcpy+0x94>
  406290:	f851 3b04 	ldr.w	r3, [r1], #4
  406294:	f840 3b04 	str.w	r3, [r0], #4
  406298:	f851 3b04 	ldr.w	r3, [r1], #4
  40629c:	f840 3b04 	str.w	r3, [r0], #4
  4062a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062a4:	f840 3b04 	str.w	r3, [r0], #4
  4062a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062ac:	f840 3b04 	str.w	r3, [r0], #4
  4062b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062b4:	f840 3b04 	str.w	r3, [r0], #4
  4062b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062bc:	f840 3b04 	str.w	r3, [r0], #4
  4062c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062c4:	f840 3b04 	str.w	r3, [r0], #4
  4062c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062cc:	f840 3b04 	str.w	r3, [r0], #4
  4062d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062d4:	f840 3b04 	str.w	r3, [r0], #4
  4062d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062dc:	f840 3b04 	str.w	r3, [r0], #4
  4062e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062e4:	f840 3b04 	str.w	r3, [r0], #4
  4062e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062ec:	f840 3b04 	str.w	r3, [r0], #4
  4062f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062f4:	f840 3b04 	str.w	r3, [r0], #4
  4062f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062fc:	f840 3b04 	str.w	r3, [r0], #4
  406300:	f851 3b04 	ldr.w	r3, [r1], #4
  406304:	f840 3b04 	str.w	r3, [r0], #4
  406308:	f851 3b04 	ldr.w	r3, [r1], #4
  40630c:	f840 3b04 	str.w	r3, [r0], #4
  406310:	3a40      	subs	r2, #64	; 0x40
  406312:	d2bd      	bcs.n	406290 <memcpy+0x10>
  406314:	3230      	adds	r2, #48	; 0x30
  406316:	d311      	bcc.n	40633c <memcpy+0xbc>
  406318:	f851 3b04 	ldr.w	r3, [r1], #4
  40631c:	f840 3b04 	str.w	r3, [r0], #4
  406320:	f851 3b04 	ldr.w	r3, [r1], #4
  406324:	f840 3b04 	str.w	r3, [r0], #4
  406328:	f851 3b04 	ldr.w	r3, [r1], #4
  40632c:	f840 3b04 	str.w	r3, [r0], #4
  406330:	f851 3b04 	ldr.w	r3, [r1], #4
  406334:	f840 3b04 	str.w	r3, [r0], #4
  406338:	3a10      	subs	r2, #16
  40633a:	d2ed      	bcs.n	406318 <memcpy+0x98>
  40633c:	320c      	adds	r2, #12
  40633e:	d305      	bcc.n	40634c <memcpy+0xcc>
  406340:	f851 3b04 	ldr.w	r3, [r1], #4
  406344:	f840 3b04 	str.w	r3, [r0], #4
  406348:	3a04      	subs	r2, #4
  40634a:	d2f9      	bcs.n	406340 <memcpy+0xc0>
  40634c:	3204      	adds	r2, #4
  40634e:	d008      	beq.n	406362 <memcpy+0xe2>
  406350:	07d2      	lsls	r2, r2, #31
  406352:	bf1c      	itt	ne
  406354:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406358:	f800 3b01 	strbne.w	r3, [r0], #1
  40635c:	d301      	bcc.n	406362 <memcpy+0xe2>
  40635e:	880b      	ldrh	r3, [r1, #0]
  406360:	8003      	strh	r3, [r0, #0]
  406362:	4660      	mov	r0, ip
  406364:	4770      	bx	lr
  406366:	bf00      	nop
  406368:	2a08      	cmp	r2, #8
  40636a:	d313      	bcc.n	406394 <memcpy+0x114>
  40636c:	078b      	lsls	r3, r1, #30
  40636e:	d08d      	beq.n	40628c <memcpy+0xc>
  406370:	f010 0303 	ands.w	r3, r0, #3
  406374:	d08a      	beq.n	40628c <memcpy+0xc>
  406376:	f1c3 0304 	rsb	r3, r3, #4
  40637a:	1ad2      	subs	r2, r2, r3
  40637c:	07db      	lsls	r3, r3, #31
  40637e:	bf1c      	itt	ne
  406380:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406384:	f800 3b01 	strbne.w	r3, [r0], #1
  406388:	d380      	bcc.n	40628c <memcpy+0xc>
  40638a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40638e:	f820 3b02 	strh.w	r3, [r0], #2
  406392:	e77b      	b.n	40628c <memcpy+0xc>
  406394:	3a04      	subs	r2, #4
  406396:	d3d9      	bcc.n	40634c <memcpy+0xcc>
  406398:	3a01      	subs	r2, #1
  40639a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40639e:	f800 3b01 	strb.w	r3, [r0], #1
  4063a2:	d2f9      	bcs.n	406398 <memcpy+0x118>
  4063a4:	780b      	ldrb	r3, [r1, #0]
  4063a6:	7003      	strb	r3, [r0, #0]
  4063a8:	784b      	ldrb	r3, [r1, #1]
  4063aa:	7043      	strb	r3, [r0, #1]
  4063ac:	788b      	ldrb	r3, [r1, #2]
  4063ae:	7083      	strb	r3, [r0, #2]
  4063b0:	4660      	mov	r0, ip
  4063b2:	4770      	bx	lr

004063b4 <memmove>:
  4063b4:	4288      	cmp	r0, r1
  4063b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4063b8:	d90d      	bls.n	4063d6 <memmove+0x22>
  4063ba:	188b      	adds	r3, r1, r2
  4063bc:	4298      	cmp	r0, r3
  4063be:	d20a      	bcs.n	4063d6 <memmove+0x22>
  4063c0:	1884      	adds	r4, r0, r2
  4063c2:	2a00      	cmp	r2, #0
  4063c4:	d051      	beq.n	40646a <memmove+0xb6>
  4063c6:	4622      	mov	r2, r4
  4063c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4063cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4063d0:	4299      	cmp	r1, r3
  4063d2:	d1f9      	bne.n	4063c8 <memmove+0x14>
  4063d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4063d6:	2a0f      	cmp	r2, #15
  4063d8:	d948      	bls.n	40646c <memmove+0xb8>
  4063da:	ea41 0300 	orr.w	r3, r1, r0
  4063de:	079b      	lsls	r3, r3, #30
  4063e0:	d146      	bne.n	406470 <memmove+0xbc>
  4063e2:	f100 0410 	add.w	r4, r0, #16
  4063e6:	f101 0310 	add.w	r3, r1, #16
  4063ea:	4615      	mov	r5, r2
  4063ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4063f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4063f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4063f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4063fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406400:	f844 6c08 	str.w	r6, [r4, #-8]
  406404:	3d10      	subs	r5, #16
  406406:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40640a:	f844 6c04 	str.w	r6, [r4, #-4]
  40640e:	2d0f      	cmp	r5, #15
  406410:	f103 0310 	add.w	r3, r3, #16
  406414:	f104 0410 	add.w	r4, r4, #16
  406418:	d8e8      	bhi.n	4063ec <memmove+0x38>
  40641a:	f1a2 0310 	sub.w	r3, r2, #16
  40641e:	f023 030f 	bic.w	r3, r3, #15
  406422:	f002 0e0f 	and.w	lr, r2, #15
  406426:	3310      	adds	r3, #16
  406428:	f1be 0f03 	cmp.w	lr, #3
  40642c:	4419      	add	r1, r3
  40642e:	4403      	add	r3, r0
  406430:	d921      	bls.n	406476 <memmove+0xc2>
  406432:	1f1e      	subs	r6, r3, #4
  406434:	460d      	mov	r5, r1
  406436:	4674      	mov	r4, lr
  406438:	3c04      	subs	r4, #4
  40643a:	f855 7b04 	ldr.w	r7, [r5], #4
  40643e:	f846 7f04 	str.w	r7, [r6, #4]!
  406442:	2c03      	cmp	r4, #3
  406444:	d8f8      	bhi.n	406438 <memmove+0x84>
  406446:	f1ae 0404 	sub.w	r4, lr, #4
  40644a:	f024 0403 	bic.w	r4, r4, #3
  40644e:	3404      	adds	r4, #4
  406450:	4421      	add	r1, r4
  406452:	4423      	add	r3, r4
  406454:	f002 0203 	and.w	r2, r2, #3
  406458:	b162      	cbz	r2, 406474 <memmove+0xc0>
  40645a:	3b01      	subs	r3, #1
  40645c:	440a      	add	r2, r1
  40645e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406462:	f803 4f01 	strb.w	r4, [r3, #1]!
  406466:	428a      	cmp	r2, r1
  406468:	d1f9      	bne.n	40645e <memmove+0xaa>
  40646a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40646c:	4603      	mov	r3, r0
  40646e:	e7f3      	b.n	406458 <memmove+0xa4>
  406470:	4603      	mov	r3, r0
  406472:	e7f2      	b.n	40645a <memmove+0xa6>
  406474:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406476:	4672      	mov	r2, lr
  406478:	e7ee      	b.n	406458 <memmove+0xa4>
  40647a:	bf00      	nop

0040647c <__malloc_lock>:
  40647c:	4801      	ldr	r0, [pc, #4]	; (406484 <__malloc_lock+0x8>)
  40647e:	f7ff bb63 	b.w	405b48 <__retarget_lock_acquire_recursive>
  406482:	bf00      	nop
  406484:	2040112c 	.word	0x2040112c

00406488 <__malloc_unlock>:
  406488:	4801      	ldr	r0, [pc, #4]	; (406490 <__malloc_unlock+0x8>)
  40648a:	f7ff bb5f 	b.w	405b4c <__retarget_lock_release_recursive>
  40648e:	bf00      	nop
  406490:	2040112c 	.word	0x2040112c

00406494 <_realloc_r>:
  406494:	2900      	cmp	r1, #0
  406496:	f000 8095 	beq.w	4065c4 <_realloc_r+0x130>
  40649a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40649e:	460d      	mov	r5, r1
  4064a0:	4616      	mov	r6, r2
  4064a2:	b083      	sub	sp, #12
  4064a4:	4680      	mov	r8, r0
  4064a6:	f106 070b 	add.w	r7, r6, #11
  4064aa:	f7ff ffe7 	bl	40647c <__malloc_lock>
  4064ae:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4064b2:	2f16      	cmp	r7, #22
  4064b4:	f02e 0403 	bic.w	r4, lr, #3
  4064b8:	f1a5 0908 	sub.w	r9, r5, #8
  4064bc:	d83c      	bhi.n	406538 <_realloc_r+0xa4>
  4064be:	2210      	movs	r2, #16
  4064c0:	4617      	mov	r7, r2
  4064c2:	42be      	cmp	r6, r7
  4064c4:	d83d      	bhi.n	406542 <_realloc_r+0xae>
  4064c6:	4294      	cmp	r4, r2
  4064c8:	da43      	bge.n	406552 <_realloc_r+0xbe>
  4064ca:	4bc4      	ldr	r3, [pc, #784]	; (4067dc <_realloc_r+0x348>)
  4064cc:	6899      	ldr	r1, [r3, #8]
  4064ce:	eb09 0004 	add.w	r0, r9, r4
  4064d2:	4288      	cmp	r0, r1
  4064d4:	f000 80b4 	beq.w	406640 <_realloc_r+0x1ac>
  4064d8:	6843      	ldr	r3, [r0, #4]
  4064da:	f023 0101 	bic.w	r1, r3, #1
  4064de:	4401      	add	r1, r0
  4064e0:	6849      	ldr	r1, [r1, #4]
  4064e2:	07c9      	lsls	r1, r1, #31
  4064e4:	d54c      	bpl.n	406580 <_realloc_r+0xec>
  4064e6:	f01e 0f01 	tst.w	lr, #1
  4064ea:	f000 809b 	beq.w	406624 <_realloc_r+0x190>
  4064ee:	4631      	mov	r1, r6
  4064f0:	4640      	mov	r0, r8
  4064f2:	f7ff fbad 	bl	405c50 <_malloc_r>
  4064f6:	4606      	mov	r6, r0
  4064f8:	2800      	cmp	r0, #0
  4064fa:	d03a      	beq.n	406572 <_realloc_r+0xde>
  4064fc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406500:	f023 0301 	bic.w	r3, r3, #1
  406504:	444b      	add	r3, r9
  406506:	f1a0 0208 	sub.w	r2, r0, #8
  40650a:	429a      	cmp	r2, r3
  40650c:	f000 8121 	beq.w	406752 <_realloc_r+0x2be>
  406510:	1f22      	subs	r2, r4, #4
  406512:	2a24      	cmp	r2, #36	; 0x24
  406514:	f200 8107 	bhi.w	406726 <_realloc_r+0x292>
  406518:	2a13      	cmp	r2, #19
  40651a:	f200 80db 	bhi.w	4066d4 <_realloc_r+0x240>
  40651e:	4603      	mov	r3, r0
  406520:	462a      	mov	r2, r5
  406522:	6811      	ldr	r1, [r2, #0]
  406524:	6019      	str	r1, [r3, #0]
  406526:	6851      	ldr	r1, [r2, #4]
  406528:	6059      	str	r1, [r3, #4]
  40652a:	6892      	ldr	r2, [r2, #8]
  40652c:	609a      	str	r2, [r3, #8]
  40652e:	4629      	mov	r1, r5
  406530:	4640      	mov	r0, r8
  406532:	f7ff f86f 	bl	405614 <_free_r>
  406536:	e01c      	b.n	406572 <_realloc_r+0xde>
  406538:	f027 0707 	bic.w	r7, r7, #7
  40653c:	2f00      	cmp	r7, #0
  40653e:	463a      	mov	r2, r7
  406540:	dabf      	bge.n	4064c2 <_realloc_r+0x2e>
  406542:	2600      	movs	r6, #0
  406544:	230c      	movs	r3, #12
  406546:	4630      	mov	r0, r6
  406548:	f8c8 3000 	str.w	r3, [r8]
  40654c:	b003      	add	sp, #12
  40654e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406552:	462e      	mov	r6, r5
  406554:	1be3      	subs	r3, r4, r7
  406556:	2b0f      	cmp	r3, #15
  406558:	d81e      	bhi.n	406598 <_realloc_r+0x104>
  40655a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40655e:	f003 0301 	and.w	r3, r3, #1
  406562:	4323      	orrs	r3, r4
  406564:	444c      	add	r4, r9
  406566:	f8c9 3004 	str.w	r3, [r9, #4]
  40656a:	6863      	ldr	r3, [r4, #4]
  40656c:	f043 0301 	orr.w	r3, r3, #1
  406570:	6063      	str	r3, [r4, #4]
  406572:	4640      	mov	r0, r8
  406574:	f7ff ff88 	bl	406488 <__malloc_unlock>
  406578:	4630      	mov	r0, r6
  40657a:	b003      	add	sp, #12
  40657c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406580:	f023 0303 	bic.w	r3, r3, #3
  406584:	18e1      	adds	r1, r4, r3
  406586:	4291      	cmp	r1, r2
  406588:	db1f      	blt.n	4065ca <_realloc_r+0x136>
  40658a:	68c3      	ldr	r3, [r0, #12]
  40658c:	6882      	ldr	r2, [r0, #8]
  40658e:	462e      	mov	r6, r5
  406590:	60d3      	str	r3, [r2, #12]
  406592:	460c      	mov	r4, r1
  406594:	609a      	str	r2, [r3, #8]
  406596:	e7dd      	b.n	406554 <_realloc_r+0xc0>
  406598:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40659c:	eb09 0107 	add.w	r1, r9, r7
  4065a0:	f002 0201 	and.w	r2, r2, #1
  4065a4:	444c      	add	r4, r9
  4065a6:	f043 0301 	orr.w	r3, r3, #1
  4065aa:	4317      	orrs	r7, r2
  4065ac:	f8c9 7004 	str.w	r7, [r9, #4]
  4065b0:	604b      	str	r3, [r1, #4]
  4065b2:	6863      	ldr	r3, [r4, #4]
  4065b4:	f043 0301 	orr.w	r3, r3, #1
  4065b8:	3108      	adds	r1, #8
  4065ba:	6063      	str	r3, [r4, #4]
  4065bc:	4640      	mov	r0, r8
  4065be:	f7ff f829 	bl	405614 <_free_r>
  4065c2:	e7d6      	b.n	406572 <_realloc_r+0xde>
  4065c4:	4611      	mov	r1, r2
  4065c6:	f7ff bb43 	b.w	405c50 <_malloc_r>
  4065ca:	f01e 0f01 	tst.w	lr, #1
  4065ce:	d18e      	bne.n	4064ee <_realloc_r+0x5a>
  4065d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4065d4:	eba9 0a01 	sub.w	sl, r9, r1
  4065d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4065dc:	f021 0103 	bic.w	r1, r1, #3
  4065e0:	440b      	add	r3, r1
  4065e2:	4423      	add	r3, r4
  4065e4:	4293      	cmp	r3, r2
  4065e6:	db25      	blt.n	406634 <_realloc_r+0x1a0>
  4065e8:	68c2      	ldr	r2, [r0, #12]
  4065ea:	6881      	ldr	r1, [r0, #8]
  4065ec:	4656      	mov	r6, sl
  4065ee:	60ca      	str	r2, [r1, #12]
  4065f0:	6091      	str	r1, [r2, #8]
  4065f2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4065f6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4065fa:	1f22      	subs	r2, r4, #4
  4065fc:	2a24      	cmp	r2, #36	; 0x24
  4065fe:	60c1      	str	r1, [r0, #12]
  406600:	6088      	str	r0, [r1, #8]
  406602:	f200 8094 	bhi.w	40672e <_realloc_r+0x29a>
  406606:	2a13      	cmp	r2, #19
  406608:	d96f      	bls.n	4066ea <_realloc_r+0x256>
  40660a:	6829      	ldr	r1, [r5, #0]
  40660c:	f8ca 1008 	str.w	r1, [sl, #8]
  406610:	6869      	ldr	r1, [r5, #4]
  406612:	f8ca 100c 	str.w	r1, [sl, #12]
  406616:	2a1b      	cmp	r2, #27
  406618:	f200 80a2 	bhi.w	406760 <_realloc_r+0x2cc>
  40661c:	3508      	adds	r5, #8
  40661e:	f10a 0210 	add.w	r2, sl, #16
  406622:	e063      	b.n	4066ec <_realloc_r+0x258>
  406624:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406628:	eba9 0a03 	sub.w	sl, r9, r3
  40662c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406630:	f021 0103 	bic.w	r1, r1, #3
  406634:	1863      	adds	r3, r4, r1
  406636:	4293      	cmp	r3, r2
  406638:	f6ff af59 	blt.w	4064ee <_realloc_r+0x5a>
  40663c:	4656      	mov	r6, sl
  40663e:	e7d8      	b.n	4065f2 <_realloc_r+0x15e>
  406640:	6841      	ldr	r1, [r0, #4]
  406642:	f021 0b03 	bic.w	fp, r1, #3
  406646:	44a3      	add	fp, r4
  406648:	f107 0010 	add.w	r0, r7, #16
  40664c:	4583      	cmp	fp, r0
  40664e:	da56      	bge.n	4066fe <_realloc_r+0x26a>
  406650:	f01e 0f01 	tst.w	lr, #1
  406654:	f47f af4b 	bne.w	4064ee <_realloc_r+0x5a>
  406658:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40665c:	eba9 0a01 	sub.w	sl, r9, r1
  406660:	f8da 1004 	ldr.w	r1, [sl, #4]
  406664:	f021 0103 	bic.w	r1, r1, #3
  406668:	448b      	add	fp, r1
  40666a:	4558      	cmp	r0, fp
  40666c:	dce2      	bgt.n	406634 <_realloc_r+0x1a0>
  40666e:	4656      	mov	r6, sl
  406670:	f8da 100c 	ldr.w	r1, [sl, #12]
  406674:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406678:	1f22      	subs	r2, r4, #4
  40667a:	2a24      	cmp	r2, #36	; 0x24
  40667c:	60c1      	str	r1, [r0, #12]
  40667e:	6088      	str	r0, [r1, #8]
  406680:	f200 808f 	bhi.w	4067a2 <_realloc_r+0x30e>
  406684:	2a13      	cmp	r2, #19
  406686:	f240 808a 	bls.w	40679e <_realloc_r+0x30a>
  40668a:	6829      	ldr	r1, [r5, #0]
  40668c:	f8ca 1008 	str.w	r1, [sl, #8]
  406690:	6869      	ldr	r1, [r5, #4]
  406692:	f8ca 100c 	str.w	r1, [sl, #12]
  406696:	2a1b      	cmp	r2, #27
  406698:	f200 808a 	bhi.w	4067b0 <_realloc_r+0x31c>
  40669c:	3508      	adds	r5, #8
  40669e:	f10a 0210 	add.w	r2, sl, #16
  4066a2:	6829      	ldr	r1, [r5, #0]
  4066a4:	6011      	str	r1, [r2, #0]
  4066a6:	6869      	ldr	r1, [r5, #4]
  4066a8:	6051      	str	r1, [r2, #4]
  4066aa:	68a9      	ldr	r1, [r5, #8]
  4066ac:	6091      	str	r1, [r2, #8]
  4066ae:	eb0a 0107 	add.w	r1, sl, r7
  4066b2:	ebab 0207 	sub.w	r2, fp, r7
  4066b6:	f042 0201 	orr.w	r2, r2, #1
  4066ba:	6099      	str	r1, [r3, #8]
  4066bc:	604a      	str	r2, [r1, #4]
  4066be:	f8da 3004 	ldr.w	r3, [sl, #4]
  4066c2:	f003 0301 	and.w	r3, r3, #1
  4066c6:	431f      	orrs	r7, r3
  4066c8:	4640      	mov	r0, r8
  4066ca:	f8ca 7004 	str.w	r7, [sl, #4]
  4066ce:	f7ff fedb 	bl	406488 <__malloc_unlock>
  4066d2:	e751      	b.n	406578 <_realloc_r+0xe4>
  4066d4:	682b      	ldr	r3, [r5, #0]
  4066d6:	6003      	str	r3, [r0, #0]
  4066d8:	686b      	ldr	r3, [r5, #4]
  4066da:	6043      	str	r3, [r0, #4]
  4066dc:	2a1b      	cmp	r2, #27
  4066de:	d82d      	bhi.n	40673c <_realloc_r+0x2a8>
  4066e0:	f100 0308 	add.w	r3, r0, #8
  4066e4:	f105 0208 	add.w	r2, r5, #8
  4066e8:	e71b      	b.n	406522 <_realloc_r+0x8e>
  4066ea:	4632      	mov	r2, r6
  4066ec:	6829      	ldr	r1, [r5, #0]
  4066ee:	6011      	str	r1, [r2, #0]
  4066f0:	6869      	ldr	r1, [r5, #4]
  4066f2:	6051      	str	r1, [r2, #4]
  4066f4:	68a9      	ldr	r1, [r5, #8]
  4066f6:	6091      	str	r1, [r2, #8]
  4066f8:	461c      	mov	r4, r3
  4066fa:	46d1      	mov	r9, sl
  4066fc:	e72a      	b.n	406554 <_realloc_r+0xc0>
  4066fe:	eb09 0107 	add.w	r1, r9, r7
  406702:	ebab 0b07 	sub.w	fp, fp, r7
  406706:	f04b 0201 	orr.w	r2, fp, #1
  40670a:	6099      	str	r1, [r3, #8]
  40670c:	604a      	str	r2, [r1, #4]
  40670e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406712:	f003 0301 	and.w	r3, r3, #1
  406716:	431f      	orrs	r7, r3
  406718:	4640      	mov	r0, r8
  40671a:	f845 7c04 	str.w	r7, [r5, #-4]
  40671e:	f7ff feb3 	bl	406488 <__malloc_unlock>
  406722:	462e      	mov	r6, r5
  406724:	e728      	b.n	406578 <_realloc_r+0xe4>
  406726:	4629      	mov	r1, r5
  406728:	f7ff fe44 	bl	4063b4 <memmove>
  40672c:	e6ff      	b.n	40652e <_realloc_r+0x9a>
  40672e:	4629      	mov	r1, r5
  406730:	4630      	mov	r0, r6
  406732:	461c      	mov	r4, r3
  406734:	46d1      	mov	r9, sl
  406736:	f7ff fe3d 	bl	4063b4 <memmove>
  40673a:	e70b      	b.n	406554 <_realloc_r+0xc0>
  40673c:	68ab      	ldr	r3, [r5, #8]
  40673e:	6083      	str	r3, [r0, #8]
  406740:	68eb      	ldr	r3, [r5, #12]
  406742:	60c3      	str	r3, [r0, #12]
  406744:	2a24      	cmp	r2, #36	; 0x24
  406746:	d017      	beq.n	406778 <_realloc_r+0x2e4>
  406748:	f100 0310 	add.w	r3, r0, #16
  40674c:	f105 0210 	add.w	r2, r5, #16
  406750:	e6e7      	b.n	406522 <_realloc_r+0x8e>
  406752:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406756:	f023 0303 	bic.w	r3, r3, #3
  40675a:	441c      	add	r4, r3
  40675c:	462e      	mov	r6, r5
  40675e:	e6f9      	b.n	406554 <_realloc_r+0xc0>
  406760:	68a9      	ldr	r1, [r5, #8]
  406762:	f8ca 1010 	str.w	r1, [sl, #16]
  406766:	68e9      	ldr	r1, [r5, #12]
  406768:	f8ca 1014 	str.w	r1, [sl, #20]
  40676c:	2a24      	cmp	r2, #36	; 0x24
  40676e:	d00c      	beq.n	40678a <_realloc_r+0x2f6>
  406770:	3510      	adds	r5, #16
  406772:	f10a 0218 	add.w	r2, sl, #24
  406776:	e7b9      	b.n	4066ec <_realloc_r+0x258>
  406778:	692b      	ldr	r3, [r5, #16]
  40677a:	6103      	str	r3, [r0, #16]
  40677c:	696b      	ldr	r3, [r5, #20]
  40677e:	6143      	str	r3, [r0, #20]
  406780:	f105 0218 	add.w	r2, r5, #24
  406784:	f100 0318 	add.w	r3, r0, #24
  406788:	e6cb      	b.n	406522 <_realloc_r+0x8e>
  40678a:	692a      	ldr	r2, [r5, #16]
  40678c:	f8ca 2018 	str.w	r2, [sl, #24]
  406790:	696a      	ldr	r2, [r5, #20]
  406792:	f8ca 201c 	str.w	r2, [sl, #28]
  406796:	3518      	adds	r5, #24
  406798:	f10a 0220 	add.w	r2, sl, #32
  40679c:	e7a6      	b.n	4066ec <_realloc_r+0x258>
  40679e:	4632      	mov	r2, r6
  4067a0:	e77f      	b.n	4066a2 <_realloc_r+0x20e>
  4067a2:	4629      	mov	r1, r5
  4067a4:	4630      	mov	r0, r6
  4067a6:	9301      	str	r3, [sp, #4]
  4067a8:	f7ff fe04 	bl	4063b4 <memmove>
  4067ac:	9b01      	ldr	r3, [sp, #4]
  4067ae:	e77e      	b.n	4066ae <_realloc_r+0x21a>
  4067b0:	68a9      	ldr	r1, [r5, #8]
  4067b2:	f8ca 1010 	str.w	r1, [sl, #16]
  4067b6:	68e9      	ldr	r1, [r5, #12]
  4067b8:	f8ca 1014 	str.w	r1, [sl, #20]
  4067bc:	2a24      	cmp	r2, #36	; 0x24
  4067be:	d003      	beq.n	4067c8 <_realloc_r+0x334>
  4067c0:	3510      	adds	r5, #16
  4067c2:	f10a 0218 	add.w	r2, sl, #24
  4067c6:	e76c      	b.n	4066a2 <_realloc_r+0x20e>
  4067c8:	692a      	ldr	r2, [r5, #16]
  4067ca:	f8ca 2018 	str.w	r2, [sl, #24]
  4067ce:	696a      	ldr	r2, [r5, #20]
  4067d0:	f8ca 201c 	str.w	r2, [sl, #28]
  4067d4:	3518      	adds	r5, #24
  4067d6:	f10a 0220 	add.w	r2, sl, #32
  4067da:	e762      	b.n	4066a2 <_realloc_r+0x20e>
  4067dc:	204005c0 	.word	0x204005c0

004067e0 <_sbrk_r>:
  4067e0:	b538      	push	{r3, r4, r5, lr}
  4067e2:	4c07      	ldr	r4, [pc, #28]	; (406800 <_sbrk_r+0x20>)
  4067e4:	2300      	movs	r3, #0
  4067e6:	4605      	mov	r5, r0
  4067e8:	4608      	mov	r0, r1
  4067ea:	6023      	str	r3, [r4, #0]
  4067ec:	f7fd f8be 	bl	40396c <_sbrk>
  4067f0:	1c43      	adds	r3, r0, #1
  4067f2:	d000      	beq.n	4067f6 <_sbrk_r+0x16>
  4067f4:	bd38      	pop	{r3, r4, r5, pc}
  4067f6:	6823      	ldr	r3, [r4, #0]
  4067f8:	2b00      	cmp	r3, #0
  4067fa:	d0fb      	beq.n	4067f4 <_sbrk_r+0x14>
  4067fc:	602b      	str	r3, [r5, #0]
  4067fe:	bd38      	pop	{r3, r4, r5, pc}
  406800:	20401140 	.word	0x20401140

00406804 <__sread>:
  406804:	b510      	push	{r4, lr}
  406806:	460c      	mov	r4, r1
  406808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40680c:	f000 f9f6 	bl	406bfc <_read_r>
  406810:	2800      	cmp	r0, #0
  406812:	db03      	blt.n	40681c <__sread+0x18>
  406814:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406816:	4403      	add	r3, r0
  406818:	6523      	str	r3, [r4, #80]	; 0x50
  40681a:	bd10      	pop	{r4, pc}
  40681c:	89a3      	ldrh	r3, [r4, #12]
  40681e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406822:	81a3      	strh	r3, [r4, #12]
  406824:	bd10      	pop	{r4, pc}
  406826:	bf00      	nop

00406828 <__swrite>:
  406828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40682c:	4616      	mov	r6, r2
  40682e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406832:	461f      	mov	r7, r3
  406834:	05d3      	lsls	r3, r2, #23
  406836:	460c      	mov	r4, r1
  406838:	4605      	mov	r5, r0
  40683a:	d507      	bpl.n	40684c <__swrite+0x24>
  40683c:	2200      	movs	r2, #0
  40683e:	2302      	movs	r3, #2
  406840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406844:	f000 f9c4 	bl	406bd0 <_lseek_r>
  406848:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40684c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406850:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406854:	81a2      	strh	r2, [r4, #12]
  406856:	463b      	mov	r3, r7
  406858:	4632      	mov	r2, r6
  40685a:	4628      	mov	r0, r5
  40685c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406860:	f000 b8a4 	b.w	4069ac <_write_r>

00406864 <__sseek>:
  406864:	b510      	push	{r4, lr}
  406866:	460c      	mov	r4, r1
  406868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40686c:	f000 f9b0 	bl	406bd0 <_lseek_r>
  406870:	89a3      	ldrh	r3, [r4, #12]
  406872:	1c42      	adds	r2, r0, #1
  406874:	bf0e      	itee	eq
  406876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40687a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40687e:	6520      	strne	r0, [r4, #80]	; 0x50
  406880:	81a3      	strh	r3, [r4, #12]
  406882:	bd10      	pop	{r4, pc}

00406884 <__sclose>:
  406884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406888:	f000 b908 	b.w	406a9c <_close_r>

0040688c <__swbuf_r>:
  40688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40688e:	460d      	mov	r5, r1
  406890:	4614      	mov	r4, r2
  406892:	4606      	mov	r6, r0
  406894:	b110      	cbz	r0, 40689c <__swbuf_r+0x10>
  406896:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406898:	2b00      	cmp	r3, #0
  40689a:	d04b      	beq.n	406934 <__swbuf_r+0xa8>
  40689c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4068a0:	69a3      	ldr	r3, [r4, #24]
  4068a2:	60a3      	str	r3, [r4, #8]
  4068a4:	b291      	uxth	r1, r2
  4068a6:	0708      	lsls	r0, r1, #28
  4068a8:	d539      	bpl.n	40691e <__swbuf_r+0x92>
  4068aa:	6923      	ldr	r3, [r4, #16]
  4068ac:	2b00      	cmp	r3, #0
  4068ae:	d036      	beq.n	40691e <__swbuf_r+0x92>
  4068b0:	b2ed      	uxtb	r5, r5
  4068b2:	0489      	lsls	r1, r1, #18
  4068b4:	462f      	mov	r7, r5
  4068b6:	d515      	bpl.n	4068e4 <__swbuf_r+0x58>
  4068b8:	6822      	ldr	r2, [r4, #0]
  4068ba:	6961      	ldr	r1, [r4, #20]
  4068bc:	1ad3      	subs	r3, r2, r3
  4068be:	428b      	cmp	r3, r1
  4068c0:	da1c      	bge.n	4068fc <__swbuf_r+0x70>
  4068c2:	3301      	adds	r3, #1
  4068c4:	68a1      	ldr	r1, [r4, #8]
  4068c6:	1c50      	adds	r0, r2, #1
  4068c8:	3901      	subs	r1, #1
  4068ca:	60a1      	str	r1, [r4, #8]
  4068cc:	6020      	str	r0, [r4, #0]
  4068ce:	7015      	strb	r5, [r2, #0]
  4068d0:	6962      	ldr	r2, [r4, #20]
  4068d2:	429a      	cmp	r2, r3
  4068d4:	d01a      	beq.n	40690c <__swbuf_r+0x80>
  4068d6:	89a3      	ldrh	r3, [r4, #12]
  4068d8:	07db      	lsls	r3, r3, #31
  4068da:	d501      	bpl.n	4068e0 <__swbuf_r+0x54>
  4068dc:	2d0a      	cmp	r5, #10
  4068de:	d015      	beq.n	40690c <__swbuf_r+0x80>
  4068e0:	4638      	mov	r0, r7
  4068e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4068e4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4068e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4068ea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4068ee:	81a2      	strh	r2, [r4, #12]
  4068f0:	6822      	ldr	r2, [r4, #0]
  4068f2:	6661      	str	r1, [r4, #100]	; 0x64
  4068f4:	6961      	ldr	r1, [r4, #20]
  4068f6:	1ad3      	subs	r3, r2, r3
  4068f8:	428b      	cmp	r3, r1
  4068fa:	dbe2      	blt.n	4068c2 <__swbuf_r+0x36>
  4068fc:	4621      	mov	r1, r4
  4068fe:	4630      	mov	r0, r6
  406900:	f7fe fd0a 	bl	405318 <_fflush_r>
  406904:	b940      	cbnz	r0, 406918 <__swbuf_r+0x8c>
  406906:	6822      	ldr	r2, [r4, #0]
  406908:	2301      	movs	r3, #1
  40690a:	e7db      	b.n	4068c4 <__swbuf_r+0x38>
  40690c:	4621      	mov	r1, r4
  40690e:	4630      	mov	r0, r6
  406910:	f7fe fd02 	bl	405318 <_fflush_r>
  406914:	2800      	cmp	r0, #0
  406916:	d0e3      	beq.n	4068e0 <__swbuf_r+0x54>
  406918:	f04f 37ff 	mov.w	r7, #4294967295
  40691c:	e7e0      	b.n	4068e0 <__swbuf_r+0x54>
  40691e:	4621      	mov	r1, r4
  406920:	4630      	mov	r0, r6
  406922:	f7fe fbe5 	bl	4050f0 <__swsetup_r>
  406926:	2800      	cmp	r0, #0
  406928:	d1f6      	bne.n	406918 <__swbuf_r+0x8c>
  40692a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40692e:	6923      	ldr	r3, [r4, #16]
  406930:	b291      	uxth	r1, r2
  406932:	e7bd      	b.n	4068b0 <__swbuf_r+0x24>
  406934:	f7fe fd48 	bl	4053c8 <__sinit>
  406938:	e7b0      	b.n	40689c <__swbuf_r+0x10>
  40693a:	bf00      	nop

0040693c <_wcrtomb_r>:
  40693c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40693e:	4606      	mov	r6, r0
  406940:	b085      	sub	sp, #20
  406942:	461f      	mov	r7, r3
  406944:	b189      	cbz	r1, 40696a <_wcrtomb_r+0x2e>
  406946:	4c10      	ldr	r4, [pc, #64]	; (406988 <_wcrtomb_r+0x4c>)
  406948:	4d10      	ldr	r5, [pc, #64]	; (40698c <_wcrtomb_r+0x50>)
  40694a:	6824      	ldr	r4, [r4, #0]
  40694c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40694e:	2c00      	cmp	r4, #0
  406950:	bf08      	it	eq
  406952:	462c      	moveq	r4, r5
  406954:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406958:	47a0      	blx	r4
  40695a:	1c43      	adds	r3, r0, #1
  40695c:	d103      	bne.n	406966 <_wcrtomb_r+0x2a>
  40695e:	2200      	movs	r2, #0
  406960:	238a      	movs	r3, #138	; 0x8a
  406962:	603a      	str	r2, [r7, #0]
  406964:	6033      	str	r3, [r6, #0]
  406966:	b005      	add	sp, #20
  406968:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40696a:	460c      	mov	r4, r1
  40696c:	4906      	ldr	r1, [pc, #24]	; (406988 <_wcrtomb_r+0x4c>)
  40696e:	4a07      	ldr	r2, [pc, #28]	; (40698c <_wcrtomb_r+0x50>)
  406970:	6809      	ldr	r1, [r1, #0]
  406972:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406974:	2900      	cmp	r1, #0
  406976:	bf08      	it	eq
  406978:	4611      	moveq	r1, r2
  40697a:	4622      	mov	r2, r4
  40697c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406980:	a901      	add	r1, sp, #4
  406982:	47a0      	blx	r4
  406984:	e7e9      	b.n	40695a <_wcrtomb_r+0x1e>
  406986:	bf00      	nop
  406988:	20400020 	.word	0x20400020
  40698c:	20400454 	.word	0x20400454

00406990 <__ascii_wctomb>:
  406990:	b121      	cbz	r1, 40699c <__ascii_wctomb+0xc>
  406992:	2aff      	cmp	r2, #255	; 0xff
  406994:	d804      	bhi.n	4069a0 <__ascii_wctomb+0x10>
  406996:	700a      	strb	r2, [r1, #0]
  406998:	2001      	movs	r0, #1
  40699a:	4770      	bx	lr
  40699c:	4608      	mov	r0, r1
  40699e:	4770      	bx	lr
  4069a0:	238a      	movs	r3, #138	; 0x8a
  4069a2:	6003      	str	r3, [r0, #0]
  4069a4:	f04f 30ff 	mov.w	r0, #4294967295
  4069a8:	4770      	bx	lr
  4069aa:	bf00      	nop

004069ac <_write_r>:
  4069ac:	b570      	push	{r4, r5, r6, lr}
  4069ae:	460d      	mov	r5, r1
  4069b0:	4c08      	ldr	r4, [pc, #32]	; (4069d4 <_write_r+0x28>)
  4069b2:	4611      	mov	r1, r2
  4069b4:	4606      	mov	r6, r0
  4069b6:	461a      	mov	r2, r3
  4069b8:	4628      	mov	r0, r5
  4069ba:	2300      	movs	r3, #0
  4069bc:	6023      	str	r3, [r4, #0]
  4069be:	f7fc f9b3 	bl	402d28 <_write>
  4069c2:	1c43      	adds	r3, r0, #1
  4069c4:	d000      	beq.n	4069c8 <_write_r+0x1c>
  4069c6:	bd70      	pop	{r4, r5, r6, pc}
  4069c8:	6823      	ldr	r3, [r4, #0]
  4069ca:	2b00      	cmp	r3, #0
  4069cc:	d0fb      	beq.n	4069c6 <_write_r+0x1a>
  4069ce:	6033      	str	r3, [r6, #0]
  4069d0:	bd70      	pop	{r4, r5, r6, pc}
  4069d2:	bf00      	nop
  4069d4:	20401140 	.word	0x20401140

004069d8 <__register_exitproc>:
  4069d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4069dc:	4d2c      	ldr	r5, [pc, #176]	; (406a90 <__register_exitproc+0xb8>)
  4069de:	4606      	mov	r6, r0
  4069e0:	6828      	ldr	r0, [r5, #0]
  4069e2:	4698      	mov	r8, r3
  4069e4:	460f      	mov	r7, r1
  4069e6:	4691      	mov	r9, r2
  4069e8:	f7ff f8ae 	bl	405b48 <__retarget_lock_acquire_recursive>
  4069ec:	4b29      	ldr	r3, [pc, #164]	; (406a94 <__register_exitproc+0xbc>)
  4069ee:	681c      	ldr	r4, [r3, #0]
  4069f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4069f4:	2b00      	cmp	r3, #0
  4069f6:	d03e      	beq.n	406a76 <__register_exitproc+0x9e>
  4069f8:	685a      	ldr	r2, [r3, #4]
  4069fa:	2a1f      	cmp	r2, #31
  4069fc:	dc1c      	bgt.n	406a38 <__register_exitproc+0x60>
  4069fe:	f102 0e01 	add.w	lr, r2, #1
  406a02:	b176      	cbz	r6, 406a22 <__register_exitproc+0x4a>
  406a04:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406a08:	2401      	movs	r4, #1
  406a0a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406a0e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406a12:	4094      	lsls	r4, r2
  406a14:	4320      	orrs	r0, r4
  406a16:	2e02      	cmp	r6, #2
  406a18:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406a1c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406a20:	d023      	beq.n	406a6a <__register_exitproc+0x92>
  406a22:	3202      	adds	r2, #2
  406a24:	f8c3 e004 	str.w	lr, [r3, #4]
  406a28:	6828      	ldr	r0, [r5, #0]
  406a2a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406a2e:	f7ff f88d 	bl	405b4c <__retarget_lock_release_recursive>
  406a32:	2000      	movs	r0, #0
  406a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a38:	4b17      	ldr	r3, [pc, #92]	; (406a98 <__register_exitproc+0xc0>)
  406a3a:	b30b      	cbz	r3, 406a80 <__register_exitproc+0xa8>
  406a3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406a40:	f7ff f8fe 	bl	405c40 <malloc>
  406a44:	4603      	mov	r3, r0
  406a46:	b1d8      	cbz	r0, 406a80 <__register_exitproc+0xa8>
  406a48:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406a4c:	6002      	str	r2, [r0, #0]
  406a4e:	2100      	movs	r1, #0
  406a50:	6041      	str	r1, [r0, #4]
  406a52:	460a      	mov	r2, r1
  406a54:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406a58:	f04f 0e01 	mov.w	lr, #1
  406a5c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406a60:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406a64:	2e00      	cmp	r6, #0
  406a66:	d0dc      	beq.n	406a22 <__register_exitproc+0x4a>
  406a68:	e7cc      	b.n	406a04 <__register_exitproc+0x2c>
  406a6a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406a6e:	430c      	orrs	r4, r1
  406a70:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406a74:	e7d5      	b.n	406a22 <__register_exitproc+0x4a>
  406a76:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406a7a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406a7e:	e7bb      	b.n	4069f8 <__register_exitproc+0x20>
  406a80:	6828      	ldr	r0, [r5, #0]
  406a82:	f7ff f863 	bl	405b4c <__retarget_lock_release_recursive>
  406a86:	f04f 30ff 	mov.w	r0, #4294967295
  406a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a8e:	bf00      	nop
  406a90:	20400450 	.word	0x20400450
  406a94:	00407dc4 	.word	0x00407dc4
  406a98:	00405c41 	.word	0x00405c41

00406a9c <_close_r>:
  406a9c:	b538      	push	{r3, r4, r5, lr}
  406a9e:	4c07      	ldr	r4, [pc, #28]	; (406abc <_close_r+0x20>)
  406aa0:	2300      	movs	r3, #0
  406aa2:	4605      	mov	r5, r0
  406aa4:	4608      	mov	r0, r1
  406aa6:	6023      	str	r3, [r4, #0]
  406aa8:	f7fc ff7c 	bl	4039a4 <_close>
  406aac:	1c43      	adds	r3, r0, #1
  406aae:	d000      	beq.n	406ab2 <_close_r+0x16>
  406ab0:	bd38      	pop	{r3, r4, r5, pc}
  406ab2:	6823      	ldr	r3, [r4, #0]
  406ab4:	2b00      	cmp	r3, #0
  406ab6:	d0fb      	beq.n	406ab0 <_close_r+0x14>
  406ab8:	602b      	str	r3, [r5, #0]
  406aba:	bd38      	pop	{r3, r4, r5, pc}
  406abc:	20401140 	.word	0x20401140

00406ac0 <_fclose_r>:
  406ac0:	b570      	push	{r4, r5, r6, lr}
  406ac2:	b159      	cbz	r1, 406adc <_fclose_r+0x1c>
  406ac4:	4605      	mov	r5, r0
  406ac6:	460c      	mov	r4, r1
  406ac8:	b110      	cbz	r0, 406ad0 <_fclose_r+0x10>
  406aca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406acc:	2b00      	cmp	r3, #0
  406ace:	d03c      	beq.n	406b4a <_fclose_r+0x8a>
  406ad0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406ad2:	07d8      	lsls	r0, r3, #31
  406ad4:	d505      	bpl.n	406ae2 <_fclose_r+0x22>
  406ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ada:	b92b      	cbnz	r3, 406ae8 <_fclose_r+0x28>
  406adc:	2600      	movs	r6, #0
  406ade:	4630      	mov	r0, r6
  406ae0:	bd70      	pop	{r4, r5, r6, pc}
  406ae2:	89a3      	ldrh	r3, [r4, #12]
  406ae4:	0599      	lsls	r1, r3, #22
  406ae6:	d53c      	bpl.n	406b62 <_fclose_r+0xa2>
  406ae8:	4621      	mov	r1, r4
  406aea:	4628      	mov	r0, r5
  406aec:	f7fe fb74 	bl	4051d8 <__sflush_r>
  406af0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406af2:	4606      	mov	r6, r0
  406af4:	b133      	cbz	r3, 406b04 <_fclose_r+0x44>
  406af6:	69e1      	ldr	r1, [r4, #28]
  406af8:	4628      	mov	r0, r5
  406afa:	4798      	blx	r3
  406afc:	2800      	cmp	r0, #0
  406afe:	bfb8      	it	lt
  406b00:	f04f 36ff 	movlt.w	r6, #4294967295
  406b04:	89a3      	ldrh	r3, [r4, #12]
  406b06:	061a      	lsls	r2, r3, #24
  406b08:	d422      	bmi.n	406b50 <_fclose_r+0x90>
  406b0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406b0c:	b141      	cbz	r1, 406b20 <_fclose_r+0x60>
  406b0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406b12:	4299      	cmp	r1, r3
  406b14:	d002      	beq.n	406b1c <_fclose_r+0x5c>
  406b16:	4628      	mov	r0, r5
  406b18:	f7fe fd7c 	bl	405614 <_free_r>
  406b1c:	2300      	movs	r3, #0
  406b1e:	6323      	str	r3, [r4, #48]	; 0x30
  406b20:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406b22:	b121      	cbz	r1, 406b2e <_fclose_r+0x6e>
  406b24:	4628      	mov	r0, r5
  406b26:	f7fe fd75 	bl	405614 <_free_r>
  406b2a:	2300      	movs	r3, #0
  406b2c:	6463      	str	r3, [r4, #68]	; 0x44
  406b2e:	f7fe fc77 	bl	405420 <__sfp_lock_acquire>
  406b32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406b34:	2200      	movs	r2, #0
  406b36:	07db      	lsls	r3, r3, #31
  406b38:	81a2      	strh	r2, [r4, #12]
  406b3a:	d50e      	bpl.n	406b5a <_fclose_r+0x9a>
  406b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406b3e:	f7ff f801 	bl	405b44 <__retarget_lock_close_recursive>
  406b42:	f7fe fc73 	bl	40542c <__sfp_lock_release>
  406b46:	4630      	mov	r0, r6
  406b48:	bd70      	pop	{r4, r5, r6, pc}
  406b4a:	f7fe fc3d 	bl	4053c8 <__sinit>
  406b4e:	e7bf      	b.n	406ad0 <_fclose_r+0x10>
  406b50:	6921      	ldr	r1, [r4, #16]
  406b52:	4628      	mov	r0, r5
  406b54:	f7fe fd5e 	bl	405614 <_free_r>
  406b58:	e7d7      	b.n	406b0a <_fclose_r+0x4a>
  406b5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406b5c:	f7fe fff6 	bl	405b4c <__retarget_lock_release_recursive>
  406b60:	e7ec      	b.n	406b3c <_fclose_r+0x7c>
  406b62:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406b64:	f7fe fff0 	bl	405b48 <__retarget_lock_acquire_recursive>
  406b68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b6c:	2b00      	cmp	r3, #0
  406b6e:	d1bb      	bne.n	406ae8 <_fclose_r+0x28>
  406b70:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406b72:	f016 0601 	ands.w	r6, r6, #1
  406b76:	d1b1      	bne.n	406adc <_fclose_r+0x1c>
  406b78:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406b7a:	f7fe ffe7 	bl	405b4c <__retarget_lock_release_recursive>
  406b7e:	4630      	mov	r0, r6
  406b80:	bd70      	pop	{r4, r5, r6, pc}
  406b82:	bf00      	nop

00406b84 <_fstat_r>:
  406b84:	b538      	push	{r3, r4, r5, lr}
  406b86:	460b      	mov	r3, r1
  406b88:	4c07      	ldr	r4, [pc, #28]	; (406ba8 <_fstat_r+0x24>)
  406b8a:	4605      	mov	r5, r0
  406b8c:	4611      	mov	r1, r2
  406b8e:	4618      	mov	r0, r3
  406b90:	2300      	movs	r3, #0
  406b92:	6023      	str	r3, [r4, #0]
  406b94:	f7fc ff09 	bl	4039aa <_fstat>
  406b98:	1c43      	adds	r3, r0, #1
  406b9a:	d000      	beq.n	406b9e <_fstat_r+0x1a>
  406b9c:	bd38      	pop	{r3, r4, r5, pc}
  406b9e:	6823      	ldr	r3, [r4, #0]
  406ba0:	2b00      	cmp	r3, #0
  406ba2:	d0fb      	beq.n	406b9c <_fstat_r+0x18>
  406ba4:	602b      	str	r3, [r5, #0]
  406ba6:	bd38      	pop	{r3, r4, r5, pc}
  406ba8:	20401140 	.word	0x20401140

00406bac <_isatty_r>:
  406bac:	b538      	push	{r3, r4, r5, lr}
  406bae:	4c07      	ldr	r4, [pc, #28]	; (406bcc <_isatty_r+0x20>)
  406bb0:	2300      	movs	r3, #0
  406bb2:	4605      	mov	r5, r0
  406bb4:	4608      	mov	r0, r1
  406bb6:	6023      	str	r3, [r4, #0]
  406bb8:	f7fc fefc 	bl	4039b4 <_isatty>
  406bbc:	1c43      	adds	r3, r0, #1
  406bbe:	d000      	beq.n	406bc2 <_isatty_r+0x16>
  406bc0:	bd38      	pop	{r3, r4, r5, pc}
  406bc2:	6823      	ldr	r3, [r4, #0]
  406bc4:	2b00      	cmp	r3, #0
  406bc6:	d0fb      	beq.n	406bc0 <_isatty_r+0x14>
  406bc8:	602b      	str	r3, [r5, #0]
  406bca:	bd38      	pop	{r3, r4, r5, pc}
  406bcc:	20401140 	.word	0x20401140

00406bd0 <_lseek_r>:
  406bd0:	b570      	push	{r4, r5, r6, lr}
  406bd2:	460d      	mov	r5, r1
  406bd4:	4c08      	ldr	r4, [pc, #32]	; (406bf8 <_lseek_r+0x28>)
  406bd6:	4611      	mov	r1, r2
  406bd8:	4606      	mov	r6, r0
  406bda:	461a      	mov	r2, r3
  406bdc:	4628      	mov	r0, r5
  406bde:	2300      	movs	r3, #0
  406be0:	6023      	str	r3, [r4, #0]
  406be2:	f7fc fee9 	bl	4039b8 <_lseek>
  406be6:	1c43      	adds	r3, r0, #1
  406be8:	d000      	beq.n	406bec <_lseek_r+0x1c>
  406bea:	bd70      	pop	{r4, r5, r6, pc}
  406bec:	6823      	ldr	r3, [r4, #0]
  406bee:	2b00      	cmp	r3, #0
  406bf0:	d0fb      	beq.n	406bea <_lseek_r+0x1a>
  406bf2:	6033      	str	r3, [r6, #0]
  406bf4:	bd70      	pop	{r4, r5, r6, pc}
  406bf6:	bf00      	nop
  406bf8:	20401140 	.word	0x20401140

00406bfc <_read_r>:
  406bfc:	b570      	push	{r4, r5, r6, lr}
  406bfe:	460d      	mov	r5, r1
  406c00:	4c08      	ldr	r4, [pc, #32]	; (406c24 <_read_r+0x28>)
  406c02:	4611      	mov	r1, r2
  406c04:	4606      	mov	r6, r0
  406c06:	461a      	mov	r2, r3
  406c08:	4628      	mov	r0, r5
  406c0a:	2300      	movs	r3, #0
  406c0c:	6023      	str	r3, [r4, #0]
  406c0e:	f7fc f86d 	bl	402cec <_read>
  406c12:	1c43      	adds	r3, r0, #1
  406c14:	d000      	beq.n	406c18 <_read_r+0x1c>
  406c16:	bd70      	pop	{r4, r5, r6, pc}
  406c18:	6823      	ldr	r3, [r4, #0]
  406c1a:	2b00      	cmp	r3, #0
  406c1c:	d0fb      	beq.n	406c16 <_read_r+0x1a>
  406c1e:	6033      	str	r3, [r6, #0]
  406c20:	bd70      	pop	{r4, r5, r6, pc}
  406c22:	bf00      	nop
  406c24:	20401140 	.word	0x20401140

00406c28 <__aeabi_uldivmod>:
  406c28:	b953      	cbnz	r3, 406c40 <__aeabi_uldivmod+0x18>
  406c2a:	b94a      	cbnz	r2, 406c40 <__aeabi_uldivmod+0x18>
  406c2c:	2900      	cmp	r1, #0
  406c2e:	bf08      	it	eq
  406c30:	2800      	cmpeq	r0, #0
  406c32:	bf1c      	itt	ne
  406c34:	f04f 31ff 	movne.w	r1, #4294967295
  406c38:	f04f 30ff 	movne.w	r0, #4294967295
  406c3c:	f000 b97a 	b.w	406f34 <__aeabi_idiv0>
  406c40:	f1ad 0c08 	sub.w	ip, sp, #8
  406c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406c48:	f000 f806 	bl	406c58 <__udivmoddi4>
  406c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c54:	b004      	add	sp, #16
  406c56:	4770      	bx	lr

00406c58 <__udivmoddi4>:
  406c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406c5c:	468c      	mov	ip, r1
  406c5e:	460d      	mov	r5, r1
  406c60:	4604      	mov	r4, r0
  406c62:	9e08      	ldr	r6, [sp, #32]
  406c64:	2b00      	cmp	r3, #0
  406c66:	d151      	bne.n	406d0c <__udivmoddi4+0xb4>
  406c68:	428a      	cmp	r2, r1
  406c6a:	4617      	mov	r7, r2
  406c6c:	d96d      	bls.n	406d4a <__udivmoddi4+0xf2>
  406c6e:	fab2 fe82 	clz	lr, r2
  406c72:	f1be 0f00 	cmp.w	lr, #0
  406c76:	d00b      	beq.n	406c90 <__udivmoddi4+0x38>
  406c78:	f1ce 0c20 	rsb	ip, lr, #32
  406c7c:	fa01 f50e 	lsl.w	r5, r1, lr
  406c80:	fa20 fc0c 	lsr.w	ip, r0, ip
  406c84:	fa02 f70e 	lsl.w	r7, r2, lr
  406c88:	ea4c 0c05 	orr.w	ip, ip, r5
  406c8c:	fa00 f40e 	lsl.w	r4, r0, lr
  406c90:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406c94:	0c25      	lsrs	r5, r4, #16
  406c96:	fbbc f8fa 	udiv	r8, ip, sl
  406c9a:	fa1f f987 	uxth.w	r9, r7
  406c9e:	fb0a cc18 	mls	ip, sl, r8, ip
  406ca2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406ca6:	fb08 f309 	mul.w	r3, r8, r9
  406caa:	42ab      	cmp	r3, r5
  406cac:	d90a      	bls.n	406cc4 <__udivmoddi4+0x6c>
  406cae:	19ed      	adds	r5, r5, r7
  406cb0:	f108 32ff 	add.w	r2, r8, #4294967295
  406cb4:	f080 8123 	bcs.w	406efe <__udivmoddi4+0x2a6>
  406cb8:	42ab      	cmp	r3, r5
  406cba:	f240 8120 	bls.w	406efe <__udivmoddi4+0x2a6>
  406cbe:	f1a8 0802 	sub.w	r8, r8, #2
  406cc2:	443d      	add	r5, r7
  406cc4:	1aed      	subs	r5, r5, r3
  406cc6:	b2a4      	uxth	r4, r4
  406cc8:	fbb5 f0fa 	udiv	r0, r5, sl
  406ccc:	fb0a 5510 	mls	r5, sl, r0, r5
  406cd0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406cd4:	fb00 f909 	mul.w	r9, r0, r9
  406cd8:	45a1      	cmp	r9, r4
  406cda:	d909      	bls.n	406cf0 <__udivmoddi4+0x98>
  406cdc:	19e4      	adds	r4, r4, r7
  406cde:	f100 33ff 	add.w	r3, r0, #4294967295
  406ce2:	f080 810a 	bcs.w	406efa <__udivmoddi4+0x2a2>
  406ce6:	45a1      	cmp	r9, r4
  406ce8:	f240 8107 	bls.w	406efa <__udivmoddi4+0x2a2>
  406cec:	3802      	subs	r0, #2
  406cee:	443c      	add	r4, r7
  406cf0:	eba4 0409 	sub.w	r4, r4, r9
  406cf4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406cf8:	2100      	movs	r1, #0
  406cfa:	2e00      	cmp	r6, #0
  406cfc:	d061      	beq.n	406dc2 <__udivmoddi4+0x16a>
  406cfe:	fa24 f40e 	lsr.w	r4, r4, lr
  406d02:	2300      	movs	r3, #0
  406d04:	6034      	str	r4, [r6, #0]
  406d06:	6073      	str	r3, [r6, #4]
  406d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d0c:	428b      	cmp	r3, r1
  406d0e:	d907      	bls.n	406d20 <__udivmoddi4+0xc8>
  406d10:	2e00      	cmp	r6, #0
  406d12:	d054      	beq.n	406dbe <__udivmoddi4+0x166>
  406d14:	2100      	movs	r1, #0
  406d16:	e886 0021 	stmia.w	r6, {r0, r5}
  406d1a:	4608      	mov	r0, r1
  406d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d20:	fab3 f183 	clz	r1, r3
  406d24:	2900      	cmp	r1, #0
  406d26:	f040 808e 	bne.w	406e46 <__udivmoddi4+0x1ee>
  406d2a:	42ab      	cmp	r3, r5
  406d2c:	d302      	bcc.n	406d34 <__udivmoddi4+0xdc>
  406d2e:	4282      	cmp	r2, r0
  406d30:	f200 80fa 	bhi.w	406f28 <__udivmoddi4+0x2d0>
  406d34:	1a84      	subs	r4, r0, r2
  406d36:	eb65 0503 	sbc.w	r5, r5, r3
  406d3a:	2001      	movs	r0, #1
  406d3c:	46ac      	mov	ip, r5
  406d3e:	2e00      	cmp	r6, #0
  406d40:	d03f      	beq.n	406dc2 <__udivmoddi4+0x16a>
  406d42:	e886 1010 	stmia.w	r6, {r4, ip}
  406d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d4a:	b912      	cbnz	r2, 406d52 <__udivmoddi4+0xfa>
  406d4c:	2701      	movs	r7, #1
  406d4e:	fbb7 f7f2 	udiv	r7, r7, r2
  406d52:	fab7 fe87 	clz	lr, r7
  406d56:	f1be 0f00 	cmp.w	lr, #0
  406d5a:	d134      	bne.n	406dc6 <__udivmoddi4+0x16e>
  406d5c:	1beb      	subs	r3, r5, r7
  406d5e:	0c3a      	lsrs	r2, r7, #16
  406d60:	fa1f fc87 	uxth.w	ip, r7
  406d64:	2101      	movs	r1, #1
  406d66:	fbb3 f8f2 	udiv	r8, r3, r2
  406d6a:	0c25      	lsrs	r5, r4, #16
  406d6c:	fb02 3318 	mls	r3, r2, r8, r3
  406d70:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406d74:	fb0c f308 	mul.w	r3, ip, r8
  406d78:	42ab      	cmp	r3, r5
  406d7a:	d907      	bls.n	406d8c <__udivmoddi4+0x134>
  406d7c:	19ed      	adds	r5, r5, r7
  406d7e:	f108 30ff 	add.w	r0, r8, #4294967295
  406d82:	d202      	bcs.n	406d8a <__udivmoddi4+0x132>
  406d84:	42ab      	cmp	r3, r5
  406d86:	f200 80d1 	bhi.w	406f2c <__udivmoddi4+0x2d4>
  406d8a:	4680      	mov	r8, r0
  406d8c:	1aed      	subs	r5, r5, r3
  406d8e:	b2a3      	uxth	r3, r4
  406d90:	fbb5 f0f2 	udiv	r0, r5, r2
  406d94:	fb02 5510 	mls	r5, r2, r0, r5
  406d98:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406d9c:	fb0c fc00 	mul.w	ip, ip, r0
  406da0:	45a4      	cmp	ip, r4
  406da2:	d907      	bls.n	406db4 <__udivmoddi4+0x15c>
  406da4:	19e4      	adds	r4, r4, r7
  406da6:	f100 33ff 	add.w	r3, r0, #4294967295
  406daa:	d202      	bcs.n	406db2 <__udivmoddi4+0x15a>
  406dac:	45a4      	cmp	ip, r4
  406dae:	f200 80b8 	bhi.w	406f22 <__udivmoddi4+0x2ca>
  406db2:	4618      	mov	r0, r3
  406db4:	eba4 040c 	sub.w	r4, r4, ip
  406db8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406dbc:	e79d      	b.n	406cfa <__udivmoddi4+0xa2>
  406dbe:	4631      	mov	r1, r6
  406dc0:	4630      	mov	r0, r6
  406dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406dc6:	f1ce 0420 	rsb	r4, lr, #32
  406dca:	fa05 f30e 	lsl.w	r3, r5, lr
  406dce:	fa07 f70e 	lsl.w	r7, r7, lr
  406dd2:	fa20 f804 	lsr.w	r8, r0, r4
  406dd6:	0c3a      	lsrs	r2, r7, #16
  406dd8:	fa25 f404 	lsr.w	r4, r5, r4
  406ddc:	ea48 0803 	orr.w	r8, r8, r3
  406de0:	fbb4 f1f2 	udiv	r1, r4, r2
  406de4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406de8:	fb02 4411 	mls	r4, r2, r1, r4
  406dec:	fa1f fc87 	uxth.w	ip, r7
  406df0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406df4:	fb01 f30c 	mul.w	r3, r1, ip
  406df8:	42ab      	cmp	r3, r5
  406dfa:	fa00 f40e 	lsl.w	r4, r0, lr
  406dfe:	d909      	bls.n	406e14 <__udivmoddi4+0x1bc>
  406e00:	19ed      	adds	r5, r5, r7
  406e02:	f101 30ff 	add.w	r0, r1, #4294967295
  406e06:	f080 808a 	bcs.w	406f1e <__udivmoddi4+0x2c6>
  406e0a:	42ab      	cmp	r3, r5
  406e0c:	f240 8087 	bls.w	406f1e <__udivmoddi4+0x2c6>
  406e10:	3902      	subs	r1, #2
  406e12:	443d      	add	r5, r7
  406e14:	1aeb      	subs	r3, r5, r3
  406e16:	fa1f f588 	uxth.w	r5, r8
  406e1a:	fbb3 f0f2 	udiv	r0, r3, r2
  406e1e:	fb02 3310 	mls	r3, r2, r0, r3
  406e22:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406e26:	fb00 f30c 	mul.w	r3, r0, ip
  406e2a:	42ab      	cmp	r3, r5
  406e2c:	d907      	bls.n	406e3e <__udivmoddi4+0x1e6>
  406e2e:	19ed      	adds	r5, r5, r7
  406e30:	f100 38ff 	add.w	r8, r0, #4294967295
  406e34:	d26f      	bcs.n	406f16 <__udivmoddi4+0x2be>
  406e36:	42ab      	cmp	r3, r5
  406e38:	d96d      	bls.n	406f16 <__udivmoddi4+0x2be>
  406e3a:	3802      	subs	r0, #2
  406e3c:	443d      	add	r5, r7
  406e3e:	1aeb      	subs	r3, r5, r3
  406e40:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406e44:	e78f      	b.n	406d66 <__udivmoddi4+0x10e>
  406e46:	f1c1 0720 	rsb	r7, r1, #32
  406e4a:	fa22 f807 	lsr.w	r8, r2, r7
  406e4e:	408b      	lsls	r3, r1
  406e50:	fa05 f401 	lsl.w	r4, r5, r1
  406e54:	ea48 0303 	orr.w	r3, r8, r3
  406e58:	fa20 fe07 	lsr.w	lr, r0, r7
  406e5c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406e60:	40fd      	lsrs	r5, r7
  406e62:	ea4e 0e04 	orr.w	lr, lr, r4
  406e66:	fbb5 f9fc 	udiv	r9, r5, ip
  406e6a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406e6e:	fb0c 5519 	mls	r5, ip, r9, r5
  406e72:	fa1f f883 	uxth.w	r8, r3
  406e76:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406e7a:	fb09 f408 	mul.w	r4, r9, r8
  406e7e:	42ac      	cmp	r4, r5
  406e80:	fa02 f201 	lsl.w	r2, r2, r1
  406e84:	fa00 fa01 	lsl.w	sl, r0, r1
  406e88:	d908      	bls.n	406e9c <__udivmoddi4+0x244>
  406e8a:	18ed      	adds	r5, r5, r3
  406e8c:	f109 30ff 	add.w	r0, r9, #4294967295
  406e90:	d243      	bcs.n	406f1a <__udivmoddi4+0x2c2>
  406e92:	42ac      	cmp	r4, r5
  406e94:	d941      	bls.n	406f1a <__udivmoddi4+0x2c2>
  406e96:	f1a9 0902 	sub.w	r9, r9, #2
  406e9a:	441d      	add	r5, r3
  406e9c:	1b2d      	subs	r5, r5, r4
  406e9e:	fa1f fe8e 	uxth.w	lr, lr
  406ea2:	fbb5 f0fc 	udiv	r0, r5, ip
  406ea6:	fb0c 5510 	mls	r5, ip, r0, r5
  406eaa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406eae:	fb00 f808 	mul.w	r8, r0, r8
  406eb2:	45a0      	cmp	r8, r4
  406eb4:	d907      	bls.n	406ec6 <__udivmoddi4+0x26e>
  406eb6:	18e4      	adds	r4, r4, r3
  406eb8:	f100 35ff 	add.w	r5, r0, #4294967295
  406ebc:	d229      	bcs.n	406f12 <__udivmoddi4+0x2ba>
  406ebe:	45a0      	cmp	r8, r4
  406ec0:	d927      	bls.n	406f12 <__udivmoddi4+0x2ba>
  406ec2:	3802      	subs	r0, #2
  406ec4:	441c      	add	r4, r3
  406ec6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406eca:	eba4 0408 	sub.w	r4, r4, r8
  406ece:	fba0 8902 	umull	r8, r9, r0, r2
  406ed2:	454c      	cmp	r4, r9
  406ed4:	46c6      	mov	lr, r8
  406ed6:	464d      	mov	r5, r9
  406ed8:	d315      	bcc.n	406f06 <__udivmoddi4+0x2ae>
  406eda:	d012      	beq.n	406f02 <__udivmoddi4+0x2aa>
  406edc:	b156      	cbz	r6, 406ef4 <__udivmoddi4+0x29c>
  406ede:	ebba 030e 	subs.w	r3, sl, lr
  406ee2:	eb64 0405 	sbc.w	r4, r4, r5
  406ee6:	fa04 f707 	lsl.w	r7, r4, r7
  406eea:	40cb      	lsrs	r3, r1
  406eec:	431f      	orrs	r7, r3
  406eee:	40cc      	lsrs	r4, r1
  406ef0:	6037      	str	r7, [r6, #0]
  406ef2:	6074      	str	r4, [r6, #4]
  406ef4:	2100      	movs	r1, #0
  406ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406efa:	4618      	mov	r0, r3
  406efc:	e6f8      	b.n	406cf0 <__udivmoddi4+0x98>
  406efe:	4690      	mov	r8, r2
  406f00:	e6e0      	b.n	406cc4 <__udivmoddi4+0x6c>
  406f02:	45c2      	cmp	sl, r8
  406f04:	d2ea      	bcs.n	406edc <__udivmoddi4+0x284>
  406f06:	ebb8 0e02 	subs.w	lr, r8, r2
  406f0a:	eb69 0503 	sbc.w	r5, r9, r3
  406f0e:	3801      	subs	r0, #1
  406f10:	e7e4      	b.n	406edc <__udivmoddi4+0x284>
  406f12:	4628      	mov	r0, r5
  406f14:	e7d7      	b.n	406ec6 <__udivmoddi4+0x26e>
  406f16:	4640      	mov	r0, r8
  406f18:	e791      	b.n	406e3e <__udivmoddi4+0x1e6>
  406f1a:	4681      	mov	r9, r0
  406f1c:	e7be      	b.n	406e9c <__udivmoddi4+0x244>
  406f1e:	4601      	mov	r1, r0
  406f20:	e778      	b.n	406e14 <__udivmoddi4+0x1bc>
  406f22:	3802      	subs	r0, #2
  406f24:	443c      	add	r4, r7
  406f26:	e745      	b.n	406db4 <__udivmoddi4+0x15c>
  406f28:	4608      	mov	r0, r1
  406f2a:	e708      	b.n	406d3e <__udivmoddi4+0xe6>
  406f2c:	f1a8 0802 	sub.w	r8, r8, #2
  406f30:	443d      	add	r5, r7
  406f32:	e72b      	b.n	406d8c <__udivmoddi4+0x134>

00406f34 <__aeabi_idiv0>:
  406f34:	4770      	bx	lr
  406f36:	bf00      	nop

00406f38 <__FUNCTION__.10799>:
  406f38:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
  406f48:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
  406f58:	5d64 0000 6e49 6176 696c 2064 4f49 5443     d]..Invalid IOCT
  406f68:	204c 6f63 6d6d 6e61 2164 000a 000d 0000     L command!......

00406f78 <__FUNCTION__.9901>:
  406f78:	6968 5f66 6573 646e 0000 0000               hif_send....

00406f84 <__FUNCTION__.9911>:
  406f84:	6968 5f66 7369 0072                         hif_isr.

00406f8c <__FUNCTION__.9917>:
  406f8c:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

00406f9c <__FUNCTION__.9932>:
  406f9c:	6968 5f66 6572 6563 7669 0065               hif_receive.

00406fa8 <__FUNCTION__.9947>:
  406fa8:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
  406fb8:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
  406fc8:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
  406fd8:	6961 0a6c 0000 0000 6828 6669 2029 6461     ail.....(hif) ad
  406fe8:	7264 7365 2073 7562 2073 6166 6c69 000a     dress bus fail..
  406ff8:	6828 6669 2029 6f43 7272 7075 6574 2064     (hif) Corrupted 
  407008:	6170 6b63 7465 5320 7a69 2065 203d 7525     packet Size = %u
  407018:	3c20 204c 203d 7525 202c 2047 203d 7525      <L = %u, G = %u
  407028:	202c 504f 3d20 2520 3230 3e58 000a 0000     , OP = %02X>....
  407038:	6828 6669 2029 6e69 6176 696c 2064 7267     (hif) invalid gr
  407048:	756f 2070 4449 000a 6828 6669 2029 6f68     oup ID..(hif) ho
  407058:	7473 6120 7070 6420 6469 276e 2074 6573     st app didn't se
  407068:	2074 5852 4420 6e6f 0a65 0000 6828 6669     t RX Done...(hif
  407078:	2029 7257 6e6f 2067 6953 657a 000a 0000     ) Wrong Size....
  407088:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
  407098:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
  4070a8:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
  4070b8:	746e 7265 7572 7470 7220 6765 000a 0000     nterrupt reg....
  4070c8:	6828 6669 2029 4146 4c49 7420 206f 6177     (hif) FAIL to wa
  4070d8:	656b 7075 7420 6568 6320 6968 0a70 0000     keup the chip...
  4070e8:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
  4070f8:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
  407108:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
  407118:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
  407128:	6176 696c 2064 7261 7567 656d 746e 000a     valid argument..
  407138:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
  407148:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
  407158:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
  407168:	6666 7265 7320 7a69 2065 253c 3e64 253c     ffer size <%d><%
  407178:	3e64 000a 5041 2050 6552 7571 7365 6574     d>..APP Requeste
  407188:	2064 6441 7264 7365 2073 6562 6f79 646e     d Address beyond
  407198:	7420 6568 7220 6365 7669 6465 6220 6675      the recived buf
  4071a8:	6566 2072 6461 7264 7365 2073 6e61 2064     fer address and 
  4071b8:	656c 676e 6874 000a 5247 2070 203f 6425     length..GRp ? %d
  4071c8:	000a 0000 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
  4071d8:	7720 6b61 7075 7420 6568 6320 6968 0a70      wakup the chip.
  4071e8:	0000 0000                                   ....

004071ec <__FUNCTION__.9874>:
  4071ec:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

004071f8 <__FUNCTION__.9898>:
  4071f8:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

00407208 <__FUNCTION__.9926>:
  407208:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
  407218:	735f 0063 4128 5050 2829 4e49 4f46 0029     _sc.(APP)(INFO).
  407228:	6f43 666e 696c 7463 6465 4920 2050 2022     Conflicted IP " 
  407238:	7525 252e 2e75 7525 252e 2075 2022 000a     %u.%u.%u.%u " ..
  407248:	4552 2051 6f4e 2074 6564 6966 656e 2064     REQ Not defined 
  407258:	6425 000a 654b 2079 7369 6e20 746f 7620     %d..Key is not v
  407268:	6c61 6469 000a 0000 6e49 6176 696c 2064     alid....Invalid 
  407278:	654b 0a79 0000 0000 5353 4449 4c20 4e45     Key.....SSID LEN
  407288:	4920 564e 4c41 4449 000a 0000 4843 4920      INVALID....CH I
  407298:	564e 4c41 4449 000a 6e49 6176 696c 2064     NVALID..Invalid 
  4072a8:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
  4072b8:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
  4072c8:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
  4072d8:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
  4072e8:	2079 656c 676e 6874 000a 0000 6e75 6564     y length....unde
  4072f8:	6966 656e 2064 6573 2063 7974 6570 000a     fined sec type..
  407308:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
  407318:	2520 2e75 7525 252e 0a75 0000 694d 206e      %u.%u.%u...Min 
  407328:	7264 7669 7265 7620 7265 3a20 2520 2e75     driver ver : %u.
  407338:	7525 252e 0a75 0000 7543 7272 6420 6972     %u.%u...Curr dri
  407348:	6576 2072 6576 3a72 2520 2e75 7525 252e     ver ver: %u.%u.%
  407358:	0a75 0000 694d 6d73 7461 6863 4620 7269     u...Mismatch Fir
  407368:	616d 7277 2065 6556 7372 6f69 0a6e 0000     mawre Version...

00407378 <__FUNCTION__.9711>:
  407378:	6d6e 635f 6b6c 656c 7373 775f 6b61 0065     nm_clkless_wake.

00407388 <__FUNCTION__.9805>:
  407388:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
  407398:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
  4073a8:	7a69 0a65 0000 0000 7245 6f72 2072 6877     ize.....Error wh
  4073b8:	6c69 2065 7277 7469 6e69 2067 6572 0a67     ile writing reg.
  4073c8:	0000 0000 7245 6f72 2072 6877 6c69 2065     ....Error while 
  4073d8:	6572 6461 6e69 2067 6572 0a67 0000 0000     reading reg.....
  4073e8:	7542 2073 7265 6f72 2072 3128 2e29 5720     Bus error (1). W
  4073f8:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  407408:	7542 2073 7265 6f72 2072 3228 2e29 5720     Bus error (2). W
  407418:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  407428:	6c63 636f 736b 7320 6974 6c6c 4f20 4646     clocks still OFF
  407438:	202e 6157 656b 7520 2070 6166 6c69 6465     . Wake up failed
  407448:	000a 0000 6572 3a67 7825 2f20 2520 2078     ....reg:%x / %x 
  407458:	000a 0000                                   ....

0040745c <__FUNCTION__.9792>:
  40745c:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

00407468 <__FUNCTION__.9799>:
  407468:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
  407478:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
  407488:	645f 6965 696e 2074 6166 6c69 000a 0000     _deinit fail....
  407498:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
  4074a8:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
  4074b8:	6c69 000a 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
  4074c8:	6166 6c69 6920 696e 2074 7562 0a73 0000     fail init bus...
  4074d8:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
  4074e8:	6920 746e 7265 7572 7470 2e73 0a2e 0000      interrupts.....
  4074f8:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
  407508:	206c 6e69 7469 6220 7375 000a 6843 7069     l init bus..Chip
  407518:	4920 2044 6c25 0a78 0000 0000                ID %lx.....

00407524 <__FUNCTION__.9176>:
  407524:	7073 5f69 6d63 0064                         spi_cmd.

0040752c <__FUNCTION__.9184>:
  40752c:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

00407538 <__FUNCTION__.9200>:
  407538:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

00407548 <__FUNCTION__.9215>:
  407548:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

00407558 <__FUNCTION__.9225>:
  407558:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00407568 <__FUNCTION__.9233>:
  407568:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

00407578 <__FUNCTION__.9242>:
  407578:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

00407588 <__FUNCTION__.9250>:
  407588:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

00407594 <__FUNCTION__.9267>:
  407594:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

004075a0 <crc7_syndrome_table>:
  4075a0:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
  4075b0:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
  4075c0:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
  4075d0:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
  4075e0:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
  4075f0:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
  407600:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
  407610:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
  407620:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
  407630:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
  407640:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
  407650:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
  407660:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
  407670:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
  407680:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
  407690:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
  4076a0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4076b0:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  4076c0:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
  4076d0:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
  4076e0:	7469 2068 5243 2043 666f 2e66 2e2e 000a     ith CRC off.....
  4076f0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407700:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  407710:	7270 746f 636f 6c6f 2e2e 0a2e 0000 0000     protocol........
  407720:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407730:	2064 6e69 6574 6e72 6c61 7720 6972 6574     d internal write
  407740:	7020 6f72 6f74 6f63 206c 6572 2e67 2e2e      protocol reg...
  407750:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  407760:	6961 206c 6d63 2064 6572 6461 6320 6968     ail cmd read chi
  407770:	2070 6469 2e2e 0a2e 0000 0000 6e5b 696d     p id........[nmi
  407780:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  407790:	2c64 7220 6165 2064 6c62 636f 206b 2528     d, read block (%
  4077a0:	3830 2978 2e2e 0a2e 0000 0000 6e5b 696d     08x)........[nmi
  4077b0:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  4077c0:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  4077d0:	6220 6f6c 6b63 2820 3025 7838 2e29 2e2e      block (%08x)...
  4077e0:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4077f0:	6961 656c 2064 6c62 636f 206b 6164 6174     ailed block data
  407800:	7220 6165 2e64 2e2e 000a 0000 6e5b 696d      read.......[nmi
  407810:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  407820:	2c64 7720 6972 6574 6220 6f6c 6b63 2820     d, write block (
  407830:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
  407840:	7320 6970 5d20 203a 6146 6c69 6465 6320      spi ]: Failed c
  407850:	646d 7220 7365 6f70 736e 2c65 7720 6972     md response, wri
  407860:	6574 6220 6f6c 6b63 2820 3025 7838 2e29     te block (%08x).
  407870:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  407880:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  407890:	6320 646d 7720 6972 6574 202c 7562 2073      cmd write, bus 
  4078a0:	7265 6f72 2e72 2e2e 000a 0000 6e5b 696d     error.......[nmi
  4078b0:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
  4078c0:	6174 6220 6f6c 6b63 7720 6972 6574 202c     ta block write, 
  4078d0:	7562 2073 7265 6f72 2e72 2e2e 000a 0000     bus error.......
  4078e0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4078f0:	2064 6164 6174 6220 6f6c 6b63 6320 6372     d data block crc
  407900:	7720 6972 6574 202c 7562 2073 7265 6f72      write, bus erro
  407910:	2e72 2e2e 000a 0000 6e5b 696d 7320 6970     r.......[nmi spi
  407920:	3a5d 4620 6961 656c 2064 6c62 636f 206b     ]: Failed block 
  407930:	6164 6174 7720 6972 6574 2e2e 0a2e 0000     data write......
  407940:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407950:	2064 6d63 2064 7277 7469 2c65 6220 7375     d cmd write, bus
  407960:	6520 7272 726f 2e2e 0a2e 0000 6e5b 696d      error......[nmi
  407970:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  407980:	2064 6572 7073 6e6f 6573 7220 6165 2c64     d response read,
  407990:	6220 7375 6520 7272 726f 2e2e 0a2e 0000      bus error......
  4079a0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4079b0:	2064 6164 6174 7220 7365 6f70 736e 2065     d data response 
  4079c0:	6572 6461 202c 7562 2073 7265 6f72 2e72     read, bus error.
  4079d0:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4079e0:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
  4079f0:	736e 2065 6572 6461 2e2e 282e 3025 7832     nse read...(%02x
  407a00:	0a29 0000 6e5b 696d 7320 6970 3a5d 4620     )...[nmi spi]: F
  407a10:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  407a20:	7220 6165 2c64 6220 7375 6520 7272 726f      read, bus error
  407a30:	2e2e 0a2e 0000 0000 6e5b 696d 7320 6970     ........[nmi spi
  407a40:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
  407a50:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
  407a60:	7375 6520 7272 726f 2e2e 0a2e 0000 0000     us error........
  407a70:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407a80:	2064 6d63 2c64 7220 6165 2064 6572 2067     d cmd, read reg 
  407a90:	2528 3830 2978 2e2e 0a2e 0000 6e5b 696d     (%08x)......[nmi
  407aa0:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  407ab0:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  407ac0:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
  407ad0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407ae0:	2064 6164 6174 7220 6165 2e64 2e2e 000a     d data read.....
  407af0:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  407b00:	2064 6d63 2c64 7720 6972 6574 7220 6765     d cmd, write reg
  407b10:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
  407b20:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  407b30:	2064 6572 7073 6e6f 6573 202c 7277 7469     d response, writ
  407b40:	2065 6572 2067 2528 3830 2978 2e2e 0a2e     e reg (%08x)....
  407b50:	0000 0000 4528 5252 2952 7543 7272 6e65     ....(ERRR)Curren
  407b60:	2074 253c 3e64 000a 2d2d 5720 4e49 3143     t <%d>..-- WINC1
  407b70:	3035 2030 6577 7461 6568 2072 6c63 6569     500 weather clie
  407b80:	746e 6520 6178 706d 656c 2d20 0d2d 2d0a     nt example --..-
  407b90:	202d 4153 454d 3037 582d 4c50 2044 2d2d     - SAME70-XPLD --
  407ba0:	0a0d 2d2d 4320 6d6f 6970 656c 3a64 4a20     ..-- Compiled: J
  407bb0:	6e75 2020 2031 3032 3232 3120 3a36 3431     un  1 2022 16:14
  407bc0:	313a 2031 2d2d 0a0d 0000 0000 616d 6e69     :11 --......main
  407bd0:	203a 326d 5f6d 6977 6966 695f 696e 2074     : m2m_wifi_init 
  407be0:	6163 6c6c 6520 7272 726f 2821 6425 0d29     call error!(%d).
  407bf0:	000a 0000 6d45 6162 6372 6461 736f 0000     ....Embarcados..
  407c00:	616d 6e69 203a 6f63 6e6e 6365 6974 676e     main: connecting
  407c10:	7420 206f 6957 6946 4120 2050 7325 2e2e      to WiFi AP %s..
  407c20:	0d2e 000a 614d 6372 4d6f 6e6f 7473 6172     ....MarcoMonstra
  407c30:	006f 0000 3031 322e 3131 352e 2e35 0038     o...10.211.55.8.
  407c40:	6e49 7465 6120 6f74 206e 203a 6425 0000     Inet aton : %d..
  407c50:	6f73 6b63 7465 6920 696e 2074 000a 0000     socket init ....
  407c60:	616d 6e69 203a 6166 6c69 6465 7420 206f     main: failed to 
  407c70:	7263 6165 6574 5420 5043 6320 696c 6e65     create TCP clien
  407c80:	2074 6f73 6b63 7465 6520 7272 726f 0d21     t socket error!.
  407c90:	000a 0000 6f73 6b63 7465 6320 6e6f 656e     ....socket conne
  407ca0:	7463 6e69 0a67 0000 7265 6f72 0a72 0000     cting...error...
  407cb0:	6572 6f73 766c 5f65 6263 203a 7325 4920     resolve_cb: %s I
  407cc0:	2050 6461 7264 7365 2073 7369 2520 2e64     P address is %d.
  407cd0:	6425 252e 2e64 6425 0a0d 0a0d 0000 0000     %d.%d.%d........
  407ce0:	6f73 6b63 7465 6d5f 6773 635f 6e6f 656e     socket_msg_conne
  407cf0:	7463 000a 4547 2054 202f 5448 5054 312f     ct..GET / HTTP/1
  407d00:	312e 0a0d 4120 6363 7065 3a74 2a20 2a2f     .1.. Accept: */*
  407d10:	0a0d 0a0d 0000 0000 6573 646e 0a20 0000     ........send ...
  407d20:	6f73 6b63 7465 635f 3a62 6320 6e6f 656e     socket_cb: conne
  407d30:	7463 6520 7272 726f 0d21 000a 6f73 6b63     ct error!...sock
  407d40:	7465 635f 3a62 7220 6365 2076 7265 6f72     et_cb: recv erro
  407d50:	2172 0a0d 0000 0000 6977 6966 635f 3a62     r!......wifi_cb:
  407d60:	4d20 4d32 575f 4649 5f49 4f43 4e4e 4345      M2M_WIFI_CONNEC
  407d70:	4554 0d44 000a 0000 6977 6966 635f 3a62     TED.....wifi_cb:
  407d80:	4d20 4d32 575f 4649 5f49 4944 4353 4e4f      M2M_WIFI_DISCON
  407d90:	454e 5443 4445 0a0d 0000 0000 6977 6966     NECTED......wifi
  407da0:	635f 3a62 4920 2050 6461 7264 7365 2073     _cb: IP address 
  407db0:	7369 2520 2e75 7525 252e 2e75 7525 0a0d     is %u.%u.%u.%u..
  407dc0:	0000 0000                                   ....

00407dc4 <_global_impure_ptr>:
  407dc4:	0028 2040 3130 3332 3534 3736 3938 4241     (.@ 0123456789AB
  407dd4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407de4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407df4:	296c 0000                                   l)..

00407df8 <blanks.7217>:
  407df8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407e08 <zeroes.7218>:
  407e08:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407e18:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00407e28 <_ctype_>:
  407e28:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407e38:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407e48:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407e58:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407e68:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407e78:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407e88:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407e98:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407ea8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407f2c <_init>:
  407f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f2e:	bf00      	nop
  407f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407f32:	bc08      	pop	{r3}
  407f34:	469e      	mov	lr, r3
  407f36:	4770      	bx	lr

00407f38 <__init_array_start>:
  407f38:	004051b9 	.word	0x004051b9

00407f3c <__frame_dummy_init_array_entry>:
  407f3c:	00400165                                e.@.

00407f40 <_fini>:
  407f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f42:	bf00      	nop
  407f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407f46:	bc08      	pop	{r3}
  407f48:	469e      	mov	lr, r3
  407f4a:	4770      	bx	lr

00407f4c <__fini_array_start>:
  407f4c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <egstrNmBusCapabilities>:
2040000c:	1000 0000                                   ....

20400010 <clk_status_reg_adr>:
20400010:	000f 0000                                   ....

20400014 <g_interrupt_enabled>:
20400014:	0001 0000                                   ....

20400018 <SystemCoreClock>:
20400018:	0900 003d                                   ..=.

2040001c <tcp_client_socket>:
2040001c:	00ff 0000                                   ....

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	111c 2040                                   ..@ 

20400454 <__global_locale>:
20400454:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	6991 0040 61b1 0040 0000 0000 7e28 0040     .i@..a@.....(~@.
20400544:	7e24 0040 7d14 0040 7d14 0040 7d14 0040     $~@..}@..}@..}@.
20400554:	7d14 0040 7d14 0040 7d14 0040 7d14 0040     .}@..}@..}@..}@.
20400564:	7d14 0040 7d14 0040 ffff ffff ffff ffff     .}@..}@.........
20400574:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040059c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c0 <__malloc_av_>:
	...
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 

204009c8 <__malloc_sbrk_base>:
204009c8:	ffff ffff                                   ....

204009cc <__malloc_trim_threshold>:
204009cc:	0000 0002                                   ....
