m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA_Restart/FPGA_Projects20250804/Uart1/simulation/modelsim
vuart_tx_byte
Z1 !s110 1755244164
!i10b 1
!s100 aQgAdaQ2]5:>LzY5W9Ugb0
I=a201ZSKJ9Zd6ll6zO78^2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1755244125
8F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v
FF:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1755244164.000000
!s107 F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_Restart/FPGA_Projects20250804/Uart1|F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+F:/FPGA_Restart/FPGA_Projects20250804/Uart1
Z7 tCvgOpt 0
vuart_tx_byte_tb
R1
!i10b 1
!s100 79ZkL=FzQL=e]YUC7FRl@3
I878l<95Cdhzkj4l[N8IEf0
R2
R0
w1755243872
8F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v
FF:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_Restart/FPGA_Projects20250804/Uart1|F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v|
!i113 1
R5
R6
R7
