Warning (10268): Verilog HDL information at regCasillas.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv Line: 13
Warning (10268): Verilog HDL information at regBarcosperdidos.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos.sv Line: 6
Warning (10268): Verilog HDL information at registroBarcos.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos.sv Line: 39
Warning (10268): Verilog HDL information at registroB1.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1.sv Line: 6
Warning (10268): Verilog HDL information at registroB.sv(9): always construct contains both blocking and non-blocking assignments File: C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB.sv Line: 9
