// Seed: 206192568
module module_0 (
    input id_0,
    input reg id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  reg id_7;
  defparam id_8.id_9 = 1'b0;
  assign id_8 = id_1;
  assign id_2 = id_3;
  assign id_6 = id_0;
  always @(id_0 * 1 - 1);
  always @(id_7 or posedge id_8 * 1) id_8 <= id_7;
  logic id_10;
endmodule
module module_1 (
    input logic id_0
    , id_11,
    input logic id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output logic id_10
);
  always @(id_1) begin
    id_6 = id_9;
    id_11 <= 1;
  end
  assign id_5 = 1;
endmodule
