Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 00:15:02 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.378        0.000                      0                  172        0.261        0.000                      0                  172       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              94.378        0.000                      0                  172        0.261        0.000                      0                  172       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.378ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.180ns (22.880%)  route 3.977ns (77.120%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          1.092    10.365    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507   104.911    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[24]/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429   104.744    gamecounter/D_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                        104.744    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.378    

Slack (MET) :             94.378ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.180ns (22.880%)  route 3.977ns (77.120%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          1.092    10.365    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507   104.911    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[25]/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429   104.744    gamecounter/D_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.744    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.378    

Slack (MET) :             94.378ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.180ns (22.880%)  route 3.977ns (77.120%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          1.092    10.365    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507   104.911    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429   104.744    gamecounter/D_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.744    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.378    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.180ns (23.528%)  route 3.835ns (76.472%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.950    10.223    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y58         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.180ns (23.528%)  route 3.835ns (76.472%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.950    10.223    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y58         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.180ns (23.528%)  route 3.835ns (76.472%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.950    10.223    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y58         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.180ns (23.528%)  route 3.835ns (76.472%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.950    10.223    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y58         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.648ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.180ns (24.262%)  route 3.684ns (75.738%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.799    10.072    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 94.648    

Slack (MET) :             94.648ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.180ns (24.262%)  route 3.684ns (75.738%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.799    10.072    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 94.648    

Slack (MET) :             94.648ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.180ns (24.262%)  route 3.684ns (75.738%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.379     7.043    gamecounter/M_gamecounter_value[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.150     7.193 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.487     7.681    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.326     8.007 f  gamecounter/D_ctr_q[0]_i_7__1/O
                         net (fo=1, routed)           0.444     8.451    gamecounter/D_ctr_q[0]_i_7__1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.575 f  gamecounter/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.574     9.149    gamecounter/D_ctr_q[0]_i_3_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=27, routed)          0.799    10.072    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508   104.912    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429   104.720    gamecounter/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 94.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.536    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=2, routed)           0.117     1.794    gamecounter/D_ctr_q_reg_n_0_[23]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  gamecounter/D_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    gamecounter/D_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    gamecounter/D_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gamecounter/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.797    gamecounter/D_ctr_q_reg_n_0_[15]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  gamecounter/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    gamecounter/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y56         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.053    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.642    gamecounter/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.536    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.797    gamecounter/D_ctr_q_reg_n_0_[19]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  gamecounter/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    gamecounter/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    gamecounter/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gamecounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.798    gamecounter/D_ctr_q_reg_n_0_[11]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  gamecounter/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    gamecounter/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y55         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.053    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.642    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.798    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  gamecounter/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    gamecounter/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y54         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.053    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.642    gamecounter/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.536    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  timerseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.825    timerseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.935    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_5
    SLICE_X64Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.134     1.670    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.536    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.826    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.936 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.936    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X64Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.670    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gamecounter/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.123     1.800    gamecounter/D_ctr_q_reg_n_0_[3]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  gamecounter/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.908    gamecounter/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X63Y53         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.053    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.105     1.642    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  D_countdown_q_reg[6]/Q
                         net (fo=17, routed)          0.127     1.824    D_countdown_q_reg[6]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  D_countdown_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    D_countdown_q_reg[4]_i_1_n_5
    SLICE_X60Y61         FDRE                                         r  D_countdown_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  D_countdown_q_reg[6]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.134     1.668    D_countdown_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.533    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_countdown_q_reg[10]/Q
                         net (fo=11, routed)          0.127     1.823    D_countdown_q_reg[10]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.933 r  D_countdown_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    D_countdown_q_reg[8]_i_1_n_5
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     2.047    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[10]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.134     1.667    D_countdown_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y60   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y62   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y62   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y63   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y63   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y60   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y60   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y60   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y61   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y60   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y60   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y60   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y60   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y62   D_countdown_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y63   D_countdown_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.185ns  (logic 10.071ns (31.290%)  route 22.114ns (68.710%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.665    29.384    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.124    29.508 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.650    30.157    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124    30.281 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.850    31.131    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y54         LUT3 (Prop_lut3_I1_O)        0.124    31.255 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.618    33.873    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    37.390 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.390    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.158ns  (logic 10.312ns (32.067%)  route 21.846ns (67.933%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.011    31.402    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.153    31.555 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.079    33.634    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.729    37.363 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.363    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.106ns  (logic 10.083ns (31.405%)  route 22.023ns (68.595%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.011    31.402    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.256    33.782    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    37.311 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.311    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.007ns  (logic 10.304ns (32.193%)  route 21.703ns (67.807%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.827    31.218    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I0_O)        0.146    31.364 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.120    33.484    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    37.212 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.212    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.914ns  (logic 10.061ns (31.525%)  route 21.853ns (68.475%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.827    31.218    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124    31.342 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.270    33.612    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    37.119 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.119    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.889ns  (logic 10.300ns (32.301%)  route 21.588ns (67.699%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.819    31.210    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I0_O)        0.152    31.362 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.013    33.375    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    37.094 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.094    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.577ns  (logic 10.077ns (31.913%)  route 21.500ns (68.087%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.205    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  D_countdown_q_reg[8]/Q
                         net (fo=19, routed)          1.783     7.506    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.116     7.622 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.046     8.669    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_24_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.328     8.997 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.021    10.018    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1_i_7_n_0
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.142 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.465    10.607    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_20_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.731 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.061    11.792    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_10_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.916 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.916    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_i_6_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.466    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.802 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_carry__1/O[0]
                         net (fo=4, routed)           0.973    13.775    aseg_driver/decimal_renderer/L_2abc9a59_remainder0[11]
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.074 f  aseg_driver/decimal_renderer/i__carry_i_19__0/O
                         net (fo=13, routed)          1.161    15.235    aseg_driver/decimal_renderer/i__carry_i_19__0_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.830    16.189    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.313 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=5, routed)           0.920    17.232    aseg_driver/decimal_renderer/i__carry__0_i_16_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    17.356 f  aseg_driver/decimal_renderer/i__carry__0_i_12/O
                         net (fo=3, routed)           0.724    18.081    aseg_driver/decimal_renderer/i__carry__0_i_12_n_0
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.150    18.231 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.863    19.094    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.420 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.331    19.751    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.271 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.271    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.490 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.311    21.801    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__0/i__carry__0_n_7
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.295    22.096 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=8, routed)           0.855    22.951    aseg_driver/decimal_renderer/i__carry__0_i_13__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.649    23.725    aseg_driver/decimal_renderer/i__carry__0_i_14__0_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.849 r  aseg_driver/decimal_renderer/i__carry_i_23/O
                         net (fo=1, routed)           0.867    24.716    aseg_driver/decimal_renderer/i__carry_i_23_n_0
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    24.840 f  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=3, routed)           0.974    25.813    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.937 r  aseg_driver/decimal_renderer/i__carry__0_i_4/O
                         net (fo=1, routed)           0.502    26.439    aseg_driver/decimal_renderer/i__carry__0_i_4_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.965 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.965    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.079 r  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.079    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.301 f  aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.125    aseg_driver/decimal_renderer/L_2abc9a59_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299    28.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.171    28.595    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124    28.719 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.745    29.464    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.124    29.588 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    30.267    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.819    31.210    aseg_driver/decimal_renderer/aseg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I0_O)        0.124    31.334 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.925    33.259    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    36.782 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.782    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.376ns (45.608%)  route 5.219ns (54.392%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.210    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.887     6.553    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y56         LUT2 (Prop_lut2_I0_O)        0.150     6.703 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.332    11.035    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.770    14.805 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.805    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.594ns  (logic 4.153ns (43.290%)  route 5.441ns (56.711%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.210    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.713     6.379    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.503 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           4.727    11.231    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.573    14.804 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.804    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamecounter/D_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.127ns (51.695%)  route 3.856ns (48.305%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.624     5.208    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  gamecounter/D_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  gamecounter/D_ctr_q_reg[26]/Q
                         net (fo=5, routed)           1.195     6.859    timerseg_driver/ctr/M_gamecounter_value[0]
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124     6.983 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           2.661     9.644    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    13.191 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.191    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.433ns (73.317%)  route 0.521ns (26.683%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.533    timerclk/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  timerclk/D_last_q_reg/Q
                         net (fo=2, routed)           0.096     1.793    timerseg_driver/ctr/D_last_q
    SLICE_X65Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.425     2.263    timerseg_OBUF[0]
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.487 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.487    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.483ns (67.913%)  route 0.701ns (32.087%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.533    timerclk/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  timerclk/D_last_q_reg/Q
                         net (fo=2, routed)           0.096     1.793    timerseg_driver/ctr/D_last_q
    SLICE_X65Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.604     2.443    timerseg_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.717 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.717    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.460ns (65.204%)  route 0.779ns (34.796%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.344     2.022    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.042     2.064 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.499    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     3.776 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.776    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.436ns (63.719%)  route 0.817ns (36.281%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.533    timerclk/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  timerclk/D_last_q_reg/Q
                         net (fo=2, routed)           0.096     1.793    timerseg_driver/ctr/D_last_q
    SLICE_X65Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.721     2.559    timerseg_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.227     3.786 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.450ns (62.549%)  route 0.868ns (37.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.535    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=7, routed)           0.381     2.080    timerseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.612    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.853 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.853    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.457ns (62.428%)  route 0.877ns (37.572%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.533    timerclk/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  timerclk/D_last_q_reg/Q
                         net (fo=2, routed)           0.096     1.793    timerseg_driver/ctr/D_last_q
    SLICE_X65Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.780     2.618    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.248     3.866 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.866    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.455ns (61.504%)  route 0.911ns (38.496%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.229     1.907    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.187    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.232 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.678    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.902 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.902    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.520ns (64.060%)  route 0.853ns (35.940%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.535    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=7, routed)           0.297     1.996    timerseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.046     2.042 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.597    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.310     3.907 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.907    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.498ns (61.808%)  route 0.925ns (38.192%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.229     1.907    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.187    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.043     2.230 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.461     2.691    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.269     3.960 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.960    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.439ns (57.836%)  route 1.049ns (42.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.229     1.907    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.187    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I0_O)        0.045     2.232 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.817    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.025 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.025    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.628ns (40.332%)  route 2.408ns (59.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.564    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.348     4.036    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.628ns (40.332%)  route 2.408ns (59.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.564    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.348     4.036    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.628ns (40.332%)  route 2.408ns (59.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.564    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.348     4.036    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.628ns (40.332%)  route 2.408ns (59.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.564    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.348     4.036    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.316ns (25.401%)  route 0.929ns (74.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.084    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.129 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.116     1.246    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.316ns (25.401%)  route 0.929ns (74.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.084    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.129 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.116     1.246    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.316ns (25.401%)  route 0.929ns (74.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.084    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.129 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.116     1.246    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.316ns (25.401%)  route 0.929ns (74.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.084    reset_cond/butt_reset_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.129 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.116     1.246    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





