#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 14 20:13:17 2022
# Process ID: 30544
# Current directory: /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 8 day(s)
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1752.598 ; gain = 152.719 ; free physical = 3341 ; free virtual = 6349
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dividebyn_0_0' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_dividebyn_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dividebyn_0_0' (2#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_dividebyn_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_0_0' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_0_0' (3#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/.Xil/Vivado-30544-LAPTOP-ZAZU2206/realtime/design_1_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (4#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (5#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1807.348 ; gain = 207.469 ; free physical = 3347 ; free virtual = 6355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.285 ; gain = 213.406 ; free physical = 3345 ; free virtual = 6353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.285 ; gain = 213.406 ; free physical = 3345 ; free virtual = 6353
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_fifo_0_0/design_1_fifo_0_0/design_1_fifo_0_0_in_context.xdc] for cell 'design_1_i/fifo_0'
Finished Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_fifo_0_0/design_1_fifo_0_0/design_1_fifo_0_0_in_context.xdc] for cell 'design_1_i/fifo_0'
Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_dividebyn_0_0/design_1_dividebyn_0_0/design_1_dividebyn_0_0_in_context.xdc] for cell 'design_1_i/dividebyn_0'
Finished Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_dividebyn_0_0/design_1_dividebyn_0_0/design_1_dividebyn_0_0_in_context.xdc] for cell 'design_1_i/dividebyn_0'
Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/constrs_1/imports/new/fifo_fpga_connections.xdc]
Finished Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/constrs_1/imports/new/fifo_fpga_connections.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/constrs_1/imports/new/fifo_fpga_connections.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.930 ; gain = 0.000 ; free physical = 3241 ; free virtual = 6248
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.930 ; gain = 0.000 ; free physical = 3241 ; free virtual = 6248
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3319 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3319 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n_0. (constraint file  /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n_0. (constraint file  /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p_0. (constraint file  /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p_0. (constraint file  /home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dividebyn_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3319 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3320 ; free virtual = 6328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3309 ; free virtual = 6319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3185 ; free virtual = 6195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3185 ; free virtual = 6195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1899.930 ; gain = 300.051 ; free physical = 3184 ; free virtual = 6194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_clk_wiz_0_0   |         1|
|2     |design_1_dividebyn_0_0 |         1|
|3     |design_1_fifo_0_0      |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_clk_wiz_0_0   |     1|
|2     |design_1_dividebyn_0_0 |     1|
|3     |design_1_fifo_0_0      |     1|
|4     |IBUF                   |     3|
|5     |OBUF                   |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |    21|
|2     |  design_1_i     |design_1                |    10|
|3     |    xlconstant_0 |design_1_xlconstant_0_0 |     0|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.805 ; gain = 300.926 ; free physical = 3186 ; free virtual = 6196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1900.805 ; gain = 214.281 ; free physical = 3240 ; free virtual = 6250
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1900.812 ; gain = 300.926 ; free physical = 3240 ; free virtual = 6250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.680 ; gain = 0.000 ; free physical = 3175 ; free virtual = 6185
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1916.680 ; gain = 456.121 ; free physical = 3263 ; free virtual = 6273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.680 ; gain = 0.000 ; free physical = 3263 ; free virtual = 6273
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zazu/vivado_projects/fifo_lab_JTAG/fifo_lab_JTAG.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 20:13:50 2022...
