// Seed: 3900562838
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4
);
  assign id_3 = id_1;
endmodule
`timescale 1ps / 1ps
