$date
	Sun Oct 23 08:03:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#658844
b10101 !
1"
#658846
b10101 &
b10101 %
1$
#658847
0"
#658850
b1000000 &
b1000000 %
#658854
b100000 &
b100000 %
#658858
b10000 &
b10000 %
#658862
b1000 &
b1000 %
#658866
b100 &
b100 %
#658870
b10 &
b10 %
#658874
b1 &
b1 %
1#
#658878
b0 &
0#
b0 %
0$
#1628274
b10 &
b10 %
1$
b10 !
1"
#1628275
0"
#1628278
b1 &
1#
b1 %
#1628282
b0 &
b0 %
0#
0$
#2703849
b1110 !
1"
#2703850
b1110 &
b1110 %
1$
#2703851
0"
#2703854
b111 &
b111 %
#2703858
b10110 &
b10110 %
#2703862
b1011 &
b1011 %
#2703866
b100010 &
b100010 %
#2703870
b10001 &
b10001 %
#2703874
b110100 &
b110100 %
#2703878
b11010 &
b11010 %
#2703882
b1101 &
b1101 %
#2703886
b101000 &
b101000 %
#2703890
b10100 &
b10100 %
#2703894
b1010 &
b1010 %
#2703898
b101 &
b101 %
#2703902
b10000 &
b10000 %
#2703906
b1000 &
b1000 %
#2703910
b100 &
b100 %
#2703914
b10 &
b10 %
#2703918
b1 &
1#
b1 %
#2703922
b0 &
b0 %
0#
0$
#4500012
