// Seed: 3099989112
module module_0 (
    input wor void id_0,
    output wor id_1
);
  assign id_1 = 1'd0;
  always id_1 = id_0;
  tri1 id_3, id_4;
  always id_3 = id_0;
  wire id_5 = {id_5};
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1
    , id_18,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    input supply1 id_13,
    output wand id_14,
    input wire id_15,
    output wand id_16
);
  module_0(
      id_15, id_16
  );
endmodule
