
ADC_Led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000978  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b00  08000b08  00010b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000b00  08000b00  00010b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000b04  08000b04  00010b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010b08  2**0
                  CONTENTS
  7 .bss          00000050  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000050  20000050  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010b08  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002c31  00000000  00000000  00010b38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000088c  00000000  00000000  00013769  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000440  00000000  00000000  00013ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003d8  00000000  00000000  00014438  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000015cd  00000000  00000000  00014810  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001397  00000000  00000000  00015ddd  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00017174  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000115c  00000000  00000000  000171f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001834c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000ae8 	.word	0x08000ae8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000ae8 	.word	0x08000ae8

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004bc:	b29b      	uxth	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b085      	sub	sp, #20
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80004d6:	2300      	movs	r3, #0
 80004d8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	4013      	ands	r3, r2
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80004e6:	2301      	movs	r3, #1
 80004e8:	73fb      	strb	r3, [r7, #15]
 80004ea:	e001      	b.n	80004f0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr

080004fe <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004fe:	b480      	push	{r7}
 8000500:	b087      	sub	sp, #28
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
 8000506:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	2300      	movs	r3, #0
 800050e:	613b      	str	r3, [r7, #16]
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
 8000518:	e076      	b.n	8000608 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800051a:	2201      	movs	r2, #1
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	fa02 f303 	lsl.w	r3, r2, r3
 8000522:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	4013      	ands	r3, r2
 800052c:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800052e:	68fa      	ldr	r2, [r7, #12]
 8000530:	693b      	ldr	r3, [r7, #16]
 8000532:	429a      	cmp	r2, r3
 8000534:	d165      	bne.n	8000602 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	005b      	lsls	r3, r3, #1
 800053e:	2103      	movs	r1, #3
 8000540:	fa01 f303 	lsl.w	r3, r1, r3
 8000544:	43db      	mvns	r3, r3
 8000546:	401a      	ands	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	791b      	ldrb	r3, [r3, #4]
 8000554:	4619      	mov	r1, r3
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	005b      	lsls	r3, r3, #1
 800055a:	fa01 f303 	lsl.w	r3, r1, r3
 800055e:	431a      	orrs	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d003      	beq.n	8000574 <GPIO_Init+0x76>
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	2b02      	cmp	r3, #2
 8000572:	d12e      	bne.n	80005d2 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	689a      	ldr	r2, [r3, #8]
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	005b      	lsls	r3, r3, #1
 800057c:	2103      	movs	r1, #3
 800057e:	fa01 f303 	lsl.w	r3, r1, r3
 8000582:	43db      	mvns	r3, r3
 8000584:	401a      	ands	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	689a      	ldr	r2, [r3, #8]
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	795b      	ldrb	r3, [r3, #5]
 8000592:	4619      	mov	r1, r3
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	fa01 f303 	lsl.w	r3, r1, r3
 800059c:	431a      	orrs	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	4619      	mov	r1, r3
 80005ac:	2301      	movs	r3, #1
 80005ae:	408b      	lsls	r3, r1
 80005b0:	43db      	mvns	r3, r3
 80005b2:	401a      	ands	r2, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	683a      	ldr	r2, [r7, #0]
 80005be:	7992      	ldrb	r2, [r2, #6]
 80005c0:	4611      	mov	r1, r2
 80005c2:	697a      	ldr	r2, [r7, #20]
 80005c4:	b292      	uxth	r2, r2
 80005c6:	fa01 f202 	lsl.w	r2, r1, r2
 80005ca:	b292      	uxth	r2, r2
 80005cc:	431a      	orrs	r2, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	68da      	ldr	r2, [r3, #12]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	2103      	movs	r1, #3
 80005de:	fa01 f303 	lsl.w	r3, r1, r3
 80005e2:	43db      	mvns	r3, r3
 80005e4:	401a      	ands	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	68da      	ldr	r2, [r3, #12]
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	79db      	ldrb	r3, [r3, #7]
 80005f2:	4619      	mov	r1, r3
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	fa01 f303 	lsl.w	r3, r1, r3
 80005fc:	431a      	orrs	r2, r3
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	3301      	adds	r3, #1
 8000606:	617b      	str	r3, [r7, #20]
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	2b0f      	cmp	r3, #15
 800060c:	d985      	bls.n	800051a <GPIO_Init+0x1c>
    }
  }
}
 800060e:	bf00      	nop
 8000610:	371c      	adds	r7, #28
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800061a:	b480      	push	{r7}
 800061c:	b083      	sub	sp, #12
 800061e:	af00      	add	r7, sp, #0
 8000620:	6078      	str	r0, [r7, #4]
 8000622:	460b      	mov	r3, r1
 8000624:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	887a      	ldrh	r2, [r7, #2]
 800062a:	831a      	strh	r2, [r3, #24]
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	887a      	ldrh	r2, [r7, #2]
 8000648:	835a      	strh	r2, [r3, #26]
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d006      	beq.n	8000678 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800066a:	490a      	ldr	r1, [pc, #40]	; (8000694 <RCC_AHB1PeriphClockCmd+0x3c>)
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <RCC_AHB1PeriphClockCmd+0x3c>)
 800066e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4313      	orrs	r3, r2
 8000674:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000676:	e006      	b.n	8000686 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000678:	4906      	ldr	r1, [pc, #24]	; (8000694 <RCC_AHB1PeriphClockCmd+0x3c>)
 800067a:	4b06      	ldr	r3, [pc, #24]	; (8000694 <RCC_AHB1PeriphClockCmd+0x3c>)
 800067c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	43db      	mvns	r3, r3
 8000682:	4013      	ands	r3, r2
 8000684:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40023800 	.word	0x40023800

08000698 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006a4:	78fb      	ldrb	r3, [r7, #3]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d006      	beq.n	80006b8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006aa:	490a      	ldr	r1, [pc, #40]	; (80006d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4313      	orrs	r3, r2
 80006b4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006b6:	e006      	b.n	80006c6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006b8:	4906      	ldr	r1, [pc, #24]	; (80006d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006ba:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	43db      	mvns	r3, r3
 80006c2:	4013      	ands	r3, r2
 80006c4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80006c6:	bf00      	nop
 80006c8:	370c      	adds	r7, #12
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	40023800 	.word	0x40023800

080006d8 <GPIO_Config>:
GPIO_InitTypeDef GPIO_InitStruct;
ADC_InitTypeDef ADC_InitStruct;
ADC_CommonInitTypeDef ADC_CommonInitStruct;
uint8_t adc_value;
void GPIO_Config()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80006dc:	2101      	movs	r1, #1
 80006de:	2008      	movs	r0, #8
 80006e0:	f7ff ffba 	bl	8000658 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80006e4:	2101      	movs	r1, #1
 80006e6:	2001      	movs	r0, #1
 80006e8:	f7ff ffb6 	bl	8000658 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode =GPIO_Mode_OUT;
 80006ec:	4b14      	ldr	r3, [pc, #80]	; (8000740 <GPIO_Config+0x68>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType =GPIO_OType_PP;
 80006f2:	4b13      	ldr	r3, [pc, #76]	; (8000740 <GPIO_Config+0x68>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 |GPIO_Pin_13 |GPIO_Pin_14|GPIO_Pin_15;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <GPIO_Config+0x68>)
 80006fa:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 80006fe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd =GPIO_PuPd_NOPULL;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <GPIO_Config+0x68>)
 8000702:	2200      	movs	r2, #0
 8000704:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed =GPIO_Speed_100MHz;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <GPIO_Config+0x68>)
 8000708:	2203      	movs	r2, #3
 800070a:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOD , &GPIO_InitStruct);
 800070c:	490c      	ldr	r1, [pc, #48]	; (8000740 <GPIO_Config+0x68>)
 800070e:	480d      	ldr	r0, [pc, #52]	; (8000744 <GPIO_Config+0x6c>)
 8000710:	f7ff fef5 	bl	80004fe <GPIO_Init>

	GPIO_InitStruct.GPIO_Mode =GPIO_Mode_AN;
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <GPIO_Config+0x68>)
 8000716:	2203      	movs	r2, #3
 8000718:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType =GPIO_OType_PP;
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <GPIO_Config+0x68>)
 800071c:	2200      	movs	r2, #0
 800071e:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <GPIO_Config+0x68>)
 8000722:	2202      	movs	r2, #2
 8000724:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd =GPIO_PuPd_NOPULL;
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <GPIO_Config+0x68>)
 8000728:	2200      	movs	r2, #0
 800072a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed =GPIO_Speed_100MHz;
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <GPIO_Config+0x68>)
 800072e:	2203      	movs	r2, #3
 8000730:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA , &GPIO_InitStruct);
 8000732:	4903      	ldr	r1, [pc, #12]	; (8000740 <GPIO_Config+0x68>)
 8000734:	4804      	ldr	r0, [pc, #16]	; (8000748 <GPIO_Config+0x70>)
 8000736:	f7ff fee2 	bl	80004fe <GPIO_Init>
}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000048 	.word	0x20000048
 8000744:	40020c00 	.word	0x40020c00
 8000748:	40020000 	.word	0x40020000

0800074c <ADC_Config>:
void ADC_Config()
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 ,ENABLE);
 8000750:	2101      	movs	r1, #1
 8000752:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000756:	f7ff ff9f 	bl	8000698 <RCC_APB2PeriphClockCmd>
		ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <ADC_Config+0x3c>)
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
		ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div4;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <ADC_Config+0x3c>)
 8000762:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000766:	605a      	str	r2, [r3, #4]
		ADC_CommonInit(&ADC_CommonInitStruct);
 8000768:	4807      	ldr	r0, [pc, #28]	; (8000788 <ADC_Config+0x3c>)
 800076a:	f7ff fd83 	bl	8000274 <ADC_CommonInit>
		ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 800076e:	4b07      	ldr	r3, [pc, #28]	; (800078c <ADC_Config+0x40>)
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
		ADC_Init(ADC1,&ADC_InitStruct);
 8000774:	4905      	ldr	r1, [pc, #20]	; (800078c <ADC_Config+0x40>)
 8000776:	4806      	ldr	r0, [pc, #24]	; (8000790 <ADC_Config+0x44>)
 8000778:	f7ff fd26 	bl	80001c8 <ADC_Init>
		ADC_Cmd(ADC1 , ENABLE);
 800077c:	2101      	movs	r1, #1
 800077e:	4804      	ldr	r0, [pc, #16]	; (8000790 <ADC_Config+0x44>)
 8000780:	f7ff fda0 	bl	80002c4 <ADC_Cmd>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}
 8000788:	2000001c 	.word	0x2000001c
 800078c:	20000030 	.word	0x20000030
 8000790:	40012000 	.word	0x40012000

08000794 <Read_ADC>:
uint8_t Read_ADC()
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1 ,ADC_Channel_1, 1 ,ADC_SampleTime_56Cycles);
 8000798:	2303      	movs	r3, #3
 800079a:	2201      	movs	r2, #1
 800079c:	2101      	movs	r1, #1
 800079e:	480a      	ldr	r0, [pc, #40]	; (80007c8 <Read_ADC+0x34>)
 80007a0:	f7ff fdac 	bl	80002fc <ADC_RegularChannelConfig>

	ADC_SoftwareStartConv(ADC1);
 80007a4:	4808      	ldr	r0, [pc, #32]	; (80007c8 <Read_ADC+0x34>)
 80007a6:	f7ff fe73 	bl	8000490 <ADC_SoftwareStartConv>

	while(ADC_GetFlagStatus(ADC,ADC_FLAG_EOC)==RESET);
 80007aa:	bf00      	nop
 80007ac:	2102      	movs	r1, #2
 80007ae:	4807      	ldr	r0, [pc, #28]	; (80007cc <Read_ADC+0x38>)
 80007b0:	f7ff fe8b 	bl	80004ca <ADC_GetFlagStatus>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d0f8      	beq.n	80007ac <Read_ADC+0x18>
	return ADC_GetConversionValue(ADC1);
 80007ba:	4803      	ldr	r0, [pc, #12]	; (80007c8 <Read_ADC+0x34>)
 80007bc:	f7ff fe78 	bl	80004b0 <ADC_GetConversionValue>
 80007c0:	4603      	mov	r3, r0
 80007c2:	b2db      	uxtb	r3, r3
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40012000 	.word	0x40012000
 80007cc:	40012300 	.word	0x40012300

080007d0 <main>:
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	GPIO_Config();
 80007d4:	f7ff ff80 	bl	80006d8 <GPIO_Config>
	ADC_Config();
 80007d8:	f7ff ffb8 	bl	800074c <ADC_Config>
  while (1)
  {
	  adc_value = Read_ADC();
 80007dc:	f7ff ffda 	bl	8000794 <Read_ADC>
 80007e0:	4603      	mov	r3, r0
 80007e2:	461a      	mov	r2, r3
 80007e4:	4b27      	ldr	r3, [pc, #156]	; (8000884 <main+0xb4>)
 80007e6:	701a      	strb	r2, [r3, #0]
	  if(adc_value <=50 )
 80007e8:	4b26      	ldr	r3, [pc, #152]	; (8000884 <main+0xb4>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	2b32      	cmp	r3, #50	; 0x32
 80007ee:	d805      	bhi.n	80007fc <main+0x2c>
	  {
		  GPIO_ResetBits(GPIOD , GPIO_Pin_All);
 80007f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80007f4:	4824      	ldr	r0, [pc, #144]	; (8000888 <main+0xb8>)
 80007f6:	f7ff ff1f 	bl	8000638 <GPIO_ResetBits>
 80007fa:	e7ef      	b.n	80007dc <main+0xc>
	  }
	  else if(adc_value <=100 && adc_value >50)
 80007fc:	4b21      	ldr	r3, [pc, #132]	; (8000884 <main+0xb4>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b64      	cmp	r3, #100	; 0x64
 8000802:	d80e      	bhi.n	8000822 <main+0x52>
 8000804:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <main+0xb4>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b32      	cmp	r3, #50	; 0x32
 800080a:	d90a      	bls.n	8000822 <main+0x52>
	  {
		  GPIO_SetBits(GPIOD , GPIO_Pin_12);
 800080c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000810:	481d      	ldr	r0, [pc, #116]	; (8000888 <main+0xb8>)
 8000812:	f7ff ff02 	bl	800061a <GPIO_SetBits>
		  GPIO_ResetBits(GPIOD ,GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
 8000816:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800081a:	481b      	ldr	r0, [pc, #108]	; (8000888 <main+0xb8>)
 800081c:	f7ff ff0c 	bl	8000638 <GPIO_ResetBits>
 8000820:	e02e      	b.n	8000880 <main+0xb0>
	  }
	  else if(adc_value <=150 && adc_value >100)
 8000822:	4b18      	ldr	r3, [pc, #96]	; (8000884 <main+0xb4>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2b96      	cmp	r3, #150	; 0x96
 8000828:	d80e      	bhi.n	8000848 <main+0x78>
 800082a:	4b16      	ldr	r3, [pc, #88]	; (8000884 <main+0xb4>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b64      	cmp	r3, #100	; 0x64
 8000830:	d90a      	bls.n	8000848 <main+0x78>
	  {
		  GPIO_SetBits(GPIOD , GPIO_Pin_12 |GPIO_Pin_13);
 8000832:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000836:	4814      	ldr	r0, [pc, #80]	; (8000888 <main+0xb8>)
 8000838:	f7ff feef 	bl	800061a <GPIO_SetBits>
		  GPIO_ResetBits(GPIOD ,GPIO_Pin_14|GPIO_Pin_15);
 800083c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000840:	4811      	ldr	r0, [pc, #68]	; (8000888 <main+0xb8>)
 8000842:	f7ff fef9 	bl	8000638 <GPIO_ResetBits>
 8000846:	e01b      	b.n	8000880 <main+0xb0>
	  }
	  else if(adc_value <=200 && adc_value >150)
 8000848:	4b0e      	ldr	r3, [pc, #56]	; (8000884 <main+0xb4>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2bc8      	cmp	r3, #200	; 0xc8
 800084e:	d80e      	bhi.n	800086e <main+0x9e>
 8000850:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <main+0xb4>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b96      	cmp	r3, #150	; 0x96
 8000856:	d90a      	bls.n	800086e <main+0x9e>
	  {
		  GPIO_SetBits(GPIOD , GPIO_Pin_12 |GPIO_Pin_13|GPIO_Pin_14);
 8000858:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800085c:	480a      	ldr	r0, [pc, #40]	; (8000888 <main+0xb8>)
 800085e:	f7ff fedc 	bl	800061a <GPIO_SetBits>
		  GPIO_ResetBits(GPIOD ,GPIO_Pin_15);
 8000862:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000866:	4808      	ldr	r0, [pc, #32]	; (8000888 <main+0xb8>)
 8000868:	f7ff fee6 	bl	8000638 <GPIO_ResetBits>
 800086c:	e008      	b.n	8000880 <main+0xb0>
	  }
	  else if (adc_value >200){
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <main+0xb4>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2bc8      	cmp	r3, #200	; 0xc8
 8000874:	d9b2      	bls.n	80007dc <main+0xc>
		  GPIO_SetBits(GPIOD , GPIO_Pin_All);
 8000876:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800087a:	4803      	ldr	r0, [pc, #12]	; (8000888 <main+0xb8>)
 800087c:	f7ff fecd 	bl	800061a <GPIO_SetBits>
	  adc_value = Read_ADC();
 8000880:	e7ac      	b.n	80007dc <main+0xc>
 8000882:	bf00      	nop
 8000884:	2000002c 	.word	0x2000002c
 8000888:	40020c00 	.word	0x40020c00

0800088c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800088c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000890:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000892:	e003      	b.n	800089c <LoopCopyDataInit>

08000894 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000894:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000896:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000898:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800089a:	3104      	adds	r1, #4

0800089c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800089c:	480b      	ldr	r0, [pc, #44]	; (80008cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800089e:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80008a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80008a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80008a4:	d3f6      	bcc.n	8000894 <CopyDataInit>
  ldr  r2, =_sbss
 80008a6:	4a0b      	ldr	r2, [pc, #44]	; (80008d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80008a8:	e002      	b.n	80008b0 <LoopFillZerobss>

080008aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80008aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80008ac:	f842 3b04 	str.w	r3, [r2], #4

080008b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80008b0:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80008b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80008b4:	d3f9      	bcc.n	80008aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80008b6:	f000 f841 	bl	800093c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ba:	f000 f8f1 	bl	8000aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008be:	f7ff ff87 	bl	80007d0 <main>
  bx  lr    
 80008c2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008c4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80008c8:	08000b08 	.word	0x08000b08
  ldr  r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80008d0:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80008d4:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80008d8:	20000050 	.word	0x20000050

080008dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008dc:	e7fe      	b.n	80008dc <ADC_IRQHandler>

080008de <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <HardFault_Handler+0x4>

080008f2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80008f6:	e7fe      	b.n	80008f6 <MemManage_Handler+0x4>

080008f8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80008fc:	e7fe      	b.n	80008fc <BusFault_Handler+0x4>

080008fe <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000902:	e7fe      	b.n	8000902 <UsageFault_Handler+0x4>

08000904 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000912:	b480      	push	{r7}
 8000914:	af00      	add	r7, sp, #0
}
 8000916:	bf00      	nop
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr

08000920 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr

0800092e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000940:	4a16      	ldr	r2, [pc, #88]	; (800099c <SystemInit+0x60>)
 8000942:	4b16      	ldr	r3, [pc, #88]	; (800099c <SystemInit+0x60>)
 8000944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000948:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800094c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000950:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <SystemInit+0x64>)
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <SystemInit+0x64>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800095c:	4b10      	ldr	r3, [pc, #64]	; (80009a0 <SystemInit+0x64>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000962:	4a0f      	ldr	r2, [pc, #60]	; (80009a0 <SystemInit+0x64>)
 8000964:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <SystemInit+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800096c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000970:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <SystemInit+0x64>)
 8000974:	4a0b      	ldr	r2, [pc, #44]	; (80009a4 <SystemInit+0x68>)
 8000976:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000978:	4a09      	ldr	r2, [pc, #36]	; (80009a0 <SystemInit+0x64>)
 800097a:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <SystemInit+0x64>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000982:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000984:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <SystemInit+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800098a:	f000 f80d 	bl	80009a8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800098e:	4b03      	ldr	r3, [pc, #12]	; (800099c <SystemInit+0x60>)
 8000990:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000994:	609a      	str	r2, [r3, #8]
#endif
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00
 80009a0:	40023800 	.word	0x40023800
 80009a4:	24003010 	.word	0x24003010

080009a8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	2300      	movs	r3, #0
 80009b4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80009b6:	4a36      	ldr	r2, [pc, #216]	; (8000a90 <SetSysClock+0xe8>)
 80009b8:	4b35      	ldr	r3, [pc, #212]	; (8000a90 <SetSysClock+0xe8>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009c0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80009c2:	4b33      	ldr	r3, [pc, #204]	; (8000a90 <SetSysClock+0xe8>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ca:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3301      	adds	r3, #1
 80009d0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d103      	bne.n	80009e0 <SetSysClock+0x38>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80009de:	d1f0      	bne.n	80009c2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80009e0:	4b2b      	ldr	r3, [pc, #172]	; (8000a90 <SetSysClock+0xe8>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80009ec:	2301      	movs	r3, #1
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	e001      	b.n	80009f6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d142      	bne.n	8000a82 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80009fc:	4a24      	ldr	r2, [pc, #144]	; (8000a90 <SetSysClock+0xe8>)
 80009fe:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <SetSysClock+0xe8>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a06:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000a08:	4a22      	ldr	r2, [pc, #136]	; (8000a94 <SetSysClock+0xec>)
 8000a0a:	4b22      	ldr	r3, [pc, #136]	; (8000a94 <SetSysClock+0xec>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a12:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000a14:	4a1e      	ldr	r2, [pc, #120]	; (8000a90 <SetSysClock+0xe8>)
 8000a16:	4b1e      	ldr	r3, [pc, #120]	; (8000a90 <SetSysClock+0xe8>)
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000a1c:	4a1c      	ldr	r2, [pc, #112]	; (8000a90 <SetSysClock+0xe8>)
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <SetSysClock+0xe8>)
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a26:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000a28:	4a19      	ldr	r2, [pc, #100]	; (8000a90 <SetSysClock+0xe8>)
 8000a2a:	4b19      	ldr	r3, [pc, #100]	; (8000a90 <SetSysClock+0xe8>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000a32:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000a34:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <SetSysClock+0xe8>)
 8000a36:	4a18      	ldr	r2, [pc, #96]	; (8000a98 <SetSysClock+0xf0>)
 8000a38:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000a3a:	4a15      	ldr	r2, [pc, #84]	; (8000a90 <SetSysClock+0xe8>)
 8000a3c:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <SetSysClock+0xe8>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a44:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000a46:	bf00      	nop
 8000a48:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <SetSysClock+0xe8>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d0f9      	beq.n	8000a48 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <SetSysClock+0xf4>)
 8000a56:	f240 7205 	movw	r2, #1797	; 0x705
 8000a5a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000a5c:	4a0c      	ldr	r2, [pc, #48]	; (8000a90 <SetSysClock+0xe8>)
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <SetSysClock+0xe8>)
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	f023 0303 	bic.w	r3, r3, #3
 8000a66:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000a68:	4a09      	ldr	r2, [pc, #36]	; (8000a90 <SetSysClock+0xe8>)
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <SetSysClock+0xe8>)
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	f043 0302 	orr.w	r3, r3, #2
 8000a72:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000a74:	bf00      	nop
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <SetSysClock+0xe8>)
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	f003 030c 	and.w	r3, r3, #12
 8000a7e:	2b08      	cmp	r3, #8
 8000a80:	d1f9      	bne.n	8000a76 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40007000 	.word	0x40007000
 8000a98:	07405419 	.word	0x07405419
 8000a9c:	40023c00 	.word	0x40023c00

08000aa0 <__libc_init_array>:
 8000aa0:	b570      	push	{r4, r5, r6, lr}
 8000aa2:	4e0d      	ldr	r6, [pc, #52]	; (8000ad8 <__libc_init_array+0x38>)
 8000aa4:	4c0d      	ldr	r4, [pc, #52]	; (8000adc <__libc_init_array+0x3c>)
 8000aa6:	1ba4      	subs	r4, r4, r6
 8000aa8:	10a4      	asrs	r4, r4, #2
 8000aaa:	2500      	movs	r5, #0
 8000aac:	42a5      	cmp	r5, r4
 8000aae:	d109      	bne.n	8000ac4 <__libc_init_array+0x24>
 8000ab0:	4e0b      	ldr	r6, [pc, #44]	; (8000ae0 <__libc_init_array+0x40>)
 8000ab2:	4c0c      	ldr	r4, [pc, #48]	; (8000ae4 <__libc_init_array+0x44>)
 8000ab4:	f000 f818 	bl	8000ae8 <_init>
 8000ab8:	1ba4      	subs	r4, r4, r6
 8000aba:	10a4      	asrs	r4, r4, #2
 8000abc:	2500      	movs	r5, #0
 8000abe:	42a5      	cmp	r5, r4
 8000ac0:	d105      	bne.n	8000ace <__libc_init_array+0x2e>
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ac8:	4798      	blx	r3
 8000aca:	3501      	adds	r5, #1
 8000acc:	e7ee      	b.n	8000aac <__libc_init_array+0xc>
 8000ace:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ad2:	4798      	blx	r3
 8000ad4:	3501      	adds	r5, #1
 8000ad6:	e7f2      	b.n	8000abe <__libc_init_array+0x1e>
 8000ad8:	08000b00 	.word	0x08000b00
 8000adc:	08000b00 	.word	0x08000b00
 8000ae0:	08000b00 	.word	0x08000b00
 8000ae4:	08000b04 	.word	0x08000b04

08000ae8 <_init>:
 8000ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aea:	bf00      	nop
 8000aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aee:	bc08      	pop	{r3}
 8000af0:	469e      	mov	lr, r3
 8000af2:	4770      	bx	lr

08000af4 <_fini>:
 8000af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000af6:	bf00      	nop
 8000af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000afa:	bc08      	pop	{r3}
 8000afc:	469e      	mov	lr, r3
 8000afe:	4770      	bx	lr
