
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035634                       # Number of seconds simulated
sim_ticks                                 35634071136                       # Number of ticks simulated
final_tick                               565198451073                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268139                       # Simulator instruction rate (inst/s)
host_op_rate                                   345126                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2207328                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923152                       # Number of bytes of host memory used
host_seconds                                 16143.53                       # Real time elapsed on the host
sim_insts                                  4328706410                       # Number of instructions simulated
sim_ops                                    5571552398                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2192256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2038272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2294272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1377280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7908736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2302976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2302976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10760                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 61787                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17992                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17992                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61521345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57200088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     64384223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     38650650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               221943094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             186788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64628484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64628484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64628484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61521345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57200088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     64384223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     38650650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              286571578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85453409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31023209                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25452490                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016609                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12818384                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12080451                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156750                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86854                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32003614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170283172                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31023209                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15237201                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803720                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6788705                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15654274                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84142350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.487527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47547993     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659547      4.35%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194602      3.80%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435483      4.08%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3010792      3.58%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1562565      1.86%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1022179      1.21%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2711387      3.22%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17997802     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84142350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363042                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992702                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33671528                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6364642                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34805514                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551455                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749202                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077315                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6889                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202000904                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51210                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749202                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35343872                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2851497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798615                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655900                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2743256                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195143341                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9093                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1730338                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       744459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          111                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271084449                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909886911                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909886911                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102825190                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33580                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17558                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7248244                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19248753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243190                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2936117                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183974244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147766177                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281438                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61120567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186755173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84142350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911394                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29974510     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17913055     21.29%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11830694     14.06%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7606153      9.04%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7593347      9.02%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4418423      5.25%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395138      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751296      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659734      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84142350                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085215     70.09%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202930     13.11%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260104     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121556806     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015443      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15721852     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8456054      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147766177                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729202                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548288                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381504426                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245129442                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143617531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149314465                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260176                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7036624                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2278952                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749202                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2111198                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166390                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184007807                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19248753                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020625                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17541                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8170                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363522                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145183977                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14778597                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582196                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22986320                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582035                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8207723                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698984                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143763759                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143617531                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93683238                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261794810                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680653                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357850                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61589725                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040827                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75393148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30088740     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456283     27.13%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375133     11.11%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292410      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681584      4.88%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1804143      2.39%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1980696      2.63%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006358      1.33%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3707801      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75393148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3707801                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255696992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376780720                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1311059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854534                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854534                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655449884                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197001310                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189402196                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85453409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31092787                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27188548                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963871                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15575476                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14957299                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233056                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62322                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36658329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173054467                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31092787                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17190355                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35621269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9650437                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4228914                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18071600                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84183908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.365857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48562639     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764034      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3231543      3.84%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025268      3.59%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4997625      5.94%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5189612      6.16%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227798      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924309      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15261080     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84183908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363857                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025132                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37815407                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4086364                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34474780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137639                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7669717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3378676                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5665                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193585780                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7669717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39405297                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1426253                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       461237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33009356                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2212047                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188489656                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753535                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       898376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250172095                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857923219                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857923219                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163033140                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87138916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22194                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10853                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5911987                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29041940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6301547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103488                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2036493                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178433843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150681027                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199210                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53376692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146610055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84183908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29065945     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15749307     18.71%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13691387     16.26%     69.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8392582      9.97%     79.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8797457     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5184690      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2278204      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605990      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418346      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84183908                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591078     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189854     21.30%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110563     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118153219     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185893      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10839      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25974006     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5357070      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150681027                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763312                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891495                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386636666                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231832689                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145784363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151572522                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368517                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8261551                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          958                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1541832                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7669717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         773229                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65893                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178455538                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29041940                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6301547                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10853                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202882                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147876407                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24970079                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2804619                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30195460                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22356857                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5225381                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730492                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145946585                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145784363                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89562024                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218450626                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.706010                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109570408                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124439799                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54016462                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969081                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76514191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35136463     45.92%     45.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16237828     21.22%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9090525     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073864      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2945160      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225831      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3296128      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954370      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4554022      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76514191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109570408                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124439799                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25540104                       # Number of memory references committed
system.switch_cpus1.commit.loads             20780389                       # Number of loads committed
system.switch_cpus1.commit.membars              10838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19490120                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108619626                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679455                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4554022                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250416430                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364588647                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1269501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109570408                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124439799                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109570408                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779895                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779895                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.282224                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.282224                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684152015                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191022663                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199632442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85453409                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30801662                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25034411                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103991                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13019573                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12022123                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3253541                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89312                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30929374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170821339                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30801662                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15275664                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37575284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11286023                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6280299                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15149737                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       906214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83920516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.514891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46345232     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3304735      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2664051      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6487206      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1750900      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267028      2.70%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1638817      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          915556      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18546991     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83920516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360450                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.999000                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32357658                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6092935                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36132373                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243695                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9093846                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5260421                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42033                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204230644                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81653                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9093846                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34727528                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1393030                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1205374                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33949621                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3551109                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197006299                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31364                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1471843                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1104545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1204                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275855779                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919679371                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919679371                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169116592                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106739104                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39962                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22348                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9731928                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18368293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9343283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146698                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3367156                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186319196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148005025                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286336                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64352453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196610481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5719                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83920516                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.763633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884985                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29034268     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18027101     21.48%     56.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12008461     14.31%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8761272     10.44%     80.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7500134      8.94%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3912053      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3336688      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       628055      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712484      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83920516                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         867326     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176353     14.48%     85.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174076     14.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123335653     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2106158      1.42%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16381      0.01%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14699804      9.93%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7847029      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148005025                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.731997                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217762                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381434656                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250710794                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144240321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149222787                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       555396                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7238275                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2382493                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9093846                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         578600                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81517                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186357681                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       407802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18368293                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9343283                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22101                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1260261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2440972                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145658043                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13788357                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2346974                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21436984                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20546650                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7648627                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704532                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144336532                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144240321                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93997631                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265406192                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687941                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354165                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99074435                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121672917                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64685501                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2108379                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74826670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626064                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29024026     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20760006     27.74%     66.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8441480     11.28%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4744696      6.34%     84.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3892857      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1587504      2.12%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1889747      2.53%     94.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942399      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3543955      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74826670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99074435                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121672917                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18090802                       # Number of memory references committed
system.switch_cpus2.commit.loads             11130012                       # Number of loads committed
system.switch_cpus2.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17482005                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109631752                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2477057                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3543955                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257641133                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381816560                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1532893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99074435                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121672917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99074435                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862517                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862517                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159397                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159397                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655268615                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199395208                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188435172                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32764                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85453409                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31153020                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25352013                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079155                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13342989                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12299334                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3208143                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91648                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34430876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170113007                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31153020                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15507477                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35757290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10671912                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5426019                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16830352                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       834801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84171613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.489438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48414323     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1921176      2.28%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2525609      3.00%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3785349      4.50%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3688000      4.38%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2801347      3.33%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1672867      1.99%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487936      2.96%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16875006     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84171613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364561                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.990711                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35566619                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5307946                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34470803                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269089                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8557155                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5277130                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203547983                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8557155                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37452637                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1053480                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1506665                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32810185                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2791485                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197632000                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          924                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1207869                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275303998                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920450646                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920450646                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171329386                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103974577                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41987                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23707                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7868356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18320214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9713198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188151                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3271137                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183699394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148019356                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       268990                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59677280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181452506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6474                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84171613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897054                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29175531     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18535367     22.02%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11982164     14.24%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8144191      9.68%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7621606      9.05%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4070840      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2993983      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       900882      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       747049      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84171613                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         723688     69.07%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150072     14.32%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173962     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123171858     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2091523      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16725      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14611338      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8127912      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148019356                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732164                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1047725                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007078                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381527039                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243417414                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143871426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149067081                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502440                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7014414                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          858                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2466611                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8557155                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         622059                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98957                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183739321                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1255714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18320214                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9713198                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23198                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74669                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          858                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2444626                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145192814                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13758457                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2826541                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21708398                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20340148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7949941                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699087                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143909873                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143871426                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92448824                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259600106                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683624                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100338745                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123320599                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60418943                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113560                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75614458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29086013     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21763277     28.78%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8007175     10.59%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4587841      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3836259      5.07%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1902034      2.52%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1864053      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802523      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3765283      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75614458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100338745                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123320599                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18552384                       # Number of memory references committed
system.switch_cpus3.commit.loads             11305800                       # Number of loads committed
system.switch_cpus3.commit.membars              16724                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17687082                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111156762                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2516260                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3765283                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255588717                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          376040666                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1281796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100338745                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123320599                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100338745                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851649                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851649                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174192                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174192                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653387127                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198687122                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187983783                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33448                       # number of misc regfile writes
system.l2.replacements                          61791                       # number of replacements
system.l2.tagsinuse                      32767.991616                       # Cycle average of tags in use
system.l2.total_refs                          1546204                       # Total number of references to valid blocks.
system.l2.sampled_refs                          94559                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.351738                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           320.912924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.273267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5884.164756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.254727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5359.633478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.521543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4803.855347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.474240                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3638.606974                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3708.894626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2969.214164                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3210.461501                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2846.724071                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.179570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.163563                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.146602                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.111041                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.113186                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.090613                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.097976                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.086875                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        78718                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54251                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41651                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  212766                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68327                       # number of Writeback hits
system.l2.Writeback_hits::total                 68327                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        78718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41651                       # number of demand (read+write) hits
system.l2.demand_hits::total                   212766                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        78718                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38146                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54251                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41651                       # number of overall hits
system.l2.overall_hits::total                  212766                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15924                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17924                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10758                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 61785                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15924                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17924                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10760                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61787                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17127                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15924                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17924                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10760                       # number of overall misses
system.l2.overall_misses::total                 61787                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       498155                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    949182089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    861041630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       509247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    938476715                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       505435                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    572517187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3323354578                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        75340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         75340                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       498155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    949182089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    861041630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       509247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    938476715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       505435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    572592527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3323429918                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       498155                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    949182089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    861041630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       509247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    938476715                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       505435                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    572592527                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3323429918                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72175                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              274551                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68327                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68327                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95845                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               274553                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95845                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              274553                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.178695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.294507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.205270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225040                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.178695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.294507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.248341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.205300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225046                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.178695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.294507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.248341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.205300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225046                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55420.218894                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        41608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54071.943607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52358.665198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53217.808793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53789.019633                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        37670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        37670                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55420.218894                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        41608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54071.943607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52358.665198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53214.918866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53788.497872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45286.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55420.218894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        41608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54071.943607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39172.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52358.665198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38879.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53214.918866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53788.497872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17992                       # number of writebacks
system.l2.writebacks::total                     17992                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            61785                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61787                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       433693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    850986686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       539214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    768790543                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       435460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    834906984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       428825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    509967715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2966489120                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        63750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        63750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       433693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    850986686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       539214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    768790543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       435460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    834906984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       428825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    510031465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2966552870                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       433693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    850986686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       539214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    768790543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       435460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    834906984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       428825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    510031465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2966552870                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.178695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294507                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.205270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225040                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.178695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.294507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.248341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.205300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.178695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.294507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.248341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.205300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225046                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49686.850353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48278.732919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46580.394108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47403.580126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48013.095735                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        31875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        31875                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49686.850353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48278.732919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46580.394108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47400.693773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48012.573357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39426.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49686.850353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35947.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48278.732919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33496.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46580.394108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 32986.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47400.693773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48012.573357                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996610                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015661923                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843306.575318                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996610                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15654262                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15654262                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15654262                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15654262                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15654262                       # number of overall hits
system.cpu0.icache.overall_hits::total       15654262                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       604584                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       604584                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       604584                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       604584                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       604584                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       604584                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15654274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15654274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15654274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15654274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15654274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15654274                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        50382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        50382                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        50382                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        50382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        50382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        50382                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       509155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       509155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       509155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       509155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       509155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       509155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46286.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46286.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95845                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191878561                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96101                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.634385                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494590                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505410                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11614438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11614438                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16809                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16809                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19323908                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19323908                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19323908                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19323908                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359925                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359925                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359980                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359980                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359980                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359980                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10955496028                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10955496028                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2414176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2414176                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10957910204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10957910204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10957910204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10957910204                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11974363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11974363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19683888                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19683888                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19683888                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19683888                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030058                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018288                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018288                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018288                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30438.274718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30438.274718                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43894.109091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43894.109091                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30440.330585                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30440.330585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30440.330585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30440.330585                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16862                       # number of writebacks
system.cpu0.dcache.writebacks::total            16862                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264080                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264080                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264135                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95845                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95845                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1761258625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1761258625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1761258625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1761258625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1761258625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1761258625                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18376.113777                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18376.113777                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18376.113777                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18376.113777                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18376.113777                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18376.113777                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993937                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929537574                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715013.974170                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993937                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18071584                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18071584                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18071584                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18071584                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18071584                       # number of overall hits
system.cpu1.icache.overall_hits::total       18071584                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       728856                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       728856                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       728856                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       728856                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       728856                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       728856                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18071600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18071600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18071600                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18071600                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18071600                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18071600                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45553.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45553.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45553.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45553.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       655814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       655814                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       655814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       655814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       655814                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       655814                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43720.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43720.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54070                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232401567                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54326                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4277.906840                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.215680                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.784320                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828967                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171033                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22672653                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22672653                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4738020                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4738020                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10852                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27410673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27410673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27410673                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27410673                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176230                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176230                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176230                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176230                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176230                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7439113165                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7439113165                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7439113165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7439113165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7439113165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7439113165                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22848883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22848883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4738020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4738020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27586903                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27586903                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27586903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27586903                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007713                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007713                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006388                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006388                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42212.524343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42212.524343                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42212.524343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42212.524343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42212.524343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42212.524343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10192                       # number of writebacks
system.cpu1.dcache.writebacks::total            10192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122160                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122160                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122160                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122160                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54070                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1224344690                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1224344690                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1224344690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1224344690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1224344690                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1224344690                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22643.696874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22643.696874                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22643.696874                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22643.696874                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22643.696874                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22643.696874                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996974                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020230476                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056916.282258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996974                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15149721                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15149721                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15149721                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15149721                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15149721                       # number of overall hits
system.cpu2.icache.overall_hits::total       15149721                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       703051                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       703051                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       703051                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       703051                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       703051                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       703051                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15149737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15149737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15149737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15149737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15149737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15149737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43940.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43940.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43940.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43940.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       525005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       525005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       525005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       525005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       525005                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       525005                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        40385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        40385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        40385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        40385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72175                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181172517                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72431                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2501.311828                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.712353                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.287647                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901220                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098780                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10472833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10472833                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6928027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6928027                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21715                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21715                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16382                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17400860                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17400860                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17400860                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17400860                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155368                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155368                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155368                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155368                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155368                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5138657204                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5138657204                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5138657204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5138657204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5138657204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5138657204                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10628201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10628201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6928027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6928027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17556228                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17556228                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17556228                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17556228                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014618                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014618                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008850                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008850                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008850                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33074.102801                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33074.102801                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33074.102801                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33074.102801                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33074.102801                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33074.102801                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17812                       # number of writebacks
system.cpu2.dcache.writebacks::total            17812                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83193                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83193                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83193                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83193                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83193                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72175                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72175                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72175                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72175                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1479711298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1479711298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1479711298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1479711298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1479711298                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1479711298                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20501.715248                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20501.715248                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20501.715248                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20501.715248                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20501.715248                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20501.715248                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996894                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020053757                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056559.993952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996894                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16830336                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16830336                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16830336                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16830336                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16830336                       # number of overall hits
system.cpu3.icache.overall_hits::total       16830336                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       666720                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       666720                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       666720                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       666720                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       666720                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       666720                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16830352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16830352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16830352                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16830352                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16830352                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16830352                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        41670                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        41670                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        41670                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        41670                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        41670                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        41670                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       527579                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       527579                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       527579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       527579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       527579                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       527579                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        40583                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        40583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        40583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        40583                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52411                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174177961                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52667                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3307.155543                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.226894                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.773106                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911043                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088957                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10465228                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10465228                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7209167                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7209167                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17681                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17681                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16724                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16724                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17674395                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17674395                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17674395                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17674395                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135231                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135231                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2957                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2957                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138188                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138188                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138188                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138188                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4896466141                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4896466141                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    175339242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    175339242                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5071805383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5071805383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5071805383                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5071805383                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10600459                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10600459                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7212124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7212124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17812583                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17812583                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17812583                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17812583                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012757                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012757                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000410                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007758                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007758                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007758                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007758                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36208.163372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36208.163372                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59296.328035                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59296.328035                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36702.212804                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36702.212804                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36702.212804                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36702.212804                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       449788                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 40889.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23461                       # number of writebacks
system.cpu3.dcache.writebacks::total            23461                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82822                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82822                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2955                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2955                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85777                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85777                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85777                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85777                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52409                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52409                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52411                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52411                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52411                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52411                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    997110506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    997110506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        77340                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        77340                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    997187846                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    997187846                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    997187846                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    997187846                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19025.558702                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19025.558702                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        38670                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        38670                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19026.308332                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19026.308332                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19026.308332                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19026.308332                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
