// Seed: 1317242740
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4
);
  assign id_1 = 1'b0;
  wire id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7
);
  always @(posedge id_7) id_3 = 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_5
  );
  tri0 id_10 = 1'b0;
endmodule
