Project Information                            c:\max2work\d1black\hdecode.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 07/03/96 13:31:31

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

hdecode   EPM7032LC44      13       2        0      2       0           6  %

User Pins:                 13       2        0  



Project Information                            c:\max2work\d1black\hdecode.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use


Project Information                            c:\max2work\d1black\hdecode.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

***** Logic for device 'hdecode' compiled without errors.




Device: EPM7032LC44
Turbo: ON
Security: OFF
                                            R  
                                            E  
                    s                       S  
                    y                    u  E  
                 d  s                    p  R  
              d  a  s  V  G  G  G  c  G  i  V  
              a  1  e  C  N  N  N  l  N  n  E  
              9  0  l  C  D  D  D  k  D  t  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     da8 |  7                                39 | RESERVED 
     da7 |  8                                38 | rst 
     da6 |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
     da5 | 11                                35 | VCC 
     da4 | 12          EPM7032LC44           34 | RESERVED 
     da3 | 13                                33 | RESERVED 
     da2 | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
     da1 | 16                                30 | GND 
     da0 | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  R  R  R  R  R  
              E  E  E  E  N  C  E  E  E  E  E  
              S  S  S  S  D  C  S  S  S  S  S  
              E  E  E  E        E  E  E  E  E  
              R  R  R  R        R  R  R  R  R  
              V  V  V  V        V  V  V  V  V  
              E  E  E  E        E  E  E  E  E  
              D  D  D  D        D  D  D  D  D  


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  12/16( 75%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     2/16( 12%)   2/16( 12%)   0/16(  0%)  13/36( 36%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            14/32   ( 43%)
Total logic cells used:                          2/32   (  6%)
Total shareable expanders used:                  0/32   (  0%)
Total Turbo logic cells used:                    2/32   (  6%)
Total shareable expanders not available (n/a):   0/32   (  0%)

Total input pins required:                      13
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      2
Total flipflops required:                        2
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32 (  0%)



Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0      0   0    0    0    0    0  clk
  17   (12)  (A)      INPUT              0      0   0    0    0    1    0  da0
  16   (11)  (A)      INPUT              0      0   0    0    0    1    0  da1
  14   (10)  (A)      INPUT              0      0   0    0    0    1    0  da2
  13    (9)  (A)      INPUT              0      0   0    0    0    2    0  da3
  12    (8)  (A)      INPUT              0      0   0    0    0    1    0  da4
  11    (7)  (A)      INPUT              0      0   0    0    0    1    0  da5
   9    (6)  (A)      INPUT              0      0   0    0    0    1    0  da6
   8    (5)  (A)      INPUT              0      0   0    0    0    1    0  da7
   7    (4)  (A)      INPUT              0      0   0    0    0    1    0  da8
   6    (3)  (A)      INPUT              0      0   0    0    0    1    0  da9
   5    (2)  (A)      INPUT              0      0   0    0    0    1    0  da10
   4    (1)  (A)      INPUT              0      0   0    0    0    1    0  syssel


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  38     20    B         FF  +  t        0      0   0   12    0    1    0  rst
  41     17    B         FF     t !      0      0   0    1    1    0    0  upint


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

             Logic cells placed in LAB 'B'
        +--- LC20 rst
        | +- LC17 upint
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'B'
LC      | | | A B |     Logic cells that feed LAB 'B':
LC20 -> - * | - * | <-- rst

Pin
43   -> - - | - - | <-- clk
17   -> * - | - * | <-- da0
16   -> * - | - * | <-- da1
14   -> * - | - * | <-- da2
13   -> * * | - * | <-- da3
12   -> * - | - * | <-- da4
11   -> * - | - * | <-- da5
9    -> * - | - * | <-- da6
8    -> * - | - * | <-- da7
7    -> * - | - * | <-- da8
6    -> * - | - * | <-- da9
5    -> * - | - * | <-- da10
4    -> * - | - * | <-- syssel


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\d1black\hdecode.rpt
hdecode

** EQUATIONS **

clk      : INPUT;
da0      : INPUT;
da1      : INPUT;
da2      : INPUT;
da3      : INPUT;
da4      : INPUT;
da5      : INPUT;
da6      : INPUT;
da7      : INPUT;
da8      : INPUT;
da9      : INPUT;
da10     : INPUT;
syssel   : INPUT;

-- Node name is 'rst' = 'clear' from file "hdecode.tdf" line 7, column 2
-- Equation name is 'rst', location is LC020, type is output.
 rst     = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  da0 &  da1 &  da2 &  da3 &  da4 &  da5 & !da6 &  da7 & !da8 & 
              da9 &  da10 & !syssel
         #  da0 &  da1 & !da2 & !da3 &  da4 &  da5 & !da6 &  da7 & !da8 & 
              da9 &  da10 &  syssel;

-- Node name is 'upint' = 'hint' from file "hdecode.tdf" line 7, column 8
-- Equation name is 'upint', location is LC017, type is output.
upint    = hint~NOT;
hint~NOT = DFFE( VCC $  VCC,  rst,  VCC, !da3,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                            c:\max2work\d1black\hdecode.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:05
   Fitter                                 00:00:06
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:19


Memory Allocated
-----------------

Peak memory allocated during compilation  = 2,829K
