

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Wed Dec 20 21:42:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.697 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |      513|      513|        73|          7|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     231|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      26|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     487|    -|
|Register         |        -|     -|    2613|     384|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2613|    1128|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_6ns_5ns_10_1_1_U13  |mul_6ns_5ns_10_1_1  |        0|   0|  0|  26|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  26|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_516_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln41_10_fu_506_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln41_11_fu_531_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln41_1_fu_376_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln41_2_fu_386_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln41_3_fu_406_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln41_4_fu_416_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln41_5_fu_436_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln41_6_fu_446_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln41_7_fu_466_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln41_8_fu_476_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln41_9_fu_496_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln41_fu_365_p2     |         +|   0|  0|  17|          10|           1|
    |icmp_ln38_fu_340_p2    |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 231|         135|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    7|         14|
    |grp_fu_300_p0                     |  33|          8|   64|        512|
    |grp_fu_300_p1                     |  33|          8|   64|        512|
    |grp_fu_305_p0                     |  29|          7|   64|        448|
    |grp_fu_305_p1                     |  29|          7|   64|        448|
    |grp_fu_309_p0                     |  33|          8|   64|        512|
    |grp_fu_309_p1                     |  33|          8|   64|        512|
    |grp_fu_313_p0                     |  29|          7|   64|        448|
    |grp_fu_313_p1                     |  29|          7|   64|        448|
    |j_fu_92                           |   9|          2|    7|         14|
    |reg_317                           |   9|          2|   64|        128|
    |weights1_address0                 |  33|          8|   10|         80|
    |weights1_address1                 |  29|          7|   10|         70|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 487|        115|  624|       4180|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add11_i_10_reg_907                |  64|   0|   64|          0|
    |add11_i_1_reg_862                 |  64|   0|   64|          0|
    |add11_i_2_reg_867                 |  64|   0|   64|          0|
    |add11_i_3_reg_872                 |  64|   0|   64|          0|
    |add11_i_4_reg_877                 |  64|   0|   64|          0|
    |add11_i_5_reg_882                 |  64|   0|   64|          0|
    |add11_i_6_reg_887                 |  64|   0|   64|          0|
    |add11_i_7_reg_892                 |  64|   0|   64|          0|
    |add11_i_9_reg_897                 |  64|   0|   64|          0|
    |add11_i_reg_842                   |  64|   0|   64|          0|
    |add11_i_s_reg_902                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_643                 |   1|   0|    1|          0|
    |j_2_reg_637                       |   7|   0|    7|          0|
    |j_fu_92                           |   7|   0|    7|          0|
    |mul8_i_10_reg_852                 |  64|   0|   64|          0|
    |mul8_i_11_reg_857                 |  64|   0|   64|          0|
    |mul8_i_1_reg_767                  |  64|   0|   64|          0|
    |mul8_i_2_reg_787                  |  64|   0|   64|          0|
    |mul8_i_2_reg_787_pp0_iter2_reg    |  64|   0|   64|          0|
    |mul8_i_3_reg_792                  |  64|   0|   64|          0|
    |mul8_i_4_reg_807                  |  64|   0|   64|          0|
    |mul8_i_5_reg_812                  |  64|   0|   64|          0|
    |mul8_i_6_reg_822                  |  64|   0|   64|          0|
    |mul8_i_7_reg_827                  |  64|   0|   64|          0|
    |mul8_i_8_reg_832                  |  64|   0|   64|          0|
    |mul8_i_9_reg_837                  |  64|   0|   64|          0|
    |mul8_i_reg_762                    |  64|   0|   64|          0|
    |mul8_i_s_reg_847                  |  64|   0|   64|          0|
    |mul_ln41_reg_647                  |  10|   0|   10|          0|
    |reg_317                           |  64|   0|   64|          0|
    |reg_322                           |  64|   0|   64|          0|
    |reg_326                           |  64|   0|   64|          0|
    |icmp_ln38_reg_643                 |  64|  32|    1|          0|
    |j_2_reg_637                       |  64|  32|    7|          0|
    |mul8_i_10_reg_852                 |  64|  32|   64|          0|
    |mul8_i_11_reg_857                 |  64|  32|   64|          0|
    |mul8_i_3_reg_792                  |  64|  32|   64|          0|
    |mul8_i_4_reg_807                  |  64|  32|   64|          0|
    |mul8_i_5_reg_812                  |  64|  32|   64|          0|
    |mul8_i_6_reg_822                  |  64|  32|   64|          0|
    |mul8_i_7_reg_827                  |  64|  32|   64|          0|
    |mul8_i_8_reg_832                  |  64|  32|   64|          0|
    |mul8_i_9_reg_837                  |  64|  32|   64|          0|
    |mul8_i_s_reg_847                  |  64|  32|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2613| 384| 2493|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6768_p_din0     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6768_p_din1     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6768_p_opcode   |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6768_p_dout0    |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6768_p_ce       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6772_p_din0     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6772_p_din1     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6772_p_opcode   |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6772_p_dout0    |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6772_p_ce       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6776_p_din0     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6776_p_din1     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6776_p_dout0    |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6776_p_ce       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6780_p_din0     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6780_p_din1     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6780_p_dout0    |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|grp_fu_6780_p_ce       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_38_1|  return value|
|activations1_address0  |  out|    6|   ap_memory|                       activations1|         array|
|activations1_ce0       |  out|    1|   ap_memory|                       activations1|         array|
|activations1_we0       |  out|    1|   ap_memory|                       activations1|         array|
|activations1_d0        |  out|   64|   ap_memory|                       activations1|         array|
|weights1_address0      |  out|   10|   ap_memory|                           weights1|         array|
|weights1_ce0           |  out|    1|   ap_memory|                           weights1|         array|
|weights1_q0            |   in|   64|   ap_memory|                           weights1|         array|
|weights1_address1      |  out|   10|   ap_memory|                           weights1|         array|
|weights1_ce1           |  out|    1|   ap_memory|                           weights1|         array|
|weights1_q1            |   in|   64|   ap_memory|                           weights1|         array|
|bitcast_ln41_1         |   in|   64|     ap_none|                     bitcast_ln41_1|        scalar|
|bitcast_ln41_14        |   in|   64|     ap_none|                    bitcast_ln41_14|        scalar|
|bitcast_ln41_15        |   in|   64|     ap_none|                    bitcast_ln41_15|        scalar|
|bitcast_ln41_16        |   in|   64|     ap_none|                    bitcast_ln41_16|        scalar|
|bitcast_ln41_17        |   in|   64|     ap_none|                    bitcast_ln41_17|        scalar|
|bitcast_ln41_18        |   in|   64|     ap_none|                    bitcast_ln41_18|        scalar|
|bitcast_ln41_19        |   in|   64|     ap_none|                    bitcast_ln41_19|        scalar|
|bitcast_ln41_20        |   in|   64|     ap_none|                    bitcast_ln41_20|        scalar|
|bitcast_ln41_21        |   in|   64|     ap_none|                    bitcast_ln41_21|        scalar|
|bitcast_ln41_22        |   in|   64|     ap_none|                    bitcast_ln41_22|        scalar|
|bitcast_ln41_23        |   in|   64|     ap_none|                    bitcast_ln41_23|        scalar|
|bitcast_ln41_24        |   in|   64|     ap_none|                    bitcast_ln41_24|        scalar|
|bitcast_ln41_25        |   in|   64|     ap_none|                    bitcast_ln41_25|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

