git clone --depth 1 --no-tags https://github.com/miura-katsuyoshi/mealy-machine-vs-moore-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363609829
git clone --depth 1 --no-tags https://github.com/hugo655/DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365853412
git clone --depth 1 --no-tags https://github.com/bogdanovrv/YCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368596210
git clone --depth 1 --no-tags https://github.com/jiru1997/PE-Processing-Element-implementing-1-D-row-Convolution-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378770019
git clone --depth 1 --no-tags https://github.com/lcbeams/DE10-Lite_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370874309
git clone --depth 1 --no-tags https://github.com/atahanakar/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372401746
git clone --depth 1 --no-tags https://github.com/weiminruan/multi_core_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373594358
git clone --depth 1 --no-tags https://github.com/DilankaLaknath/system-verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376582212
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_T_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377496022
git clone --depth 1 --no-tags https://github.com/benjascott/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360939358
git clone --depth 1 --no-tags https://github.com/davidh777/signal_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361937818
git clone --depth 1 --no-tags https://github.com/mfatihkeskin/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371947454
git clone --depth 1 --no-tags https://github.com/EmanMahm0ud/Floating-Point-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372082145
git clone --depth 1 --no-tags https://github.com/YotStyle/generic_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394998769
git clone --depth 1 --no-tags https://github.com/belmontcomputing/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387483461
git clone --depth 1 --no-tags https://github.com/flaviens/pickled_pulpissimo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387480749
git clone --depth 1 --no-tags https://github.com/avilaJorge/BitcoinHasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390610286
git clone --depth 1 --no-tags https://github.com/erayibr/axis_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393804558
git clone --depth 1 --no-tags https://github.com/liangcha1980/Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383640618
git clone --depth 1 --no-tags https://github.com/MaksimRatnikov/PipelinedHashCodeGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364110052
git clone --depth 1 --no-tags https://github.com/ybu5/fourPhaseHandshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362921221
git clone --depth 1 --no-tags https://github.com/yolanda10202/FPGAppy_Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376687084
git clone --depth 1 --no-tags https://github.com/mfkiwl/swerv-el2-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385031630
git clone --depth 1 --no-tags https://github.com/aurthurtang/Pulse_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384867654
git clone --depth 1 --no-tags https://github.com/orb1t-ua/driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384002552
git clone --depth 1 --no-tags https://github.com/chengyih001/FPGA_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382856385
git clone --depth 1 --no-tags https://github.com/lwflwf1/pecell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382907573
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/SYN_SRAM_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380307977
git clone --depth 1 --no-tags https://github.com/SamuelOrtizV/Lab-Sistemas-Digitales-2021-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382453756
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353201047
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_And_Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377884317
git clone --depth 1 --no-tags https://github.com/palexander23/as-embedded-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383090098
git clone --depth 1 --no-tags https://github.com/f14981327/hdmi_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379117793
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Sequence-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383794508
git clone --depth 1 --no-tags https://github.com/nimaomidsajedi/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388070926
git clone --depth 1 --no-tags https://github.com/ss-reposit/RISCV4Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385732759
git clone --depth 1 --no-tags https://github.com/spicker23/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392642141
git clone --depth 1 --no-tags https://github.com/Redbeard358/SV-Verification-Testbench-Development-for-Synchronous-Read-Write-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392417025
git clone --depth 1 --no-tags https://github.com/paller/risc-v_rv32i_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378723451
git clone --depth 1 --no-tags https://github.com/jeron7/loac-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382091794
git clone --depth 1 --no-tags https://github.com/prendConnor/sha256fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387961496
git clone --depth 1 --no-tags https://github.com/TheOneKevin/coldbrew-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385483709
git clone --depth 1 --no-tags https://github.com/kraysang/ECE342-Computer-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362484272
git clone --depth 1 --no-tags https://github.com/MasterJubei/RISC-V-Inspired-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368677685
git clone --depth 1 --no-tags https://github.com/ikzer9x/uvm-GoKorea.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369616561
git clone --depth 1 --no-tags https://github.com/George-Dong/icslab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368204682
git clone --depth 1 --no-tags https://github.com/Shahidan101/8bitFullAdder_with7SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371910773
git clone --depth 1 --no-tags https://github.com/acoimbramendes/superscalar_risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371566715
git clone --depth 1 --no-tags https://github.com/AdamMakinSoftware/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355553036
git clone --depth 1 --no-tags https://github.com/groutlloyd/OldLaggyRiscVfromHCMUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366028237
git clone --depth 1 --no-tags https://github.com/desirable98/Computer-and-Intelligent-Processor-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363843714
git clone --depth 1 --no-tags https://github.com/Moorvan/multiport-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365398055
git clone --depth 1 --no-tags https://github.com/standanley/fixture_demo_kiwi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365323766
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myOFDM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365960647
git clone --depth 1 --no-tags https://github.com/tzahiperetz/labPoolGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354724380
git clone --depth 1 --no-tags https://github.com/yagizyasar/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360855277
git clone --depth 1 --no-tags https://github.com/standanley/fixture_demo_caddy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360281766
git clone --depth 1 --no-tags https://github.com/demyanenko-d/EvoHD_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356950234
git clone --depth 1 --no-tags https://github.com/pbeltram/Ultra96.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362230199
git clone --depth 1 --no-tags https://github.com/pocket7878/minicpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364219779
git clone --depth 1 --no-tags https://github.com/GCET231/tut4-fpga-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361787788
git clone --depth 1 --no-tags https://github.com/1190201923/HIT--lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369147690
git clone --depth 1 --no-tags https://github.com/munevveru/basys3-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369350725
git clone --depth 1 --no-tags https://github.com/salvarez97/Working_directory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369406267
git clone --depth 1 --no-tags https://github.com/Sreehari-BGK/Digital_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369186711
git clone --depth 1 --no-tags https://github.com/shilei-massclouds/xsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370540003
git clone --depth 1 --no-tags https://github.com/cterrill26/cs259_binary_neuralnet_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373073298
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Adder_Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372478197
git clone --depth 1 --no-tags https://github.com/cabajian/median-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372089866
git clone --depth 1 --no-tags https://github.com/Shahidan101/sign-language-translator-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377333365
git clone --depth 1 --no-tags https://github.com/mfkiwl/NekoNi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377519917
git clone --depth 1 --no-tags https://github.com/divyanshu0x16/Integer-Arithmetic-Algorithms-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382933928
git clone --depth 1 --no-tags https://github.com/ybu5/digital_safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362918788
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Up_Down_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359078137
git clone --depth 1 --no-tags https://github.com/aditi1prakash/SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366168261
git clone --depth 1 --no-tags https://github.com/xuehao-su/I2CUVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368379350
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_UDP2HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366967296
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TEstBench_For_PIPO_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373364073
git clone --depth 1 --no-tags https://github.com/kentiscool/CSE140L-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370543573
git clone --depth 1 --no-tags https://github.com/Vectis99/ece272-digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370844310
git clone --depth 1 --no-tags https://github.com/vrstanchev/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376201519
git clone --depth 1 --no-tags https://github.com/RecepSaid/SystemVerilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362083735
git clone --depth 1 --no-tags https://github.com/ian7aylor/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362323180
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/VRLgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359373195
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/arm_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359255935
git clone --depth 1 --no-tags https://github.com/berkstar/Checksum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370825551
git clone --depth 1 --no-tags https://github.com/yichao-yuan-99/Ria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371034656
git clone --depth 1 --no-tags https://github.com/a4ansuman/codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360874161
git clone --depth 1 --no-tags https://github.com/emilijav-97/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360185382
git clone --depth 1 --no-tags https://github.com/jehosuaa/practica1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353127092
git clone --depth 1 --no-tags https://github.com/junote/myHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354558071
git clone --depth 1 --no-tags https://github.com/Woooooow-Pro/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358080577
git clone --depth 1 --no-tags https://github.com/Grabulosaure/NES3D_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378545921
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/Syn_FIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380296754
git clone --depth 1 --no-tags https://github.com/kura197/RISCV_single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387498284
git clone --depth 1 --no-tags https://github.com/kpavan24/32-bit-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387730881
git clone --depth 1 --no-tags https://github.com/hughy086/prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383760741
git clone --depth 1 --no-tags https://github.com/chien172431/riscv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383765918
git clone --depth 1 --no-tags https://github.com/7FM/verilator_bug_showcase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381813602
