AArch64 coRR-T+RT
variant=async
{
0:X0=x:red; 0:X1=x:green;
1:X0=x:red;
}
 P0          | P1          ;
 STG X0,[X1] |L0:          ;
             | LDR W1,[X0] ;
             | LDG X2,[X0] ;
exists 1:X2=x:green /\ ~fault (P1:L0,x)
