# do Topeira_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/brunoc/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/brunoc/PROJETO_CL2 {/home/brunoc/PROJETO_CL2/Topeira.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:47 on Nov 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/brunoc/PROJETO_CL2" /home/brunoc/PROJETO_CL2/Topeira.v 
# -- Compiling module Topeira
# 
# Top level modules:
# 	Topeira
# End time: 18:47:48 on Nov 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
