# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/spacemit,k1-combphy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: SpacemiT K1 PCIe/USB3 Combo PHY

maintainers:
  - Ze Huang <huangze@whut.edu.cn>

description:
  Combo PHY on SpacemiT K1 SoC. PCIe port A and USB3 controller share this
  phy, only one of PCIe port A and USB3 port can work at any given application
  scenario.

properties:
  compatible:
    const: spacemit,k1-combphy

  reg:
    items:
      - description: PHY control registers
      - description: PCIe/USB3 mode selection register

  reg-names:
    items:
      - const: ctrl
      - const: sel

  resets:
    maxItems: 1

  "#phy-cells":
    const: 1
    description:
      Indicates the PHY mode to select. The value determines whether the PHY
      operates in PCIe or USB3 mode.

  spacemit,lfps-threshold:
    description:
      Controls the LFPS signal detection threshold, affects polling.LFPS
      handshake. Lower the threshold when core voltage rises.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 0xff

  spacemit,rx-always-on:
    description:
      Affects RX.detect, enhance compatibility of some DFPs in device mode but
      increase power consumption.
    type: boolean

required:
  - compatible
  - reg
  - reg-names
  - resets
  - "#phy-cells"

additionalProperties: false

examples:
  - |
    phy@c0b10000 {
        compatible = "spacemit,k1-combphy";
        reg = <0xc0b10000 0x800>,
              <0xd4282910 0x400>;
        reg-names = "ctrl", "sel";
        resets = <&syscon_apmu 19>;
        #phy-cells = <1>;
    };
