
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401568 <.init>:
  401568:	stp	x29, x30, [sp, #-16]!
  40156c:	mov	x29, sp
  401570:	bl	4019c0 <ferror@plt+0x60>
  401574:	ldp	x29, x30, [sp], #16
  401578:	ret

Disassembly of section .plt:

0000000000401580 <mbrtowc@plt-0x20>:
  401580:	stp	x16, x30, [sp, #-16]!
  401584:	adrp	x16, 421000 <ferror@plt+0x1f6a0>
  401588:	ldr	x17, [x16, #4088]
  40158c:	add	x16, x16, #0xff8
  401590:	br	x17
  401594:	nop
  401598:	nop
  40159c:	nop

00000000004015a0 <mbrtowc@plt>:
  4015a0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015a4:	ldr	x17, [x16]
  4015a8:	add	x16, x16, #0x0
  4015ac:	br	x17

00000000004015b0 <memcpy@plt>:
  4015b0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015b4:	ldr	x17, [x16, #8]
  4015b8:	add	x16, x16, #0x8
  4015bc:	br	x17

00000000004015c0 <ngettext@plt>:
  4015c0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015c4:	ldr	x17, [x16, #16]
  4015c8:	add	x16, x16, #0x10
  4015cc:	br	x17

00000000004015d0 <_exit@plt>:
  4015d0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015d4:	ldr	x17, [x16, #24]
  4015d8:	add	x16, x16, #0x18
  4015dc:	br	x17

00000000004015e0 <strtoul@plt>:
  4015e0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015e4:	ldr	x17, [x16, #32]
  4015e8:	add	x16, x16, #0x20
  4015ec:	br	x17

00000000004015f0 <strlen@plt>:
  4015f0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4015f4:	ldr	x17, [x16, #40]
  4015f8:	add	x16, x16, #0x28
  4015fc:	br	x17

0000000000401600 <fputs@plt>:
  401600:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401604:	ldr	x17, [x16, #48]
  401608:	add	x16, x16, #0x30
  40160c:	br	x17

0000000000401610 <exit@plt>:
  401610:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401614:	ldr	x17, [x16, #56]
  401618:	add	x16, x16, #0x38
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401624:	ldr	x17, [x16, #64]
  401628:	add	x16, x16, #0x40
  40162c:	br	x17

0000000000401630 <ferror_unlocked@plt>:
  401630:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401634:	ldr	x17, [x16, #72]
  401638:	add	x16, x16, #0x48
  40163c:	br	x17

0000000000401640 <__cxa_atexit@plt>:
  401640:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401644:	ldr	x17, [x16, #80]
  401648:	add	x16, x16, #0x50
  40164c:	br	x17

0000000000401650 <setvbuf@plt>:
  401650:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401654:	ldr	x17, [x16, #88]
  401658:	add	x16, x16, #0x58
  40165c:	br	x17

0000000000401660 <lseek@plt>:
  401660:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401664:	ldr	x17, [x16, #96]
  401668:	add	x16, x16, #0x60
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401674:	ldr	x17, [x16, #104]
  401678:	add	x16, x16, #0x68
  40167c:	br	x17

0000000000401680 <fileno@plt>:
  401680:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401684:	ldr	x17, [x16, #112]
  401688:	add	x16, x16, #0x70
  40168c:	br	x17

0000000000401690 <putc_unlocked@plt>:
  401690:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401694:	ldr	x17, [x16, #120]
  401698:	add	x16, x16, #0x78
  40169c:	br	x17

00000000004016a0 <fclose@plt>:
  4016a0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016a4:	ldr	x17, [x16, #128]
  4016a8:	add	x16, x16, #0x80
  4016ac:	br	x17

00000000004016b0 <nl_langinfo@plt>:
  4016b0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016b4:	ldr	x17, [x16, #136]
  4016b8:	add	x16, x16, #0x88
  4016bc:	br	x17

00000000004016c0 <fopen@plt>:
  4016c0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016c4:	ldr	x17, [x16, #144]
  4016c8:	add	x16, x16, #0x90
  4016cc:	br	x17

00000000004016d0 <malloc@plt>:
  4016d0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016d4:	ldr	x17, [x16, #152]
  4016d8:	add	x16, x16, #0x98
  4016dc:	br	x17

00000000004016e0 <strncmp@plt>:
  4016e0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016e4:	ldr	x17, [x16, #160]
  4016e8:	add	x16, x16, #0xa0
  4016ec:	br	x17

00000000004016f0 <bindtextdomain@plt>:
  4016f0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4016f4:	ldr	x17, [x16, #168]
  4016f8:	add	x16, x16, #0xa8
  4016fc:	br	x17

0000000000401700 <__libc_start_main@plt>:
  401700:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401704:	ldr	x17, [x16, #176]
  401708:	add	x16, x16, #0xb0
  40170c:	br	x17

0000000000401710 <memset@plt>:
  401710:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401714:	ldr	x17, [x16, #184]
  401718:	add	x16, x16, #0xb8
  40171c:	br	x17

0000000000401720 <fdopen@plt>:
  401720:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401724:	ldr	x17, [x16, #192]
  401728:	add	x16, x16, #0xc0
  40172c:	br	x17

0000000000401730 <putchar_unlocked@plt>:
  401730:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401734:	ldr	x17, [x16, #200]
  401738:	add	x16, x16, #0xc8
  40173c:	br	x17

0000000000401740 <calloc@plt>:
  401740:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401744:	ldr	x17, [x16, #208]
  401748:	add	x16, x16, #0xd0
  40174c:	br	x17

0000000000401750 <realloc@plt>:
  401750:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401754:	ldr	x17, [x16, #216]
  401758:	add	x16, x16, #0xd8
  40175c:	br	x17

0000000000401760 <close@plt>:
  401760:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401764:	ldr	x17, [x16, #224]
  401768:	add	x16, x16, #0xe0
  40176c:	br	x17

0000000000401770 <strrchr@plt>:
  401770:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401774:	ldr	x17, [x16, #232]
  401778:	add	x16, x16, #0xe8
  40177c:	br	x17

0000000000401780 <__gmon_start__@plt>:
  401780:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401784:	ldr	x17, [x16, #240]
  401788:	add	x16, x16, #0xf0
  40178c:	br	x17

0000000000401790 <strtoumax@plt>:
  401790:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401794:	ldr	x17, [x16, #248]
  401798:	add	x16, x16, #0xf8
  40179c:	br	x17

00000000004017a0 <abort@plt>:
  4017a0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017a4:	ldr	x17, [x16, #256]
  4017a8:	add	x16, x16, #0x100
  4017ac:	br	x17

00000000004017b0 <posix_fadvise@plt>:
  4017b0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017b4:	ldr	x17, [x16, #264]
  4017b8:	add	x16, x16, #0x108
  4017bc:	br	x17

00000000004017c0 <mbsinit@plt>:
  4017c0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017c4:	ldr	x17, [x16, #272]
  4017c8:	add	x16, x16, #0x110
  4017cc:	br	x17

00000000004017d0 <feof@plt>:
  4017d0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017d4:	ldr	x17, [x16, #280]
  4017d8:	add	x16, x16, #0x118
  4017dc:	br	x17

00000000004017e0 <memcmp@plt>:
  4017e0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017e4:	ldr	x17, [x16, #288]
  4017e8:	add	x16, x16, #0x120
  4017ec:	br	x17

00000000004017f0 <textdomain@plt>:
  4017f0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4017f4:	ldr	x17, [x16, #296]
  4017f8:	add	x16, x16, #0x128
  4017fc:	br	x17

0000000000401800 <getopt_long@plt>:
  401800:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401804:	ldr	x17, [x16, #304]
  401808:	add	x16, x16, #0x130
  40180c:	br	x17

0000000000401810 <strcmp@plt>:
  401810:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401814:	ldr	x17, [x16, #312]
  401818:	add	x16, x16, #0x138
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401824:	ldr	x17, [x16, #320]
  401828:	add	x16, x16, #0x140
  40182c:	br	x17

0000000000401830 <fseeko@plt>:
  401830:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401834:	ldr	x17, [x16, #328]
  401838:	add	x16, x16, #0x148
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401844:	ldr	x17, [x16, #336]
  401848:	add	x16, x16, #0x150
  40184c:	br	x17

0000000000401850 <getline@plt>:
  401850:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401854:	ldr	x17, [x16, #344]
  401858:	add	x16, x16, #0x158
  40185c:	br	x17

0000000000401860 <free@plt>:
  401860:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401864:	ldr	x17, [x16, #352]
  401868:	add	x16, x16, #0x160
  40186c:	br	x17

0000000000401870 <__ctype_get_mb_cur_max@plt>:
  401870:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401874:	ldr	x17, [x16, #360]
  401878:	add	x16, x16, #0x168
  40187c:	br	x17

0000000000401880 <strchr@plt>:
  401880:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401884:	ldr	x17, [x16, #368]
  401888:	add	x16, x16, #0x170
  40188c:	br	x17

0000000000401890 <feof_unlocked@plt>:
  401890:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401894:	ldr	x17, [x16, #376]
  401898:	add	x16, x16, #0x178
  40189c:	br	x17

00000000004018a0 <fcntl@plt>:
  4018a0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018a4:	ldr	x17, [x16, #384]
  4018a8:	add	x16, x16, #0x180
  4018ac:	br	x17

00000000004018b0 <fflush@plt>:
  4018b0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018b4:	ldr	x17, [x16, #392]
  4018b8:	add	x16, x16, #0x188
  4018bc:	br	x17

00000000004018c0 <fputs_unlocked@plt>:
  4018c0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018c4:	ldr	x17, [x16, #400]
  4018c8:	add	x16, x16, #0x190
  4018cc:	br	x17

00000000004018d0 <__freading@plt>:
  4018d0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018d4:	ldr	x17, [x16, #408]
  4018d8:	add	x16, x16, #0x198
  4018dc:	br	x17

00000000004018e0 <iswprint@plt>:
  4018e0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018e4:	ldr	x17, [x16, #416]
  4018e8:	add	x16, x16, #0x1a0
  4018ec:	br	x17

00000000004018f0 <printf@plt>:
  4018f0:	adrp	x16, 422000 <ferror@plt+0x206a0>
  4018f4:	ldr	x17, [x16, #424]
  4018f8:	add	x16, x16, #0x1a8
  4018fc:	br	x17

0000000000401900 <__assert_fail@plt>:
  401900:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401904:	ldr	x17, [x16, #432]
  401908:	add	x16, x16, #0x1b0
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401914:	ldr	x17, [x16, #440]
  401918:	add	x16, x16, #0x1b8
  40191c:	br	x17

0000000000401920 <tolower@plt>:
  401920:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401924:	ldr	x17, [x16, #448]
  401928:	add	x16, x16, #0x1c0
  40192c:	br	x17

0000000000401930 <gettext@plt>:
  401930:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401934:	ldr	x17, [x16, #456]
  401938:	add	x16, x16, #0x1c8
  40193c:	br	x17

0000000000401940 <fprintf@plt>:
  401940:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401944:	ldr	x17, [x16, #464]
  401948:	add	x16, x16, #0x1d0
  40194c:	br	x17

0000000000401950 <setlocale@plt>:
  401950:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401954:	ldr	x17, [x16, #472]
  401958:	add	x16, x16, #0x1d8
  40195c:	br	x17

0000000000401960 <ferror@plt>:
  401960:	adrp	x16, 422000 <ferror@plt+0x206a0>
  401964:	ldr	x17, [x16, #480]
  401968:	add	x16, x16, #0x1e0
  40196c:	br	x17

Disassembly of section .text:

0000000000401970 <.text>:
  401970:	mov	x29, #0x0                   	// #0
  401974:	mov	x30, #0x0                   	// #0
  401978:	mov	x5, x0
  40197c:	ldr	x1, [sp]
  401980:	add	x2, sp, #0x8
  401984:	mov	x6, sp
  401988:	movz	x0, #0x0, lsl #48
  40198c:	movk	x0, #0x0, lsl #32
  401990:	movk	x0, #0x40, lsl #16
  401994:	movk	x0, #0x1df8
  401998:	movz	x3, #0x0, lsl #48
  40199c:	movk	x3, #0x0, lsl #32
  4019a0:	movk	x3, #0x40, lsl #16
  4019a4:	movk	x3, #0xf2b8
  4019a8:	movz	x4, #0x0, lsl #48
  4019ac:	movk	x4, #0x0, lsl #32
  4019b0:	movk	x4, #0x40, lsl #16
  4019b4:	movk	x4, #0xf338
  4019b8:	bl	401700 <__libc_start_main@plt>
  4019bc:	bl	4017a0 <abort@plt>
  4019c0:	adrp	x0, 421000 <ferror@plt+0x1f6a0>
  4019c4:	ldr	x0, [x0, #4064]
  4019c8:	cbz	x0, 4019d0 <ferror@plt+0x70>
  4019cc:	b	401780 <__gmon_start__@plt>
  4019d0:	ret
  4019d4:	nop
  4019d8:	adrp	x0, 422000 <ferror@plt+0x206a0>
  4019dc:	add	x0, x0, #0x288
  4019e0:	adrp	x1, 422000 <ferror@plt+0x206a0>
  4019e4:	add	x1, x1, #0x288
  4019e8:	cmp	x1, x0
  4019ec:	b.eq	401a04 <ferror@plt+0xa4>  // b.none
  4019f0:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  4019f4:	ldr	x1, [x1, #872]
  4019f8:	cbz	x1, 401a04 <ferror@plt+0xa4>
  4019fc:	mov	x16, x1
  401a00:	br	x16
  401a04:	ret
  401a08:	adrp	x0, 422000 <ferror@plt+0x206a0>
  401a0c:	add	x0, x0, #0x288
  401a10:	adrp	x1, 422000 <ferror@plt+0x206a0>
  401a14:	add	x1, x1, #0x288
  401a18:	sub	x1, x1, x0
  401a1c:	lsr	x2, x1, #63
  401a20:	add	x1, x2, x1, asr #3
  401a24:	cmp	xzr, x1, asr #1
  401a28:	asr	x1, x1, #1
  401a2c:	b.eq	401a44 <ferror@plt+0xe4>  // b.none
  401a30:	adrp	x2, 40f000 <ferror@plt+0xd6a0>
  401a34:	ldr	x2, [x2, #880]
  401a38:	cbz	x2, 401a44 <ferror@plt+0xe4>
  401a3c:	mov	x16, x2
  401a40:	br	x16
  401a44:	ret
  401a48:	stp	x29, x30, [sp, #-32]!
  401a4c:	mov	x29, sp
  401a50:	str	x19, [sp, #16]
  401a54:	adrp	x19, 422000 <ferror@plt+0x206a0>
  401a58:	ldrb	w0, [x19, #704]
  401a5c:	cbnz	w0, 401a6c <ferror@plt+0x10c>
  401a60:	bl	4019d8 <ferror@plt+0x78>
  401a64:	mov	w0, #0x1                   	// #1
  401a68:	strb	w0, [x19, #704]
  401a6c:	ldr	x19, [sp, #16]
  401a70:	ldp	x29, x30, [sp], #32
  401a74:	ret
  401a78:	b	401a08 <ferror@plt+0xa8>
  401a7c:	sub	sp, sp, #0x40
  401a80:	stp	x29, x30, [sp, #48]
  401a84:	add	x29, sp, #0x30
  401a88:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401a8c:	add	x8, x8, #0x2a8
  401a90:	stur	w0, [x29, #-4]
  401a94:	ldur	w9, [x29, #-4]
  401a98:	stur	x8, [x29, #-16]
  401a9c:	cbz	w9, 401ae4 <ferror@plt+0x184>
  401aa0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401aa4:	add	x8, x8, #0x290
  401aa8:	ldr	x0, [x8]
  401aac:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401ab0:	add	x8, x8, #0x378
  401ab4:	str	x0, [sp, #24]
  401ab8:	mov	x0, x8
  401abc:	bl	401930 <gettext@plt>
  401ac0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401ac4:	add	x8, x8, #0x308
  401ac8:	ldr	x2, [x8]
  401acc:	ldr	x8, [sp, #24]
  401ad0:	str	x0, [sp, #16]
  401ad4:	mov	x0, x8
  401ad8:	ldr	x1, [sp, #16]
  401adc:	bl	401940 <fprintf@plt>
  401ae0:	b	401c3c <ferror@plt+0x2dc>
  401ae4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  401ae8:	add	x0, x0, #0x39f
  401aec:	bl	401930 <gettext@plt>
  401af0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401af4:	add	x8, x8, #0x308
  401af8:	ldr	x1, [x8]
  401afc:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b00:	add	x8, x8, #0x3e6
  401b04:	mov	x2, x8
  401b08:	mov	w3, #0x200                 	// #512
  401b0c:	str	x8, [sp, #8]
  401b10:	bl	4018f0 <printf@plt>
  401b14:	bl	401c44 <ferror@plt+0x2e4>
  401b18:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b1c:	add	x8, x8, #0x3ed
  401b20:	mov	x0, x8
  401b24:	bl	401930 <gettext@plt>
  401b28:	ldur	x8, [x29, #-16]
  401b2c:	ldr	x1, [x8]
  401b30:	bl	4018c0 <fputs_unlocked@plt>
  401b34:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b38:	add	x8, x8, #0x41a
  401b3c:	mov	x0, x8
  401b40:	bl	401930 <gettext@plt>
  401b44:	ldr	x1, [sp, #8]
  401b48:	bl	4018f0 <printf@plt>
  401b4c:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b50:	add	x8, x8, #0x45d
  401b54:	mov	x0, x8
  401b58:	bl	401930 <gettext@plt>
  401b5c:	ldur	x8, [x29, #-16]
  401b60:	ldr	x1, [x8]
  401b64:	bl	4018c0 <fputs_unlocked@plt>
  401b68:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b6c:	add	x8, x8, #0x4f4
  401b70:	mov	x0, x8
  401b74:	bl	401930 <gettext@plt>
  401b78:	ldur	x8, [x29, #-16]
  401b7c:	ldr	x1, [x8]
  401b80:	bl	4018c0 <fputs_unlocked@plt>
  401b84:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401b88:	add	x8, x8, #0x528
  401b8c:	mov	x0, x8
  401b90:	bl	401930 <gettext@plt>
  401b94:	ldur	x8, [x29, #-16]
  401b98:	ldr	x1, [x8]
  401b9c:	bl	4018c0 <fputs_unlocked@plt>
  401ba0:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401ba4:	add	x8, x8, #0x55c
  401ba8:	mov	x0, x8
  401bac:	bl	401930 <gettext@plt>
  401bb0:	ldur	x8, [x29, #-16]
  401bb4:	ldr	x1, [x8]
  401bb8:	bl	4018c0 <fputs_unlocked@plt>
  401bbc:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401bc0:	add	x8, x8, #0x5d6
  401bc4:	mov	x0, x8
  401bc8:	bl	401930 <gettext@plt>
  401bcc:	ldur	x8, [x29, #-16]
  401bd0:	ldr	x1, [x8]
  401bd4:	bl	4018c0 <fputs_unlocked@plt>
  401bd8:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401bdc:	add	x8, x8, #0x789
  401be0:	mov	x0, x8
  401be4:	bl	401930 <gettext@plt>
  401be8:	ldur	x8, [x29, #-16]
  401bec:	ldr	x1, [x8]
  401bf0:	bl	4018c0 <fputs_unlocked@plt>
  401bf4:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401bf8:	add	x8, x8, #0x7b6
  401bfc:	mov	x0, x8
  401c00:	bl	401930 <gettext@plt>
  401c04:	ldur	x8, [x29, #-16]
  401c08:	ldr	x1, [x8]
  401c0c:	bl	4018c0 <fputs_unlocked@plt>
  401c10:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401c14:	add	x8, x8, #0x7ec
  401c18:	mov	x0, x8
  401c1c:	bl	401930 <gettext@plt>
  401c20:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  401c24:	add	x1, x1, #0x915
  401c28:	bl	4018f0 <printf@plt>
  401c2c:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401c30:	add	x8, x8, #0x91e
  401c34:	mov	x0, x8
  401c38:	bl	401c80 <ferror@plt+0x320>
  401c3c:	ldur	w0, [x29, #-4]
  401c40:	bl	401610 <exit@plt>
  401c44:	sub	sp, sp, #0x20
  401c48:	stp	x29, x30, [sp, #16]
  401c4c:	add	x29, sp, #0x10
  401c50:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  401c54:	add	x0, x0, #0xc17
  401c58:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401c5c:	add	x8, x8, #0x2a8
  401c60:	str	x8, [sp, #8]
  401c64:	bl	401930 <gettext@plt>
  401c68:	ldr	x8, [sp, #8]
  401c6c:	ldr	x1, [x8]
  401c70:	bl	4018c0 <fputs_unlocked@plt>
  401c74:	ldp	x29, x30, [sp, #16]
  401c78:	add	sp, sp, #0x20
  401c7c:	ret
  401c80:	sub	sp, sp, #0xb0
  401c84:	stp	x29, x30, [sp, #160]
  401c88:	add	x29, sp, #0xa0
  401c8c:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  401c90:	add	x1, x1, #0x198
  401c94:	mov	x2, #0x70                  	// #112
  401c98:	add	x8, sp, #0x28
  401c9c:	stur	x0, [x29, #-8]
  401ca0:	mov	x0, x8
  401ca4:	str	x8, [sp, #8]
  401ca8:	bl	4015b0 <memcpy@plt>
  401cac:	ldur	x8, [x29, #-8]
  401cb0:	str	x8, [sp, #32]
  401cb4:	ldr	x8, [sp, #8]
  401cb8:	str	x8, [sp, #24]
  401cbc:	ldr	x8, [sp, #24]
  401cc0:	ldr	x8, [x8]
  401cc4:	mov	w9, #0x0                   	// #0
  401cc8:	str	w9, [sp, #4]
  401ccc:	cbz	x8, 401cf0 <ferror@plt+0x390>
  401cd0:	ldur	x0, [x29, #-8]
  401cd4:	ldr	x8, [sp, #24]
  401cd8:	ldr	x1, [x8]
  401cdc:	bl	401810 <strcmp@plt>
  401ce0:	cmp	w0, #0x0
  401ce4:	cset	w9, eq  // eq = none
  401ce8:	eor	w9, w9, #0x1
  401cec:	str	w9, [sp, #4]
  401cf0:	ldr	w8, [sp, #4]
  401cf4:	tbnz	w8, #0, 401cfc <ferror@plt+0x39c>
  401cf8:	b	401d0c <ferror@plt+0x3ac>
  401cfc:	ldr	x8, [sp, #24]
  401d00:	add	x8, x8, #0x10
  401d04:	str	x8, [sp, #24]
  401d08:	b	401cbc <ferror@plt+0x35c>
  401d0c:	ldr	x8, [sp, #24]
  401d10:	ldr	x8, [x8, #8]
  401d14:	cbz	x8, 401d24 <ferror@plt+0x3c4>
  401d18:	ldr	x8, [sp, #24]
  401d1c:	ldr	x8, [x8, #8]
  401d20:	str	x8, [sp, #32]
  401d24:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  401d28:	add	x0, x0, #0xcae
  401d2c:	bl	401930 <gettext@plt>
  401d30:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  401d34:	add	x1, x1, #0x97e
  401d38:	adrp	x2, 40f000 <ferror@plt+0xd6a0>
  401d3c:	add	x2, x2, #0xcc5
  401d40:	bl	4018f0 <printf@plt>
  401d44:	mov	w8, #0x5                   	// #5
  401d48:	mov	w0, w8
  401d4c:	mov	x9, xzr
  401d50:	mov	x1, x9
  401d54:	bl	401950 <setlocale@plt>
  401d58:	str	x0, [sp, #16]
  401d5c:	ldr	x9, [sp, #16]
  401d60:	cbz	x9, 401d98 <ferror@plt+0x438>
  401d64:	ldr	x0, [sp, #16]
  401d68:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  401d6c:	add	x1, x1, #0xced
  401d70:	mov	x2, #0x3                   	// #3
  401d74:	bl	4016e0 <strncmp@plt>
  401d78:	cbz	w0, 401d98 <ferror@plt+0x438>
  401d7c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  401d80:	add	x0, x0, #0xcf1
  401d84:	bl	401930 <gettext@plt>
  401d88:	adrp	x8, 422000 <ferror@plt+0x206a0>
  401d8c:	add	x8, x8, #0x2a8
  401d90:	ldr	x1, [x8]
  401d94:	bl	4018c0 <fputs_unlocked@plt>
  401d98:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  401d9c:	add	x0, x0, #0xd38
  401da0:	bl	401930 <gettext@plt>
  401da4:	ldur	x2, [x29, #-8]
  401da8:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  401dac:	add	x1, x1, #0xcc5
  401db0:	bl	4018f0 <printf@plt>
  401db4:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  401db8:	add	x8, x8, #0xd53
  401dbc:	mov	x0, x8
  401dc0:	bl	401930 <gettext@plt>
  401dc4:	ldr	x1, [sp, #32]
  401dc8:	ldr	x8, [sp, #32]
  401dcc:	ldur	x9, [x29, #-8]
  401dd0:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  401dd4:	add	x10, x10, #0x802
  401dd8:	adrp	x11, 40f000 <ferror@plt+0xd6a0>
  401ddc:	add	x11, x11, #0xc6b
  401de0:	cmp	x8, x9
  401de4:	csel	x2, x11, x10, eq  // eq = none
  401de8:	bl	4018f0 <printf@plt>
  401dec:	ldp	x29, x30, [sp, #160]
  401df0:	add	sp, sp, #0xb0
  401df4:	ret
  401df8:	stp	x29, x30, [sp, #-64]!
  401dfc:	stp	x28, x23, [sp, #16]
  401e00:	stp	x22, x21, [sp, #32]
  401e04:	stp	x20, x19, [sp, #48]
  401e08:	mov	x29, sp
  401e0c:	sub	sp, sp, #0x210
  401e10:	mov	x8, #0x8                   	// #8
  401e14:	mov	w9, #0x0                   	// #0
  401e18:	mov	w10, #0x1                   	// #1
  401e1c:	mov	w11, #0xffffffff            	// #-1
  401e20:	mov	w12, #0x6                   	// #6
  401e24:	adrp	x13, 410000 <ferror@plt+0xe6a0>
  401e28:	add	x13, x13, #0x802
  401e2c:	adrp	x14, 40f000 <ferror@plt+0xd6a0>
  401e30:	add	x14, x14, #0x982
  401e34:	adrp	x15, 40f000 <ferror@plt+0xd6a0>
  401e38:	add	x15, x15, #0x924
  401e3c:	adrp	x16, 40a000 <ferror@plt+0x86a0>
  401e40:	add	x16, x16, #0x3d0
  401e44:	adrp	x17, 422000 <ferror@plt+0x206a0>
  401e48:	add	x17, x17, #0x2a8
  401e4c:	mov	x18, xzr
  401e50:	mov	x2, x18
  401e54:	mov	w3, #0x1                   	// #1
  401e58:	adrp	x4, 40f000 <ferror@plt+0xd6a0>
  401e5c:	add	x4, x4, #0x936
  401e60:	adrp	x5, 422000 <ferror@plt+0x206a0>
  401e64:	add	x5, x5, #0x2c8
  401e68:	adrp	x6, 422000 <ferror@plt+0x206a0>
  401e6c:	add	x6, x6, #0x2e0
  401e70:	adrp	x7, 422000 <ferror@plt+0x206a0>
  401e74:	add	x7, x7, #0x200
  401e78:	adrp	x19, 422000 <ferror@plt+0x206a0>
  401e7c:	add	x19, x19, #0x1f8
  401e80:	adrp	x20, 422000 <ferror@plt+0x206a0>
  401e84:	add	x20, x20, #0x2d0
  401e88:	adrp	x21, 422000 <ferror@plt+0x206a0>
  401e8c:	add	x21, x21, #0x2d1
  401e90:	adrp	x22, 422000 <ferror@plt+0x206a0>
  401e94:	add	x22, x22, #0x2d2
  401e98:	sub	x23, x29, #0x58
  401e9c:	stur	wzr, [x29, #-4]
  401ea0:	stur	w0, [x29, #-8]
  401ea4:	stur	x1, [x29, #-16]
  401ea8:	mov	x0, x23
  401eac:	mov	x1, x8
  401eb0:	stur	w9, [x29, #-180]
  401eb4:	stur	w10, [x29, #-184]
  401eb8:	stur	w11, [x29, #-188]
  401ebc:	stur	w12, [x29, #-192]
  401ec0:	stur	x13, [x29, #-200]
  401ec4:	stur	x14, [x29, #-208]
  401ec8:	stur	x15, [x29, #-216]
  401ecc:	stur	x16, [x29, #-224]
  401ed0:	stur	x17, [x29, #-232]
  401ed4:	stur	x18, [x29, #-240]
  401ed8:	stur	x2, [x29, #-248]
  401edc:	stur	w3, [x29, #-252]
  401ee0:	str	x4, [sp, #264]
  401ee4:	str	x5, [sp, #256]
  401ee8:	str	x6, [sp, #248]
  401eec:	str	x7, [sp, #240]
  401ef0:	str	x19, [sp, #232]
  401ef4:	str	x20, [sp, #224]
  401ef8:	str	x21, [sp, #216]
  401efc:	str	x22, [sp, #208]
  401f00:	bl	4029e0 <ferror@plt+0x1080>
  401f04:	stur	x0, [x29, #-96]
  401f08:	ldur	w9, [x29, #-180]
  401f0c:	sturb	w9, [x29, #-97]
  401f10:	ldur	w10, [x29, #-184]
  401f14:	sturb	w10, [x29, #-105]
  401f18:	ldur	w11, [x29, #-188]
  401f1c:	stur	w11, [x29, #-112]
  401f20:	sturb	w9, [x29, #-113]
  401f24:	ldur	x8, [x29, #-16]
  401f28:	ldr	x0, [x8]
  401f2c:	bl	40a670 <ferror@plt+0x8d10>
  401f30:	ldur	w0, [x29, #-192]
  401f34:	ldur	x1, [x29, #-200]
  401f38:	bl	401950 <setlocale@plt>
  401f3c:	ldur	x8, [x29, #-208]
  401f40:	mov	x0, x8
  401f44:	ldur	x1, [x29, #-216]
  401f48:	bl	4016f0 <bindtextdomain@plt>
  401f4c:	ldur	x8, [x29, #-208]
  401f50:	mov	x0, x8
  401f54:	bl	4017f0 <textdomain@plt>
  401f58:	ldur	x8, [x29, #-224]
  401f5c:	mov	x0, x8
  401f60:	bl	40f340 <ferror@plt+0xd9e0>
  401f64:	ldur	x8, [x29, #-232]
  401f68:	ldr	x13, [x8]
  401f6c:	mov	x0, x13
  401f70:	ldur	x1, [x29, #-248]
  401f74:	ldur	w2, [x29, #-252]
  401f78:	ldur	x3, [x29, #-240]
  401f7c:	bl	401650 <setvbuf@plt>
  401f80:	ldr	x8, [sp, #264]
  401f84:	stur	x8, [x29, #-128]
  401f88:	ldur	x13, [x29, #-200]
  401f8c:	stur	x13, [x29, #-136]
  401f90:	ldur	w0, [x29, #-8]
  401f94:	ldur	x1, [x29, #-16]
  401f98:	ldur	x2, [x29, #-128]
  401f9c:	adrp	x3, 40f000 <ferror@plt+0xd6a0>
  401fa0:	add	x3, x3, #0xfb8
  401fa4:	mov	x8, xzr
  401fa8:	mov	x4, x8
  401fac:	bl	401800 <getopt_long@plt>
  401fb0:	stur	w0, [x29, #-104]
  401fb4:	mov	w9, #0xffffffff            	// #-1
  401fb8:	cmp	w0, w9
  401fbc:	b.eq	4022b8 <ferror@plt+0x958>  // b.none
  401fc0:	ldur	w8, [x29, #-104]
  401fc4:	mov	w9, #0xfffffffd            	// #-3
  401fc8:	cmp	w8, w9
  401fcc:	str	w8, [sp, #204]
  401fd0:	b.eq	402260 <ferror@plt+0x900>  // b.none
  401fd4:	b	401fd8 <ferror@plt+0x678>
  401fd8:	mov	w8, #0xfffffffe            	// #-2
  401fdc:	ldr	w9, [sp, #204]
  401fe0:	cmp	w9, w8
  401fe4:	b.eq	402254 <ferror@plt+0x8f4>  // b.none
  401fe8:	b	401fec <ferror@plt+0x68c>
  401fec:	ldr	w8, [sp, #204]
  401ff0:	cmp	w8, #0x62
  401ff4:	b.eq	40217c <ferror@plt+0x81c>  // b.none
  401ff8:	b	401ffc <ferror@plt+0x69c>
  401ffc:	ldr	w8, [sp, #204]
  402000:	cmp	w8, #0x63
  402004:	b.eq	402188 <ferror@plt+0x828>  // b.none
  402008:	b	40200c <ferror@plt+0x6ac>
  40200c:	ldr	w8, [sp, #204]
  402010:	cmp	w8, #0x6c
  402014:	b.eq	40209c <ferror@plt+0x73c>  // b.none
  402018:	b	40201c <ferror@plt+0x6bc>
  40201c:	ldr	w8, [sp, #204]
  402020:	cmp	w8, #0x74
  402024:	b.eq	4021b8 <ferror@plt+0x858>  // b.none
  402028:	b	40202c <ferror@plt+0x6cc>
  40202c:	ldr	w8, [sp, #204]
  402030:	cmp	w8, #0x77
  402034:	b.eq	4021c0 <ferror@plt+0x860>  // b.none
  402038:	b	40203c <ferror@plt+0x6dc>
  40203c:	ldr	w8, [sp, #204]
  402040:	cmp	w8, #0x7a
  402044:	b.eq	402244 <ferror@plt+0x8e4>  // b.none
  402048:	b	40204c <ferror@plt+0x6ec>
  40204c:	ldr	w8, [sp, #204]
  402050:	cmp	w8, #0x100
  402054:	b.eq	4021e4 <ferror@plt+0x884>  // b.none
  402058:	b	40205c <ferror@plt+0x6fc>
  40205c:	ldr	w8, [sp, #204]
  402060:	cmp	w8, #0x101
  402064:	b.eq	402194 <ferror@plt+0x834>  // b.none
  402068:	b	40206c <ferror@plt+0x70c>
  40206c:	ldr	w8, [sp, #204]
  402070:	cmp	w8, #0x102
  402074:	b.eq	4021f8 <ferror@plt+0x898>  // b.none
  402078:	b	40207c <ferror@plt+0x71c>
  40207c:	ldr	w8, [sp, #204]
  402080:	cmp	w8, #0x103
  402084:	b.eq	40221c <ferror@plt+0x8bc>  // b.none
  402088:	b	40208c <ferror@plt+0x72c>
  40208c:	ldr	w8, [sp, #204]
  402090:	cmp	w8, #0x104
  402094:	b.eq	402230 <ferror@plt+0x8d0>  // b.none
  402098:	b	4022ac <ferror@plt+0x94c>
  40209c:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4020a0:	add	x8, x8, #0x298
  4020a4:	ldr	x0, [x8]
  4020a8:	adrp	x9, 40f000 <ferror@plt+0xd6a0>
  4020ac:	add	x9, x9, #0x93e
  4020b0:	str	x0, [sp, #192]
  4020b4:	mov	x0, x9
  4020b8:	str	x8, [sp, #184]
  4020bc:	bl	401930 <gettext@plt>
  4020c0:	ldr	x8, [sp, #192]
  4020c4:	str	x0, [sp, #176]
  4020c8:	mov	x0, x8
  4020cc:	mov	x9, xzr
  4020d0:	mov	x1, x9
  4020d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4020d8:	ldur	x3, [x29, #-200]
  4020dc:	ldr	x4, [sp, #176]
  4020e0:	mov	w10, wzr
  4020e4:	mov	w5, w10
  4020e8:	bl	40d6b8 <ferror@plt+0xbd58>
  4020ec:	ldr	x8, [sp, #256]
  4020f0:	str	x0, [x8]
  4020f4:	ldr	x9, [sp, #184]
  4020f8:	ldr	x11, [x9]
  4020fc:	stur	x11, [x29, #-136]
  402100:	ldr	x11, [x8]
  402104:	mov	x12, #0x8                   	// #8
  402108:	udiv	x13, x11, x12
  40210c:	mul	x12, x13, x12
  402110:	subs	x11, x11, x12
  402114:	cbz	x11, 402178 <ferror@plt+0x818>
  402118:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  40211c:	add	x0, x0, #0x94d
  402120:	bl	401930 <gettext@plt>
  402124:	ldur	x8, [x29, #-136]
  402128:	str	x0, [sp, #168]
  40212c:	mov	x0, x8
  402130:	bl	40c850 <ferror@plt+0xaef0>
  402134:	mov	w9, wzr
  402138:	str	x0, [sp, #160]
  40213c:	mov	w0, w9
  402140:	mov	w1, w9
  402144:	ldr	x2, [sp, #168]
  402148:	ldr	x3, [sp, #160]
  40214c:	str	w9, [sp, #156]
  402150:	bl	401620 <error@plt>
  402154:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402158:	add	x0, x0, #0x960
  40215c:	bl	401930 <gettext@plt>
  402160:	mov	w9, #0x1                   	// #1
  402164:	str	x0, [sp, #144]
  402168:	mov	w0, w9
  40216c:	ldr	w1, [sp, #156]
  402170:	ldr	x2, [sp, #144]
  402174:	bl	401620 <error@plt>
  402178:	b	4022b4 <ferror@plt+0x954>
  40217c:	mov	w8, #0x1                   	// #1
  402180:	stur	w8, [x29, #-112]
  402184:	b	4022b4 <ferror@plt+0x954>
  402188:	mov	w8, #0x1                   	// #1
  40218c:	sturb	w8, [x29, #-97]
  402190:	b	4022b4 <ferror@plt+0x954>
  402194:	mov	w8, #0x1                   	// #1
  402198:	ldr	x9, [sp, #224]
  40219c:	strb	w8, [x9]
  4021a0:	mov	w8, #0x0                   	// #0
  4021a4:	ldr	x10, [sp, #216]
  4021a8:	strb	w8, [x10]
  4021ac:	ldr	x11, [sp, #208]
  4021b0:	strb	w8, [x11]
  4021b4:	b	4022b4 <ferror@plt+0x954>
  4021b8:	stur	wzr, [x29, #-112]
  4021bc:	b	4022b4 <ferror@plt+0x954>
  4021c0:	mov	w8, #0x0                   	// #0
  4021c4:	ldr	x9, [sp, #224]
  4021c8:	strb	w8, [x9]
  4021cc:	mov	w10, #0x1                   	// #1
  4021d0:	ldr	x11, [sp, #216]
  4021d4:	strb	w10, [x11]
  4021d8:	ldr	x12, [sp, #208]
  4021dc:	strb	w8, [x12]
  4021e0:	b	4022b4 <ferror@plt+0x954>
  4021e4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4021e8:	add	x8, x8, #0x2d3
  4021ec:	mov	w9, #0x1                   	// #1
  4021f0:	strb	w9, [x8]
  4021f4:	b	4022b4 <ferror@plt+0x954>
  4021f8:	mov	w8, #0x0                   	// #0
  4021fc:	ldr	x9, [sp, #224]
  402200:	strb	w8, [x9]
  402204:	ldr	x10, [sp, #216]
  402208:	strb	w8, [x10]
  40220c:	mov	w8, #0x1                   	// #1
  402210:	ldr	x11, [sp, #208]
  402214:	strb	w8, [x11]
  402218:	b	4022b4 <ferror@plt+0x954>
  40221c:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402220:	add	x8, x8, #0x2d4
  402224:	mov	w9, #0x1                   	// #1
  402228:	strb	w9, [x8]
  40222c:	b	4022b4 <ferror@plt+0x954>
  402230:	mov	w8, #0x1                   	// #1
  402234:	sturb	w8, [x29, #-113]
  402238:	mov	w8, #0x1                   	// #1
  40223c:	stur	w8, [x29, #-112]
  402240:	b	4022b4 <ferror@plt+0x954>
  402244:	mov	w8, #0x0                   	// #0
  402248:	ldr	x9, [sp, #232]
  40224c:	strb	w8, [x9]
  402250:	b	4022b4 <ferror@plt+0x954>
  402254:	mov	w8, wzr
  402258:	mov	w0, w8
  40225c:	bl	401a7c <ferror@plt+0x11c>
  402260:	ldur	x8, [x29, #-232]
  402264:	ldr	x0, [x8]
  402268:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40226c:	add	x9, x9, #0x218
  402270:	ldr	x3, [x9]
  402274:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  402278:	add	x1, x1, #0x91e
  40227c:	adrp	x2, 40f000 <ferror@plt+0xd6a0>
  402280:	add	x2, x2, #0x97e
  402284:	adrp	x4, 40f000 <ferror@plt+0xd6a0>
  402288:	add	x4, x4, #0x98c
  40228c:	adrp	x5, 40f000 <ferror@plt+0xd6a0>
  402290:	add	x5, x5, #0x99a
  402294:	mov	x9, xzr
  402298:	mov	x6, x9
  40229c:	bl	40cfe8 <ferror@plt+0xb688>
  4022a0:	mov	w10, wzr
  4022a4:	mov	w0, w10
  4022a8:	bl	401610 <exit@plt>
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	bl	401a7c <ferror@plt+0x11c>
  4022b4:	b	401f90 <ferror@plt+0x630>
  4022b8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4022bc:	add	x8, x8, #0x2d8
  4022c0:	mov	x9, #0x3                   	// #3
  4022c4:	str	x9, [x8]
  4022c8:	ldr	x8, [sp, #256]
  4022cc:	ldr	x9, [x8]
  4022d0:	ldr	x10, [sp, #248]
  4022d4:	ldr	w11, [x10]
  4022d8:	mov	w12, w11
  4022dc:	ldr	x13, [sp, #240]
  4022e0:	ldr	x12, [x13, x12, lsl #3]
  4022e4:	mov	x14, #0x8                   	// #8
  4022e8:	mul	x12, x12, x14
  4022ec:	cmp	x9, x12
  4022f0:	b.ls	4023a4 <ferror@plt+0xa44>  // b.plast
  4022f4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4022f8:	add	x0, x0, #0x94d
  4022fc:	bl	401930 <gettext@plt>
  402300:	ldur	x8, [x29, #-136]
  402304:	str	x0, [sp, #136]
  402308:	mov	x0, x8
  40230c:	bl	40c850 <ferror@plt+0xaef0>
  402310:	mov	w9, wzr
  402314:	str	x0, [sp, #128]
  402318:	mov	w0, w9
  40231c:	mov	w1, w9
  402320:	ldr	x2, [sp, #136]
  402324:	ldr	x3, [sp, #128]
  402328:	str	w9, [sp, #124]
  40232c:	bl	401620 <error@plt>
  402330:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402334:	add	x0, x0, #0x9a7
  402338:	bl	401930 <gettext@plt>
  40233c:	ldr	x8, [sp, #248]
  402340:	ldr	w9, [x8]
  402344:	mov	w10, w9
  402348:	mov	x11, #0x8                   	// #8
  40234c:	mul	x10, x11, x10
  402350:	adrp	x11, 410000 <ferror@plt+0xe6a0>
  402354:	add	x11, x11, #0x178
  402358:	add	x10, x11, x10
  40235c:	ldr	x10, [x10]
  402360:	str	x0, [sp, #112]
  402364:	mov	x0, x10
  402368:	bl	40c850 <ferror@plt+0xaef0>
  40236c:	ldr	x8, [sp, #248]
  402370:	ldr	w9, [x8]
  402374:	mov	w10, w9
  402378:	ldr	x11, [sp, #240]
  40237c:	ldr	x10, [x11, x10, lsl #3]
  402380:	mov	x12, #0x8                   	// #8
  402384:	mul	x4, x10, x12
  402388:	mov	w9, #0x1                   	// #1
  40238c:	str	x0, [sp, #104]
  402390:	mov	w0, w9
  402394:	ldr	w1, [sp, #124]
  402398:	ldr	x2, [sp, #112]
  40239c:	ldr	x3, [sp, #104]
  4023a0:	bl	401620 <error@plt>
  4023a4:	ldr	x8, [sp, #256]
  4023a8:	ldr	x9, [x8]
  4023ac:	cbnz	x9, 4023dc <ferror@plt+0xa7c>
  4023b0:	ldurb	w8, [x29, #-97]
  4023b4:	tbnz	w8, #0, 4023dc <ferror@plt+0xa7c>
  4023b8:	ldr	x8, [sp, #248]
  4023bc:	ldr	w9, [x8]
  4023c0:	mov	w10, w9
  4023c4:	ldr	x11, [sp, #240]
  4023c8:	ldr	x10, [x11, x10, lsl #3]
  4023cc:	mov	x12, #0x8                   	// #8
  4023d0:	mul	x10, x10, x12
  4023d4:	ldr	x12, [sp, #256]
  4023d8:	str	x10, [x12]
  4023dc:	ldr	x8, [sp, #256]
  4023e0:	ldr	x9, [x8]
  4023e4:	mov	x10, #0x4                   	// #4
  4023e8:	udiv	x9, x9, x10
  4023ec:	adrp	x10, 422000 <ferror@plt+0x206a0>
  4023f0:	add	x10, x10, #0x2e8
  4023f4:	str	x9, [x10]
  4023f8:	ldurb	w11, [x29, #-113]
  4023fc:	tbnz	w11, #0, 402404 <ferror@plt+0xaa4>
  402400:	b	402438 <ferror@plt+0xad8>
  402404:	ldur	w8, [x29, #-112]
  402408:	cbnz	w8, 402438 <ferror@plt+0xad8>
  40240c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402410:	add	x0, x0, #0x9d0
  402414:	bl	401930 <gettext@plt>
  402418:	mov	w8, wzr
  40241c:	str	x0, [sp, #96]
  402420:	mov	w0, w8
  402424:	mov	w1, w8
  402428:	ldr	x2, [sp, #96]
  40242c:	bl	401620 <error@plt>
  402430:	mov	w0, #0x1                   	// #1
  402434:	bl	401a7c <ferror@plt+0x11c>
  402438:	ldr	x8, [sp, #232]
  40243c:	ldrb	w9, [x8]
  402440:	cmp	w9, #0xa
  402444:	b.eq	402480 <ferror@plt+0xb20>  // b.none
  402448:	ldurb	w8, [x29, #-97]
  40244c:	tbnz	w8, #0, 402454 <ferror@plt+0xaf4>
  402450:	b	402480 <ferror@plt+0xb20>
  402454:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402458:	add	x0, x0, #0x9f3
  40245c:	bl	401930 <gettext@plt>
  402460:	mov	w8, wzr
  402464:	str	x0, [sp, #88]
  402468:	mov	w0, w8
  40246c:	mov	w1, w8
  402470:	ldr	x2, [sp, #88]
  402474:	bl	401620 <error@plt>
  402478:	mov	w0, #0x1                   	// #1
  40247c:	bl	401a7c <ferror@plt+0x11c>
  402480:	ldurb	w8, [x29, #-113]
  402484:	tbnz	w8, #0, 40248c <ferror@plt+0xb2c>
  402488:	b	4024c4 <ferror@plt+0xb64>
  40248c:	ldurb	w8, [x29, #-97]
  402490:	tbnz	w8, #0, 402498 <ferror@plt+0xb38>
  402494:	b	4024c4 <ferror@plt+0xb64>
  402498:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  40249c:	add	x0, x0, #0xa2f
  4024a0:	bl	401930 <gettext@plt>
  4024a4:	mov	w8, wzr
  4024a8:	str	x0, [sp, #80]
  4024ac:	mov	w0, w8
  4024b0:	mov	w1, w8
  4024b4:	ldr	x2, [sp, #80]
  4024b8:	bl	401620 <error@plt>
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	bl	401a7c <ferror@plt+0x11c>
  4024c4:	ldur	w8, [x29, #-112]
  4024c8:	mov	w9, wzr
  4024cc:	cmp	w9, w8
  4024d0:	cset	w8, gt
  4024d4:	tbnz	w8, #0, 402510 <ferror@plt+0xbb0>
  4024d8:	ldurb	w8, [x29, #-97]
  4024dc:	tbnz	w8, #0, 4024e4 <ferror@plt+0xb84>
  4024e0:	b	402510 <ferror@plt+0xbb0>
  4024e4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4024e8:	add	x0, x0, #0xa68
  4024ec:	bl	401930 <gettext@plt>
  4024f0:	mov	w8, wzr
  4024f4:	str	x0, [sp, #72]
  4024f8:	mov	w0, w8
  4024fc:	mov	w1, w8
  402500:	ldr	x2, [sp, #72]
  402504:	bl	401620 <error@plt>
  402508:	mov	w0, #0x1                   	// #1
  40250c:	bl	401a7c <ferror@plt+0x11c>
  402510:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402514:	add	x8, x8, #0x2d3
  402518:	ldrb	w9, [x8]
  40251c:	tbnz	w9, #0, 402524 <ferror@plt+0xbc4>
  402520:	b	402558 <ferror@plt+0xbf8>
  402524:	ldurb	w8, [x29, #-97]
  402528:	tbnz	w8, #0, 402558 <ferror@plt+0xbf8>
  40252c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402530:	add	x0, x0, #0xab1
  402534:	bl	401930 <gettext@plt>
  402538:	mov	w8, wzr
  40253c:	str	x0, [sp, #64]
  402540:	mov	w0, w8
  402544:	mov	w1, w8
  402548:	ldr	x2, [sp, #64]
  40254c:	bl	401620 <error@plt>
  402550:	mov	w0, #0x1                   	// #1
  402554:	bl	401a7c <ferror@plt+0x11c>
  402558:	ldr	x8, [sp, #224]
  40255c:	ldrb	w9, [x8]
  402560:	tbnz	w9, #0, 402568 <ferror@plt+0xc08>
  402564:	b	40259c <ferror@plt+0xc3c>
  402568:	ldurb	w8, [x29, #-97]
  40256c:	tbnz	w8, #0, 40259c <ferror@plt+0xc3c>
  402570:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402574:	add	x0, x0, #0xaf9
  402578:	bl	401930 <gettext@plt>
  40257c:	mov	w8, wzr
  402580:	str	x0, [sp, #56]
  402584:	mov	w0, w8
  402588:	mov	w1, w8
  40258c:	ldr	x2, [sp, #56]
  402590:	bl	401620 <error@plt>
  402594:	mov	w0, #0x1                   	// #1
  402598:	bl	401a7c <ferror@plt+0x11c>
  40259c:	ldr	x8, [sp, #216]
  4025a0:	ldrb	w9, [x8]
  4025a4:	tbnz	w9, #0, 4025ac <ferror@plt+0xc4c>
  4025a8:	b	4025e0 <ferror@plt+0xc80>
  4025ac:	ldurb	w8, [x29, #-97]
  4025b0:	tbnz	w8, #0, 4025e0 <ferror@plt+0xc80>
  4025b4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4025b8:	add	x0, x0, #0xb39
  4025bc:	bl	401930 <gettext@plt>
  4025c0:	mov	w8, wzr
  4025c4:	str	x0, [sp, #48]
  4025c8:	mov	w0, w8
  4025cc:	mov	w1, w8
  4025d0:	ldr	x2, [sp, #48]
  4025d4:	bl	401620 <error@plt>
  4025d8:	mov	w0, #0x1                   	// #1
  4025dc:	bl	401a7c <ferror@plt+0x11c>
  4025e0:	ldr	x8, [sp, #208]
  4025e4:	ldrb	w9, [x8]
  4025e8:	tbnz	w9, #0, 4025f0 <ferror@plt+0xc90>
  4025ec:	b	402624 <ferror@plt+0xcc4>
  4025f0:	ldurb	w8, [x29, #-97]
  4025f4:	tbnz	w8, #0, 402624 <ferror@plt+0xcc4>
  4025f8:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4025fc:	add	x0, x0, #0xb77
  402600:	bl	401930 <gettext@plt>
  402604:	mov	w8, wzr
  402608:	str	x0, [sp, #40]
  40260c:	mov	w0, w8
  402610:	mov	w1, w8
  402614:	ldr	x2, [sp, #40]
  402618:	bl	401620 <error@plt>
  40261c:	mov	w0, #0x1                   	// #1
  402620:	bl	401a7c <ferror@plt+0x11c>
  402624:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402628:	add	x8, x8, #0x2d4
  40262c:	ldrb	w9, [x8]
  402630:	and	w9, w9, #0x1
  402634:	ldurb	w10, [x29, #-97]
  402638:	eor	w10, w10, #0x1
  40263c:	and	w10, w10, #0x1
  402640:	and	w9, w9, w10
  402644:	cbz	w9, 402674 <ferror@plt+0xd14>
  402648:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  40264c:	add	x0, x0, #0xbb6
  402650:	bl	401930 <gettext@plt>
  402654:	mov	w8, wzr
  402658:	str	x0, [sp, #32]
  40265c:	mov	w0, w8
  402660:	mov	w1, w8
  402664:	ldr	x2, [sp, #32]
  402668:	bl	401620 <error@plt>
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401a7c <ferror@plt+0x11c>
  402674:	ldur	w8, [x29, #-112]
  402678:	cmp	w8, #0x0
  40267c:	cset	w8, ge  // ge = tcont
  402680:	tbnz	w8, #0, 402688 <ferror@plt+0xd28>
  402684:	stur	wzr, [x29, #-112]
  402688:	ldur	x8, [x29, #-16]
  40268c:	ldursw	x9, [x29, #-8]
  402690:	mov	x10, #0x8                   	// #8
  402694:	mul	x9, x10, x9
  402698:	add	x8, x8, x9
  40269c:	stur	x8, [x29, #-144]
  4026a0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4026a4:	add	x8, x8, #0x2a0
  4026a8:	ldr	w11, [x8]
  4026ac:	ldur	w12, [x29, #-8]
  4026b0:	cmp	w11, w12
  4026b4:	b.ne	4026d4 <ferror@plt+0xd74>  // b.any
  4026b8:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  4026bc:	add	x0, x0, #0x3dc
  4026c0:	bl	402a38 <ferror@plt+0x10d8>
  4026c4:	ldur	x8, [x29, #-144]
  4026c8:	add	x9, x8, #0x8
  4026cc:	stur	x9, [x29, #-144]
  4026d0:	str	x0, [x8]
  4026d4:	ldur	x8, [x29, #-16]
  4026d8:	adrp	x9, 422000 <ferror@plt+0x206a0>
  4026dc:	add	x9, x9, #0x2a0
  4026e0:	ldrsw	x9, [x9]
  4026e4:	mov	x10, #0x8                   	// #8
  4026e8:	mul	x9, x10, x9
  4026ec:	add	x8, x8, x9
  4026f0:	stur	x8, [x29, #-152]
  4026f4:	ldur	x8, [x29, #-152]
  4026f8:	ldur	x9, [x29, #-144]
  4026fc:	cmp	x8, x9
  402700:	b.cs	402954 <ferror@plt+0xff4>  // b.hs, b.nlast
  402704:	ldur	x8, [x29, #-152]
  402708:	ldr	x8, [x8]
  40270c:	stur	x8, [x29, #-160]
  402710:	ldurb	w9, [x29, #-97]
  402714:	tbnz	w9, #0, 40271c <ferror@plt+0xdbc>
  402718:	b	402748 <ferror@plt+0xde8>
  40271c:	ldur	x0, [x29, #-160]
  402720:	bl	402a4c <ferror@plt+0x10ec>
  402724:	mov	w8, #0x1                   	// #1
  402728:	and	w9, w0, #0x1
  40272c:	ldurb	w10, [x29, #-105]
  402730:	and	w10, w10, #0x1
  402734:	tst	w10, w9
  402738:	cset	w9, ne  // ne = any
  40273c:	and	w8, w9, w8
  402740:	sturb	w8, [x29, #-105]
  402744:	b	402944 <ferror@plt+0xfe4>
  402748:	ldur	w8, [x29, #-112]
  40274c:	sub	x1, x29, #0xa4
  402750:	stur	w8, [x29, #-164]
  402754:	ldur	x0, [x29, #-160]
  402758:	ldur	x2, [x29, #-96]
  40275c:	sub	x3, x29, #0xa5
  402760:	bl	4032fc <ferror@plt+0x199c>
  402764:	tbnz	w0, #0, 402774 <ferror@plt+0xe14>
  402768:	mov	w8, #0x0                   	// #0
  40276c:	sturb	w8, [x29, #-105]
  402770:	b	402944 <ferror@plt+0xfe4>
  402774:	ldur	x0, [x29, #-160]
  402778:	mov	w1, #0x5c                  	// #92
  40277c:	bl	401880 <strchr@plt>
  402780:	cbnz	x0, 40279c <ferror@plt+0xe3c>
  402784:	ldur	x0, [x29, #-160]
  402788:	mov	w1, #0xa                   	// #10
  40278c:	bl	401880 <strchr@plt>
  402790:	mov	w8, #0x0                   	// #0
  402794:	str	w8, [sp, #28]
  402798:	cbz	x0, 4027b0 <ferror@plt+0xe50>
  40279c:	ldr	x8, [sp, #232]
  4027a0:	ldrb	w9, [x8]
  4027a4:	cmp	w9, #0xa
  4027a8:	cset	w9, eq  // eq = none
  4027ac:	str	w9, [sp, #28]
  4027b0:	ldr	w8, [sp, #28]
  4027b4:	and	w8, w8, #0x1
  4027b8:	sturb	w8, [x29, #-166]
  4027bc:	ldurb	w8, [x29, #-113]
  4027c0:	tbnz	w8, #0, 4027c8 <ferror@plt+0xe68>
  4027c4:	b	402888 <ferror@plt+0xf28>
  4027c8:	ldurb	w8, [x29, #-166]
  4027cc:	tbnz	w8, #0, 4027d4 <ferror@plt+0xe74>
  4027d0:	b	4027dc <ferror@plt+0xe7c>
  4027d4:	mov	w0, #0x5c                  	// #92
  4027d8:	bl	401730 <putchar_unlocked@plt>
  4027dc:	ldr	x8, [sp, #248]
  4027e0:	ldr	w9, [x8]
  4027e4:	mov	w10, w9
  4027e8:	mov	x11, #0x8                   	// #8
  4027ec:	mul	x10, x11, x10
  4027f0:	adrp	x11, 410000 <ferror@plt+0xe6a0>
  4027f4:	add	x11, x11, #0x188
  4027f8:	add	x10, x11, x10
  4027fc:	ldr	x0, [x10]
  402800:	ldur	x10, [x29, #-232]
  402804:	ldr	x1, [x10]
  402808:	bl	4018c0 <fputs_unlocked@plt>
  40280c:	ldr	x8, [sp, #256]
  402810:	ldr	x10, [x8]
  402814:	ldr	x11, [sp, #248]
  402818:	ldr	w9, [x11]
  40281c:	mov	w12, w9
  402820:	ldr	x13, [sp, #240]
  402824:	ldr	x12, [x13, x12, lsl #3]
  402828:	mov	x14, #0x8                   	// #8
  40282c:	mul	x12, x12, x14
  402830:	cmp	x10, x12
  402834:	b.cs	40284c <ferror@plt+0xeec>  // b.hs, b.nlast
  402838:	ldr	x8, [sp, #256]
  40283c:	ldr	x1, [x8]
  402840:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402844:	add	x0, x0, #0xbf6
  402848:	bl	4018f0 <printf@plt>
  40284c:	ldur	x8, [x29, #-232]
  402850:	ldr	x1, [x8]
  402854:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402858:	add	x0, x0, #0xbfb
  40285c:	bl	4018c0 <fputs_unlocked@plt>
  402860:	ldur	x8, [x29, #-160]
  402864:	ldurb	w9, [x29, #-166]
  402868:	mov	x0, x8
  40286c:	and	w1, w9, #0x1
  402870:	bl	403598 <ferror@plt+0x1c38>
  402874:	ldur	x8, [x29, #-232]
  402878:	ldr	x1, [x8]
  40287c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402880:	add	x0, x0, #0xbfe
  402884:	bl	4018c0 <fputs_unlocked@plt>
  402888:	ldurb	w8, [x29, #-113]
  40288c:	tbnz	w8, #0, 4028a4 <ferror@plt+0xf44>
  402890:	ldurb	w8, [x29, #-166]
  402894:	tbnz	w8, #0, 40289c <ferror@plt+0xf3c>
  402898:	b	4028a4 <ferror@plt+0xf44>
  40289c:	mov	w0, #0x5c                  	// #92
  4028a0:	bl	401730 <putchar_unlocked@plt>
  4028a4:	stur	xzr, [x29, #-176]
  4028a8:	ldur	x8, [x29, #-176]
  4028ac:	adrp	x9, 422000 <ferror@plt+0x206a0>
  4028b0:	add	x9, x9, #0x2e8
  4028b4:	ldr	x9, [x9]
  4028b8:	mov	x10, #0x2                   	// #2
  4028bc:	udiv	x9, x9, x10
  4028c0:	cmp	x8, x9
  4028c4:	b.cs	4028f0 <ferror@plt+0xf90>  // b.hs, b.nlast
  4028c8:	ldur	x8, [x29, #-96]
  4028cc:	ldur	x9, [x29, #-176]
  4028d0:	ldrb	w1, [x8, x9]
  4028d4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4028d8:	add	x0, x0, #0xc03
  4028dc:	bl	4018f0 <printf@plt>
  4028e0:	ldur	x8, [x29, #-176]
  4028e4:	add	x8, x8, #0x1
  4028e8:	stur	x8, [x29, #-176]
  4028ec:	b	4028a8 <ferror@plt+0xf48>
  4028f0:	ldurb	w8, [x29, #-113]
  4028f4:	tbnz	w8, #0, 402938 <ferror@plt+0xfd8>
  4028f8:	mov	w8, #0x20                  	// #32
  4028fc:	mov	w0, w8
  402900:	str	w8, [sp, #24]
  402904:	bl	401730 <putchar_unlocked@plt>
  402908:	ldur	w8, [x29, #-164]
  40290c:	mov	w9, #0x2a                  	// #42
  402910:	cmp	w8, #0x0
  402914:	ldr	w8, [sp, #24]
  402918:	csel	w9, w9, w8, ne  // ne = any
  40291c:	mov	w0, w9
  402920:	bl	401730 <putchar_unlocked@plt>
  402924:	ldur	x10, [x29, #-160]
  402928:	ldurb	w8, [x29, #-166]
  40292c:	mov	x0, x10
  402930:	and	w1, w8, #0x1
  402934:	bl	403598 <ferror@plt+0x1c38>
  402938:	ldr	x8, [sp, #232]
  40293c:	ldrb	w0, [x8]
  402940:	bl	401730 <putchar_unlocked@plt>
  402944:	ldur	x8, [x29, #-152]
  402948:	add	x8, x8, #0x8
  40294c:	stur	x8, [x29, #-152]
  402950:	b	4026f4 <ferror@plt+0xd94>
  402954:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402958:	add	x8, x8, #0x2f0
  40295c:	ldrb	w9, [x8]
  402960:	tbnz	w9, #0, 402968 <ferror@plt+0x1008>
  402964:	b	4029b4 <ferror@plt+0x1054>
  402968:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40296c:	add	x8, x8, #0x2b0
  402970:	ldr	x0, [x8]
  402974:	bl	40e2bc <ferror@plt+0xc95c>
  402978:	mov	w9, #0xffffffff            	// #-1
  40297c:	cmp	w0, w9
  402980:	b.ne	4029b4 <ferror@plt+0x1054>  // b.any
  402984:	bl	401910 <__errno_location@plt>
  402988:	ldr	w1, [x0]
  40298c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402990:	add	x0, x0, #0xc08
  402994:	str	w1, [sp, #20]
  402998:	bl	401930 <gettext@plt>
  40299c:	mov	w8, #0x1                   	// #1
  4029a0:	str	x0, [sp, #8]
  4029a4:	mov	w0, w8
  4029a8:	ldr	w1, [sp, #20]
  4029ac:	ldr	x2, [sp, #8]
  4029b0:	bl	401620 <error@plt>
  4029b4:	ldurb	w8, [x29, #-105]
  4029b8:	mov	w9, #0x1                   	// #1
  4029bc:	mov	w10, wzr
  4029c0:	tst	w8, #0x1
  4029c4:	csel	w0, w10, w9, ne  // ne = any
  4029c8:	add	sp, sp, #0x210
  4029cc:	ldp	x20, x19, [sp, #48]
  4029d0:	ldp	x22, x21, [sp, #32]
  4029d4:	ldp	x28, x23, [sp, #16]
  4029d8:	ldp	x29, x30, [sp], #64
  4029dc:	ret
  4029e0:	sub	sp, sp, #0x20
  4029e4:	mov	x8, xzr
  4029e8:	str	x0, [sp, #24]
  4029ec:	str	x1, [sp, #16]
  4029f0:	ldr	x9, [sp, #24]
  4029f4:	str	x9, [sp, #8]
  4029f8:	ldr	x9, [sp, #8]
  4029fc:	ldr	x10, [sp, #16]
  402a00:	add	x9, x9, x10
  402a04:	mov	x10, #0xffffffffffffffff    	// #-1
  402a08:	add	x9, x9, x10
  402a0c:	str	x9, [sp]
  402a10:	ldr	x9, [sp]
  402a14:	ldr	x10, [sp]
  402a18:	ldr	x11, [sp, #16]
  402a1c:	udiv	x12, x10, x11
  402a20:	mul	x11, x12, x11
  402a24:	subs	x10, x10, x11
  402a28:	subs	x8, x8, x10
  402a2c:	add	x0, x9, x8
  402a30:	add	sp, sp, #0x20
  402a34:	ret
  402a38:	sub	sp, sp, #0x10
  402a3c:	str	x0, [sp, #8]
  402a40:	ldr	x0, [sp, #8]
  402a44:	add	sp, sp, #0x10
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-32]!
  402a50:	str	x28, [sp, #16]
  402a54:	mov	x29, sp
  402a58:	sub	sp, sp, #0x200
  402a5c:	mov	w8, #0x0                   	// #0
  402a60:	mov	x1, #0x8                   	// #8
  402a64:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  402a68:	add	x9, x9, #0x3dc
  402a6c:	adrp	x10, 422000 <ferror@plt+0x206a0>
  402a70:	add	x10, x10, #0x2d0
  402a74:	adrp	x11, 410000 <ferror@plt+0xe6a0>
  402a78:	add	x11, x11, #0x98d
  402a7c:	mov	w12, #0x1                   	// #1
  402a80:	sub	x13, x29, #0x82
  402a84:	stur	x0, [x29, #-16]
  402a88:	stur	xzr, [x29, #-32]
  402a8c:	stur	xzr, [x29, #-40]
  402a90:	stur	xzr, [x29, #-48]
  402a94:	stur	xzr, [x29, #-56]
  402a98:	sturb	w8, [x29, #-57]
  402a9c:	sturb	w8, [x29, #-58]
  402aa0:	mov	x0, x13
  402aa4:	stur	x9, [x29, #-240]
  402aa8:	stur	x10, [x29, #-248]
  402aac:	str	x11, [sp, #256]
  402ab0:	str	w12, [sp, #252]
  402ab4:	bl	4029e0 <ferror@plt+0x1080>
  402ab8:	stur	x0, [x29, #-144]
  402abc:	ldur	x0, [x29, #-16]
  402ac0:	ldur	x1, [x29, #-240]
  402ac4:	bl	401810 <strcmp@plt>
  402ac8:	cmp	w0, #0x0
  402acc:	cset	w8, eq  // eq = none
  402ad0:	ldr	w12, [sp, #252]
  402ad4:	and	w8, w8, w12
  402ad8:	sturb	w8, [x29, #-169]
  402adc:	ldurb	w8, [x29, #-169]
  402ae0:	tbnz	w8, #0, 402ae8 <ferror@plt+0x1188>
  402ae4:	b	402b1c <ferror@plt+0x11bc>
  402ae8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402aec:	add	x8, x8, #0x2f0
  402af0:	mov	w9, #0x1                   	// #1
  402af4:	strb	w9, [x8]
  402af8:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402afc:	add	x0, x0, #0xc08
  402b00:	bl	401930 <gettext@plt>
  402b04:	stur	x0, [x29, #-16]
  402b08:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402b0c:	add	x8, x8, #0x2b0
  402b10:	ldr	x8, [x8]
  402b14:	stur	x8, [x29, #-24]
  402b18:	b	402b90 <ferror@plt+0x1230>
  402b1c:	ldur	x0, [x29, #-16]
  402b20:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  402b24:	add	x1, x1, #0xe54
  402b28:	bl	40a55c <ferror@plt+0x8bfc>
  402b2c:	stur	x0, [x29, #-24]
  402b30:	ldur	x8, [x29, #-24]
  402b34:	cbnz	x8, 402b90 <ferror@plt+0x1230>
  402b38:	bl	401910 <__errno_location@plt>
  402b3c:	ldr	w1, [x0]
  402b40:	ldur	x2, [x29, #-16]
  402b44:	mov	w8, wzr
  402b48:	mov	w0, w8
  402b4c:	mov	w9, #0x3                   	// #3
  402b50:	str	w1, [sp, #248]
  402b54:	mov	w1, w9
  402b58:	str	w8, [sp, #244]
  402b5c:	bl	40c5ec <ferror@plt+0xac8c>
  402b60:	ldr	w8, [sp, #244]
  402b64:	str	x0, [sp, #232]
  402b68:	mov	w0, w8
  402b6c:	ldr	w1, [sp, #248]
  402b70:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  402b74:	add	x2, x2, #0x384
  402b78:	ldr	x3, [sp, #232]
  402b7c:	bl	401620 <error@plt>
  402b80:	mov	w8, wzr
  402b84:	and	w8, w8, #0x1
  402b88:	sturb	w8, [x29, #-1]
  402b8c:	b	4032e4 <ferror@plt+0x1984>
  402b90:	mov	x8, xzr
  402b94:	stur	xzr, [x29, #-152]
  402b98:	stur	x8, [x29, #-160]
  402b9c:	stur	xzr, [x29, #-168]
  402ba0:	ldur	x8, [x29, #-152]
  402ba4:	add	x8, x8, #0x1
  402ba8:	stur	x8, [x29, #-152]
  402bac:	ldur	x8, [x29, #-152]
  402bb0:	cbnz	x8, 402bf8 <ferror@plt+0x1298>
  402bb4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402bb8:	add	x0, x0, #0xdde
  402bbc:	bl	401930 <gettext@plt>
  402bc0:	ldur	x2, [x29, #-16]
  402bc4:	mov	w8, wzr
  402bc8:	str	x0, [sp, #224]
  402bcc:	mov	w0, w8
  402bd0:	mov	w1, #0x3                   	// #3
  402bd4:	str	w8, [sp, #220]
  402bd8:	bl	40c5ec <ferror@plt+0xac8c>
  402bdc:	mov	w8, #0x1                   	// #1
  402be0:	str	x0, [sp, #208]
  402be4:	mov	w0, w8
  402be8:	ldr	w1, [sp, #220]
  402bec:	ldr	x2, [sp, #224]
  402bf0:	ldr	x3, [sp, #208]
  402bf4:	bl	401620 <error@plt>
  402bf8:	ldur	x2, [x29, #-24]
  402bfc:	sub	x0, x29, #0xa0
  402c00:	sub	x1, x29, #0xa8
  402c04:	bl	401850 <getline@plt>
  402c08:	stur	x0, [x29, #-208]
  402c0c:	ldur	x8, [x29, #-208]
  402c10:	cmp	x8, #0x0
  402c14:	cset	w9, gt
  402c18:	tbnz	w9, #0, 402c20 <ferror@plt+0x12c0>
  402c1c:	b	402fe0 <ferror@plt+0x1680>
  402c20:	ldur	x8, [x29, #-160]
  402c24:	ldrb	w9, [x8]
  402c28:	cmp	w9, #0x23
  402c2c:	b.ne	402c34 <ferror@plt+0x12d4>  // b.any
  402c30:	b	402fac <ferror@plt+0x164c>
  402c34:	ldur	x8, [x29, #-160]
  402c38:	ldur	x9, [x29, #-208]
  402c3c:	subs	x9, x9, #0x1
  402c40:	ldrb	w10, [x8, x9]
  402c44:	cmp	w10, #0xa
  402c48:	b.ne	402c68 <ferror@plt+0x1308>  // b.any
  402c4c:	ldur	x8, [x29, #-160]
  402c50:	ldur	x9, [x29, #-208]
  402c54:	subs	x9, x9, #0x1
  402c58:	stur	x9, [x29, #-208]
  402c5c:	add	x8, x8, x9
  402c60:	mov	w10, #0x0                   	// #0
  402c64:	strb	w10, [x8]
  402c68:	ldur	x0, [x29, #-160]
  402c6c:	ldur	x1, [x29, #-208]
  402c70:	sub	x2, x29, #0xc8
  402c74:	sub	x3, x29, #0xbc
  402c78:	sub	x4, x29, #0xb8
  402c7c:	bl	403664 <ferror@plt+0x1d04>
  402c80:	tbnz	w0, #0, 402c88 <ferror@plt+0x1328>
  402c84:	b	402ca8 <ferror@plt+0x1348>
  402c88:	ldurb	w8, [x29, #-169]
  402c8c:	tbnz	w8, #0, 402c94 <ferror@plt+0x1334>
  402c90:	b	402d28 <ferror@plt+0x13c8>
  402c94:	ldur	x0, [x29, #-184]
  402c98:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  402c9c:	add	x1, x1, #0x3dc
  402ca0:	bl	401810 <strcmp@plt>
  402ca4:	cbnz	w0, 402d28 <ferror@plt+0x13c8>
  402ca8:	ldur	x8, [x29, #-32]
  402cac:	add	x8, x8, #0x1
  402cb0:	stur	x8, [x29, #-32]
  402cb4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402cb8:	add	x8, x8, #0x2d1
  402cbc:	ldrb	w9, [x8]
  402cc0:	tbnz	w9, #0, 402cc8 <ferror@plt+0x1368>
  402cc4:	b	402d18 <ferror@plt+0x13b8>
  402cc8:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402ccc:	add	x0, x0, #0xdfa
  402cd0:	bl	401930 <gettext@plt>
  402cd4:	ldur	x2, [x29, #-16]
  402cd8:	mov	w8, wzr
  402cdc:	str	x0, [sp, #200]
  402ce0:	mov	w0, w8
  402ce4:	mov	w1, #0x3                   	// #3
  402ce8:	str	w8, [sp, #196]
  402cec:	bl	40c5ec <ferror@plt+0xac8c>
  402cf0:	ldur	x4, [x29, #-152]
  402cf4:	ldr	w8, [sp, #196]
  402cf8:	str	x0, [sp, #184]
  402cfc:	mov	w0, w8
  402d00:	mov	w1, w8
  402d04:	ldr	x2, [sp, #200]
  402d08:	ldr	x3, [sp, #184]
  402d0c:	adrp	x5, 40f000 <ferror@plt+0xd6a0>
  402d10:	add	x5, x5, #0x3e6
  402d14:	bl	401620 <error@plt>
  402d18:	ldur	x8, [x29, #-40]
  402d1c:	add	x8, x8, #0x1
  402d20:	stur	x8, [x29, #-40]
  402d24:	b	402fac <ferror@plt+0x164c>
  402d28:	ldur	x8, [x29, #-248]
  402d2c:	ldrb	w9, [x8]
  402d30:	mov	w10, #0x0                   	// #0
  402d34:	str	w10, [sp, #180]
  402d38:	tbnz	w9, #0, 402d54 <ferror@plt+0x13f4>
  402d3c:	ldur	x0, [x29, #-184]
  402d40:	mov	w1, #0xa                   	// #10
  402d44:	bl	401880 <strchr@plt>
  402d48:	cmp	x0, #0x0
  402d4c:	cset	w8, ne  // ne = any
  402d50:	str	w8, [sp, #180]
  402d54:	ldr	w8, [sp, #180]
  402d58:	mov	w9, #0x1                   	// #1
  402d5c:	and	w8, w8, w9
  402d60:	sturb	w8, [x29, #-211]
  402d64:	mov	w8, #0x1                   	// #1
  402d68:	sturb	w8, [x29, #-57]
  402d6c:	ldur	x0, [x29, #-184]
  402d70:	ldur	x2, [x29, #-144]
  402d74:	sub	x1, x29, #0xbc
  402d78:	sub	x3, x29, #0xd2
  402d7c:	bl	4032fc <ferror@plt+0x199c>
  402d80:	and	w8, w0, #0x1
  402d84:	sturb	w8, [x29, #-209]
  402d88:	ldurb	w8, [x29, #-209]
  402d8c:	tbnz	w8, #0, 402df0 <ferror@plt+0x1490>
  402d90:	ldur	x8, [x29, #-56]
  402d94:	add	x8, x8, #0x1
  402d98:	stur	x8, [x29, #-56]
  402d9c:	ldur	x8, [x29, #-248]
  402da0:	ldrb	w9, [x8]
  402da4:	tbnz	w9, #0, 402dec <ferror@plt+0x148c>
  402da8:	ldurb	w8, [x29, #-211]
  402dac:	tbnz	w8, #0, 402db4 <ferror@plt+0x1454>
  402db0:	b	402dbc <ferror@plt+0x145c>
  402db4:	mov	w0, #0x5c                  	// #92
  402db8:	bl	401730 <putchar_unlocked@plt>
  402dbc:	ldur	x0, [x29, #-184]
  402dc0:	ldurb	w8, [x29, #-211]
  402dc4:	and	w1, w8, #0x1
  402dc8:	bl	403598 <ferror@plt+0x1c38>
  402dcc:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402dd0:	add	x0, x0, #0xe29
  402dd4:	bl	401930 <gettext@plt>
  402dd8:	ldr	x9, [sp, #256]
  402ddc:	str	x0, [sp, #168]
  402de0:	mov	x0, x9
  402de4:	ldr	x1, [sp, #168]
  402de8:	bl	4018f0 <printf@plt>
  402dec:	b	402fac <ferror@plt+0x164c>
  402df0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402df4:	add	x8, x8, #0x2d3
  402df8:	ldrb	w9, [x8]
  402dfc:	tbnz	w9, #0, 402e04 <ferror@plt+0x14a4>
  402e00:	b	402e14 <ferror@plt+0x14b4>
  402e04:	ldurb	w8, [x29, #-210]
  402e08:	tbnz	w8, #0, 402e10 <ferror@plt+0x14b0>
  402e0c:	b	402e14 <ferror@plt+0x14b4>
  402e10:	b	402fac <ferror@plt+0x164c>
  402e14:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402e18:	add	x8, x8, #0x2e8
  402e1c:	ldr	x8, [x8]
  402e20:	mov	x9, #0x2                   	// #2
  402e24:	udiv	x8, x8, x9
  402e28:	stur	x8, [x29, #-224]
  402e2c:	stur	xzr, [x29, #-232]
  402e30:	ldur	x8, [x29, #-232]
  402e34:	ldur	x9, [x29, #-224]
  402e38:	cmp	x8, x9
  402e3c:	b.cs	402ed0 <ferror@plt+0x1570>  // b.hs, b.nlast
  402e40:	ldur	x8, [x29, #-200]
  402e44:	ldur	x9, [x29, #-232]
  402e48:	mov	x10, #0x2                   	// #2
  402e4c:	mul	x9, x10, x9
  402e50:	ldrb	w0, [x8, x9]
  402e54:	bl	401920 <tolower@plt>
  402e58:	ldur	x8, [x29, #-144]
  402e5c:	ldur	x9, [x29, #-232]
  402e60:	ldrb	w11, [x8, x9]
  402e64:	asr	w11, w11, #4
  402e68:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  402e6c:	add	x8, x8, #0x208
  402e70:	ldrb	w11, [x8, w11, sxtw]
  402e74:	cmp	w0, w11
  402e78:	b.ne	402ebc <ferror@plt+0x155c>  // b.any
  402e7c:	ldur	x8, [x29, #-200]
  402e80:	ldur	x9, [x29, #-232]
  402e84:	mov	x10, #0x2                   	// #2
  402e88:	mul	x9, x10, x9
  402e8c:	add	x9, x9, #0x1
  402e90:	ldrb	w0, [x8, x9]
  402e94:	bl	401920 <tolower@plt>
  402e98:	ldur	x8, [x29, #-144]
  402e9c:	ldur	x9, [x29, #-232]
  402ea0:	ldrb	w11, [x8, x9]
  402ea4:	and	w11, w11, #0xf
  402ea8:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  402eac:	add	x8, x8, #0x208
  402eb0:	ldrb	w11, [x8, w11, sxtw]
  402eb4:	cmp	w0, w11
  402eb8:	b.eq	402ec0 <ferror@plt+0x1560>  // b.none
  402ebc:	b	402ed0 <ferror@plt+0x1570>
  402ec0:	ldur	x8, [x29, #-232]
  402ec4:	add	x8, x8, #0x1
  402ec8:	stur	x8, [x29, #-232]
  402ecc:	b	402e30 <ferror@plt+0x14d0>
  402ed0:	ldur	x8, [x29, #-232]
  402ed4:	ldur	x9, [x29, #-224]
  402ed8:	cmp	x8, x9
  402edc:	b.eq	402ef0 <ferror@plt+0x1590>  // b.none
  402ee0:	ldur	x8, [x29, #-48]
  402ee4:	add	x8, x8, #0x1
  402ee8:	stur	x8, [x29, #-48]
  402eec:	b	402ef8 <ferror@plt+0x1598>
  402ef0:	mov	w8, #0x1                   	// #1
  402ef4:	sturb	w8, [x29, #-58]
  402ef8:	ldur	x8, [x29, #-248]
  402efc:	ldrb	w9, [x8]
  402f00:	tbnz	w9, #0, 402fac <ferror@plt+0x164c>
  402f04:	ldur	x8, [x29, #-232]
  402f08:	ldur	x9, [x29, #-224]
  402f0c:	cmp	x8, x9
  402f10:	b.ne	402f24 <ferror@plt+0x15c4>  // b.any
  402f14:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402f18:	add	x8, x8, #0x2d2
  402f1c:	ldrb	w9, [x8]
  402f20:	tbnz	w9, #0, 402f48 <ferror@plt+0x15e8>
  402f24:	ldurb	w8, [x29, #-211]
  402f28:	tbnz	w8, #0, 402f30 <ferror@plt+0x15d0>
  402f2c:	b	402f38 <ferror@plt+0x15d8>
  402f30:	mov	w0, #0x5c                  	// #92
  402f34:	bl	401730 <putchar_unlocked@plt>
  402f38:	ldur	x0, [x29, #-184]
  402f3c:	ldurb	w8, [x29, #-211]
  402f40:	and	w1, w8, #0x1
  402f44:	bl	403598 <ferror@plt+0x1c38>
  402f48:	ldur	x8, [x29, #-232]
  402f4c:	ldur	x9, [x29, #-224]
  402f50:	cmp	x8, x9
  402f54:	b.eq	402f7c <ferror@plt+0x161c>  // b.none
  402f58:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402f5c:	add	x0, x0, #0xe3d
  402f60:	bl	401930 <gettext@plt>
  402f64:	ldr	x8, [sp, #256]
  402f68:	str	x0, [sp, #160]
  402f6c:	mov	x0, x8
  402f70:	ldr	x1, [sp, #160]
  402f74:	bl	4018f0 <printf@plt>
  402f78:	b	402fac <ferror@plt+0x164c>
  402f7c:	adrp	x8, 422000 <ferror@plt+0x206a0>
  402f80:	add	x8, x8, #0x2d2
  402f84:	ldrb	w9, [x8]
  402f88:	tbnz	w9, #0, 402fac <ferror@plt+0x164c>
  402f8c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402f90:	add	x0, x0, #0xe44
  402f94:	bl	401930 <gettext@plt>
  402f98:	ldr	x8, [sp, #256]
  402f9c:	str	x0, [sp, #152]
  402fa0:	mov	x0, x8
  402fa4:	ldr	x1, [sp, #152]
  402fa8:	bl	4018f0 <printf@plt>
  402fac:	ldur	x0, [x29, #-24]
  402fb0:	bl	401890 <feof_unlocked@plt>
  402fb4:	mov	w8, #0x0                   	// #0
  402fb8:	str	w8, [sp, #148]
  402fbc:	cbnz	w0, 402fd8 <ferror@plt+0x1678>
  402fc0:	ldur	x0, [x29, #-24]
  402fc4:	bl	401630 <ferror_unlocked@plt>
  402fc8:	cmp	w0, #0x0
  402fcc:	cset	w8, ne  // ne = any
  402fd0:	eor	w8, w8, #0x1
  402fd4:	str	w8, [sp, #148]
  402fd8:	ldr	w8, [sp, #148]
  402fdc:	tbnz	w8, #0, 402ba0 <ferror@plt+0x1240>
  402fe0:	ldur	x0, [x29, #-160]
  402fe4:	bl	401860 <free@plt>
  402fe8:	ldur	x0, [x29, #-24]
  402fec:	bl	401630 <ferror_unlocked@plt>
  402ff0:	cbz	w0, 403048 <ferror@plt+0x16e8>
  402ff4:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  402ff8:	add	x0, x0, #0xe47
  402ffc:	bl	401930 <gettext@plt>
  403000:	ldur	x2, [x29, #-16]
  403004:	mov	w8, wzr
  403008:	str	x0, [sp, #136]
  40300c:	mov	w0, w8
  403010:	mov	w1, #0x3                   	// #3
  403014:	str	w8, [sp, #132]
  403018:	bl	40c5ec <ferror@plt+0xac8c>
  40301c:	ldr	w8, [sp, #132]
  403020:	str	x0, [sp, #120]
  403024:	mov	w0, w8
  403028:	mov	w1, w8
  40302c:	ldr	x2, [sp, #136]
  403030:	ldr	x3, [sp, #120]
  403034:	bl	401620 <error@plt>
  403038:	mov	w8, wzr
  40303c:	and	w8, w8, #0x1
  403040:	sturb	w8, [x29, #-1]
  403044:	b	4032e4 <ferror@plt+0x1984>
  403048:	ldurb	w8, [x29, #-169]
  40304c:	tbnz	w8, #0, 4030b4 <ferror@plt+0x1754>
  403050:	ldur	x0, [x29, #-24]
  403054:	bl	40e2bc <ferror@plt+0xc95c>
  403058:	cbz	w0, 4030b4 <ferror@plt+0x1754>
  40305c:	bl	401910 <__errno_location@plt>
  403060:	ldr	w1, [x0]
  403064:	ldur	x2, [x29, #-16]
  403068:	mov	w8, wzr
  40306c:	mov	w0, w8
  403070:	mov	w9, #0x3                   	// #3
  403074:	str	w1, [sp, #116]
  403078:	mov	w1, w9
  40307c:	str	w8, [sp, #112]
  403080:	bl	40c5ec <ferror@plt+0xac8c>
  403084:	ldr	w8, [sp, #112]
  403088:	str	x0, [sp, #104]
  40308c:	mov	w0, w8
  403090:	ldr	w1, [sp, #116]
  403094:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  403098:	add	x2, x2, #0x384
  40309c:	ldr	x3, [sp, #104]
  4030a0:	bl	401620 <error@plt>
  4030a4:	mov	w8, wzr
  4030a8:	and	w8, w8, #0x1
  4030ac:	sturb	w8, [x29, #-1]
  4030b0:	b	4032e4 <ferror@plt+0x1984>
  4030b4:	ldurb	w8, [x29, #-57]
  4030b8:	tbnz	w8, #0, 40310c <ferror@plt+0x17ac>
  4030bc:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  4030c0:	add	x0, x0, #0xe56
  4030c4:	bl	401930 <gettext@plt>
  4030c8:	ldur	x2, [x29, #-16]
  4030cc:	mov	w8, wzr
  4030d0:	str	x0, [sp, #96]
  4030d4:	mov	w0, w8
  4030d8:	mov	w1, #0x3                   	// #3
  4030dc:	str	w8, [sp, #92]
  4030e0:	bl	40c5ec <ferror@plt+0xac8c>
  4030e4:	ldr	w8, [sp, #92]
  4030e8:	str	x0, [sp, #80]
  4030ec:	mov	w0, w8
  4030f0:	mov	w1, w8
  4030f4:	ldr	x2, [sp, #96]
  4030f8:	ldr	x3, [sp, #80]
  4030fc:	adrp	x4, 40f000 <ferror@plt+0xd6a0>
  403100:	add	x4, x4, #0x3e6
  403104:	bl	401620 <error@plt>
  403108:	b	40325c <ferror@plt+0x18fc>
  40310c:	ldur	x8, [x29, #-248]
  403110:	ldrb	w9, [x8]
  403114:	tbnz	w9, #0, 40325c <ferror@plt+0x18fc>
  403118:	ldur	x8, [x29, #-32]
  40311c:	cbz	x8, 403164 <ferror@plt+0x1804>
  403120:	ldur	x0, [x29, #-32]
  403124:	bl	403d78 <ferror@plt+0x2418>
  403128:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  40312c:	add	x8, x8, #0xe88
  403130:	str	x0, [sp, #72]
  403134:	mov	x0, x8
  403138:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  40313c:	add	x1, x1, #0xeb2
  403140:	ldr	x2, [sp, #72]
  403144:	bl	4015c0 <ngettext@plt>
  403148:	ldur	x3, [x29, #-32]
  40314c:	mov	w9, wzr
  403150:	str	x0, [sp, #64]
  403154:	mov	w0, w9
  403158:	mov	w1, w9
  40315c:	ldr	x2, [sp, #64]
  403160:	bl	401620 <error@plt>
  403164:	ldur	x8, [x29, #-56]
  403168:	cbz	x8, 4031b0 <ferror@plt+0x1850>
  40316c:	ldur	x0, [x29, #-56]
  403170:	bl	403d78 <ferror@plt+0x2418>
  403174:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  403178:	add	x8, x8, #0xede
  40317c:	str	x0, [sp, #56]
  403180:	mov	x0, x8
  403184:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  403188:	add	x1, x1, #0xf09
  40318c:	ldr	x2, [sp, #56]
  403190:	bl	4015c0 <ngettext@plt>
  403194:	ldur	x3, [x29, #-56]
  403198:	mov	w9, wzr
  40319c:	str	x0, [sp, #48]
  4031a0:	mov	w0, w9
  4031a4:	mov	w1, w9
  4031a8:	ldr	x2, [sp, #48]
  4031ac:	bl	401620 <error@plt>
  4031b0:	ldur	x8, [x29, #-48]
  4031b4:	cbz	x8, 4031fc <ferror@plt+0x189c>
  4031b8:	ldur	x0, [x29, #-48]
  4031bc:	bl	403d78 <ferror@plt+0x2418>
  4031c0:	adrp	x8, 40f000 <ferror@plt+0xd6a0>
  4031c4:	add	x8, x8, #0xf35
  4031c8:	str	x0, [sp, #40]
  4031cc:	mov	x0, x8
  4031d0:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  4031d4:	add	x1, x1, #0xf62
  4031d8:	ldr	x2, [sp, #40]
  4031dc:	bl	4015c0 <ngettext@plt>
  4031e0:	ldur	x3, [x29, #-48]
  4031e4:	mov	w9, wzr
  4031e8:	str	x0, [sp, #32]
  4031ec:	mov	w0, w9
  4031f0:	mov	w1, w9
  4031f4:	ldr	x2, [sp, #32]
  4031f8:	bl	401620 <error@plt>
  4031fc:	adrp	x8, 422000 <ferror@plt+0x206a0>
  403200:	add	x8, x8, #0x2d3
  403204:	ldrb	w9, [x8]
  403208:	tbnz	w9, #0, 403210 <ferror@plt+0x18b0>
  40320c:	b	40325c <ferror@plt+0x18fc>
  403210:	ldurb	w8, [x29, #-58]
  403214:	tbnz	w8, #0, 40325c <ferror@plt+0x18fc>
  403218:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  40321c:	add	x0, x0, #0xf90
  403220:	bl	401930 <gettext@plt>
  403224:	ldur	x2, [x29, #-16]
  403228:	mov	w8, wzr
  40322c:	str	x0, [sp, #24]
  403230:	mov	w0, w8
  403234:	mov	w1, #0x3                   	// #3
  403238:	str	w8, [sp, #20]
  40323c:	bl	40c5ec <ferror@plt+0xac8c>
  403240:	ldr	w8, [sp, #20]
  403244:	str	x0, [sp, #8]
  403248:	mov	w0, w8
  40324c:	mov	w1, w8
  403250:	ldr	x2, [sp, #24]
  403254:	ldr	x3, [sp, #8]
  403258:	bl	401620 <error@plt>
  40325c:	ldurb	w8, [x29, #-57]
  403260:	mov	w9, #0x0                   	// #0
  403264:	str	w9, [sp, #4]
  403268:	tbnz	w8, #0, 403270 <ferror@plt+0x1910>
  40326c:	b	4032d8 <ferror@plt+0x1978>
  403270:	ldurb	w8, [x29, #-58]
  403274:	mov	w9, #0x0                   	// #0
  403278:	str	w9, [sp, #4]
  40327c:	tbnz	w8, #0, 403284 <ferror@plt+0x1924>
  403280:	b	4032d8 <ferror@plt+0x1978>
  403284:	ldur	x8, [x29, #-48]
  403288:	mov	w9, #0x0                   	// #0
  40328c:	str	w9, [sp, #4]
  403290:	cbnz	x8, 4032d8 <ferror@plt+0x1978>
  403294:	ldur	x8, [x29, #-56]
  403298:	mov	w9, #0x0                   	// #0
  40329c:	str	w9, [sp, #4]
  4032a0:	cbnz	x8, 4032d8 <ferror@plt+0x1978>
  4032a4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4032a8:	add	x8, x8, #0x2d4
  4032ac:	ldrb	w9, [x8]
  4032b0:	mov	w10, #0x1                   	// #1
  4032b4:	str	w10, [sp]
  4032b8:	tbnz	w9, #0, 4032c0 <ferror@plt+0x1960>
  4032bc:	b	4032d0 <ferror@plt+0x1970>
  4032c0:	ldur	x8, [x29, #-40]
  4032c4:	cmp	x8, #0x0
  4032c8:	cset	w9, eq  // eq = none
  4032cc:	str	w9, [sp]
  4032d0:	ldr	w8, [sp]
  4032d4:	str	w8, [sp, #4]
  4032d8:	ldr	w8, [sp, #4]
  4032dc:	and	w8, w8, #0x1
  4032e0:	sturb	w8, [x29, #-1]
  4032e4:	ldurb	w8, [x29, #-1]
  4032e8:	and	w0, w8, #0x1
  4032ec:	add	sp, sp, #0x200
  4032f0:	ldr	x28, [sp, #16]
  4032f4:	ldp	x29, x30, [sp], #32
  4032f8:	ret
  4032fc:	sub	sp, sp, #0x90
  403300:	stp	x29, x30, [sp, #128]
  403304:	add	x29, sp, #0x80
  403308:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40330c:	add	x8, x8, #0x3dc
  403310:	mov	w9, #0x0                   	// #0
  403314:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  403318:	add	x10, x10, #0x384
  40331c:	stur	x0, [x29, #-16]
  403320:	stur	x1, [x29, #-24]
  403324:	stur	x2, [x29, #-32]
  403328:	stur	x3, [x29, #-40]
  40332c:	ldur	x0, [x29, #-16]
  403330:	mov	x1, x8
  403334:	stur	w9, [x29, #-60]
  403338:	str	x10, [sp, #56]
  40333c:	bl	401810 <strcmp@plt>
  403340:	cmp	w0, #0x0
  403344:	cset	w9, eq  // eq = none
  403348:	and	w9, w9, #0x1
  40334c:	sturb	w9, [x29, #-53]
  403350:	ldur	x8, [x29, #-40]
  403354:	ldur	w9, [x29, #-60]
  403358:	strb	w9, [x8]
  40335c:	ldurb	w11, [x29, #-53]
  403360:	tbnz	w11, #0, 403368 <ferror@plt+0x1a08>
  403364:	b	40338c <ferror@plt+0x1a2c>
  403368:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40336c:	add	x8, x8, #0x2f0
  403370:	mov	w9, #0x1                   	// #1
  403374:	strb	w9, [x8]
  403378:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40337c:	add	x8, x8, #0x2b0
  403380:	ldr	x8, [x8]
  403384:	stur	x8, [x29, #-48]
  403388:	b	40343c <ferror@plt+0x1adc>
  40338c:	ldur	x0, [x29, #-16]
  403390:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  403394:	add	x1, x1, #0xe54
  403398:	bl	40a55c <ferror@plt+0x8bfc>
  40339c:	stur	x0, [x29, #-48]
  4033a0:	ldur	x8, [x29, #-48]
  4033a4:	cbnz	x8, 40343c <ferror@plt+0x1adc>
  4033a8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4033ac:	add	x8, x8, #0x2d3
  4033b0:	ldrb	w9, [x8]
  4033b4:	tbnz	w9, #0, 4033bc <ferror@plt+0x1a5c>
  4033b8:	b	4033e8 <ferror@plt+0x1a88>
  4033bc:	bl	401910 <__errno_location@plt>
  4033c0:	ldr	w8, [x0]
  4033c4:	cmp	w8, #0x2
  4033c8:	b.ne	4033e8 <ferror@plt+0x1a88>  // b.any
  4033cc:	ldur	x8, [x29, #-40]
  4033d0:	mov	w9, #0x1                   	// #1
  4033d4:	strb	w9, [x8]
  4033d8:	mov	w9, #0x1                   	// #1
  4033dc:	and	w9, w9, #0x1
  4033e0:	sturb	w9, [x29, #-1]
  4033e4:	b	403584 <ferror@plt+0x1c24>
  4033e8:	bl	401910 <__errno_location@plt>
  4033ec:	ldr	w1, [x0]
  4033f0:	ldur	x2, [x29, #-16]
  4033f4:	mov	w8, wzr
  4033f8:	mov	w0, w8
  4033fc:	mov	w9, #0x3                   	// #3
  403400:	str	w1, [sp, #52]
  403404:	mov	w1, w9
  403408:	str	w8, [sp, #48]
  40340c:	bl	40c5ec <ferror@plt+0xac8c>
  403410:	ldr	w8, [sp, #48]
  403414:	str	x0, [sp, #40]
  403418:	mov	w0, w8
  40341c:	ldr	w1, [sp, #52]
  403420:	ldr	x2, [sp, #56]
  403424:	ldr	x3, [sp, #40]
  403428:	bl	401620 <error@plt>
  40342c:	mov	w8, wzr
  403430:	and	w8, w8, #0x1
  403434:	sturb	w8, [x29, #-1]
  403438:	b	403584 <ferror@plt+0x1c24>
  40343c:	ldur	x0, [x29, #-48]
  403440:	mov	w1, #0x2                   	// #2
  403444:	bl	40a518 <ferror@plt+0x8bb8>
  403448:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40344c:	add	x8, x8, #0x2e0
  403450:	ldr	w9, [x8]
  403454:	mov	w8, w9
  403458:	mov	x10, #0x8                   	// #8
  40345c:	mul	x8, x10, x8
  403460:	adrp	x10, 422000 <ferror@plt+0x206a0>
  403464:	add	x10, x10, #0x210
  403468:	add	x8, x10, x8
  40346c:	ldr	x8, [x8]
  403470:	ldur	x0, [x29, #-48]
  403474:	ldur	x1, [x29, #-32]
  403478:	adrp	x10, 422000 <ferror@plt+0x206a0>
  40347c:	add	x10, x10, #0x2c8
  403480:	ldr	x10, [x10]
  403484:	mov	x11, #0x8                   	// #8
  403488:	udiv	x2, x10, x11
  40348c:	blr	x8
  403490:	stur	w0, [x29, #-52]
  403494:	ldur	w9, [x29, #-52]
  403498:	cbz	w9, 403510 <ferror@plt+0x1bb0>
  40349c:	bl	401910 <__errno_location@plt>
  4034a0:	ldr	w1, [x0]
  4034a4:	ldur	x2, [x29, #-16]
  4034a8:	mov	w8, wzr
  4034ac:	mov	w0, w8
  4034b0:	mov	w9, #0x3                   	// #3
  4034b4:	str	w1, [sp, #36]
  4034b8:	mov	w1, w9
  4034bc:	str	w8, [sp, #32]
  4034c0:	bl	40c5ec <ferror@plt+0xac8c>
  4034c4:	ldr	w8, [sp, #32]
  4034c8:	str	x0, [sp, #24]
  4034cc:	mov	w0, w8
  4034d0:	ldr	w1, [sp, #36]
  4034d4:	ldr	x2, [sp, #56]
  4034d8:	ldr	x3, [sp, #24]
  4034dc:	bl	401620 <error@plt>
  4034e0:	ldur	x10, [x29, #-48]
  4034e4:	adrp	x11, 422000 <ferror@plt+0x206a0>
  4034e8:	add	x11, x11, #0x2b0
  4034ec:	ldr	x11, [x11]
  4034f0:	cmp	x10, x11
  4034f4:	b.eq	403500 <ferror@plt+0x1ba0>  // b.none
  4034f8:	ldur	x0, [x29, #-48]
  4034fc:	bl	40e2bc <ferror@plt+0xc95c>
  403500:	mov	w8, wzr
  403504:	and	w8, w8, #0x1
  403508:	sturb	w8, [x29, #-1]
  40350c:	b	403584 <ferror@plt+0x1c24>
  403510:	ldurb	w8, [x29, #-53]
  403514:	tbnz	w8, #0, 403578 <ferror@plt+0x1c18>
  403518:	ldur	x0, [x29, #-48]
  40351c:	bl	40e2bc <ferror@plt+0xc95c>
  403520:	cbz	w0, 403578 <ferror@plt+0x1c18>
  403524:	bl	401910 <__errno_location@plt>
  403528:	ldr	w1, [x0]
  40352c:	ldur	x2, [x29, #-16]
  403530:	mov	w8, wzr
  403534:	mov	w0, w8
  403538:	mov	w9, #0x3                   	// #3
  40353c:	str	w1, [sp, #20]
  403540:	mov	w1, w9
  403544:	str	w8, [sp, #16]
  403548:	bl	40c5ec <ferror@plt+0xac8c>
  40354c:	ldr	w8, [sp, #16]
  403550:	str	x0, [sp, #8]
  403554:	mov	w0, w8
  403558:	ldr	w1, [sp, #20]
  40355c:	ldr	x2, [sp, #56]
  403560:	ldr	x3, [sp, #8]
  403564:	bl	401620 <error@plt>
  403568:	mov	w8, wzr
  40356c:	and	w8, w8, #0x1
  403570:	sturb	w8, [x29, #-1]
  403574:	b	403584 <ferror@plt+0x1c24>
  403578:	mov	w8, #0x1                   	// #1
  40357c:	and	w8, w8, #0x1
  403580:	sturb	w8, [x29, #-1]
  403584:	ldurb	w8, [x29, #-1]
  403588:	and	w0, w8, #0x1
  40358c:	ldp	x29, x30, [sp, #128]
  403590:	add	sp, sp, #0x90
  403594:	ret
  403598:	sub	sp, sp, #0x30
  40359c:	stp	x29, x30, [sp, #32]
  4035a0:	add	x29, sp, #0x20
  4035a4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  4035a8:	add	x8, x8, #0x2a8
  4035ac:	stur	x0, [x29, #-8]
  4035b0:	and	w9, w1, #0x1
  4035b4:	sturb	w9, [x29, #-9]
  4035b8:	ldurb	w9, [x29, #-9]
  4035bc:	str	x8, [sp, #8]
  4035c0:	tbnz	w9, #0, 4035d8 <ferror@plt+0x1c78>
  4035c4:	ldur	x0, [x29, #-8]
  4035c8:	ldr	x8, [sp, #8]
  4035cc:	ldr	x1, [x8]
  4035d0:	bl	4018c0 <fputs_unlocked@plt>
  4035d4:	b	403658 <ferror@plt+0x1cf8>
  4035d8:	ldur	x8, [x29, #-8]
  4035dc:	ldrb	w9, [x8]
  4035e0:	cbz	w9, 403658 <ferror@plt+0x1cf8>
  4035e4:	ldur	x8, [x29, #-8]
  4035e8:	ldrb	w9, [x8]
  4035ec:	cmp	w9, #0xa
  4035f0:	str	w9, [sp, #4]
  4035f4:	b.eq	40360c <ferror@plt+0x1cac>  // b.none
  4035f8:	b	4035fc <ferror@plt+0x1c9c>
  4035fc:	ldr	w8, [sp, #4]
  403600:	cmp	w8, #0x5c
  403604:	b.eq	403624 <ferror@plt+0x1cc4>  // b.none
  403608:	b	40363c <ferror@plt+0x1cdc>
  40360c:	ldr	x8, [sp, #8]
  403610:	ldr	x1, [x8]
  403614:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  403618:	add	x0, x0, #0xfb1
  40361c:	bl	4018c0 <fputs_unlocked@plt>
  403620:	b	403648 <ferror@plt+0x1ce8>
  403624:	ldr	x8, [sp, #8]
  403628:	ldr	x1, [x8]
  40362c:	adrp	x0, 40f000 <ferror@plt+0xd6a0>
  403630:	add	x0, x0, #0xfb4
  403634:	bl	4018c0 <fputs_unlocked@plt>
  403638:	b	403648 <ferror@plt+0x1ce8>
  40363c:	ldur	x8, [x29, #-8]
  403640:	ldrb	w0, [x8]
  403644:	bl	401730 <putchar_unlocked@plt>
  403648:	ldur	x8, [x29, #-8]
  40364c:	add	x8, x8, #0x1
  403650:	stur	x8, [x29, #-8]
  403654:	b	4035d8 <ferror@plt+0x1c78>
  403658:	ldp	x29, x30, [sp, #32]
  40365c:	add	sp, sp, #0x30
  403660:	ret
  403664:	sub	sp, sp, #0xc0
  403668:	stp	x29, x30, [sp, #176]
  40366c:	add	x29, sp, #0xb0
  403670:	mov	w8, #0x0                   	// #0
  403674:	adrp	x9, 422000 <ferror@plt+0x206a0>
  403678:	add	x9, x9, #0x2e8
  40367c:	adrp	x10, 422000 <ferror@plt+0x206a0>
  403680:	add	x10, x10, #0x2e0
  403684:	adrp	x11, 422000 <ferror@plt+0x206a0>
  403688:	add	x11, x11, #0x200
  40368c:	adrp	x12, 422000 <ferror@plt+0x206a0>
  403690:	add	x12, x12, #0x2c8
  403694:	adrp	x13, 422000 <ferror@plt+0x206a0>
  403698:	add	x13, x13, #0x208
  40369c:	stur	x0, [x29, #-16]
  4036a0:	stur	x1, [x29, #-24]
  4036a4:	stur	x2, [x29, #-32]
  4036a8:	stur	x3, [x29, #-40]
  4036ac:	stur	x4, [x29, #-48]
  4036b0:	sturb	w8, [x29, #-49]
  4036b4:	stur	xzr, [x29, #-72]
  4036b8:	str	x9, [sp, #56]
  4036bc:	str	x10, [sp, #48]
  4036c0:	str	x11, [sp, #40]
  4036c4:	str	x12, [sp, #32]
  4036c8:	str	x13, [sp, #24]
  4036cc:	ldur	x8, [x29, #-16]
  4036d0:	ldur	x9, [x29, #-72]
  4036d4:	ldrb	w10, [x8, x9]
  4036d8:	mov	w11, #0x1                   	// #1
  4036dc:	cmp	w10, #0x20
  4036e0:	str	w11, [sp, #20]
  4036e4:	b.eq	403700 <ferror@plt+0x1da0>  // b.none
  4036e8:	ldur	x8, [x29, #-16]
  4036ec:	ldur	x9, [x29, #-72]
  4036f0:	ldrb	w10, [x8, x9]
  4036f4:	cmp	w10, #0x9
  4036f8:	cset	w10, eq  // eq = none
  4036fc:	str	w10, [sp, #20]
  403700:	ldr	w8, [sp, #20]
  403704:	tbnz	w8, #0, 40370c <ferror@plt+0x1dac>
  403708:	b	40371c <ferror@plt+0x1dbc>
  40370c:	ldur	x8, [x29, #-72]
  403710:	add	x8, x8, #0x1
  403714:	stur	x8, [x29, #-72]
  403718:	b	4036cc <ferror@plt+0x1d6c>
  40371c:	ldur	x8, [x29, #-16]
  403720:	ldur	x9, [x29, #-72]
  403724:	ldrb	w10, [x8, x9]
  403728:	cmp	w10, #0x5c
  40372c:	b.ne	403744 <ferror@plt+0x1de4>  // b.any
  403730:	ldur	x8, [x29, #-72]
  403734:	add	x8, x8, #0x1
  403738:	stur	x8, [x29, #-72]
  40373c:	mov	w9, #0x1                   	// #1
  403740:	sturb	w9, [x29, #-49]
  403744:	mov	x8, #0x6                   	// #6
  403748:	stur	x8, [x29, #-64]
  40374c:	ldur	x8, [x29, #-16]
  403750:	ldur	x9, [x29, #-72]
  403754:	add	x0, x8, x9
  403758:	ldur	x2, [x29, #-64]
  40375c:	adrp	x1, 40f000 <ferror@plt+0xd6a0>
  403760:	add	x1, x1, #0x3e6
  403764:	bl	4016e0 <strncmp@plt>
  403768:	cbnz	w0, 403ab0 <ferror@plt+0x2150>
  40376c:	ldur	x8, [x29, #-64]
  403770:	ldur	x9, [x29, #-72]
  403774:	add	x8, x9, x8
  403778:	stur	x8, [x29, #-72]
  40377c:	ldur	x8, [x29, #-16]
  403780:	ldur	x9, [x29, #-72]
  403784:	ldur	x10, [x29, #-64]
  403788:	subs	x9, x9, x10
  40378c:	add	x8, x8, x9
  403790:	stur	x8, [x29, #-80]
  403794:	ldur	x8, [x29, #-16]
  403798:	ldur	x9, [x29, #-72]
  40379c:	ldrb	w10, [x8, x9]
  4037a0:	mov	w11, #0x0                   	// #0
  4037a4:	str	w11, [sp, #16]
  4037a8:	cbz	w10, 403818 <ferror@plt+0x1eb8>
  4037ac:	ldur	x8, [x29, #-16]
  4037b0:	ldur	x9, [x29, #-72]
  4037b4:	ldrb	w10, [x8, x9]
  4037b8:	mov	w11, #0x0                   	// #0
  4037bc:	cmp	w10, #0x20
  4037c0:	str	w11, [sp, #16]
  4037c4:	b.eq	403818 <ferror@plt+0x1eb8>  // b.none
  4037c8:	ldur	x8, [x29, #-16]
  4037cc:	ldur	x9, [x29, #-72]
  4037d0:	ldrb	w10, [x8, x9]
  4037d4:	mov	w11, #0x0                   	// #0
  4037d8:	cmp	w10, #0x9
  4037dc:	str	w11, [sp, #16]
  4037e0:	b.eq	403818 <ferror@plt+0x1eb8>  // b.none
  4037e4:	ldur	x8, [x29, #-16]
  4037e8:	ldur	x9, [x29, #-72]
  4037ec:	ldrb	w10, [x8, x9]
  4037f0:	mov	w11, #0x0                   	// #0
  4037f4:	cmp	w10, #0x2d
  4037f8:	str	w11, [sp, #16]
  4037fc:	b.eq	403818 <ferror@plt+0x1eb8>  // b.none
  403800:	ldur	x8, [x29, #-16]
  403804:	ldur	x9, [x29, #-72]
  403808:	ldrb	w10, [x8, x9]
  40380c:	cmp	w10, #0x28
  403810:	cset	w10, ne  // ne = any
  403814:	str	w10, [sp, #16]
  403818:	ldr	w8, [sp, #16]
  40381c:	tbnz	w8, #0, 403824 <ferror@plt+0x1ec4>
  403820:	b	403834 <ferror@plt+0x1ed4>
  403824:	ldur	x8, [x29, #-72]
  403828:	add	x8, x8, #0x1
  40382c:	stur	x8, [x29, #-72]
  403830:	b	403794 <ferror@plt+0x1e34>
  403834:	ldur	x8, [x29, #-16]
  403838:	ldur	x9, [x29, #-72]
  40383c:	ldrb	w10, [x8, x9]
  403840:	cmp	w10, #0x2d
  403844:	cset	w10, eq  // eq = none
  403848:	mov	w11, #0x1                   	// #1
  40384c:	and	w10, w10, w11
  403850:	sturb	w10, [x29, #-81]
  403854:	ldur	x8, [x29, #-16]
  403858:	ldur	x9, [x29, #-72]
  40385c:	ldrb	w10, [x8, x9]
  403860:	cmp	w10, #0x28
  403864:	cset	w10, eq  // eq = none
  403868:	and	w10, w10, #0x1
  40386c:	sturb	w10, [x29, #-82]
  403870:	ldur	x8, [x29, #-16]
  403874:	ldur	x9, [x29, #-72]
  403878:	add	x12, x9, #0x1
  40387c:	stur	x12, [x29, #-72]
  403880:	add	x8, x8, x9
  403884:	mov	w10, #0x0                   	// #0
  403888:	strb	w10, [x8]
  40388c:	ldur	x0, [x29, #-80]
  403890:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  403894:	add	x1, x1, #0x188
  403898:	mov	x8, xzr
  40389c:	mov	x2, x8
  4038a0:	mov	x3, x8
  4038a4:	bl	409ecc <ferror@plt+0x856c>
  4038a8:	str	x0, [sp, #80]
  4038ac:	ldr	x8, [sp, #80]
  4038b0:	cmp	x8, #0x0
  4038b4:	cset	w10, ge  // ge = tcont
  4038b8:	tbnz	w10, #0, 4038cc <ferror@plt+0x1f6c>
  4038bc:	mov	w8, wzr
  4038c0:	and	w8, w8, #0x1
  4038c4:	sturb	w8, [x29, #-1]
  4038c8:	b	403d64 <ferror@plt+0x2404>
  4038cc:	ldr	x8, [sp, #80]
  4038d0:	ldr	x9, [sp, #48]
  4038d4:	str	w8, [x9]
  4038d8:	ldurb	w8, [x29, #-82]
  4038dc:	tbnz	w8, #0, 4038e4 <ferror@plt+0x1f84>
  4038e0:	b	403900 <ferror@plt+0x1fa0>
  4038e4:	ldur	x8, [x29, #-16]
  4038e8:	ldur	x9, [x29, #-72]
  4038ec:	subs	x9, x9, #0x1
  4038f0:	stur	x9, [x29, #-72]
  4038f4:	add	x8, x8, x9
  4038f8:	mov	w10, #0x28                  	// #40
  4038fc:	strb	w10, [x8]
  403900:	ldurb	w8, [x29, #-81]
  403904:	tbnz	w8, #0, 40390c <ferror@plt+0x1fac>
  403908:	b	4039d8 <ferror@plt+0x2078>
  40390c:	ldur	x8, [x29, #-16]
  403910:	ldur	x9, [x29, #-72]
  403914:	add	x0, x8, x9
  403918:	mov	x8, xzr
  40391c:	mov	x1, x8
  403920:	mov	w10, wzr
  403924:	mov	w2, w10
  403928:	add	x3, sp, #0x48
  40392c:	mov	x4, x8
  403930:	bl	40d70c <ferror@plt+0xbdac>
  403934:	cbnz	w0, 40399c <ferror@plt+0x203c>
  403938:	ldr	x8, [sp, #72]
  40393c:	mov	x9, xzr
  403940:	cmp	x9, x8
  403944:	cset	w10, cs  // cs = hs, nlast
  403948:	tbnz	w10, #0, 40399c <ferror@plt+0x203c>
  40394c:	ldr	x8, [sp, #72]
  403950:	ldr	x9, [sp, #48]
  403954:	ldr	w10, [x9]
  403958:	mov	w11, w10
  40395c:	ldr	x12, [sp, #40]
  403960:	ldr	x11, [x12, x11, lsl #3]
  403964:	mov	x13, #0x8                   	// #8
  403968:	mul	x11, x11, x13
  40396c:	cmp	x8, x11
  403970:	b.hi	40399c <ferror@plt+0x203c>  // b.pmore
  403974:	ldr	x8, [sp, #72]
  403978:	mov	x9, #0x8                   	// #8
  40397c:	udiv	x10, x8, x9
  403980:	mul	x9, x10, x9
  403984:	subs	x8, x8, x9
  403988:	cbnz	x8, 40399c <ferror@plt+0x203c>
  40398c:	ldr	x8, [sp, #72]
  403990:	ldr	x9, [sp, #32]
  403994:	str	x8, [x9]
  403998:	b	4039ac <ferror@plt+0x204c>
  40399c:	mov	w8, wzr
  4039a0:	and	w8, w8, #0x1
  4039a4:	sturb	w8, [x29, #-1]
  4039a8:	b	403d64 <ferror@plt+0x2404>
  4039ac:	ldur	x8, [x29, #-16]
  4039b0:	ldur	x9, [x29, #-72]
  4039b4:	ldrb	w10, [x8, x9]
  4039b8:	subs	w10, w10, #0x30
  4039bc:	cmp	w10, #0x9
  4039c0:	b.hi	4039d4 <ferror@plt+0x2074>  // b.pmore
  4039c4:	ldur	x8, [x29, #-72]
  4039c8:	add	x8, x8, #0x1
  4039cc:	stur	x8, [x29, #-72]
  4039d0:	b	4039ac <ferror@plt+0x204c>
  4039d4:	b	4039fc <ferror@plt+0x209c>
  4039d8:	ldr	x8, [sp, #48]
  4039dc:	ldr	w9, [x8]
  4039e0:	mov	w10, w9
  4039e4:	ldr	x11, [sp, #40]
  4039e8:	ldr	x10, [x11, x10, lsl #3]
  4039ec:	mov	x12, #0x8                   	// #8
  4039f0:	mul	x10, x10, x12
  4039f4:	ldr	x12, [sp, #32]
  4039f8:	str	x10, [x12]
  4039fc:	ldr	x8, [sp, #32]
  403a00:	ldr	x9, [x8]
  403a04:	mov	x10, #0x4                   	// #4
  403a08:	udiv	x9, x9, x10
  403a0c:	ldr	x10, [sp, #56]
  403a10:	str	x9, [x10]
  403a14:	ldur	x9, [x29, #-16]
  403a18:	ldur	x11, [x29, #-72]
  403a1c:	ldrb	w12, [x9, x11]
  403a20:	cmp	w12, #0x20
  403a24:	b.ne	403a34 <ferror@plt+0x20d4>  // b.any
  403a28:	ldur	x8, [x29, #-72]
  403a2c:	add	x8, x8, #0x1
  403a30:	stur	x8, [x29, #-72]
  403a34:	ldur	x8, [x29, #-16]
  403a38:	ldur	x9, [x29, #-72]
  403a3c:	ldrb	w10, [x8, x9]
  403a40:	cmp	w10, #0x28
  403a44:	b.ne	403aa0 <ferror@plt+0x2140>  // b.any
  403a48:	ldur	x8, [x29, #-72]
  403a4c:	add	x8, x8, #0x1
  403a50:	stur	x8, [x29, #-72]
  403a54:	ldur	x8, [x29, #-40]
  403a58:	str	wzr, [x8]
  403a5c:	ldur	x8, [x29, #-16]
  403a60:	ldur	x9, [x29, #-72]
  403a64:	add	x0, x8, x9
  403a68:	ldur	x8, [x29, #-24]
  403a6c:	ldur	x9, [x29, #-72]
  403a70:	subs	x1, x8, x9
  403a74:	ldur	x2, [x29, #-32]
  403a78:	ldur	x3, [x29, #-48]
  403a7c:	ldurb	w10, [x29, #-49]
  403a80:	mov	w11, #0x1                   	// #1
  403a84:	and	w4, w10, #0x1
  403a88:	str	w11, [sp, #12]
  403a8c:	bl	403dcc <ferror@plt+0x246c>
  403a90:	ldr	w10, [sp, #12]
  403a94:	and	w11, w0, w10
  403a98:	sturb	w11, [x29, #-1]
  403a9c:	b	403d64 <ferror@plt+0x2404>
  403aa0:	mov	w8, wzr
  403aa4:	and	w8, w8, #0x1
  403aa8:	sturb	w8, [x29, #-1]
  403aac:	b	403d64 <ferror@plt+0x2404>
  403ab0:	ldur	x8, [x29, #-24]
  403ab4:	ldur	x9, [x29, #-72]
  403ab8:	subs	x8, x8, x9
  403abc:	adrp	x9, 422000 <ferror@plt+0x206a0>
  403ac0:	add	x9, x9, #0x2d8
  403ac4:	ldr	x9, [x9]
  403ac8:	ldur	x10, [x29, #-16]
  403acc:	ldur	x11, [x29, #-72]
  403ad0:	ldrb	w12, [x10, x11]
  403ad4:	cmp	w12, #0x5c
  403ad8:	cset	w12, eq  // eq = none
  403adc:	and	w12, w12, #0x1
  403ae0:	add	x9, x9, w12, sxtw
  403ae4:	cmp	x8, x9
  403ae8:	b.cs	403afc <ferror@plt+0x219c>  // b.hs, b.nlast
  403aec:	mov	w8, wzr
  403af0:	and	w8, w8, #0x1
  403af4:	sturb	w8, [x29, #-1]
  403af8:	b	403d64 <ferror@plt+0x2404>
  403afc:	ldur	x8, [x29, #-16]
  403b00:	ldur	x9, [x29, #-72]
  403b04:	add	x8, x8, x9
  403b08:	ldur	x9, [x29, #-32]
  403b0c:	str	x8, [x9]
  403b10:	ldur	x8, [x29, #-32]
  403b14:	ldr	x8, [x8]
  403b18:	str	x8, [sp, #64]
  403b1c:	ldr	x8, [sp, #56]
  403b20:	str	xzr, [x8]
  403b24:	bl	401820 <__ctype_b_loc@plt>
  403b28:	ldr	x8, [x0]
  403b2c:	ldr	x9, [sp, #64]
  403b30:	add	x10, x9, #0x1
  403b34:	str	x10, [sp, #64]
  403b38:	ldrb	w11, [x9]
  403b3c:	ldrh	w11, [x8, w11, sxtw #1]
  403b40:	and	w11, w11, #0x1000
  403b44:	cbz	w11, 403b5c <ferror@plt+0x21fc>
  403b48:	ldr	x8, [sp, #56]
  403b4c:	ldr	x9, [x8]
  403b50:	add	x9, x9, #0x1
  403b54:	str	x9, [x8]
  403b58:	b	403b24 <ferror@plt+0x21c4>
  403b5c:	ldr	x8, [sp, #56]
  403b60:	ldr	x9, [x8]
  403b64:	cmp	x9, #0x2
  403b68:	b.cc	403bb4 <ferror@plt+0x2254>  // b.lo, b.ul, b.last
  403b6c:	ldr	x8, [sp, #56]
  403b70:	ldr	x9, [x8]
  403b74:	mov	x10, #0x2                   	// #2
  403b78:	udiv	x11, x9, x10
  403b7c:	mul	x10, x11, x10
  403b80:	subs	x9, x9, x10
  403b84:	cbnz	x9, 403bb4 <ferror@plt+0x2254>
  403b88:	ldr	x8, [sp, #48]
  403b8c:	ldr	w9, [x8]
  403b90:	mov	w10, w9
  403b94:	ldr	x11, [sp, #40]
  403b98:	ldr	x10, [x11, x10, lsl #3]
  403b9c:	mov	x12, #0x2                   	// #2
  403ba0:	mul	x10, x10, x12
  403ba4:	ldr	x12, [sp, #56]
  403ba8:	ldr	x13, [x12]
  403bac:	cmp	x10, x13
  403bb0:	b.cs	403bc4 <ferror@plt+0x2264>  // b.hs, b.nlast
  403bb4:	mov	w8, wzr
  403bb8:	and	w8, w8, #0x1
  403bbc:	sturb	w8, [x29, #-1]
  403bc0:	b	403d64 <ferror@plt+0x2404>
  403bc4:	ldr	x8, [sp, #56]
  403bc8:	ldr	x9, [x8]
  403bcc:	mov	x10, #0x4                   	// #4
  403bd0:	mul	x9, x9, x10
  403bd4:	ldr	x10, [sp, #32]
  403bd8:	str	x9, [x10]
  403bdc:	ldr	x9, [x8]
  403be0:	ldur	x11, [x29, #-72]
  403be4:	add	x9, x11, x9
  403be8:	stur	x9, [x29, #-72]
  403bec:	ldur	x9, [x29, #-16]
  403bf0:	ldur	x11, [x29, #-72]
  403bf4:	ldrb	w12, [x9, x11]
  403bf8:	cmp	w12, #0x20
  403bfc:	b.eq	403c24 <ferror@plt+0x22c4>  // b.none
  403c00:	ldur	x8, [x29, #-16]
  403c04:	ldur	x9, [x29, #-72]
  403c08:	ldrb	w10, [x8, x9]
  403c0c:	cmp	w10, #0x9
  403c10:	b.eq	403c24 <ferror@plt+0x22c4>  // b.none
  403c14:	mov	w8, wzr
  403c18:	and	w8, w8, #0x1
  403c1c:	sturb	w8, [x29, #-1]
  403c20:	b	403d64 <ferror@plt+0x2404>
  403c24:	ldur	x8, [x29, #-16]
  403c28:	ldur	x9, [x29, #-72]
  403c2c:	add	x10, x9, #0x1
  403c30:	stur	x10, [x29, #-72]
  403c34:	add	x8, x8, x9
  403c38:	mov	w11, #0x0                   	// #0
  403c3c:	strb	w11, [x8]
  403c40:	ldur	x8, [x29, #-32]
  403c44:	ldr	x0, [x8]
  403c48:	bl	403fdc <ferror@plt+0x267c>
  403c4c:	tbnz	w0, #0, 403c60 <ferror@plt+0x2300>
  403c50:	mov	w8, wzr
  403c54:	and	w8, w8, #0x1
  403c58:	sturb	w8, [x29, #-1]
  403c5c:	b	403d64 <ferror@plt+0x2404>
  403c60:	ldur	x8, [x29, #-24]
  403c64:	ldur	x9, [x29, #-72]
  403c68:	subs	x8, x8, x9
  403c6c:	cmp	x8, #0x1
  403c70:	b.eq	403c9c <ferror@plt+0x233c>  // b.none
  403c74:	ldur	x8, [x29, #-16]
  403c78:	ldur	x9, [x29, #-72]
  403c7c:	ldrb	w10, [x8, x9]
  403c80:	cmp	w10, #0x20
  403c84:	b.eq	403cc8 <ferror@plt+0x2368>  // b.none
  403c88:	ldur	x8, [x29, #-16]
  403c8c:	ldur	x9, [x29, #-72]
  403c90:	ldrb	w10, [x8, x9]
  403c94:	cmp	w10, #0x2a
  403c98:	b.eq	403cc8 <ferror@plt+0x2368>  // b.none
  403c9c:	ldr	x8, [sp, #24]
  403ca0:	ldr	w9, [x8]
  403ca4:	cbnz	w9, 403cb8 <ferror@plt+0x2358>
  403ca8:	mov	w8, wzr
  403cac:	and	w8, w8, #0x1
  403cb0:	sturb	w8, [x29, #-1]
  403cb4:	b	403d64 <ferror@plt+0x2404>
  403cb8:	mov	w8, #0x1                   	// #1
  403cbc:	ldr	x9, [sp, #24]
  403cc0:	str	w8, [x9]
  403cc4:	b	403d08 <ferror@plt+0x23a8>
  403cc8:	ldr	x8, [sp, #24]
  403ccc:	ldr	w9, [x8]
  403cd0:	cmp	w9, #0x1
  403cd4:	b.eq	403d08 <ferror@plt+0x23a8>  // b.none
  403cd8:	ldr	x8, [sp, #24]
  403cdc:	str	wzr, [x8]
  403ce0:	ldur	x9, [x29, #-16]
  403ce4:	ldur	x10, [x29, #-72]
  403ce8:	add	x11, x10, #0x1
  403cec:	stur	x11, [x29, #-72]
  403cf0:	ldrb	w12, [x9, x10]
  403cf4:	cmp	w12, #0x2a
  403cf8:	cset	w12, eq  // eq = none
  403cfc:	and	w12, w12, #0x1
  403d00:	ldur	x9, [x29, #-40]
  403d04:	str	w12, [x9]
  403d08:	ldur	x8, [x29, #-16]
  403d0c:	ldur	x9, [x29, #-72]
  403d10:	add	x8, x8, x9
  403d14:	ldur	x9, [x29, #-48]
  403d18:	str	x8, [x9]
  403d1c:	ldurb	w10, [x29, #-49]
  403d20:	tbnz	w10, #0, 403d28 <ferror@plt+0x23c8>
  403d24:	b	403d58 <ferror@plt+0x23f8>
  403d28:	ldur	x8, [x29, #-16]
  403d2c:	ldur	x9, [x29, #-72]
  403d30:	add	x0, x8, x9
  403d34:	ldur	x8, [x29, #-24]
  403d38:	ldur	x9, [x29, #-72]
  403d3c:	subs	x1, x8, x9
  403d40:	bl	404080 <ferror@plt+0x2720>
  403d44:	cmp	x0, #0x0
  403d48:	cset	w10, ne  // ne = any
  403d4c:	and	w10, w10, #0x1
  403d50:	sturb	w10, [x29, #-1]
  403d54:	b	403d64 <ferror@plt+0x2404>
  403d58:	mov	w8, #0x1                   	// #1
  403d5c:	and	w8, w8, #0x1
  403d60:	sturb	w8, [x29, #-1]
  403d64:	ldurb	w8, [x29, #-1]
  403d68:	and	w0, w8, #0x1
  403d6c:	ldp	x29, x30, [sp, #176]
  403d70:	add	sp, sp, #0xc0
  403d74:	ret
  403d78:	sub	sp, sp, #0x10
  403d7c:	mov	x8, #0xffffffffffffffff    	// #-1
  403d80:	str	x0, [sp, #8]
  403d84:	ldr	x9, [sp, #8]
  403d88:	cmp	x9, x8
  403d8c:	b.hi	403d9c <ferror@plt+0x243c>  // b.pmore
  403d90:	ldr	x8, [sp, #8]
  403d94:	str	x8, [sp]
  403d98:	b	403dbc <ferror@plt+0x245c>
  403d9c:	ldr	x8, [sp, #8]
  403da0:	mov	x9, #0x4240                	// #16960
  403da4:	movk	x9, #0xf, lsl #16
  403da8:	udiv	x10, x8, x9
  403dac:	mul	x10, x10, x9
  403db0:	subs	x8, x8, x10
  403db4:	add	x8, x8, x9
  403db8:	str	x8, [sp]
  403dbc:	ldr	x8, [sp]
  403dc0:	mov	x0, x8
  403dc4:	add	sp, sp, #0x10
  403dc8:	ret
  403dcc:	sub	sp, sp, #0x60
  403dd0:	stp	x29, x30, [sp, #80]
  403dd4:	add	x29, sp, #0x50
  403dd8:	stur	x0, [x29, #-16]
  403ddc:	stur	x1, [x29, #-24]
  403de0:	stur	x2, [x29, #-32]
  403de4:	str	x3, [sp, #40]
  403de8:	and	w8, w4, #0x1
  403dec:	strb	w8, [sp, #39]
  403df0:	ldur	x9, [x29, #-24]
  403df4:	cbnz	x9, 403e08 <ferror@plt+0x24a8>
  403df8:	mov	w8, wzr
  403dfc:	and	w8, w8, #0x1
  403e00:	sturb	w8, [x29, #-1]
  403e04:	b	403fc8 <ferror@plt+0x2668>
  403e08:	ldur	x8, [x29, #-24]
  403e0c:	subs	x8, x8, #0x1
  403e10:	str	x8, [sp, #24]
  403e14:	ldr	x8, [sp, #24]
  403e18:	mov	w9, #0x0                   	// #0
  403e1c:	str	w9, [sp, #20]
  403e20:	cbz	x8, 403e3c <ferror@plt+0x24dc>
  403e24:	ldur	x8, [x29, #-16]
  403e28:	ldr	x9, [sp, #24]
  403e2c:	ldrb	w10, [x8, x9]
  403e30:	cmp	w10, #0x29
  403e34:	cset	w10, ne  // ne = any
  403e38:	str	w10, [sp, #20]
  403e3c:	ldr	w8, [sp, #20]
  403e40:	tbnz	w8, #0, 403e48 <ferror@plt+0x24e8>
  403e44:	b	403e58 <ferror@plt+0x24f8>
  403e48:	ldr	x8, [sp, #24]
  403e4c:	subs	x8, x8, #0x1
  403e50:	str	x8, [sp, #24]
  403e54:	b	403e14 <ferror@plt+0x24b4>
  403e58:	ldur	x8, [x29, #-16]
  403e5c:	ldr	x9, [sp, #24]
  403e60:	ldrb	w10, [x8, x9]
  403e64:	cmp	w10, #0x29
  403e68:	b.eq	403e7c <ferror@plt+0x251c>  // b.none
  403e6c:	mov	w8, wzr
  403e70:	and	w8, w8, #0x1
  403e74:	sturb	w8, [x29, #-1]
  403e78:	b	403fc8 <ferror@plt+0x2668>
  403e7c:	ldur	x8, [x29, #-16]
  403e80:	ldr	x9, [sp, #40]
  403e84:	str	x8, [x9]
  403e88:	ldrb	w10, [sp, #39]
  403e8c:	tbnz	w10, #0, 403e94 <ferror@plt+0x2534>
  403e90:	b	403eb4 <ferror@plt+0x2554>
  403e94:	ldur	x0, [x29, #-16]
  403e98:	ldr	x1, [sp, #24]
  403e9c:	bl	404080 <ferror@plt+0x2720>
  403ea0:	cbnz	x0, 403eb4 <ferror@plt+0x2554>
  403ea4:	mov	w8, wzr
  403ea8:	and	w8, w8, #0x1
  403eac:	sturb	w8, [x29, #-1]
  403eb0:	b	403fc8 <ferror@plt+0x2668>
  403eb4:	ldur	x8, [x29, #-16]
  403eb8:	ldr	x9, [sp, #24]
  403ebc:	add	x10, x9, #0x1
  403ec0:	str	x10, [sp, #24]
  403ec4:	add	x8, x8, x9
  403ec8:	mov	w11, #0x0                   	// #0
  403ecc:	strb	w11, [x8]
  403ed0:	ldur	x8, [x29, #-16]
  403ed4:	ldr	x9, [sp, #24]
  403ed8:	ldrb	w10, [x8, x9]
  403edc:	mov	w11, #0x1                   	// #1
  403ee0:	cmp	w10, #0x20
  403ee4:	str	w11, [sp, #16]
  403ee8:	b.eq	403f04 <ferror@plt+0x25a4>  // b.none
  403eec:	ldur	x8, [x29, #-16]
  403ef0:	ldr	x9, [sp, #24]
  403ef4:	ldrb	w10, [x8, x9]
  403ef8:	cmp	w10, #0x9
  403efc:	cset	w10, eq  // eq = none
  403f00:	str	w10, [sp, #16]
  403f04:	ldr	w8, [sp, #16]
  403f08:	tbnz	w8, #0, 403f10 <ferror@plt+0x25b0>
  403f0c:	b	403f20 <ferror@plt+0x25c0>
  403f10:	ldr	x8, [sp, #24]
  403f14:	add	x8, x8, #0x1
  403f18:	str	x8, [sp, #24]
  403f1c:	b	403ed0 <ferror@plt+0x2570>
  403f20:	ldur	x8, [x29, #-16]
  403f24:	ldr	x9, [sp, #24]
  403f28:	ldrb	w10, [x8, x9]
  403f2c:	cmp	w10, #0x3d
  403f30:	b.eq	403f44 <ferror@plt+0x25e4>  // b.none
  403f34:	mov	w8, wzr
  403f38:	and	w8, w8, #0x1
  403f3c:	sturb	w8, [x29, #-1]
  403f40:	b	403fc8 <ferror@plt+0x2668>
  403f44:	ldr	x8, [sp, #24]
  403f48:	add	x8, x8, #0x1
  403f4c:	str	x8, [sp, #24]
  403f50:	ldur	x8, [x29, #-16]
  403f54:	ldr	x9, [sp, #24]
  403f58:	ldrb	w10, [x8, x9]
  403f5c:	mov	w11, #0x1                   	// #1
  403f60:	cmp	w10, #0x20
  403f64:	str	w11, [sp, #12]
  403f68:	b.eq	403f84 <ferror@plt+0x2624>  // b.none
  403f6c:	ldur	x8, [x29, #-16]
  403f70:	ldr	x9, [sp, #24]
  403f74:	ldrb	w10, [x8, x9]
  403f78:	cmp	w10, #0x9
  403f7c:	cset	w10, eq  // eq = none
  403f80:	str	w10, [sp, #12]
  403f84:	ldr	w8, [sp, #12]
  403f88:	tbnz	w8, #0, 403f90 <ferror@plt+0x2630>
  403f8c:	b	403fa0 <ferror@plt+0x2640>
  403f90:	ldr	x8, [sp, #24]
  403f94:	add	x8, x8, #0x1
  403f98:	str	x8, [sp, #24]
  403f9c:	b	403f50 <ferror@plt+0x25f0>
  403fa0:	ldur	x8, [x29, #-16]
  403fa4:	ldr	x9, [sp, #24]
  403fa8:	add	x8, x8, x9
  403fac:	ldur	x9, [x29, #-32]
  403fb0:	str	x8, [x9]
  403fb4:	ldur	x8, [x29, #-32]
  403fb8:	ldr	x0, [x8]
  403fbc:	bl	403fdc <ferror@plt+0x267c>
  403fc0:	and	w10, w0, #0x1
  403fc4:	sturb	w10, [x29, #-1]
  403fc8:	ldurb	w8, [x29, #-1]
  403fcc:	and	w0, w8, #0x1
  403fd0:	ldp	x29, x30, [sp, #80]
  403fd4:	add	sp, sp, #0x60
  403fd8:	ret
  403fdc:	sub	sp, sp, #0x30
  403fe0:	stp	x29, x30, [sp, #32]
  403fe4:	add	x29, sp, #0x20
  403fe8:	str	x0, [sp, #16]
  403fec:	str	wzr, [sp, #12]
  403ff0:	ldr	w8, [sp, #12]
  403ff4:	mov	w9, w8
  403ff8:	adrp	x10, 422000 <ferror@plt+0x206a0>
  403ffc:	add	x10, x10, #0x2e8
  404000:	ldr	x10, [x10]
  404004:	cmp	x9, x10
  404008:	b.cs	404054 <ferror@plt+0x26f4>  // b.hs, b.nlast
  40400c:	bl	401820 <__ctype_b_loc@plt>
  404010:	ldr	x8, [x0]
  404014:	ldr	x9, [sp, #16]
  404018:	ldrb	w10, [x9]
  40401c:	ldrh	w10, [x8, w10, sxtw #1]
  404020:	and	w10, w10, #0x1000
  404024:	cbnz	w10, 404038 <ferror@plt+0x26d8>
  404028:	mov	w8, wzr
  40402c:	and	w8, w8, #0x1
  404030:	sturb	w8, [x29, #-1]
  404034:	b	40406c <ferror@plt+0x270c>
  404038:	ldr	x8, [sp, #16]
  40403c:	add	x8, x8, #0x1
  404040:	str	x8, [sp, #16]
  404044:	ldr	w8, [sp, #12]
  404048:	add	w8, w8, #0x1
  40404c:	str	w8, [sp, #12]
  404050:	b	403ff0 <ferror@plt+0x2690>
  404054:	ldr	x8, [sp, #16]
  404058:	ldrb	w9, [x8]
  40405c:	cmp	w9, #0x0
  404060:	cset	w9, eq  // eq = none
  404064:	and	w9, w9, #0x1
  404068:	sturb	w9, [x29, #-1]
  40406c:	ldurb	w8, [x29, #-1]
  404070:	and	w0, w8, #0x1
  404074:	ldp	x29, x30, [sp, #32]
  404078:	add	sp, sp, #0x30
  40407c:	ret
  404080:	sub	sp, sp, #0x30
  404084:	str	x0, [sp, #32]
  404088:	str	x1, [sp, #24]
  40408c:	ldr	x8, [sp, #32]
  404090:	str	x8, [sp, #16]
  404094:	str	xzr, [sp, #8]
  404098:	ldr	x8, [sp, #8]
  40409c:	ldr	x9, [sp, #24]
  4040a0:	cmp	x8, x9
  4040a4:	b.cs	4041b4 <ferror@plt+0x2854>  // b.hs, b.nlast
  4040a8:	ldr	x8, [sp, #32]
  4040ac:	ldr	x9, [sp, #8]
  4040b0:	ldrb	w10, [x8, x9]
  4040b4:	str	w10, [sp, #4]
  4040b8:	cbz	w10, 404178 <ferror@plt+0x2818>
  4040bc:	b	4040c0 <ferror@plt+0x2760>
  4040c0:	ldr	w8, [sp, #4]
  4040c4:	cmp	w8, #0x5c
  4040c8:	cset	w9, eq  // eq = none
  4040cc:	eor	w9, w9, #0x1
  4040d0:	tbnz	w9, #0, 404184 <ferror@plt+0x2824>
  4040d4:	b	4040d8 <ferror@plt+0x2778>
  4040d8:	ldr	x8, [sp, #8]
  4040dc:	ldr	x9, [sp, #24]
  4040e0:	subs	x9, x9, #0x1
  4040e4:	cmp	x8, x9
  4040e8:	b.ne	4040f8 <ferror@plt+0x2798>  // b.any
  4040ec:	mov	x8, xzr
  4040f0:	str	x8, [sp, #40]
  4040f4:	b	4041e0 <ferror@plt+0x2880>
  4040f8:	ldr	x8, [sp, #8]
  4040fc:	add	x8, x8, #0x1
  404100:	str	x8, [sp, #8]
  404104:	ldr	x8, [sp, #32]
  404108:	ldr	x9, [sp, #8]
  40410c:	ldrb	w10, [x8, x9]
  404110:	cmp	w10, #0x5c
  404114:	str	w10, [sp]
  404118:	b.eq	404150 <ferror@plt+0x27f0>  // b.none
  40411c:	b	404120 <ferror@plt+0x27c0>
  404120:	ldr	w8, [sp]
  404124:	cmp	w8, #0x6e
  404128:	cset	w9, eq  // eq = none
  40412c:	eor	w9, w9, #0x1
  404130:	tbnz	w9, #0, 404168 <ferror@plt+0x2808>
  404134:	b	404138 <ferror@plt+0x27d8>
  404138:	ldr	x8, [sp, #16]
  40413c:	add	x9, x8, #0x1
  404140:	str	x9, [sp, #16]
  404144:	mov	w10, #0xa                   	// #10
  404148:	strb	w10, [x8]
  40414c:	b	404174 <ferror@plt+0x2814>
  404150:	ldr	x8, [sp, #16]
  404154:	add	x9, x8, #0x1
  404158:	str	x9, [sp, #16]
  40415c:	mov	w10, #0x5c                  	// #92
  404160:	strb	w10, [x8]
  404164:	b	404174 <ferror@plt+0x2814>
  404168:	mov	x8, xzr
  40416c:	str	x8, [sp, #40]
  404170:	b	4041e0 <ferror@plt+0x2880>
  404174:	b	4041a4 <ferror@plt+0x2844>
  404178:	mov	x8, xzr
  40417c:	str	x8, [sp, #40]
  404180:	b	4041e0 <ferror@plt+0x2880>
  404184:	ldr	x8, [sp, #32]
  404188:	ldr	x9, [sp, #8]
  40418c:	add	x8, x8, x9
  404190:	ldrb	w10, [x8]
  404194:	ldr	x8, [sp, #16]
  404198:	add	x9, x8, #0x1
  40419c:	str	x9, [sp, #16]
  4041a0:	strb	w10, [x8]
  4041a4:	ldr	x8, [sp, #8]
  4041a8:	add	x8, x8, #0x1
  4041ac:	str	x8, [sp, #8]
  4041b0:	b	404098 <ferror@plt+0x2738>
  4041b4:	ldr	x8, [sp, #16]
  4041b8:	ldr	x9, [sp, #32]
  4041bc:	ldr	x10, [sp, #24]
  4041c0:	add	x9, x9, x10
  4041c4:	cmp	x8, x9
  4041c8:	b.cs	4041d8 <ferror@plt+0x2878>  // b.hs, b.nlast
  4041cc:	ldr	x8, [sp, #16]
  4041d0:	mov	w9, #0x0                   	// #0
  4041d4:	strb	w9, [x8]
  4041d8:	ldr	x8, [sp, #32]
  4041dc:	str	x8, [sp, #40]
  4041e0:	ldr	x0, [sp, #40]
  4041e4:	add	sp, sp, #0x30
  4041e8:	ret
  4041ec:	sub	sp, sp, #0x30
  4041f0:	stp	x29, x30, [sp, #32]
  4041f4:	add	x29, sp, #0x20
  4041f8:	stur	x0, [x29, #-8]
  4041fc:	str	x1, [sp, #16]
  404200:	ldr	x8, [sp, #16]
  404204:	str	x8, [sp, #8]
  404208:	ldur	x0, [x29, #-8]
  40420c:	bl	404290 <ferror@plt+0x2930>
  404210:	str	xzr, [sp]
  404214:	ldr	x8, [sp]
  404218:	cmp	x8, #0x8
  40421c:	b.cs	404268 <ferror@plt+0x2908>  // b.hs, b.nlast
  404220:	ldr	x8, [sp, #8]
  404224:	ldr	x9, [sp]
  404228:	mov	x10, #0x8                   	// #8
  40422c:	mul	x9, x10, x9
  404230:	add	x0, x8, x9
  404234:	bl	4042fc <ferror@plt+0x299c>
  404238:	ldur	x8, [x29, #-8]
  40423c:	ldr	x9, [sp]
  404240:	mov	x10, #0x8                   	// #8
  404244:	mul	x9, x10, x9
  404248:	add	x8, x8, x9
  40424c:	ldr	x9, [x8]
  404250:	eor	x9, x9, x0
  404254:	str	x9, [x8]
  404258:	ldr	x8, [sp]
  40425c:	add	x8, x8, #0x1
  404260:	str	x8, [sp]
  404264:	b	404214 <ferror@plt+0x28b4>
  404268:	ldr	x8, [sp, #16]
  40426c:	ldrb	w9, [x8]
  404270:	mov	w8, w9
  404274:	ldur	x10, [x29, #-8]
  404278:	str	x8, [x10, #232]
  40427c:	mov	w9, wzr
  404280:	mov	w0, w9
  404284:	ldp	x29, x30, [sp, #32]
  404288:	add	sp, sp, #0x30
  40428c:	ret
  404290:	sub	sp, sp, #0x20
  404294:	stp	x29, x30, [sp, #16]
  404298:	add	x29, sp, #0x10
  40429c:	mov	x2, #0xf8                  	// #248
  4042a0:	str	x0, [sp, #8]
  4042a4:	ldr	x0, [sp, #8]
  4042a8:	mov	w8, wzr
  4042ac:	mov	w1, w8
  4042b0:	bl	401710 <memset@plt>
  4042b4:	str	xzr, [sp]
  4042b8:	ldr	x8, [sp]
  4042bc:	cmp	x8, #0x8
  4042c0:	b.cs	4042f0 <ferror@plt+0x2990>  // b.hs, b.nlast
  4042c4:	ldr	x8, [sp]
  4042c8:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  4042cc:	add	x9, x9, #0x218
  4042d0:	ldr	x8, [x9, x8, lsl #3]
  4042d4:	ldr	x9, [sp, #8]
  4042d8:	ldr	x10, [sp]
  4042dc:	str	x8, [x9, x10, lsl #3]
  4042e0:	ldr	x8, [sp]
  4042e4:	add	x8, x8, #0x1
  4042e8:	str	x8, [sp]
  4042ec:	b	4042b8 <ferror@plt+0x2958>
  4042f0:	ldp	x29, x30, [sp, #16]
  4042f4:	add	sp, sp, #0x20
  4042f8:	ret
  4042fc:	sub	sp, sp, #0x10
  404300:	str	x0, [sp, #8]
  404304:	ldr	x8, [sp, #8]
  404308:	str	x8, [sp]
  40430c:	ldr	x8, [sp]
  404310:	ldrb	w9, [x8]
  404314:	mov	w8, w9
  404318:	ldr	x10, [sp]
  40431c:	ldrb	w9, [x10, #1]
  404320:	mov	w10, w9
  404324:	lsl	x10, x10, #8
  404328:	orr	x8, x10, x8
  40432c:	ldr	x10, [sp]
  404330:	ldrb	w9, [x10, #2]
  404334:	mov	w10, w9
  404338:	orr	x8, x8, x10, lsl #16
  40433c:	ldr	x10, [sp]
  404340:	ldrb	w9, [x10, #3]
  404344:	mov	w10, w9
  404348:	orr	x8, x8, x10, lsl #24
  40434c:	ldr	x10, [sp]
  404350:	ldrb	w9, [x10, #4]
  404354:	mov	w10, w9
  404358:	orr	x8, x8, x10, lsl #32
  40435c:	ldr	x10, [sp]
  404360:	ldrb	w9, [x10, #5]
  404364:	mov	w10, w9
  404368:	orr	x8, x8, x10, lsl #40
  40436c:	ldr	x10, [sp]
  404370:	ldrb	w9, [x10, #6]
  404374:	mov	w10, w9
  404378:	orr	x8, x8, x10, lsl #48
  40437c:	ldr	x10, [sp]
  404380:	ldrb	w9, [x10, #7]
  404384:	mov	w10, w9
  404388:	orr	x0, x8, x10, lsl #56
  40438c:	add	sp, sp, #0x10
  404390:	ret
  404394:	sub	sp, sp, #0x80
  404398:	stp	x29, x30, [sp, #112]
  40439c:	add	x29, sp, #0x70
  4043a0:	stur	x0, [x29, #-16]
  4043a4:	stur	x1, [x29, #-24]
  4043a8:	ldur	x8, [x29, #-24]
  4043ac:	cbz	x8, 4043bc <ferror@plt+0x2a5c>
  4043b0:	ldur	x8, [x29, #-24]
  4043b4:	cmp	x8, #0x40
  4043b8:	b.ls	4043c8 <ferror@plt+0x2a68>  // b.plast
  4043bc:	mov	w8, #0xffffffff            	// #-1
  4043c0:	stur	w8, [x29, #-4]
  4043c4:	b	40445c <ferror@plt+0x2afc>
  4043c8:	ldur	x8, [x29, #-24]
  4043cc:	add	x9, sp, #0x18
  4043d0:	strb	w8, [sp, #24]
  4043d4:	mov	w8, #0x0                   	// #0
  4043d8:	strb	w8, [x9, #1]
  4043dc:	mov	w10, #0x1                   	// #1
  4043e0:	strb	w10, [x9, #2]
  4043e4:	strb	w10, [x9, #3]
  4043e8:	add	x0, x9, #0x4
  4043ec:	mov	w10, wzr
  4043f0:	mov	w1, w10
  4043f4:	str	x9, [sp, #16]
  4043f8:	str	w8, [sp, #12]
  4043fc:	str	w10, [sp, #8]
  404400:	bl	40446c <ferror@plt+0x2b0c>
  404404:	ldr	x9, [sp, #16]
  404408:	add	x0, x9, #0x8
  40440c:	ldr	w1, [sp, #8]
  404410:	bl	40446c <ferror@plt+0x2b0c>
  404414:	ldr	x9, [sp, #16]
  404418:	add	x0, x9, #0xc
  40441c:	ldr	w1, [sp, #8]
  404420:	bl	40446c <ferror@plt+0x2b0c>
  404424:	ldr	w8, [sp, #12]
  404428:	ldr	x9, [sp, #16]
  40442c:	strb	w8, [x9, #16]
  404430:	strb	w8, [x9, #17]
  404434:	stur	xzr, [x9, #18]
  404438:	str	xzr, [sp, #48]
  40443c:	str	xzr, [sp, #56]
  404440:	str	xzr, [sp, #64]
  404444:	str	xzr, [sp, #72]
  404448:	str	xzr, [sp, #80]
  40444c:	ldur	x0, [x29, #-16]
  404450:	mov	x1, x9
  404454:	bl	4041ec <ferror@plt+0x288c>
  404458:	stur	w0, [x29, #-4]
  40445c:	ldur	w0, [x29, #-4]
  404460:	ldp	x29, x30, [sp, #112]
  404464:	add	sp, sp, #0x80
  404468:	ret
  40446c:	sub	sp, sp, #0x20
  404470:	str	x0, [sp, #24]
  404474:	str	w1, [sp, #20]
  404478:	ldr	x8, [sp, #24]
  40447c:	str	x8, [sp, #8]
  404480:	ldr	w9, [sp, #20]
  404484:	lsr	w9, w9, #0
  404488:	ldr	x8, [sp, #8]
  40448c:	strb	w9, [x8]
  404490:	ldr	w9, [sp, #20]
  404494:	lsr	w9, w9, #8
  404498:	ldr	x8, [sp, #8]
  40449c:	strb	w9, [x8, #1]
  4044a0:	ldr	w9, [sp, #20]
  4044a4:	lsr	w9, w9, #16
  4044a8:	ldr	x8, [sp, #8]
  4044ac:	strb	w9, [x8, #2]
  4044b0:	ldr	w9, [sp, #20]
  4044b4:	lsr	w9, w9, #24
  4044b8:	ldr	x8, [sp, #8]
  4044bc:	strb	w9, [x8, #3]
  4044c0:	add	sp, sp, #0x20
  4044c4:	ret
  4044c8:	sub	sp, sp, #0x130
  4044cc:	stp	x29, x30, [sp, #272]
  4044d0:	str	x28, [sp, #288]
  4044d4:	add	x29, sp, #0x110
  4044d8:	stur	x0, [x29, #-16]
  4044dc:	stur	x1, [x29, #-24]
  4044e0:	stur	x2, [x29, #-32]
  4044e4:	stur	x3, [x29, #-40]
  4044e8:	ldur	x8, [x29, #-24]
  4044ec:	cbz	x8, 4044fc <ferror@plt+0x2b9c>
  4044f0:	ldur	x8, [x29, #-24]
  4044f4:	cmp	x8, #0x40
  4044f8:	b.ls	404508 <ferror@plt+0x2ba8>  // b.plast
  4044fc:	mov	w8, #0xffffffff            	// #-1
  404500:	stur	w8, [x29, #-4]
  404504:	b	40462c <ferror@plt+0x2ccc>
  404508:	ldur	x8, [x29, #-32]
  40450c:	cbz	x8, 404524 <ferror@plt+0x2bc4>
  404510:	ldur	x8, [x29, #-40]
  404514:	cbz	x8, 404524 <ferror@plt+0x2bc4>
  404518:	ldur	x8, [x29, #-40]
  40451c:	cmp	x8, #0x40
  404520:	b.ls	404530 <ferror@plt+0x2bd0>  // b.plast
  404524:	mov	w8, #0xffffffff            	// #-1
  404528:	stur	w8, [x29, #-4]
  40452c:	b	40462c <ferror@plt+0x2ccc>
  404530:	ldur	x8, [x29, #-24]
  404534:	sub	x9, x29, #0x68
  404538:	sturb	w8, [x29, #-104]
  40453c:	ldur	x10, [x29, #-40]
  404540:	strb	w10, [x9, #1]
  404544:	mov	w8, #0x1                   	// #1
  404548:	strb	w8, [x9, #2]
  40454c:	strb	w8, [x9, #3]
  404550:	add	x0, x9, #0x4
  404554:	mov	w8, wzr
  404558:	mov	w1, w8
  40455c:	str	x9, [sp, #32]
  404560:	str	w8, [sp, #28]
  404564:	bl	40446c <ferror@plt+0x2b0c>
  404568:	ldr	x9, [sp, #32]
  40456c:	add	x0, x9, #0x8
  404570:	ldr	w1, [sp, #28]
  404574:	bl	40446c <ferror@plt+0x2b0c>
  404578:	ldr	x9, [sp, #32]
  40457c:	add	x0, x9, #0xc
  404580:	ldr	w1, [sp, #28]
  404584:	bl	40446c <ferror@plt+0x2b0c>
  404588:	mov	w8, #0x0                   	// #0
  40458c:	ldr	x9, [sp, #32]
  404590:	strb	w8, [x9, #16]
  404594:	strb	w8, [x9, #17]
  404598:	stur	xzr, [x9, #18]
  40459c:	stur	xzr, [x29, #-80]
  4045a0:	stur	xzr, [x29, #-72]
  4045a4:	stur	xzr, [x29, #-64]
  4045a8:	stur	xzr, [x29, #-56]
  4045ac:	stur	xzr, [x29, #-48]
  4045b0:	ldur	x0, [x29, #-16]
  4045b4:	mov	x1, x9
  4045b8:	bl	4041ec <ferror@plt+0x288c>
  4045bc:	cmp	w0, #0x0
  4045c0:	cset	w8, ge  // ge = tcont
  4045c4:	tbnz	w8, #0, 4045d4 <ferror@plt+0x2c74>
  4045c8:	mov	w8, #0xffffffff            	// #-1
  4045cc:	stur	w8, [x29, #-4]
  4045d0:	b	40462c <ferror@plt+0x2ccc>
  4045d4:	add	x8, sp, #0x28
  4045d8:	mov	x0, x8
  4045dc:	mov	w9, wzr
  4045e0:	mov	w1, w9
  4045e4:	mov	x10, #0x80                  	// #128
  4045e8:	mov	x2, x10
  4045ec:	str	x8, [sp, #16]
  4045f0:	str	x10, [sp, #8]
  4045f4:	bl	401710 <memset@plt>
  4045f8:	ldur	x1, [x29, #-32]
  4045fc:	ldur	x2, [x29, #-40]
  404600:	ldr	x0, [sp, #16]
  404604:	bl	4015b0 <memcpy@plt>
  404608:	ldur	x0, [x29, #-16]
  40460c:	ldr	x1, [sp, #16]
  404610:	ldr	x2, [sp, #8]
  404614:	bl	404640 <ferror@plt+0x2ce0>
  404618:	ldr	x8, [sp, #16]
  40461c:	mov	x0, x8
  404620:	ldr	x1, [sp, #8]
  404624:	bl	404784 <ferror@plt+0x2e24>
  404628:	stur	wzr, [x29, #-4]
  40462c:	ldur	w0, [x29, #-4]
  404630:	ldr	x28, [sp, #288]
  404634:	ldp	x29, x30, [sp, #272]
  404638:	add	sp, sp, #0x130
  40463c:	ret
  404640:	sub	sp, sp, #0x40
  404644:	stp	x29, x30, [sp, #48]
  404648:	add	x29, sp, #0x30
  40464c:	stur	x0, [x29, #-8]
  404650:	stur	x1, [x29, #-16]
  404654:	str	x2, [sp, #24]
  404658:	ldur	x8, [x29, #-16]
  40465c:	str	x8, [sp, #16]
  404660:	ldr	x8, [sp, #24]
  404664:	cmp	x8, #0x0
  404668:	cset	w9, ls  // ls = plast
  40466c:	tbnz	w9, #0, 404770 <ferror@plt+0x2e10>
  404670:	ldur	x8, [x29, #-8]
  404674:	ldr	x8, [x8, #224]
  404678:	str	x8, [sp, #8]
  40467c:	ldr	x8, [sp, #8]
  404680:	mov	x9, #0x80                  	// #128
  404684:	subs	x8, x9, x8
  404688:	str	x8, [sp]
  40468c:	ldr	x8, [sp, #24]
  404690:	ldr	x9, [sp]
  404694:	cmp	x8, x9
  404698:	b.ls	40473c <ferror@plt+0x2ddc>  // b.plast
  40469c:	ldur	x8, [x29, #-8]
  4046a0:	str	xzr, [x8, #224]
  4046a4:	ldur	x8, [x29, #-8]
  4046a8:	add	x8, x8, #0x60
  4046ac:	ldr	x9, [sp, #8]
  4046b0:	add	x0, x8, x9
  4046b4:	ldr	x1, [sp, #16]
  4046b8:	ldr	x2, [sp]
  4046bc:	bl	4015b0 <memcpy@plt>
  4046c0:	ldur	x0, [x29, #-8]
  4046c4:	mov	x1, #0x80                  	// #128
  4046c8:	bl	4047c4 <ferror@plt+0x2e64>
  4046cc:	ldur	x0, [x29, #-8]
  4046d0:	ldur	x8, [x29, #-8]
  4046d4:	add	x1, x8, #0x60
  4046d8:	bl	404814 <ferror@plt+0x2eb4>
  4046dc:	ldr	x8, [sp]
  4046e0:	ldr	x9, [sp, #16]
  4046e4:	add	x8, x9, x8
  4046e8:	str	x8, [sp, #16]
  4046ec:	ldr	x8, [sp]
  4046f0:	ldr	x9, [sp, #24]
  4046f4:	subs	x8, x9, x8
  4046f8:	str	x8, [sp, #24]
  4046fc:	ldr	x8, [sp, #24]
  404700:	cmp	x8, #0x80
  404704:	b.ls	40473c <ferror@plt+0x2ddc>  // b.plast
  404708:	ldur	x0, [x29, #-8]
  40470c:	mov	x1, #0x80                  	// #128
  404710:	bl	4047c4 <ferror@plt+0x2e64>
  404714:	ldur	x0, [x29, #-8]
  404718:	ldr	x1, [sp, #16]
  40471c:	bl	404814 <ferror@plt+0x2eb4>
  404720:	ldr	x8, [sp, #16]
  404724:	add	x8, x8, #0x80
  404728:	str	x8, [sp, #16]
  40472c:	ldr	x8, [sp, #24]
  404730:	subs	x8, x8, #0x80
  404734:	str	x8, [sp, #24]
  404738:	b	4046fc <ferror@plt+0x2d9c>
  40473c:	ldur	x8, [x29, #-8]
  404740:	add	x8, x8, #0x60
  404744:	ldur	x9, [x29, #-8]
  404748:	ldr	x9, [x9, #224]
  40474c:	add	x0, x8, x9
  404750:	ldr	x1, [sp, #16]
  404754:	ldr	x2, [sp, #24]
  404758:	bl	4015b0 <memcpy@plt>
  40475c:	ldr	x8, [sp, #24]
  404760:	ldur	x9, [x29, #-8]
  404764:	ldr	x10, [x9, #224]
  404768:	add	x8, x10, x8
  40476c:	str	x8, [x9, #224]
  404770:	mov	w8, wzr
  404774:	mov	w0, w8
  404778:	ldp	x29, x30, [sp, #48]
  40477c:	add	sp, sp, #0x40
  404780:	ret
  404784:	sub	sp, sp, #0x20
  404788:	stp	x29, x30, [sp, #16]
  40478c:	add	x29, sp, #0x10
  404790:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  404794:	add	x8, x8, #0x258
  404798:	mov	w9, wzr
  40479c:	str	x0, [sp, #8]
  4047a0:	str	x1, [sp]
  4047a4:	ldr	x8, [x8]
  4047a8:	ldr	x0, [sp, #8]
  4047ac:	ldr	x2, [sp]
  4047b0:	mov	w1, w9
  4047b4:	blr	x8
  4047b8:	ldp	x29, x30, [sp, #16]
  4047bc:	add	sp, sp, #0x20
  4047c0:	ret
  4047c4:	sub	sp, sp, #0x10
  4047c8:	str	x0, [sp, #8]
  4047cc:	str	x1, [sp]
  4047d0:	ldr	x8, [sp]
  4047d4:	ldr	x9, [sp, #8]
  4047d8:	ldr	x10, [x9, #64]
  4047dc:	add	x8, x10, x8
  4047e0:	str	x8, [x9, #64]
  4047e4:	ldr	x8, [sp, #8]
  4047e8:	ldr	x8, [x8, #64]
  4047ec:	ldr	x9, [sp]
  4047f0:	cmp	x8, x9
  4047f4:	cset	w11, cc  // cc = lo, ul, last
  4047f8:	and	w11, w11, #0x1
  4047fc:	ldr	x8, [sp, #8]
  404800:	ldr	x9, [x8, #72]
  404804:	add	x9, x9, w11, sxtw
  404808:	str	x9, [x8, #72]
  40480c:	add	sp, sp, #0x10
  404810:	ret
  404814:	stp	x29, x30, [sp, #-32]!
  404818:	str	x28, [sp, #16]
  40481c:	mov	x29, sp
  404820:	sub	sp, sp, #0x430
  404824:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  404828:	add	x8, x8, #0x218
  40482c:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  404830:	add	x9, x9, #0x260
  404834:	stur	x0, [x29, #-8]
  404838:	stur	x1, [x29, #-16]
  40483c:	str	xzr, [sp, #792]
  404840:	str	x8, [sp, #784]
  404844:	str	x9, [sp, #776]
  404848:	ldr	x8, [sp, #792]
  40484c:	cmp	x8, #0x10
  404850:	b.cs	404888 <ferror@plt+0x2f28>  // b.hs, b.nlast
  404854:	ldur	x8, [x29, #-16]
  404858:	ldr	x9, [sp, #792]
  40485c:	mov	x10, #0x8                   	// #8
  404860:	mul	x9, x9, x10
  404864:	add	x0, x8, x9
  404868:	bl	4042fc <ferror@plt+0x299c>
  40486c:	ldr	x8, [sp, #792]
  404870:	sub	x9, x29, #0x90
  404874:	str	x0, [x9, x8, lsl #3]
  404878:	ldr	x8, [sp, #792]
  40487c:	add	x8, x8, #0x1
  404880:	str	x8, [sp, #792]
  404884:	b	404848 <ferror@plt+0x2ee8>
  404888:	str	xzr, [sp, #792]
  40488c:	ldr	x8, [sp, #792]
  404890:	cmp	x8, #0x8
  404894:	b.cs	4048c0 <ferror@plt+0x2f60>  // b.hs, b.nlast
  404898:	ldur	x8, [x29, #-8]
  40489c:	ldr	x9, [sp, #792]
  4048a0:	ldr	x8, [x8, x9, lsl #3]
  4048a4:	ldr	x9, [sp, #792]
  4048a8:	add	x10, sp, #0x320
  4048ac:	str	x8, [x10, x9, lsl #3]
  4048b0:	ldr	x8, [sp, #792]
  4048b4:	add	x8, x8, #0x1
  4048b8:	str	x8, [sp, #792]
  4048bc:	b	40488c <ferror@plt+0x2f2c>
  4048c0:	ldr	x8, [sp, #784]
  4048c4:	ldr	x9, [x8]
  4048c8:	str	x9, [sp, #864]
  4048cc:	ldr	x9, [x8, #8]
  4048d0:	str	x9, [sp, #872]
  4048d4:	ldr	x9, [x8, #16]
  4048d8:	str	x9, [sp, #880]
  4048dc:	ldr	x9, [x8, #24]
  4048e0:	str	x9, [sp, #888]
  4048e4:	ldr	x9, [x8, #32]
  4048e8:	ldur	x10, [x29, #-8]
  4048ec:	ldr	x10, [x10, #64]
  4048f0:	eor	x9, x9, x10
  4048f4:	str	x9, [sp, #896]
  4048f8:	ldr	x9, [x8, #40]
  4048fc:	ldur	x10, [x29, #-8]
  404900:	ldr	x10, [x10, #72]
  404904:	eor	x9, x9, x10
  404908:	str	x9, [sp, #904]
  40490c:	ldr	x9, [x8, #48]
  404910:	ldur	x10, [x29, #-8]
  404914:	ldr	x10, [x10, #80]
  404918:	eor	x9, x9, x10
  40491c:	str	x9, [sp, #912]
  404920:	ldr	x9, [x8, #56]
  404924:	ldur	x10, [x29, #-8]
  404928:	ldr	x10, [x10, #88]
  40492c:	eor	x9, x9, x10
  404930:	str	x9, [sp, #920]
  404934:	ldr	x8, [sp, #800]
  404938:	ldr	x9, [sp, #832]
  40493c:	add	x8, x8, x9
  404940:	ldr	x9, [sp, #776]
  404944:	ldrb	w10, [x9]
  404948:	mov	w11, w10
  40494c:	sub	x12, x29, #0x90
  404950:	ldr	x11, [x12, x11, lsl #3]
  404954:	add	x8, x8, x11
  404958:	str	x8, [sp, #800]
  40495c:	ldr	x8, [sp, #896]
  404960:	ldr	x11, [sp, #800]
  404964:	eor	x0, x8, x11
  404968:	mov	w1, #0x20                  	// #32
  40496c:	str	x12, [sp, #768]
  404970:	bl	409d14 <ferror@plt+0x83b4>
  404974:	str	x0, [sp, #896]
  404978:	ldr	x8, [sp, #864]
  40497c:	ldr	x9, [sp, #896]
  404980:	add	x8, x8, x9
  404984:	str	x8, [sp, #864]
  404988:	ldr	x8, [sp, #832]
  40498c:	ldr	x9, [sp, #864]
  404990:	eor	x0, x8, x9
  404994:	mov	w1, #0x18                  	// #24
  404998:	bl	409d14 <ferror@plt+0x83b4>
  40499c:	str	x0, [sp, #832]
  4049a0:	ldr	x8, [sp, #800]
  4049a4:	ldr	x9, [sp, #832]
  4049a8:	add	x8, x8, x9
  4049ac:	ldr	x9, [sp, #776]
  4049b0:	ldrb	w10, [x9, #1]
  4049b4:	mov	w11, w10
  4049b8:	ldr	x12, [sp, #768]
  4049bc:	ldr	x11, [x12, x11, lsl #3]
  4049c0:	add	x8, x8, x11
  4049c4:	str	x8, [sp, #800]
  4049c8:	ldr	x8, [sp, #896]
  4049cc:	ldr	x11, [sp, #800]
  4049d0:	eor	x0, x8, x11
  4049d4:	mov	w1, #0x10                  	// #16
  4049d8:	bl	409d14 <ferror@plt+0x83b4>
  4049dc:	str	x0, [sp, #896]
  4049e0:	ldr	x8, [sp, #864]
  4049e4:	ldr	x9, [sp, #896]
  4049e8:	add	x8, x8, x9
  4049ec:	str	x8, [sp, #864]
  4049f0:	ldr	x8, [sp, #832]
  4049f4:	ldr	x9, [sp, #864]
  4049f8:	eor	x0, x8, x9
  4049fc:	mov	w1, #0x3f                  	// #63
  404a00:	bl	409d14 <ferror@plt+0x83b4>
  404a04:	str	x0, [sp, #832]
  404a08:	ldr	x8, [sp, #808]
  404a0c:	ldr	x9, [sp, #840]
  404a10:	add	x8, x8, x9
  404a14:	ldr	x9, [sp, #776]
  404a18:	ldrb	w10, [x9, #2]
  404a1c:	mov	w11, w10
  404a20:	sub	x12, x29, #0x90
  404a24:	ldr	x11, [x12, x11, lsl #3]
  404a28:	add	x8, x8, x11
  404a2c:	str	x8, [sp, #808]
  404a30:	ldr	x8, [sp, #904]
  404a34:	ldr	x11, [sp, #808]
  404a38:	eor	x0, x8, x11
  404a3c:	mov	w1, #0x20                  	// #32
  404a40:	str	x12, [sp, #760]
  404a44:	bl	409d14 <ferror@plt+0x83b4>
  404a48:	str	x0, [sp, #904]
  404a4c:	ldr	x8, [sp, #872]
  404a50:	ldr	x9, [sp, #904]
  404a54:	add	x8, x8, x9
  404a58:	str	x8, [sp, #872]
  404a5c:	ldr	x8, [sp, #840]
  404a60:	ldr	x9, [sp, #872]
  404a64:	eor	x0, x8, x9
  404a68:	mov	w1, #0x18                  	// #24
  404a6c:	bl	409d14 <ferror@plt+0x83b4>
  404a70:	str	x0, [sp, #840]
  404a74:	ldr	x8, [sp, #808]
  404a78:	ldr	x9, [sp, #840]
  404a7c:	add	x8, x8, x9
  404a80:	ldr	x9, [sp, #776]
  404a84:	ldrb	w10, [x9, #3]
  404a88:	mov	w11, w10
  404a8c:	ldr	x12, [sp, #760]
  404a90:	ldr	x11, [x12, x11, lsl #3]
  404a94:	add	x8, x8, x11
  404a98:	str	x8, [sp, #808]
  404a9c:	ldr	x8, [sp, #904]
  404aa0:	ldr	x11, [sp, #808]
  404aa4:	eor	x0, x8, x11
  404aa8:	mov	w1, #0x10                  	// #16
  404aac:	bl	409d14 <ferror@plt+0x83b4>
  404ab0:	str	x0, [sp, #904]
  404ab4:	ldr	x8, [sp, #872]
  404ab8:	ldr	x9, [sp, #904]
  404abc:	add	x8, x8, x9
  404ac0:	str	x8, [sp, #872]
  404ac4:	ldr	x8, [sp, #840]
  404ac8:	ldr	x9, [sp, #872]
  404acc:	eor	x0, x8, x9
  404ad0:	mov	w1, #0x3f                  	// #63
  404ad4:	bl	409d14 <ferror@plt+0x83b4>
  404ad8:	str	x0, [sp, #840]
  404adc:	ldr	x8, [sp, #816]
  404ae0:	ldr	x9, [sp, #848]
  404ae4:	add	x8, x8, x9
  404ae8:	ldr	x9, [sp, #776]
  404aec:	ldrb	w10, [x9, #4]
  404af0:	mov	w11, w10
  404af4:	sub	x12, x29, #0x90
  404af8:	ldr	x11, [x12, x11, lsl #3]
  404afc:	add	x8, x8, x11
  404b00:	str	x8, [sp, #816]
  404b04:	ldr	x8, [sp, #912]
  404b08:	ldr	x11, [sp, #816]
  404b0c:	eor	x0, x8, x11
  404b10:	mov	w1, #0x20                  	// #32
  404b14:	str	x12, [sp, #752]
  404b18:	bl	409d14 <ferror@plt+0x83b4>
  404b1c:	str	x0, [sp, #912]
  404b20:	ldr	x8, [sp, #880]
  404b24:	ldr	x9, [sp, #912]
  404b28:	add	x8, x8, x9
  404b2c:	str	x8, [sp, #880]
  404b30:	ldr	x8, [sp, #848]
  404b34:	ldr	x9, [sp, #880]
  404b38:	eor	x0, x8, x9
  404b3c:	mov	w1, #0x18                  	// #24
  404b40:	bl	409d14 <ferror@plt+0x83b4>
  404b44:	str	x0, [sp, #848]
  404b48:	ldr	x8, [sp, #816]
  404b4c:	ldr	x9, [sp, #848]
  404b50:	add	x8, x8, x9
  404b54:	ldr	x9, [sp, #776]
  404b58:	ldrb	w10, [x9, #5]
  404b5c:	mov	w11, w10
  404b60:	ldr	x12, [sp, #752]
  404b64:	ldr	x11, [x12, x11, lsl #3]
  404b68:	add	x8, x8, x11
  404b6c:	str	x8, [sp, #816]
  404b70:	ldr	x8, [sp, #912]
  404b74:	ldr	x11, [sp, #816]
  404b78:	eor	x0, x8, x11
  404b7c:	mov	w1, #0x10                  	// #16
  404b80:	bl	409d14 <ferror@plt+0x83b4>
  404b84:	str	x0, [sp, #912]
  404b88:	ldr	x8, [sp, #880]
  404b8c:	ldr	x9, [sp, #912]
  404b90:	add	x8, x8, x9
  404b94:	str	x8, [sp, #880]
  404b98:	ldr	x8, [sp, #848]
  404b9c:	ldr	x9, [sp, #880]
  404ba0:	eor	x0, x8, x9
  404ba4:	mov	w1, #0x3f                  	// #63
  404ba8:	bl	409d14 <ferror@plt+0x83b4>
  404bac:	str	x0, [sp, #848]
  404bb0:	ldr	x8, [sp, #824]
  404bb4:	ldr	x9, [sp, #856]
  404bb8:	add	x8, x8, x9
  404bbc:	ldr	x9, [sp, #776]
  404bc0:	ldrb	w10, [x9, #6]
  404bc4:	mov	w11, w10
  404bc8:	sub	x12, x29, #0x90
  404bcc:	ldr	x11, [x12, x11, lsl #3]
  404bd0:	add	x8, x8, x11
  404bd4:	str	x8, [sp, #824]
  404bd8:	ldr	x8, [sp, #920]
  404bdc:	ldr	x11, [sp, #824]
  404be0:	eor	x0, x8, x11
  404be4:	mov	w1, #0x20                  	// #32
  404be8:	str	x12, [sp, #744]
  404bec:	bl	409d14 <ferror@plt+0x83b4>
  404bf0:	str	x0, [sp, #920]
  404bf4:	ldr	x8, [sp, #888]
  404bf8:	ldr	x9, [sp, #920]
  404bfc:	add	x8, x8, x9
  404c00:	str	x8, [sp, #888]
  404c04:	ldr	x8, [sp, #856]
  404c08:	ldr	x9, [sp, #888]
  404c0c:	eor	x0, x8, x9
  404c10:	mov	w1, #0x18                  	// #24
  404c14:	bl	409d14 <ferror@plt+0x83b4>
  404c18:	str	x0, [sp, #856]
  404c1c:	ldr	x8, [sp, #824]
  404c20:	ldr	x9, [sp, #856]
  404c24:	add	x8, x8, x9
  404c28:	ldr	x9, [sp, #776]
  404c2c:	ldrb	w10, [x9, #7]
  404c30:	mov	w11, w10
  404c34:	ldr	x12, [sp, #744]
  404c38:	ldr	x11, [x12, x11, lsl #3]
  404c3c:	add	x8, x8, x11
  404c40:	str	x8, [sp, #824]
  404c44:	ldr	x8, [sp, #920]
  404c48:	ldr	x11, [sp, #824]
  404c4c:	eor	x0, x8, x11
  404c50:	mov	w1, #0x10                  	// #16
  404c54:	bl	409d14 <ferror@plt+0x83b4>
  404c58:	str	x0, [sp, #920]
  404c5c:	ldr	x8, [sp, #888]
  404c60:	ldr	x9, [sp, #920]
  404c64:	add	x8, x8, x9
  404c68:	str	x8, [sp, #888]
  404c6c:	ldr	x8, [sp, #856]
  404c70:	ldr	x9, [sp, #888]
  404c74:	eor	x0, x8, x9
  404c78:	mov	w1, #0x3f                  	// #63
  404c7c:	bl	409d14 <ferror@plt+0x83b4>
  404c80:	str	x0, [sp, #856]
  404c84:	ldr	x8, [sp, #800]
  404c88:	ldr	x9, [sp, #840]
  404c8c:	add	x8, x8, x9
  404c90:	ldr	x9, [sp, #776]
  404c94:	ldrb	w10, [x9, #8]
  404c98:	mov	w11, w10
  404c9c:	sub	x12, x29, #0x90
  404ca0:	ldr	x11, [x12, x11, lsl #3]
  404ca4:	add	x8, x8, x11
  404ca8:	str	x8, [sp, #800]
  404cac:	ldr	x8, [sp, #920]
  404cb0:	ldr	x11, [sp, #800]
  404cb4:	eor	x0, x8, x11
  404cb8:	mov	w1, #0x20                  	// #32
  404cbc:	str	x12, [sp, #736]
  404cc0:	bl	409d14 <ferror@plt+0x83b4>
  404cc4:	str	x0, [sp, #920]
  404cc8:	ldr	x8, [sp, #880]
  404ccc:	ldr	x9, [sp, #920]
  404cd0:	add	x8, x8, x9
  404cd4:	str	x8, [sp, #880]
  404cd8:	ldr	x8, [sp, #840]
  404cdc:	ldr	x9, [sp, #880]
  404ce0:	eor	x0, x8, x9
  404ce4:	mov	w1, #0x18                  	// #24
  404ce8:	bl	409d14 <ferror@plt+0x83b4>
  404cec:	str	x0, [sp, #840]
  404cf0:	ldr	x8, [sp, #800]
  404cf4:	ldr	x9, [sp, #840]
  404cf8:	add	x8, x8, x9
  404cfc:	ldr	x9, [sp, #776]
  404d00:	ldrb	w10, [x9, #9]
  404d04:	mov	w11, w10
  404d08:	ldr	x12, [sp, #736]
  404d0c:	ldr	x11, [x12, x11, lsl #3]
  404d10:	add	x8, x8, x11
  404d14:	str	x8, [sp, #800]
  404d18:	ldr	x8, [sp, #920]
  404d1c:	ldr	x11, [sp, #800]
  404d20:	eor	x0, x8, x11
  404d24:	mov	w1, #0x10                  	// #16
  404d28:	bl	409d14 <ferror@plt+0x83b4>
  404d2c:	str	x0, [sp, #920]
  404d30:	ldr	x8, [sp, #880]
  404d34:	ldr	x9, [sp, #920]
  404d38:	add	x8, x8, x9
  404d3c:	str	x8, [sp, #880]
  404d40:	ldr	x8, [sp, #840]
  404d44:	ldr	x9, [sp, #880]
  404d48:	eor	x0, x8, x9
  404d4c:	mov	w1, #0x3f                  	// #63
  404d50:	bl	409d14 <ferror@plt+0x83b4>
  404d54:	str	x0, [sp, #840]
  404d58:	ldr	x8, [sp, #808]
  404d5c:	ldr	x9, [sp, #848]
  404d60:	add	x8, x8, x9
  404d64:	ldr	x9, [sp, #776]
  404d68:	ldrb	w10, [x9, #10]
  404d6c:	mov	w11, w10
  404d70:	sub	x12, x29, #0x90
  404d74:	ldr	x11, [x12, x11, lsl #3]
  404d78:	add	x8, x8, x11
  404d7c:	str	x8, [sp, #808]
  404d80:	ldr	x8, [sp, #896]
  404d84:	ldr	x11, [sp, #808]
  404d88:	eor	x0, x8, x11
  404d8c:	mov	w1, #0x20                  	// #32
  404d90:	str	x12, [sp, #728]
  404d94:	bl	409d14 <ferror@plt+0x83b4>
  404d98:	str	x0, [sp, #896]
  404d9c:	ldr	x8, [sp, #888]
  404da0:	ldr	x9, [sp, #896]
  404da4:	add	x8, x8, x9
  404da8:	str	x8, [sp, #888]
  404dac:	ldr	x8, [sp, #848]
  404db0:	ldr	x9, [sp, #888]
  404db4:	eor	x0, x8, x9
  404db8:	mov	w1, #0x18                  	// #24
  404dbc:	bl	409d14 <ferror@plt+0x83b4>
  404dc0:	str	x0, [sp, #848]
  404dc4:	ldr	x8, [sp, #808]
  404dc8:	ldr	x9, [sp, #848]
  404dcc:	add	x8, x8, x9
  404dd0:	ldr	x9, [sp, #776]
  404dd4:	ldrb	w10, [x9, #11]
  404dd8:	mov	w11, w10
  404ddc:	ldr	x12, [sp, #728]
  404de0:	ldr	x11, [x12, x11, lsl #3]
  404de4:	add	x8, x8, x11
  404de8:	str	x8, [sp, #808]
  404dec:	ldr	x8, [sp, #896]
  404df0:	ldr	x11, [sp, #808]
  404df4:	eor	x0, x8, x11
  404df8:	mov	w1, #0x10                  	// #16
  404dfc:	bl	409d14 <ferror@plt+0x83b4>
  404e00:	str	x0, [sp, #896]
  404e04:	ldr	x8, [sp, #888]
  404e08:	ldr	x9, [sp, #896]
  404e0c:	add	x8, x8, x9
  404e10:	str	x8, [sp, #888]
  404e14:	ldr	x8, [sp, #848]
  404e18:	ldr	x9, [sp, #888]
  404e1c:	eor	x0, x8, x9
  404e20:	mov	w1, #0x3f                  	// #63
  404e24:	bl	409d14 <ferror@plt+0x83b4>
  404e28:	str	x0, [sp, #848]
  404e2c:	ldr	x8, [sp, #816]
  404e30:	ldr	x9, [sp, #856]
  404e34:	add	x8, x8, x9
  404e38:	ldr	x9, [sp, #776]
  404e3c:	ldrb	w10, [x9, #12]
  404e40:	mov	w11, w10
  404e44:	sub	x12, x29, #0x90
  404e48:	ldr	x11, [x12, x11, lsl #3]
  404e4c:	add	x8, x8, x11
  404e50:	str	x8, [sp, #816]
  404e54:	ldr	x8, [sp, #904]
  404e58:	ldr	x11, [sp, #816]
  404e5c:	eor	x0, x8, x11
  404e60:	mov	w1, #0x20                  	// #32
  404e64:	str	x12, [sp, #720]
  404e68:	bl	409d14 <ferror@plt+0x83b4>
  404e6c:	str	x0, [sp, #904]
  404e70:	ldr	x8, [sp, #864]
  404e74:	ldr	x9, [sp, #904]
  404e78:	add	x8, x8, x9
  404e7c:	str	x8, [sp, #864]
  404e80:	ldr	x8, [sp, #856]
  404e84:	ldr	x9, [sp, #864]
  404e88:	eor	x0, x8, x9
  404e8c:	mov	w1, #0x18                  	// #24
  404e90:	bl	409d14 <ferror@plt+0x83b4>
  404e94:	str	x0, [sp, #856]
  404e98:	ldr	x8, [sp, #816]
  404e9c:	ldr	x9, [sp, #856]
  404ea0:	add	x8, x8, x9
  404ea4:	ldr	x9, [sp, #776]
  404ea8:	ldrb	w10, [x9, #13]
  404eac:	mov	w11, w10
  404eb0:	ldr	x12, [sp, #720]
  404eb4:	ldr	x11, [x12, x11, lsl #3]
  404eb8:	add	x8, x8, x11
  404ebc:	str	x8, [sp, #816]
  404ec0:	ldr	x8, [sp, #904]
  404ec4:	ldr	x11, [sp, #816]
  404ec8:	eor	x0, x8, x11
  404ecc:	mov	w1, #0x10                  	// #16
  404ed0:	bl	409d14 <ferror@plt+0x83b4>
  404ed4:	str	x0, [sp, #904]
  404ed8:	ldr	x8, [sp, #864]
  404edc:	ldr	x9, [sp, #904]
  404ee0:	add	x8, x8, x9
  404ee4:	str	x8, [sp, #864]
  404ee8:	ldr	x8, [sp, #856]
  404eec:	ldr	x9, [sp, #864]
  404ef0:	eor	x0, x8, x9
  404ef4:	mov	w1, #0x3f                  	// #63
  404ef8:	bl	409d14 <ferror@plt+0x83b4>
  404efc:	str	x0, [sp, #856]
  404f00:	ldr	x8, [sp, #824]
  404f04:	ldr	x9, [sp, #832]
  404f08:	add	x8, x8, x9
  404f0c:	ldr	x9, [sp, #776]
  404f10:	ldrb	w10, [x9, #14]
  404f14:	mov	w11, w10
  404f18:	sub	x12, x29, #0x90
  404f1c:	ldr	x11, [x12, x11, lsl #3]
  404f20:	add	x8, x8, x11
  404f24:	str	x8, [sp, #824]
  404f28:	ldr	x8, [sp, #912]
  404f2c:	ldr	x11, [sp, #824]
  404f30:	eor	x0, x8, x11
  404f34:	mov	w1, #0x20                  	// #32
  404f38:	str	x12, [sp, #712]
  404f3c:	bl	409d14 <ferror@plt+0x83b4>
  404f40:	str	x0, [sp, #912]
  404f44:	ldr	x8, [sp, #872]
  404f48:	ldr	x9, [sp, #912]
  404f4c:	add	x8, x8, x9
  404f50:	str	x8, [sp, #872]
  404f54:	ldr	x8, [sp, #832]
  404f58:	ldr	x9, [sp, #872]
  404f5c:	eor	x0, x8, x9
  404f60:	mov	w1, #0x18                  	// #24
  404f64:	bl	409d14 <ferror@plt+0x83b4>
  404f68:	str	x0, [sp, #832]
  404f6c:	ldr	x8, [sp, #824]
  404f70:	ldr	x9, [sp, #832]
  404f74:	add	x8, x8, x9
  404f78:	ldr	x9, [sp, #776]
  404f7c:	ldrb	w10, [x9, #15]
  404f80:	mov	w11, w10
  404f84:	ldr	x12, [sp, #712]
  404f88:	ldr	x11, [x12, x11, lsl #3]
  404f8c:	add	x8, x8, x11
  404f90:	str	x8, [sp, #824]
  404f94:	ldr	x8, [sp, #912]
  404f98:	ldr	x11, [sp, #824]
  404f9c:	eor	x0, x8, x11
  404fa0:	mov	w1, #0x10                  	// #16
  404fa4:	bl	409d14 <ferror@plt+0x83b4>
  404fa8:	str	x0, [sp, #912]
  404fac:	ldr	x8, [sp, #872]
  404fb0:	ldr	x9, [sp, #912]
  404fb4:	add	x8, x8, x9
  404fb8:	str	x8, [sp, #872]
  404fbc:	ldr	x8, [sp, #832]
  404fc0:	ldr	x9, [sp, #872]
  404fc4:	eor	x0, x8, x9
  404fc8:	mov	w1, #0x3f                  	// #63
  404fcc:	bl	409d14 <ferror@plt+0x83b4>
  404fd0:	str	x0, [sp, #832]
  404fd4:	ldr	x8, [sp, #800]
  404fd8:	ldr	x9, [sp, #832]
  404fdc:	add	x8, x8, x9
  404fe0:	ldr	x9, [sp, #776]
  404fe4:	ldrb	w10, [x9, #16]
  404fe8:	mov	w11, w10
  404fec:	sub	x12, x29, #0x90
  404ff0:	ldr	x11, [x12, x11, lsl #3]
  404ff4:	add	x8, x8, x11
  404ff8:	str	x8, [sp, #800]
  404ffc:	ldr	x8, [sp, #896]
  405000:	ldr	x11, [sp, #800]
  405004:	eor	x0, x8, x11
  405008:	mov	w1, #0x20                  	// #32
  40500c:	str	x12, [sp, #704]
  405010:	bl	409d14 <ferror@plt+0x83b4>
  405014:	str	x0, [sp, #896]
  405018:	ldr	x8, [sp, #864]
  40501c:	ldr	x9, [sp, #896]
  405020:	add	x8, x8, x9
  405024:	str	x8, [sp, #864]
  405028:	ldr	x8, [sp, #832]
  40502c:	ldr	x9, [sp, #864]
  405030:	eor	x0, x8, x9
  405034:	mov	w1, #0x18                  	// #24
  405038:	bl	409d14 <ferror@plt+0x83b4>
  40503c:	str	x0, [sp, #832]
  405040:	ldr	x8, [sp, #800]
  405044:	ldr	x9, [sp, #832]
  405048:	add	x8, x8, x9
  40504c:	ldr	x9, [sp, #776]
  405050:	ldrb	w10, [x9, #17]
  405054:	mov	w11, w10
  405058:	ldr	x12, [sp, #704]
  40505c:	ldr	x11, [x12, x11, lsl #3]
  405060:	add	x8, x8, x11
  405064:	str	x8, [sp, #800]
  405068:	ldr	x8, [sp, #896]
  40506c:	ldr	x11, [sp, #800]
  405070:	eor	x0, x8, x11
  405074:	mov	w1, #0x10                  	// #16
  405078:	bl	409d14 <ferror@plt+0x83b4>
  40507c:	str	x0, [sp, #896]
  405080:	ldr	x8, [sp, #864]
  405084:	ldr	x9, [sp, #896]
  405088:	add	x8, x8, x9
  40508c:	str	x8, [sp, #864]
  405090:	ldr	x8, [sp, #832]
  405094:	ldr	x9, [sp, #864]
  405098:	eor	x0, x8, x9
  40509c:	mov	w1, #0x3f                  	// #63
  4050a0:	bl	409d14 <ferror@plt+0x83b4>
  4050a4:	str	x0, [sp, #832]
  4050a8:	ldr	x8, [sp, #808]
  4050ac:	ldr	x9, [sp, #840]
  4050b0:	add	x8, x8, x9
  4050b4:	ldr	x9, [sp, #776]
  4050b8:	ldrb	w10, [x9, #18]
  4050bc:	mov	w11, w10
  4050c0:	sub	x12, x29, #0x90
  4050c4:	ldr	x11, [x12, x11, lsl #3]
  4050c8:	add	x8, x8, x11
  4050cc:	str	x8, [sp, #808]
  4050d0:	ldr	x8, [sp, #904]
  4050d4:	ldr	x11, [sp, #808]
  4050d8:	eor	x0, x8, x11
  4050dc:	mov	w1, #0x20                  	// #32
  4050e0:	str	x12, [sp, #696]
  4050e4:	bl	409d14 <ferror@plt+0x83b4>
  4050e8:	str	x0, [sp, #904]
  4050ec:	ldr	x8, [sp, #872]
  4050f0:	ldr	x9, [sp, #904]
  4050f4:	add	x8, x8, x9
  4050f8:	str	x8, [sp, #872]
  4050fc:	ldr	x8, [sp, #840]
  405100:	ldr	x9, [sp, #872]
  405104:	eor	x0, x8, x9
  405108:	mov	w1, #0x18                  	// #24
  40510c:	bl	409d14 <ferror@plt+0x83b4>
  405110:	str	x0, [sp, #840]
  405114:	ldr	x8, [sp, #808]
  405118:	ldr	x9, [sp, #840]
  40511c:	add	x8, x8, x9
  405120:	ldr	x9, [sp, #776]
  405124:	ldrb	w10, [x9, #19]
  405128:	mov	w11, w10
  40512c:	ldr	x12, [sp, #696]
  405130:	ldr	x11, [x12, x11, lsl #3]
  405134:	add	x8, x8, x11
  405138:	str	x8, [sp, #808]
  40513c:	ldr	x8, [sp, #904]
  405140:	ldr	x11, [sp, #808]
  405144:	eor	x0, x8, x11
  405148:	mov	w1, #0x10                  	// #16
  40514c:	bl	409d14 <ferror@plt+0x83b4>
  405150:	str	x0, [sp, #904]
  405154:	ldr	x8, [sp, #872]
  405158:	ldr	x9, [sp, #904]
  40515c:	add	x8, x8, x9
  405160:	str	x8, [sp, #872]
  405164:	ldr	x8, [sp, #840]
  405168:	ldr	x9, [sp, #872]
  40516c:	eor	x0, x8, x9
  405170:	mov	w1, #0x3f                  	// #63
  405174:	bl	409d14 <ferror@plt+0x83b4>
  405178:	str	x0, [sp, #840]
  40517c:	ldr	x8, [sp, #816]
  405180:	ldr	x9, [sp, #848]
  405184:	add	x8, x8, x9
  405188:	ldr	x9, [sp, #776]
  40518c:	ldrb	w10, [x9, #20]
  405190:	mov	w11, w10
  405194:	sub	x12, x29, #0x90
  405198:	ldr	x11, [x12, x11, lsl #3]
  40519c:	add	x8, x8, x11
  4051a0:	str	x8, [sp, #816]
  4051a4:	ldr	x8, [sp, #912]
  4051a8:	ldr	x11, [sp, #816]
  4051ac:	eor	x0, x8, x11
  4051b0:	mov	w1, #0x20                  	// #32
  4051b4:	str	x12, [sp, #688]
  4051b8:	bl	409d14 <ferror@plt+0x83b4>
  4051bc:	str	x0, [sp, #912]
  4051c0:	ldr	x8, [sp, #880]
  4051c4:	ldr	x9, [sp, #912]
  4051c8:	add	x8, x8, x9
  4051cc:	str	x8, [sp, #880]
  4051d0:	ldr	x8, [sp, #848]
  4051d4:	ldr	x9, [sp, #880]
  4051d8:	eor	x0, x8, x9
  4051dc:	mov	w1, #0x18                  	// #24
  4051e0:	bl	409d14 <ferror@plt+0x83b4>
  4051e4:	str	x0, [sp, #848]
  4051e8:	ldr	x8, [sp, #816]
  4051ec:	ldr	x9, [sp, #848]
  4051f0:	add	x8, x8, x9
  4051f4:	ldr	x9, [sp, #776]
  4051f8:	ldrb	w10, [x9, #21]
  4051fc:	mov	w11, w10
  405200:	ldr	x12, [sp, #688]
  405204:	ldr	x11, [x12, x11, lsl #3]
  405208:	add	x8, x8, x11
  40520c:	str	x8, [sp, #816]
  405210:	ldr	x8, [sp, #912]
  405214:	ldr	x11, [sp, #816]
  405218:	eor	x0, x8, x11
  40521c:	mov	w1, #0x10                  	// #16
  405220:	bl	409d14 <ferror@plt+0x83b4>
  405224:	str	x0, [sp, #912]
  405228:	ldr	x8, [sp, #880]
  40522c:	ldr	x9, [sp, #912]
  405230:	add	x8, x8, x9
  405234:	str	x8, [sp, #880]
  405238:	ldr	x8, [sp, #848]
  40523c:	ldr	x9, [sp, #880]
  405240:	eor	x0, x8, x9
  405244:	mov	w1, #0x3f                  	// #63
  405248:	bl	409d14 <ferror@plt+0x83b4>
  40524c:	str	x0, [sp, #848]
  405250:	ldr	x8, [sp, #824]
  405254:	ldr	x9, [sp, #856]
  405258:	add	x8, x8, x9
  40525c:	ldr	x9, [sp, #776]
  405260:	ldrb	w10, [x9, #22]
  405264:	mov	w11, w10
  405268:	sub	x12, x29, #0x90
  40526c:	ldr	x11, [x12, x11, lsl #3]
  405270:	add	x8, x8, x11
  405274:	str	x8, [sp, #824]
  405278:	ldr	x8, [sp, #920]
  40527c:	ldr	x11, [sp, #824]
  405280:	eor	x0, x8, x11
  405284:	mov	w1, #0x20                  	// #32
  405288:	str	x12, [sp, #680]
  40528c:	bl	409d14 <ferror@plt+0x83b4>
  405290:	str	x0, [sp, #920]
  405294:	ldr	x8, [sp, #888]
  405298:	ldr	x9, [sp, #920]
  40529c:	add	x8, x8, x9
  4052a0:	str	x8, [sp, #888]
  4052a4:	ldr	x8, [sp, #856]
  4052a8:	ldr	x9, [sp, #888]
  4052ac:	eor	x0, x8, x9
  4052b0:	mov	w1, #0x18                  	// #24
  4052b4:	bl	409d14 <ferror@plt+0x83b4>
  4052b8:	str	x0, [sp, #856]
  4052bc:	ldr	x8, [sp, #824]
  4052c0:	ldr	x9, [sp, #856]
  4052c4:	add	x8, x8, x9
  4052c8:	ldr	x9, [sp, #776]
  4052cc:	ldrb	w10, [x9, #23]
  4052d0:	mov	w11, w10
  4052d4:	ldr	x12, [sp, #680]
  4052d8:	ldr	x11, [x12, x11, lsl #3]
  4052dc:	add	x8, x8, x11
  4052e0:	str	x8, [sp, #824]
  4052e4:	ldr	x8, [sp, #920]
  4052e8:	ldr	x11, [sp, #824]
  4052ec:	eor	x0, x8, x11
  4052f0:	mov	w1, #0x10                  	// #16
  4052f4:	bl	409d14 <ferror@plt+0x83b4>
  4052f8:	str	x0, [sp, #920]
  4052fc:	ldr	x8, [sp, #888]
  405300:	ldr	x9, [sp, #920]
  405304:	add	x8, x8, x9
  405308:	str	x8, [sp, #888]
  40530c:	ldr	x8, [sp, #856]
  405310:	ldr	x9, [sp, #888]
  405314:	eor	x0, x8, x9
  405318:	mov	w1, #0x3f                  	// #63
  40531c:	bl	409d14 <ferror@plt+0x83b4>
  405320:	str	x0, [sp, #856]
  405324:	ldr	x8, [sp, #800]
  405328:	ldr	x9, [sp, #840]
  40532c:	add	x8, x8, x9
  405330:	ldr	x9, [sp, #776]
  405334:	ldrb	w10, [x9, #24]
  405338:	mov	w11, w10
  40533c:	sub	x12, x29, #0x90
  405340:	ldr	x11, [x12, x11, lsl #3]
  405344:	add	x8, x8, x11
  405348:	str	x8, [sp, #800]
  40534c:	ldr	x8, [sp, #920]
  405350:	ldr	x11, [sp, #800]
  405354:	eor	x0, x8, x11
  405358:	mov	w1, #0x20                  	// #32
  40535c:	str	x12, [sp, #672]
  405360:	bl	409d14 <ferror@plt+0x83b4>
  405364:	str	x0, [sp, #920]
  405368:	ldr	x8, [sp, #880]
  40536c:	ldr	x9, [sp, #920]
  405370:	add	x8, x8, x9
  405374:	str	x8, [sp, #880]
  405378:	ldr	x8, [sp, #840]
  40537c:	ldr	x9, [sp, #880]
  405380:	eor	x0, x8, x9
  405384:	mov	w1, #0x18                  	// #24
  405388:	bl	409d14 <ferror@plt+0x83b4>
  40538c:	str	x0, [sp, #840]
  405390:	ldr	x8, [sp, #800]
  405394:	ldr	x9, [sp, #840]
  405398:	add	x8, x8, x9
  40539c:	ldr	x9, [sp, #776]
  4053a0:	ldrb	w10, [x9, #25]
  4053a4:	mov	w11, w10
  4053a8:	ldr	x12, [sp, #672]
  4053ac:	ldr	x11, [x12, x11, lsl #3]
  4053b0:	add	x8, x8, x11
  4053b4:	str	x8, [sp, #800]
  4053b8:	ldr	x8, [sp, #920]
  4053bc:	ldr	x11, [sp, #800]
  4053c0:	eor	x0, x8, x11
  4053c4:	mov	w1, #0x10                  	// #16
  4053c8:	bl	409d14 <ferror@plt+0x83b4>
  4053cc:	str	x0, [sp, #920]
  4053d0:	ldr	x8, [sp, #880]
  4053d4:	ldr	x9, [sp, #920]
  4053d8:	add	x8, x8, x9
  4053dc:	str	x8, [sp, #880]
  4053e0:	ldr	x8, [sp, #840]
  4053e4:	ldr	x9, [sp, #880]
  4053e8:	eor	x0, x8, x9
  4053ec:	mov	w1, #0x3f                  	// #63
  4053f0:	bl	409d14 <ferror@plt+0x83b4>
  4053f4:	str	x0, [sp, #840]
  4053f8:	ldr	x8, [sp, #808]
  4053fc:	ldr	x9, [sp, #848]
  405400:	add	x8, x8, x9
  405404:	ldr	x9, [sp, #776]
  405408:	ldrb	w10, [x9, #26]
  40540c:	mov	w11, w10
  405410:	sub	x12, x29, #0x90
  405414:	ldr	x11, [x12, x11, lsl #3]
  405418:	add	x8, x8, x11
  40541c:	str	x8, [sp, #808]
  405420:	ldr	x8, [sp, #896]
  405424:	ldr	x11, [sp, #808]
  405428:	eor	x0, x8, x11
  40542c:	mov	w1, #0x20                  	// #32
  405430:	str	x12, [sp, #664]
  405434:	bl	409d14 <ferror@plt+0x83b4>
  405438:	str	x0, [sp, #896]
  40543c:	ldr	x8, [sp, #888]
  405440:	ldr	x9, [sp, #896]
  405444:	add	x8, x8, x9
  405448:	str	x8, [sp, #888]
  40544c:	ldr	x8, [sp, #848]
  405450:	ldr	x9, [sp, #888]
  405454:	eor	x0, x8, x9
  405458:	mov	w1, #0x18                  	// #24
  40545c:	bl	409d14 <ferror@plt+0x83b4>
  405460:	str	x0, [sp, #848]
  405464:	ldr	x8, [sp, #808]
  405468:	ldr	x9, [sp, #848]
  40546c:	add	x8, x8, x9
  405470:	ldr	x9, [sp, #776]
  405474:	ldrb	w10, [x9, #27]
  405478:	mov	w11, w10
  40547c:	ldr	x12, [sp, #664]
  405480:	ldr	x11, [x12, x11, lsl #3]
  405484:	add	x8, x8, x11
  405488:	str	x8, [sp, #808]
  40548c:	ldr	x8, [sp, #896]
  405490:	ldr	x11, [sp, #808]
  405494:	eor	x0, x8, x11
  405498:	mov	w1, #0x10                  	// #16
  40549c:	bl	409d14 <ferror@plt+0x83b4>
  4054a0:	str	x0, [sp, #896]
  4054a4:	ldr	x8, [sp, #888]
  4054a8:	ldr	x9, [sp, #896]
  4054ac:	add	x8, x8, x9
  4054b0:	str	x8, [sp, #888]
  4054b4:	ldr	x8, [sp, #848]
  4054b8:	ldr	x9, [sp, #888]
  4054bc:	eor	x0, x8, x9
  4054c0:	mov	w1, #0x3f                  	// #63
  4054c4:	bl	409d14 <ferror@plt+0x83b4>
  4054c8:	str	x0, [sp, #848]
  4054cc:	ldr	x8, [sp, #816]
  4054d0:	ldr	x9, [sp, #856]
  4054d4:	add	x8, x8, x9
  4054d8:	ldr	x9, [sp, #776]
  4054dc:	ldrb	w10, [x9, #28]
  4054e0:	mov	w11, w10
  4054e4:	sub	x12, x29, #0x90
  4054e8:	ldr	x11, [x12, x11, lsl #3]
  4054ec:	add	x8, x8, x11
  4054f0:	str	x8, [sp, #816]
  4054f4:	ldr	x8, [sp, #904]
  4054f8:	ldr	x11, [sp, #816]
  4054fc:	eor	x0, x8, x11
  405500:	mov	w1, #0x20                  	// #32
  405504:	str	x12, [sp, #656]
  405508:	bl	409d14 <ferror@plt+0x83b4>
  40550c:	str	x0, [sp, #904]
  405510:	ldr	x8, [sp, #864]
  405514:	ldr	x9, [sp, #904]
  405518:	add	x8, x8, x9
  40551c:	str	x8, [sp, #864]
  405520:	ldr	x8, [sp, #856]
  405524:	ldr	x9, [sp, #864]
  405528:	eor	x0, x8, x9
  40552c:	mov	w1, #0x18                  	// #24
  405530:	bl	409d14 <ferror@plt+0x83b4>
  405534:	str	x0, [sp, #856]
  405538:	ldr	x8, [sp, #816]
  40553c:	ldr	x9, [sp, #856]
  405540:	add	x8, x8, x9
  405544:	ldr	x9, [sp, #776]
  405548:	ldrb	w10, [x9, #29]
  40554c:	mov	w11, w10
  405550:	ldr	x12, [sp, #656]
  405554:	ldr	x11, [x12, x11, lsl #3]
  405558:	add	x8, x8, x11
  40555c:	str	x8, [sp, #816]
  405560:	ldr	x8, [sp, #904]
  405564:	ldr	x11, [sp, #816]
  405568:	eor	x0, x8, x11
  40556c:	mov	w1, #0x10                  	// #16
  405570:	bl	409d14 <ferror@plt+0x83b4>
  405574:	str	x0, [sp, #904]
  405578:	ldr	x8, [sp, #864]
  40557c:	ldr	x9, [sp, #904]
  405580:	add	x8, x8, x9
  405584:	str	x8, [sp, #864]
  405588:	ldr	x8, [sp, #856]
  40558c:	ldr	x9, [sp, #864]
  405590:	eor	x0, x8, x9
  405594:	mov	w1, #0x3f                  	// #63
  405598:	bl	409d14 <ferror@plt+0x83b4>
  40559c:	str	x0, [sp, #856]
  4055a0:	ldr	x8, [sp, #824]
  4055a4:	ldr	x9, [sp, #832]
  4055a8:	add	x8, x8, x9
  4055ac:	ldr	x9, [sp, #776]
  4055b0:	ldrb	w10, [x9, #30]
  4055b4:	mov	w11, w10
  4055b8:	sub	x12, x29, #0x90
  4055bc:	ldr	x11, [x12, x11, lsl #3]
  4055c0:	add	x8, x8, x11
  4055c4:	str	x8, [sp, #824]
  4055c8:	ldr	x8, [sp, #912]
  4055cc:	ldr	x11, [sp, #824]
  4055d0:	eor	x0, x8, x11
  4055d4:	mov	w1, #0x20                  	// #32
  4055d8:	str	x12, [sp, #648]
  4055dc:	bl	409d14 <ferror@plt+0x83b4>
  4055e0:	str	x0, [sp, #912]
  4055e4:	ldr	x8, [sp, #872]
  4055e8:	ldr	x9, [sp, #912]
  4055ec:	add	x8, x8, x9
  4055f0:	str	x8, [sp, #872]
  4055f4:	ldr	x8, [sp, #832]
  4055f8:	ldr	x9, [sp, #872]
  4055fc:	eor	x0, x8, x9
  405600:	mov	w1, #0x18                  	// #24
  405604:	bl	409d14 <ferror@plt+0x83b4>
  405608:	str	x0, [sp, #832]
  40560c:	ldr	x8, [sp, #824]
  405610:	ldr	x9, [sp, #832]
  405614:	add	x8, x8, x9
  405618:	ldr	x9, [sp, #776]
  40561c:	ldrb	w10, [x9, #31]
  405620:	mov	w11, w10
  405624:	ldr	x12, [sp, #648]
  405628:	ldr	x11, [x12, x11, lsl #3]
  40562c:	add	x8, x8, x11
  405630:	str	x8, [sp, #824]
  405634:	ldr	x8, [sp, #912]
  405638:	ldr	x11, [sp, #824]
  40563c:	eor	x0, x8, x11
  405640:	mov	w1, #0x10                  	// #16
  405644:	bl	409d14 <ferror@plt+0x83b4>
  405648:	str	x0, [sp, #912]
  40564c:	ldr	x8, [sp, #872]
  405650:	ldr	x9, [sp, #912]
  405654:	add	x8, x8, x9
  405658:	str	x8, [sp, #872]
  40565c:	ldr	x8, [sp, #832]
  405660:	ldr	x9, [sp, #872]
  405664:	eor	x0, x8, x9
  405668:	mov	w1, #0x3f                  	// #63
  40566c:	bl	409d14 <ferror@plt+0x83b4>
  405670:	str	x0, [sp, #832]
  405674:	ldr	x8, [sp, #800]
  405678:	ldr	x9, [sp, #832]
  40567c:	add	x8, x8, x9
  405680:	ldr	x9, [sp, #776]
  405684:	ldrb	w10, [x9, #32]
  405688:	mov	w11, w10
  40568c:	sub	x12, x29, #0x90
  405690:	ldr	x11, [x12, x11, lsl #3]
  405694:	add	x8, x8, x11
  405698:	str	x8, [sp, #800]
  40569c:	ldr	x8, [sp, #896]
  4056a0:	ldr	x11, [sp, #800]
  4056a4:	eor	x0, x8, x11
  4056a8:	mov	w1, #0x20                  	// #32
  4056ac:	str	x12, [sp, #640]
  4056b0:	bl	409d14 <ferror@plt+0x83b4>
  4056b4:	str	x0, [sp, #896]
  4056b8:	ldr	x8, [sp, #864]
  4056bc:	ldr	x9, [sp, #896]
  4056c0:	add	x8, x8, x9
  4056c4:	str	x8, [sp, #864]
  4056c8:	ldr	x8, [sp, #832]
  4056cc:	ldr	x9, [sp, #864]
  4056d0:	eor	x0, x8, x9
  4056d4:	mov	w1, #0x18                  	// #24
  4056d8:	bl	409d14 <ferror@plt+0x83b4>
  4056dc:	str	x0, [sp, #832]
  4056e0:	ldr	x8, [sp, #800]
  4056e4:	ldr	x9, [sp, #832]
  4056e8:	add	x8, x8, x9
  4056ec:	ldr	x9, [sp, #776]
  4056f0:	ldrb	w10, [x9, #33]
  4056f4:	mov	w11, w10
  4056f8:	ldr	x12, [sp, #640]
  4056fc:	ldr	x11, [x12, x11, lsl #3]
  405700:	add	x8, x8, x11
  405704:	str	x8, [sp, #800]
  405708:	ldr	x8, [sp, #896]
  40570c:	ldr	x11, [sp, #800]
  405710:	eor	x0, x8, x11
  405714:	mov	w1, #0x10                  	// #16
  405718:	bl	409d14 <ferror@plt+0x83b4>
  40571c:	str	x0, [sp, #896]
  405720:	ldr	x8, [sp, #864]
  405724:	ldr	x9, [sp, #896]
  405728:	add	x8, x8, x9
  40572c:	str	x8, [sp, #864]
  405730:	ldr	x8, [sp, #832]
  405734:	ldr	x9, [sp, #864]
  405738:	eor	x0, x8, x9
  40573c:	mov	w1, #0x3f                  	// #63
  405740:	bl	409d14 <ferror@plt+0x83b4>
  405744:	str	x0, [sp, #832]
  405748:	ldr	x8, [sp, #808]
  40574c:	ldr	x9, [sp, #840]
  405750:	add	x8, x8, x9
  405754:	ldr	x9, [sp, #776]
  405758:	ldrb	w10, [x9, #34]
  40575c:	mov	w11, w10
  405760:	sub	x12, x29, #0x90
  405764:	ldr	x11, [x12, x11, lsl #3]
  405768:	add	x8, x8, x11
  40576c:	str	x8, [sp, #808]
  405770:	ldr	x8, [sp, #904]
  405774:	ldr	x11, [sp, #808]
  405778:	eor	x0, x8, x11
  40577c:	mov	w1, #0x20                  	// #32
  405780:	str	x12, [sp, #632]
  405784:	bl	409d14 <ferror@plt+0x83b4>
  405788:	str	x0, [sp, #904]
  40578c:	ldr	x8, [sp, #872]
  405790:	ldr	x9, [sp, #904]
  405794:	add	x8, x8, x9
  405798:	str	x8, [sp, #872]
  40579c:	ldr	x8, [sp, #840]
  4057a0:	ldr	x9, [sp, #872]
  4057a4:	eor	x0, x8, x9
  4057a8:	mov	w1, #0x18                  	// #24
  4057ac:	bl	409d14 <ferror@plt+0x83b4>
  4057b0:	str	x0, [sp, #840]
  4057b4:	ldr	x8, [sp, #808]
  4057b8:	ldr	x9, [sp, #840]
  4057bc:	add	x8, x8, x9
  4057c0:	ldr	x9, [sp, #776]
  4057c4:	ldrb	w10, [x9, #35]
  4057c8:	mov	w11, w10
  4057cc:	ldr	x12, [sp, #632]
  4057d0:	ldr	x11, [x12, x11, lsl #3]
  4057d4:	add	x8, x8, x11
  4057d8:	str	x8, [sp, #808]
  4057dc:	ldr	x8, [sp, #904]
  4057e0:	ldr	x11, [sp, #808]
  4057e4:	eor	x0, x8, x11
  4057e8:	mov	w1, #0x10                  	// #16
  4057ec:	bl	409d14 <ferror@plt+0x83b4>
  4057f0:	str	x0, [sp, #904]
  4057f4:	ldr	x8, [sp, #872]
  4057f8:	ldr	x9, [sp, #904]
  4057fc:	add	x8, x8, x9
  405800:	str	x8, [sp, #872]
  405804:	ldr	x8, [sp, #840]
  405808:	ldr	x9, [sp, #872]
  40580c:	eor	x0, x8, x9
  405810:	mov	w1, #0x3f                  	// #63
  405814:	bl	409d14 <ferror@plt+0x83b4>
  405818:	str	x0, [sp, #840]
  40581c:	ldr	x8, [sp, #816]
  405820:	ldr	x9, [sp, #848]
  405824:	add	x8, x8, x9
  405828:	ldr	x9, [sp, #776]
  40582c:	ldrb	w10, [x9, #36]
  405830:	mov	w11, w10
  405834:	sub	x12, x29, #0x90
  405838:	ldr	x11, [x12, x11, lsl #3]
  40583c:	add	x8, x8, x11
  405840:	str	x8, [sp, #816]
  405844:	ldr	x8, [sp, #912]
  405848:	ldr	x11, [sp, #816]
  40584c:	eor	x0, x8, x11
  405850:	mov	w1, #0x20                  	// #32
  405854:	str	x12, [sp, #624]
  405858:	bl	409d14 <ferror@plt+0x83b4>
  40585c:	str	x0, [sp, #912]
  405860:	ldr	x8, [sp, #880]
  405864:	ldr	x9, [sp, #912]
  405868:	add	x8, x8, x9
  40586c:	str	x8, [sp, #880]
  405870:	ldr	x8, [sp, #848]
  405874:	ldr	x9, [sp, #880]
  405878:	eor	x0, x8, x9
  40587c:	mov	w1, #0x18                  	// #24
  405880:	bl	409d14 <ferror@plt+0x83b4>
  405884:	str	x0, [sp, #848]
  405888:	ldr	x8, [sp, #816]
  40588c:	ldr	x9, [sp, #848]
  405890:	add	x8, x8, x9
  405894:	ldr	x9, [sp, #776]
  405898:	ldrb	w10, [x9, #37]
  40589c:	mov	w11, w10
  4058a0:	ldr	x12, [sp, #624]
  4058a4:	ldr	x11, [x12, x11, lsl #3]
  4058a8:	add	x8, x8, x11
  4058ac:	str	x8, [sp, #816]
  4058b0:	ldr	x8, [sp, #912]
  4058b4:	ldr	x11, [sp, #816]
  4058b8:	eor	x0, x8, x11
  4058bc:	mov	w1, #0x10                  	// #16
  4058c0:	bl	409d14 <ferror@plt+0x83b4>
  4058c4:	str	x0, [sp, #912]
  4058c8:	ldr	x8, [sp, #880]
  4058cc:	ldr	x9, [sp, #912]
  4058d0:	add	x8, x8, x9
  4058d4:	str	x8, [sp, #880]
  4058d8:	ldr	x8, [sp, #848]
  4058dc:	ldr	x9, [sp, #880]
  4058e0:	eor	x0, x8, x9
  4058e4:	mov	w1, #0x3f                  	// #63
  4058e8:	bl	409d14 <ferror@plt+0x83b4>
  4058ec:	str	x0, [sp, #848]
  4058f0:	ldr	x8, [sp, #824]
  4058f4:	ldr	x9, [sp, #856]
  4058f8:	add	x8, x8, x9
  4058fc:	ldr	x9, [sp, #776]
  405900:	ldrb	w10, [x9, #38]
  405904:	mov	w11, w10
  405908:	sub	x12, x29, #0x90
  40590c:	ldr	x11, [x12, x11, lsl #3]
  405910:	add	x8, x8, x11
  405914:	str	x8, [sp, #824]
  405918:	ldr	x8, [sp, #920]
  40591c:	ldr	x11, [sp, #824]
  405920:	eor	x0, x8, x11
  405924:	mov	w1, #0x20                  	// #32
  405928:	str	x12, [sp, #616]
  40592c:	bl	409d14 <ferror@plt+0x83b4>
  405930:	str	x0, [sp, #920]
  405934:	ldr	x8, [sp, #888]
  405938:	ldr	x9, [sp, #920]
  40593c:	add	x8, x8, x9
  405940:	str	x8, [sp, #888]
  405944:	ldr	x8, [sp, #856]
  405948:	ldr	x9, [sp, #888]
  40594c:	eor	x0, x8, x9
  405950:	mov	w1, #0x18                  	// #24
  405954:	bl	409d14 <ferror@plt+0x83b4>
  405958:	str	x0, [sp, #856]
  40595c:	ldr	x8, [sp, #824]
  405960:	ldr	x9, [sp, #856]
  405964:	add	x8, x8, x9
  405968:	ldr	x9, [sp, #776]
  40596c:	ldrb	w10, [x9, #39]
  405970:	mov	w11, w10
  405974:	ldr	x12, [sp, #616]
  405978:	ldr	x11, [x12, x11, lsl #3]
  40597c:	add	x8, x8, x11
  405980:	str	x8, [sp, #824]
  405984:	ldr	x8, [sp, #920]
  405988:	ldr	x11, [sp, #824]
  40598c:	eor	x0, x8, x11
  405990:	mov	w1, #0x10                  	// #16
  405994:	bl	409d14 <ferror@plt+0x83b4>
  405998:	str	x0, [sp, #920]
  40599c:	ldr	x8, [sp, #888]
  4059a0:	ldr	x9, [sp, #920]
  4059a4:	add	x8, x8, x9
  4059a8:	str	x8, [sp, #888]
  4059ac:	ldr	x8, [sp, #856]
  4059b0:	ldr	x9, [sp, #888]
  4059b4:	eor	x0, x8, x9
  4059b8:	mov	w1, #0x3f                  	// #63
  4059bc:	bl	409d14 <ferror@plt+0x83b4>
  4059c0:	str	x0, [sp, #856]
  4059c4:	ldr	x8, [sp, #800]
  4059c8:	ldr	x9, [sp, #840]
  4059cc:	add	x8, x8, x9
  4059d0:	ldr	x9, [sp, #776]
  4059d4:	ldrb	w10, [x9, #40]
  4059d8:	mov	w11, w10
  4059dc:	sub	x12, x29, #0x90
  4059e0:	ldr	x11, [x12, x11, lsl #3]
  4059e4:	add	x8, x8, x11
  4059e8:	str	x8, [sp, #800]
  4059ec:	ldr	x8, [sp, #920]
  4059f0:	ldr	x11, [sp, #800]
  4059f4:	eor	x0, x8, x11
  4059f8:	mov	w1, #0x20                  	// #32
  4059fc:	str	x12, [sp, #608]
  405a00:	bl	409d14 <ferror@plt+0x83b4>
  405a04:	str	x0, [sp, #920]
  405a08:	ldr	x8, [sp, #880]
  405a0c:	ldr	x9, [sp, #920]
  405a10:	add	x8, x8, x9
  405a14:	str	x8, [sp, #880]
  405a18:	ldr	x8, [sp, #840]
  405a1c:	ldr	x9, [sp, #880]
  405a20:	eor	x0, x8, x9
  405a24:	mov	w1, #0x18                  	// #24
  405a28:	bl	409d14 <ferror@plt+0x83b4>
  405a2c:	str	x0, [sp, #840]
  405a30:	ldr	x8, [sp, #800]
  405a34:	ldr	x9, [sp, #840]
  405a38:	add	x8, x8, x9
  405a3c:	ldr	x9, [sp, #776]
  405a40:	ldrb	w10, [x9, #41]
  405a44:	mov	w11, w10
  405a48:	ldr	x12, [sp, #608]
  405a4c:	ldr	x11, [x12, x11, lsl #3]
  405a50:	add	x8, x8, x11
  405a54:	str	x8, [sp, #800]
  405a58:	ldr	x8, [sp, #920]
  405a5c:	ldr	x11, [sp, #800]
  405a60:	eor	x0, x8, x11
  405a64:	mov	w1, #0x10                  	// #16
  405a68:	bl	409d14 <ferror@plt+0x83b4>
  405a6c:	str	x0, [sp, #920]
  405a70:	ldr	x8, [sp, #880]
  405a74:	ldr	x9, [sp, #920]
  405a78:	add	x8, x8, x9
  405a7c:	str	x8, [sp, #880]
  405a80:	ldr	x8, [sp, #840]
  405a84:	ldr	x9, [sp, #880]
  405a88:	eor	x0, x8, x9
  405a8c:	mov	w1, #0x3f                  	// #63
  405a90:	bl	409d14 <ferror@plt+0x83b4>
  405a94:	str	x0, [sp, #840]
  405a98:	ldr	x8, [sp, #808]
  405a9c:	ldr	x9, [sp, #848]
  405aa0:	add	x8, x8, x9
  405aa4:	ldr	x9, [sp, #776]
  405aa8:	ldrb	w10, [x9, #42]
  405aac:	mov	w11, w10
  405ab0:	sub	x12, x29, #0x90
  405ab4:	ldr	x11, [x12, x11, lsl #3]
  405ab8:	add	x8, x8, x11
  405abc:	str	x8, [sp, #808]
  405ac0:	ldr	x8, [sp, #896]
  405ac4:	ldr	x11, [sp, #808]
  405ac8:	eor	x0, x8, x11
  405acc:	mov	w1, #0x20                  	// #32
  405ad0:	str	x12, [sp, #600]
  405ad4:	bl	409d14 <ferror@plt+0x83b4>
  405ad8:	str	x0, [sp, #896]
  405adc:	ldr	x8, [sp, #888]
  405ae0:	ldr	x9, [sp, #896]
  405ae4:	add	x8, x8, x9
  405ae8:	str	x8, [sp, #888]
  405aec:	ldr	x8, [sp, #848]
  405af0:	ldr	x9, [sp, #888]
  405af4:	eor	x0, x8, x9
  405af8:	mov	w1, #0x18                  	// #24
  405afc:	bl	409d14 <ferror@plt+0x83b4>
  405b00:	str	x0, [sp, #848]
  405b04:	ldr	x8, [sp, #808]
  405b08:	ldr	x9, [sp, #848]
  405b0c:	add	x8, x8, x9
  405b10:	ldr	x9, [sp, #776]
  405b14:	ldrb	w10, [x9, #43]
  405b18:	mov	w11, w10
  405b1c:	ldr	x12, [sp, #600]
  405b20:	ldr	x11, [x12, x11, lsl #3]
  405b24:	add	x8, x8, x11
  405b28:	str	x8, [sp, #808]
  405b2c:	ldr	x8, [sp, #896]
  405b30:	ldr	x11, [sp, #808]
  405b34:	eor	x0, x8, x11
  405b38:	mov	w1, #0x10                  	// #16
  405b3c:	bl	409d14 <ferror@plt+0x83b4>
  405b40:	str	x0, [sp, #896]
  405b44:	ldr	x8, [sp, #888]
  405b48:	ldr	x9, [sp, #896]
  405b4c:	add	x8, x8, x9
  405b50:	str	x8, [sp, #888]
  405b54:	ldr	x8, [sp, #848]
  405b58:	ldr	x9, [sp, #888]
  405b5c:	eor	x0, x8, x9
  405b60:	mov	w1, #0x3f                  	// #63
  405b64:	bl	409d14 <ferror@plt+0x83b4>
  405b68:	str	x0, [sp, #848]
  405b6c:	ldr	x8, [sp, #816]
  405b70:	ldr	x9, [sp, #856]
  405b74:	add	x8, x8, x9
  405b78:	ldr	x9, [sp, #776]
  405b7c:	ldrb	w10, [x9, #44]
  405b80:	mov	w11, w10
  405b84:	sub	x12, x29, #0x90
  405b88:	ldr	x11, [x12, x11, lsl #3]
  405b8c:	add	x8, x8, x11
  405b90:	str	x8, [sp, #816]
  405b94:	ldr	x8, [sp, #904]
  405b98:	ldr	x11, [sp, #816]
  405b9c:	eor	x0, x8, x11
  405ba0:	mov	w1, #0x20                  	// #32
  405ba4:	str	x12, [sp, #592]
  405ba8:	bl	409d14 <ferror@plt+0x83b4>
  405bac:	str	x0, [sp, #904]
  405bb0:	ldr	x8, [sp, #864]
  405bb4:	ldr	x9, [sp, #904]
  405bb8:	add	x8, x8, x9
  405bbc:	str	x8, [sp, #864]
  405bc0:	ldr	x8, [sp, #856]
  405bc4:	ldr	x9, [sp, #864]
  405bc8:	eor	x0, x8, x9
  405bcc:	mov	w1, #0x18                  	// #24
  405bd0:	bl	409d14 <ferror@plt+0x83b4>
  405bd4:	str	x0, [sp, #856]
  405bd8:	ldr	x8, [sp, #816]
  405bdc:	ldr	x9, [sp, #856]
  405be0:	add	x8, x8, x9
  405be4:	ldr	x9, [sp, #776]
  405be8:	ldrb	w10, [x9, #45]
  405bec:	mov	w11, w10
  405bf0:	ldr	x12, [sp, #592]
  405bf4:	ldr	x11, [x12, x11, lsl #3]
  405bf8:	add	x8, x8, x11
  405bfc:	str	x8, [sp, #816]
  405c00:	ldr	x8, [sp, #904]
  405c04:	ldr	x11, [sp, #816]
  405c08:	eor	x0, x8, x11
  405c0c:	mov	w1, #0x10                  	// #16
  405c10:	bl	409d14 <ferror@plt+0x83b4>
  405c14:	str	x0, [sp, #904]
  405c18:	ldr	x8, [sp, #864]
  405c1c:	ldr	x9, [sp, #904]
  405c20:	add	x8, x8, x9
  405c24:	str	x8, [sp, #864]
  405c28:	ldr	x8, [sp, #856]
  405c2c:	ldr	x9, [sp, #864]
  405c30:	eor	x0, x8, x9
  405c34:	mov	w1, #0x3f                  	// #63
  405c38:	bl	409d14 <ferror@plt+0x83b4>
  405c3c:	str	x0, [sp, #856]
  405c40:	ldr	x8, [sp, #824]
  405c44:	ldr	x9, [sp, #832]
  405c48:	add	x8, x8, x9
  405c4c:	ldr	x9, [sp, #776]
  405c50:	ldrb	w10, [x9, #46]
  405c54:	mov	w11, w10
  405c58:	sub	x12, x29, #0x90
  405c5c:	ldr	x11, [x12, x11, lsl #3]
  405c60:	add	x8, x8, x11
  405c64:	str	x8, [sp, #824]
  405c68:	ldr	x8, [sp, #912]
  405c6c:	ldr	x11, [sp, #824]
  405c70:	eor	x0, x8, x11
  405c74:	mov	w1, #0x20                  	// #32
  405c78:	str	x12, [sp, #584]
  405c7c:	bl	409d14 <ferror@plt+0x83b4>
  405c80:	str	x0, [sp, #912]
  405c84:	ldr	x8, [sp, #872]
  405c88:	ldr	x9, [sp, #912]
  405c8c:	add	x8, x8, x9
  405c90:	str	x8, [sp, #872]
  405c94:	ldr	x8, [sp, #832]
  405c98:	ldr	x9, [sp, #872]
  405c9c:	eor	x0, x8, x9
  405ca0:	mov	w1, #0x18                  	// #24
  405ca4:	bl	409d14 <ferror@plt+0x83b4>
  405ca8:	str	x0, [sp, #832]
  405cac:	ldr	x8, [sp, #824]
  405cb0:	ldr	x9, [sp, #832]
  405cb4:	add	x8, x8, x9
  405cb8:	ldr	x9, [sp, #776]
  405cbc:	ldrb	w10, [x9, #47]
  405cc0:	mov	w11, w10
  405cc4:	ldr	x12, [sp, #584]
  405cc8:	ldr	x11, [x12, x11, lsl #3]
  405ccc:	add	x8, x8, x11
  405cd0:	str	x8, [sp, #824]
  405cd4:	ldr	x8, [sp, #912]
  405cd8:	ldr	x11, [sp, #824]
  405cdc:	eor	x0, x8, x11
  405ce0:	mov	w1, #0x10                  	// #16
  405ce4:	bl	409d14 <ferror@plt+0x83b4>
  405ce8:	str	x0, [sp, #912]
  405cec:	ldr	x8, [sp, #872]
  405cf0:	ldr	x9, [sp, #912]
  405cf4:	add	x8, x8, x9
  405cf8:	str	x8, [sp, #872]
  405cfc:	ldr	x8, [sp, #832]
  405d00:	ldr	x9, [sp, #872]
  405d04:	eor	x0, x8, x9
  405d08:	mov	w1, #0x3f                  	// #63
  405d0c:	bl	409d14 <ferror@plt+0x83b4>
  405d10:	str	x0, [sp, #832]
  405d14:	ldr	x8, [sp, #800]
  405d18:	ldr	x9, [sp, #832]
  405d1c:	add	x8, x8, x9
  405d20:	ldr	x9, [sp, #776]
  405d24:	ldrb	w10, [x9, #48]
  405d28:	mov	w11, w10
  405d2c:	sub	x12, x29, #0x90
  405d30:	ldr	x11, [x12, x11, lsl #3]
  405d34:	add	x8, x8, x11
  405d38:	str	x8, [sp, #800]
  405d3c:	ldr	x8, [sp, #896]
  405d40:	ldr	x11, [sp, #800]
  405d44:	eor	x0, x8, x11
  405d48:	mov	w1, #0x20                  	// #32
  405d4c:	str	x12, [sp, #576]
  405d50:	bl	409d14 <ferror@plt+0x83b4>
  405d54:	str	x0, [sp, #896]
  405d58:	ldr	x8, [sp, #864]
  405d5c:	ldr	x9, [sp, #896]
  405d60:	add	x8, x8, x9
  405d64:	str	x8, [sp, #864]
  405d68:	ldr	x8, [sp, #832]
  405d6c:	ldr	x9, [sp, #864]
  405d70:	eor	x0, x8, x9
  405d74:	mov	w1, #0x18                  	// #24
  405d78:	bl	409d14 <ferror@plt+0x83b4>
  405d7c:	str	x0, [sp, #832]
  405d80:	ldr	x8, [sp, #800]
  405d84:	ldr	x9, [sp, #832]
  405d88:	add	x8, x8, x9
  405d8c:	ldr	x9, [sp, #776]
  405d90:	ldrb	w10, [x9, #49]
  405d94:	mov	w11, w10
  405d98:	ldr	x12, [sp, #576]
  405d9c:	ldr	x11, [x12, x11, lsl #3]
  405da0:	add	x8, x8, x11
  405da4:	str	x8, [sp, #800]
  405da8:	ldr	x8, [sp, #896]
  405dac:	ldr	x11, [sp, #800]
  405db0:	eor	x0, x8, x11
  405db4:	mov	w1, #0x10                  	// #16
  405db8:	bl	409d14 <ferror@plt+0x83b4>
  405dbc:	str	x0, [sp, #896]
  405dc0:	ldr	x8, [sp, #864]
  405dc4:	ldr	x9, [sp, #896]
  405dc8:	add	x8, x8, x9
  405dcc:	str	x8, [sp, #864]
  405dd0:	ldr	x8, [sp, #832]
  405dd4:	ldr	x9, [sp, #864]
  405dd8:	eor	x0, x8, x9
  405ddc:	mov	w1, #0x3f                  	// #63
  405de0:	bl	409d14 <ferror@plt+0x83b4>
  405de4:	str	x0, [sp, #832]
  405de8:	ldr	x8, [sp, #808]
  405dec:	ldr	x9, [sp, #840]
  405df0:	add	x8, x8, x9
  405df4:	ldr	x9, [sp, #776]
  405df8:	ldrb	w10, [x9, #50]
  405dfc:	mov	w11, w10
  405e00:	sub	x12, x29, #0x90
  405e04:	ldr	x11, [x12, x11, lsl #3]
  405e08:	add	x8, x8, x11
  405e0c:	str	x8, [sp, #808]
  405e10:	ldr	x8, [sp, #904]
  405e14:	ldr	x11, [sp, #808]
  405e18:	eor	x0, x8, x11
  405e1c:	mov	w1, #0x20                  	// #32
  405e20:	str	x12, [sp, #568]
  405e24:	bl	409d14 <ferror@plt+0x83b4>
  405e28:	str	x0, [sp, #904]
  405e2c:	ldr	x8, [sp, #872]
  405e30:	ldr	x9, [sp, #904]
  405e34:	add	x8, x8, x9
  405e38:	str	x8, [sp, #872]
  405e3c:	ldr	x8, [sp, #840]
  405e40:	ldr	x9, [sp, #872]
  405e44:	eor	x0, x8, x9
  405e48:	mov	w1, #0x18                  	// #24
  405e4c:	bl	409d14 <ferror@plt+0x83b4>
  405e50:	str	x0, [sp, #840]
  405e54:	ldr	x8, [sp, #808]
  405e58:	ldr	x9, [sp, #840]
  405e5c:	add	x8, x8, x9
  405e60:	ldr	x9, [sp, #776]
  405e64:	ldrb	w10, [x9, #51]
  405e68:	mov	w11, w10
  405e6c:	ldr	x12, [sp, #568]
  405e70:	ldr	x11, [x12, x11, lsl #3]
  405e74:	add	x8, x8, x11
  405e78:	str	x8, [sp, #808]
  405e7c:	ldr	x8, [sp, #904]
  405e80:	ldr	x11, [sp, #808]
  405e84:	eor	x0, x8, x11
  405e88:	mov	w1, #0x10                  	// #16
  405e8c:	bl	409d14 <ferror@plt+0x83b4>
  405e90:	str	x0, [sp, #904]
  405e94:	ldr	x8, [sp, #872]
  405e98:	ldr	x9, [sp, #904]
  405e9c:	add	x8, x8, x9
  405ea0:	str	x8, [sp, #872]
  405ea4:	ldr	x8, [sp, #840]
  405ea8:	ldr	x9, [sp, #872]
  405eac:	eor	x0, x8, x9
  405eb0:	mov	w1, #0x3f                  	// #63
  405eb4:	bl	409d14 <ferror@plt+0x83b4>
  405eb8:	str	x0, [sp, #840]
  405ebc:	ldr	x8, [sp, #816]
  405ec0:	ldr	x9, [sp, #848]
  405ec4:	add	x8, x8, x9
  405ec8:	ldr	x9, [sp, #776]
  405ecc:	ldrb	w10, [x9, #52]
  405ed0:	mov	w11, w10
  405ed4:	sub	x12, x29, #0x90
  405ed8:	ldr	x11, [x12, x11, lsl #3]
  405edc:	add	x8, x8, x11
  405ee0:	str	x8, [sp, #816]
  405ee4:	ldr	x8, [sp, #912]
  405ee8:	ldr	x11, [sp, #816]
  405eec:	eor	x0, x8, x11
  405ef0:	mov	w1, #0x20                  	// #32
  405ef4:	str	x12, [sp, #560]
  405ef8:	bl	409d14 <ferror@plt+0x83b4>
  405efc:	str	x0, [sp, #912]
  405f00:	ldr	x8, [sp, #880]
  405f04:	ldr	x9, [sp, #912]
  405f08:	add	x8, x8, x9
  405f0c:	str	x8, [sp, #880]
  405f10:	ldr	x8, [sp, #848]
  405f14:	ldr	x9, [sp, #880]
  405f18:	eor	x0, x8, x9
  405f1c:	mov	w1, #0x18                  	// #24
  405f20:	bl	409d14 <ferror@plt+0x83b4>
  405f24:	str	x0, [sp, #848]
  405f28:	ldr	x8, [sp, #816]
  405f2c:	ldr	x9, [sp, #848]
  405f30:	add	x8, x8, x9
  405f34:	ldr	x9, [sp, #776]
  405f38:	ldrb	w10, [x9, #53]
  405f3c:	mov	w11, w10
  405f40:	ldr	x12, [sp, #560]
  405f44:	ldr	x11, [x12, x11, lsl #3]
  405f48:	add	x8, x8, x11
  405f4c:	str	x8, [sp, #816]
  405f50:	ldr	x8, [sp, #912]
  405f54:	ldr	x11, [sp, #816]
  405f58:	eor	x0, x8, x11
  405f5c:	mov	w1, #0x10                  	// #16
  405f60:	bl	409d14 <ferror@plt+0x83b4>
  405f64:	str	x0, [sp, #912]
  405f68:	ldr	x8, [sp, #880]
  405f6c:	ldr	x9, [sp, #912]
  405f70:	add	x8, x8, x9
  405f74:	str	x8, [sp, #880]
  405f78:	ldr	x8, [sp, #848]
  405f7c:	ldr	x9, [sp, #880]
  405f80:	eor	x0, x8, x9
  405f84:	mov	w1, #0x3f                  	// #63
  405f88:	bl	409d14 <ferror@plt+0x83b4>
  405f8c:	str	x0, [sp, #848]
  405f90:	ldr	x8, [sp, #824]
  405f94:	ldr	x9, [sp, #856]
  405f98:	add	x8, x8, x9
  405f9c:	ldr	x9, [sp, #776]
  405fa0:	ldrb	w10, [x9, #54]
  405fa4:	mov	w11, w10
  405fa8:	sub	x12, x29, #0x90
  405fac:	ldr	x11, [x12, x11, lsl #3]
  405fb0:	add	x8, x8, x11
  405fb4:	str	x8, [sp, #824]
  405fb8:	ldr	x8, [sp, #920]
  405fbc:	ldr	x11, [sp, #824]
  405fc0:	eor	x0, x8, x11
  405fc4:	mov	w1, #0x20                  	// #32
  405fc8:	str	x12, [sp, #552]
  405fcc:	bl	409d14 <ferror@plt+0x83b4>
  405fd0:	str	x0, [sp, #920]
  405fd4:	ldr	x8, [sp, #888]
  405fd8:	ldr	x9, [sp, #920]
  405fdc:	add	x8, x8, x9
  405fe0:	str	x8, [sp, #888]
  405fe4:	ldr	x8, [sp, #856]
  405fe8:	ldr	x9, [sp, #888]
  405fec:	eor	x0, x8, x9
  405ff0:	mov	w1, #0x18                  	// #24
  405ff4:	bl	409d14 <ferror@plt+0x83b4>
  405ff8:	str	x0, [sp, #856]
  405ffc:	ldr	x8, [sp, #824]
  406000:	ldr	x9, [sp, #856]
  406004:	add	x8, x8, x9
  406008:	ldr	x9, [sp, #776]
  40600c:	ldrb	w10, [x9, #55]
  406010:	mov	w11, w10
  406014:	ldr	x12, [sp, #552]
  406018:	ldr	x11, [x12, x11, lsl #3]
  40601c:	add	x8, x8, x11
  406020:	str	x8, [sp, #824]
  406024:	ldr	x8, [sp, #920]
  406028:	ldr	x11, [sp, #824]
  40602c:	eor	x0, x8, x11
  406030:	mov	w1, #0x10                  	// #16
  406034:	bl	409d14 <ferror@plt+0x83b4>
  406038:	str	x0, [sp, #920]
  40603c:	ldr	x8, [sp, #888]
  406040:	ldr	x9, [sp, #920]
  406044:	add	x8, x8, x9
  406048:	str	x8, [sp, #888]
  40604c:	ldr	x8, [sp, #856]
  406050:	ldr	x9, [sp, #888]
  406054:	eor	x0, x8, x9
  406058:	mov	w1, #0x3f                  	// #63
  40605c:	bl	409d14 <ferror@plt+0x83b4>
  406060:	str	x0, [sp, #856]
  406064:	ldr	x8, [sp, #800]
  406068:	ldr	x9, [sp, #840]
  40606c:	add	x8, x8, x9
  406070:	ldr	x9, [sp, #776]
  406074:	ldrb	w10, [x9, #56]
  406078:	mov	w11, w10
  40607c:	sub	x12, x29, #0x90
  406080:	ldr	x11, [x12, x11, lsl #3]
  406084:	add	x8, x8, x11
  406088:	str	x8, [sp, #800]
  40608c:	ldr	x8, [sp, #920]
  406090:	ldr	x11, [sp, #800]
  406094:	eor	x0, x8, x11
  406098:	mov	w1, #0x20                  	// #32
  40609c:	str	x12, [sp, #544]
  4060a0:	bl	409d14 <ferror@plt+0x83b4>
  4060a4:	str	x0, [sp, #920]
  4060a8:	ldr	x8, [sp, #880]
  4060ac:	ldr	x9, [sp, #920]
  4060b0:	add	x8, x8, x9
  4060b4:	str	x8, [sp, #880]
  4060b8:	ldr	x8, [sp, #840]
  4060bc:	ldr	x9, [sp, #880]
  4060c0:	eor	x0, x8, x9
  4060c4:	mov	w1, #0x18                  	// #24
  4060c8:	bl	409d14 <ferror@plt+0x83b4>
  4060cc:	str	x0, [sp, #840]
  4060d0:	ldr	x8, [sp, #800]
  4060d4:	ldr	x9, [sp, #840]
  4060d8:	add	x8, x8, x9
  4060dc:	ldr	x9, [sp, #776]
  4060e0:	ldrb	w10, [x9, #57]
  4060e4:	mov	w11, w10
  4060e8:	ldr	x12, [sp, #544]
  4060ec:	ldr	x11, [x12, x11, lsl #3]
  4060f0:	add	x8, x8, x11
  4060f4:	str	x8, [sp, #800]
  4060f8:	ldr	x8, [sp, #920]
  4060fc:	ldr	x11, [sp, #800]
  406100:	eor	x0, x8, x11
  406104:	mov	w1, #0x10                  	// #16
  406108:	bl	409d14 <ferror@plt+0x83b4>
  40610c:	str	x0, [sp, #920]
  406110:	ldr	x8, [sp, #880]
  406114:	ldr	x9, [sp, #920]
  406118:	add	x8, x8, x9
  40611c:	str	x8, [sp, #880]
  406120:	ldr	x8, [sp, #840]
  406124:	ldr	x9, [sp, #880]
  406128:	eor	x0, x8, x9
  40612c:	mov	w1, #0x3f                  	// #63
  406130:	bl	409d14 <ferror@plt+0x83b4>
  406134:	str	x0, [sp, #840]
  406138:	ldr	x8, [sp, #808]
  40613c:	ldr	x9, [sp, #848]
  406140:	add	x8, x8, x9
  406144:	ldr	x9, [sp, #776]
  406148:	ldrb	w10, [x9, #58]
  40614c:	mov	w11, w10
  406150:	sub	x12, x29, #0x90
  406154:	ldr	x11, [x12, x11, lsl #3]
  406158:	add	x8, x8, x11
  40615c:	str	x8, [sp, #808]
  406160:	ldr	x8, [sp, #896]
  406164:	ldr	x11, [sp, #808]
  406168:	eor	x0, x8, x11
  40616c:	mov	w1, #0x20                  	// #32
  406170:	str	x12, [sp, #536]
  406174:	bl	409d14 <ferror@plt+0x83b4>
  406178:	str	x0, [sp, #896]
  40617c:	ldr	x8, [sp, #888]
  406180:	ldr	x9, [sp, #896]
  406184:	add	x8, x8, x9
  406188:	str	x8, [sp, #888]
  40618c:	ldr	x8, [sp, #848]
  406190:	ldr	x9, [sp, #888]
  406194:	eor	x0, x8, x9
  406198:	mov	w1, #0x18                  	// #24
  40619c:	bl	409d14 <ferror@plt+0x83b4>
  4061a0:	str	x0, [sp, #848]
  4061a4:	ldr	x8, [sp, #808]
  4061a8:	ldr	x9, [sp, #848]
  4061ac:	add	x8, x8, x9
  4061b0:	ldr	x9, [sp, #776]
  4061b4:	ldrb	w10, [x9, #59]
  4061b8:	mov	w11, w10
  4061bc:	ldr	x12, [sp, #536]
  4061c0:	ldr	x11, [x12, x11, lsl #3]
  4061c4:	add	x8, x8, x11
  4061c8:	str	x8, [sp, #808]
  4061cc:	ldr	x8, [sp, #896]
  4061d0:	ldr	x11, [sp, #808]
  4061d4:	eor	x0, x8, x11
  4061d8:	mov	w1, #0x10                  	// #16
  4061dc:	bl	409d14 <ferror@plt+0x83b4>
  4061e0:	str	x0, [sp, #896]
  4061e4:	ldr	x8, [sp, #888]
  4061e8:	ldr	x9, [sp, #896]
  4061ec:	add	x8, x8, x9
  4061f0:	str	x8, [sp, #888]
  4061f4:	ldr	x8, [sp, #848]
  4061f8:	ldr	x9, [sp, #888]
  4061fc:	eor	x0, x8, x9
  406200:	mov	w1, #0x3f                  	// #63
  406204:	bl	409d14 <ferror@plt+0x83b4>
  406208:	str	x0, [sp, #848]
  40620c:	ldr	x8, [sp, #816]
  406210:	ldr	x9, [sp, #856]
  406214:	add	x8, x8, x9
  406218:	ldr	x9, [sp, #776]
  40621c:	ldrb	w10, [x9, #60]
  406220:	mov	w11, w10
  406224:	sub	x12, x29, #0x90
  406228:	ldr	x11, [x12, x11, lsl #3]
  40622c:	add	x8, x8, x11
  406230:	str	x8, [sp, #816]
  406234:	ldr	x8, [sp, #904]
  406238:	ldr	x11, [sp, #816]
  40623c:	eor	x0, x8, x11
  406240:	mov	w1, #0x20                  	// #32
  406244:	str	x12, [sp, #528]
  406248:	bl	409d14 <ferror@plt+0x83b4>
  40624c:	str	x0, [sp, #904]
  406250:	ldr	x8, [sp, #864]
  406254:	ldr	x9, [sp, #904]
  406258:	add	x8, x8, x9
  40625c:	str	x8, [sp, #864]
  406260:	ldr	x8, [sp, #856]
  406264:	ldr	x9, [sp, #864]
  406268:	eor	x0, x8, x9
  40626c:	mov	w1, #0x18                  	// #24
  406270:	bl	409d14 <ferror@plt+0x83b4>
  406274:	str	x0, [sp, #856]
  406278:	ldr	x8, [sp, #816]
  40627c:	ldr	x9, [sp, #856]
  406280:	add	x8, x8, x9
  406284:	ldr	x9, [sp, #776]
  406288:	ldrb	w10, [x9, #61]
  40628c:	mov	w11, w10
  406290:	ldr	x12, [sp, #528]
  406294:	ldr	x11, [x12, x11, lsl #3]
  406298:	add	x8, x8, x11
  40629c:	str	x8, [sp, #816]
  4062a0:	ldr	x8, [sp, #904]
  4062a4:	ldr	x11, [sp, #816]
  4062a8:	eor	x0, x8, x11
  4062ac:	mov	w1, #0x10                  	// #16
  4062b0:	bl	409d14 <ferror@plt+0x83b4>
  4062b4:	str	x0, [sp, #904]
  4062b8:	ldr	x8, [sp, #864]
  4062bc:	ldr	x9, [sp, #904]
  4062c0:	add	x8, x8, x9
  4062c4:	str	x8, [sp, #864]
  4062c8:	ldr	x8, [sp, #856]
  4062cc:	ldr	x9, [sp, #864]
  4062d0:	eor	x0, x8, x9
  4062d4:	mov	w1, #0x3f                  	// #63
  4062d8:	bl	409d14 <ferror@plt+0x83b4>
  4062dc:	str	x0, [sp, #856]
  4062e0:	ldr	x8, [sp, #824]
  4062e4:	ldr	x9, [sp, #832]
  4062e8:	add	x8, x8, x9
  4062ec:	ldr	x9, [sp, #776]
  4062f0:	ldrb	w10, [x9, #62]
  4062f4:	mov	w11, w10
  4062f8:	sub	x12, x29, #0x90
  4062fc:	ldr	x11, [x12, x11, lsl #3]
  406300:	add	x8, x8, x11
  406304:	str	x8, [sp, #824]
  406308:	ldr	x8, [sp, #912]
  40630c:	ldr	x11, [sp, #824]
  406310:	eor	x0, x8, x11
  406314:	mov	w1, #0x20                  	// #32
  406318:	str	x12, [sp, #520]
  40631c:	bl	409d14 <ferror@plt+0x83b4>
  406320:	str	x0, [sp, #912]
  406324:	ldr	x8, [sp, #872]
  406328:	ldr	x9, [sp, #912]
  40632c:	add	x8, x8, x9
  406330:	str	x8, [sp, #872]
  406334:	ldr	x8, [sp, #832]
  406338:	ldr	x9, [sp, #872]
  40633c:	eor	x0, x8, x9
  406340:	mov	w1, #0x18                  	// #24
  406344:	bl	409d14 <ferror@plt+0x83b4>
  406348:	str	x0, [sp, #832]
  40634c:	ldr	x8, [sp, #824]
  406350:	ldr	x9, [sp, #832]
  406354:	add	x8, x8, x9
  406358:	ldr	x9, [sp, #776]
  40635c:	ldrb	w10, [x9, #63]
  406360:	mov	w11, w10
  406364:	ldr	x12, [sp, #520]
  406368:	ldr	x11, [x12, x11, lsl #3]
  40636c:	add	x8, x8, x11
  406370:	str	x8, [sp, #824]
  406374:	ldr	x8, [sp, #912]
  406378:	ldr	x11, [sp, #824]
  40637c:	eor	x0, x8, x11
  406380:	mov	w1, #0x10                  	// #16
  406384:	bl	409d14 <ferror@plt+0x83b4>
  406388:	str	x0, [sp, #912]
  40638c:	ldr	x8, [sp, #872]
  406390:	ldr	x9, [sp, #912]
  406394:	add	x8, x8, x9
  406398:	str	x8, [sp, #872]
  40639c:	ldr	x8, [sp, #832]
  4063a0:	ldr	x9, [sp, #872]
  4063a4:	eor	x0, x8, x9
  4063a8:	mov	w1, #0x3f                  	// #63
  4063ac:	bl	409d14 <ferror@plt+0x83b4>
  4063b0:	str	x0, [sp, #832]
  4063b4:	ldr	x8, [sp, #800]
  4063b8:	ldr	x9, [sp, #832]
  4063bc:	add	x8, x8, x9
  4063c0:	ldr	x9, [sp, #776]
  4063c4:	ldrb	w10, [x9, #64]
  4063c8:	mov	w11, w10
  4063cc:	sub	x12, x29, #0x90
  4063d0:	ldr	x11, [x12, x11, lsl #3]
  4063d4:	add	x8, x8, x11
  4063d8:	str	x8, [sp, #800]
  4063dc:	ldr	x8, [sp, #896]
  4063e0:	ldr	x11, [sp, #800]
  4063e4:	eor	x0, x8, x11
  4063e8:	mov	w1, #0x20                  	// #32
  4063ec:	str	x12, [sp, #512]
  4063f0:	bl	409d14 <ferror@plt+0x83b4>
  4063f4:	str	x0, [sp, #896]
  4063f8:	ldr	x8, [sp, #864]
  4063fc:	ldr	x9, [sp, #896]
  406400:	add	x8, x8, x9
  406404:	str	x8, [sp, #864]
  406408:	ldr	x8, [sp, #832]
  40640c:	ldr	x9, [sp, #864]
  406410:	eor	x0, x8, x9
  406414:	mov	w1, #0x18                  	// #24
  406418:	bl	409d14 <ferror@plt+0x83b4>
  40641c:	str	x0, [sp, #832]
  406420:	ldr	x8, [sp, #800]
  406424:	ldr	x9, [sp, #832]
  406428:	add	x8, x8, x9
  40642c:	ldr	x9, [sp, #776]
  406430:	ldrb	w10, [x9, #65]
  406434:	mov	w11, w10
  406438:	ldr	x12, [sp, #512]
  40643c:	ldr	x11, [x12, x11, lsl #3]
  406440:	add	x8, x8, x11
  406444:	str	x8, [sp, #800]
  406448:	ldr	x8, [sp, #896]
  40644c:	ldr	x11, [sp, #800]
  406450:	eor	x0, x8, x11
  406454:	mov	w1, #0x10                  	// #16
  406458:	bl	409d14 <ferror@plt+0x83b4>
  40645c:	str	x0, [sp, #896]
  406460:	ldr	x8, [sp, #864]
  406464:	ldr	x9, [sp, #896]
  406468:	add	x8, x8, x9
  40646c:	str	x8, [sp, #864]
  406470:	ldr	x8, [sp, #832]
  406474:	ldr	x9, [sp, #864]
  406478:	eor	x0, x8, x9
  40647c:	mov	w1, #0x3f                  	// #63
  406480:	bl	409d14 <ferror@plt+0x83b4>
  406484:	str	x0, [sp, #832]
  406488:	ldr	x8, [sp, #808]
  40648c:	ldr	x9, [sp, #840]
  406490:	add	x8, x8, x9
  406494:	ldr	x9, [sp, #776]
  406498:	ldrb	w10, [x9, #66]
  40649c:	mov	w11, w10
  4064a0:	sub	x12, x29, #0x90
  4064a4:	ldr	x11, [x12, x11, lsl #3]
  4064a8:	add	x8, x8, x11
  4064ac:	str	x8, [sp, #808]
  4064b0:	ldr	x8, [sp, #904]
  4064b4:	ldr	x11, [sp, #808]
  4064b8:	eor	x0, x8, x11
  4064bc:	mov	w1, #0x20                  	// #32
  4064c0:	str	x12, [sp, #504]
  4064c4:	bl	409d14 <ferror@plt+0x83b4>
  4064c8:	str	x0, [sp, #904]
  4064cc:	ldr	x8, [sp, #872]
  4064d0:	ldr	x9, [sp, #904]
  4064d4:	add	x8, x8, x9
  4064d8:	str	x8, [sp, #872]
  4064dc:	ldr	x8, [sp, #840]
  4064e0:	ldr	x9, [sp, #872]
  4064e4:	eor	x0, x8, x9
  4064e8:	mov	w1, #0x18                  	// #24
  4064ec:	bl	409d14 <ferror@plt+0x83b4>
  4064f0:	str	x0, [sp, #840]
  4064f4:	ldr	x8, [sp, #808]
  4064f8:	ldr	x9, [sp, #840]
  4064fc:	add	x8, x8, x9
  406500:	ldr	x9, [sp, #776]
  406504:	ldrb	w10, [x9, #67]
  406508:	mov	w11, w10
  40650c:	ldr	x12, [sp, #504]
  406510:	ldr	x11, [x12, x11, lsl #3]
  406514:	add	x8, x8, x11
  406518:	str	x8, [sp, #808]
  40651c:	ldr	x8, [sp, #904]
  406520:	ldr	x11, [sp, #808]
  406524:	eor	x0, x8, x11
  406528:	mov	w1, #0x10                  	// #16
  40652c:	bl	409d14 <ferror@plt+0x83b4>
  406530:	str	x0, [sp, #904]
  406534:	ldr	x8, [sp, #872]
  406538:	ldr	x9, [sp, #904]
  40653c:	add	x8, x8, x9
  406540:	str	x8, [sp, #872]
  406544:	ldr	x8, [sp, #840]
  406548:	ldr	x9, [sp, #872]
  40654c:	eor	x0, x8, x9
  406550:	mov	w1, #0x3f                  	// #63
  406554:	bl	409d14 <ferror@plt+0x83b4>
  406558:	str	x0, [sp, #840]
  40655c:	ldr	x8, [sp, #816]
  406560:	ldr	x9, [sp, #848]
  406564:	add	x8, x8, x9
  406568:	ldr	x9, [sp, #776]
  40656c:	ldrb	w10, [x9, #68]
  406570:	mov	w11, w10
  406574:	sub	x12, x29, #0x90
  406578:	ldr	x11, [x12, x11, lsl #3]
  40657c:	add	x8, x8, x11
  406580:	str	x8, [sp, #816]
  406584:	ldr	x8, [sp, #912]
  406588:	ldr	x11, [sp, #816]
  40658c:	eor	x0, x8, x11
  406590:	mov	w1, #0x20                  	// #32
  406594:	str	x12, [sp, #496]
  406598:	bl	409d14 <ferror@plt+0x83b4>
  40659c:	str	x0, [sp, #912]
  4065a0:	ldr	x8, [sp, #880]
  4065a4:	ldr	x9, [sp, #912]
  4065a8:	add	x8, x8, x9
  4065ac:	str	x8, [sp, #880]
  4065b0:	ldr	x8, [sp, #848]
  4065b4:	ldr	x9, [sp, #880]
  4065b8:	eor	x0, x8, x9
  4065bc:	mov	w1, #0x18                  	// #24
  4065c0:	bl	409d14 <ferror@plt+0x83b4>
  4065c4:	str	x0, [sp, #848]
  4065c8:	ldr	x8, [sp, #816]
  4065cc:	ldr	x9, [sp, #848]
  4065d0:	add	x8, x8, x9
  4065d4:	ldr	x9, [sp, #776]
  4065d8:	ldrb	w10, [x9, #69]
  4065dc:	mov	w11, w10
  4065e0:	ldr	x12, [sp, #496]
  4065e4:	ldr	x11, [x12, x11, lsl #3]
  4065e8:	add	x8, x8, x11
  4065ec:	str	x8, [sp, #816]
  4065f0:	ldr	x8, [sp, #912]
  4065f4:	ldr	x11, [sp, #816]
  4065f8:	eor	x0, x8, x11
  4065fc:	mov	w1, #0x10                  	// #16
  406600:	bl	409d14 <ferror@plt+0x83b4>
  406604:	str	x0, [sp, #912]
  406608:	ldr	x8, [sp, #880]
  40660c:	ldr	x9, [sp, #912]
  406610:	add	x8, x8, x9
  406614:	str	x8, [sp, #880]
  406618:	ldr	x8, [sp, #848]
  40661c:	ldr	x9, [sp, #880]
  406620:	eor	x0, x8, x9
  406624:	mov	w1, #0x3f                  	// #63
  406628:	bl	409d14 <ferror@plt+0x83b4>
  40662c:	str	x0, [sp, #848]
  406630:	ldr	x8, [sp, #824]
  406634:	ldr	x9, [sp, #856]
  406638:	add	x8, x8, x9
  40663c:	ldr	x9, [sp, #776]
  406640:	ldrb	w10, [x9, #70]
  406644:	mov	w11, w10
  406648:	sub	x12, x29, #0x90
  40664c:	ldr	x11, [x12, x11, lsl #3]
  406650:	add	x8, x8, x11
  406654:	str	x8, [sp, #824]
  406658:	ldr	x8, [sp, #920]
  40665c:	ldr	x11, [sp, #824]
  406660:	eor	x0, x8, x11
  406664:	mov	w1, #0x20                  	// #32
  406668:	str	x12, [sp, #488]
  40666c:	bl	409d14 <ferror@plt+0x83b4>
  406670:	str	x0, [sp, #920]
  406674:	ldr	x8, [sp, #888]
  406678:	ldr	x9, [sp, #920]
  40667c:	add	x8, x8, x9
  406680:	str	x8, [sp, #888]
  406684:	ldr	x8, [sp, #856]
  406688:	ldr	x9, [sp, #888]
  40668c:	eor	x0, x8, x9
  406690:	mov	w1, #0x18                  	// #24
  406694:	bl	409d14 <ferror@plt+0x83b4>
  406698:	str	x0, [sp, #856]
  40669c:	ldr	x8, [sp, #824]
  4066a0:	ldr	x9, [sp, #856]
  4066a4:	add	x8, x8, x9
  4066a8:	ldr	x9, [sp, #776]
  4066ac:	ldrb	w10, [x9, #71]
  4066b0:	mov	w11, w10
  4066b4:	ldr	x12, [sp, #488]
  4066b8:	ldr	x11, [x12, x11, lsl #3]
  4066bc:	add	x8, x8, x11
  4066c0:	str	x8, [sp, #824]
  4066c4:	ldr	x8, [sp, #920]
  4066c8:	ldr	x11, [sp, #824]
  4066cc:	eor	x0, x8, x11
  4066d0:	mov	w1, #0x10                  	// #16
  4066d4:	bl	409d14 <ferror@plt+0x83b4>
  4066d8:	str	x0, [sp, #920]
  4066dc:	ldr	x8, [sp, #888]
  4066e0:	ldr	x9, [sp, #920]
  4066e4:	add	x8, x8, x9
  4066e8:	str	x8, [sp, #888]
  4066ec:	ldr	x8, [sp, #856]
  4066f0:	ldr	x9, [sp, #888]
  4066f4:	eor	x0, x8, x9
  4066f8:	mov	w1, #0x3f                  	// #63
  4066fc:	bl	409d14 <ferror@plt+0x83b4>
  406700:	str	x0, [sp, #856]
  406704:	ldr	x8, [sp, #800]
  406708:	ldr	x9, [sp, #840]
  40670c:	add	x8, x8, x9
  406710:	ldr	x9, [sp, #776]
  406714:	ldrb	w10, [x9, #72]
  406718:	mov	w11, w10
  40671c:	sub	x12, x29, #0x90
  406720:	ldr	x11, [x12, x11, lsl #3]
  406724:	add	x8, x8, x11
  406728:	str	x8, [sp, #800]
  40672c:	ldr	x8, [sp, #920]
  406730:	ldr	x11, [sp, #800]
  406734:	eor	x0, x8, x11
  406738:	mov	w1, #0x20                  	// #32
  40673c:	str	x12, [sp, #480]
  406740:	bl	409d14 <ferror@plt+0x83b4>
  406744:	str	x0, [sp, #920]
  406748:	ldr	x8, [sp, #880]
  40674c:	ldr	x9, [sp, #920]
  406750:	add	x8, x8, x9
  406754:	str	x8, [sp, #880]
  406758:	ldr	x8, [sp, #840]
  40675c:	ldr	x9, [sp, #880]
  406760:	eor	x0, x8, x9
  406764:	mov	w1, #0x18                  	// #24
  406768:	bl	409d14 <ferror@plt+0x83b4>
  40676c:	str	x0, [sp, #840]
  406770:	ldr	x8, [sp, #800]
  406774:	ldr	x9, [sp, #840]
  406778:	add	x8, x8, x9
  40677c:	ldr	x9, [sp, #776]
  406780:	ldrb	w10, [x9, #73]
  406784:	mov	w11, w10
  406788:	ldr	x12, [sp, #480]
  40678c:	ldr	x11, [x12, x11, lsl #3]
  406790:	add	x8, x8, x11
  406794:	str	x8, [sp, #800]
  406798:	ldr	x8, [sp, #920]
  40679c:	ldr	x11, [sp, #800]
  4067a0:	eor	x0, x8, x11
  4067a4:	mov	w1, #0x10                  	// #16
  4067a8:	bl	409d14 <ferror@plt+0x83b4>
  4067ac:	str	x0, [sp, #920]
  4067b0:	ldr	x8, [sp, #880]
  4067b4:	ldr	x9, [sp, #920]
  4067b8:	add	x8, x8, x9
  4067bc:	str	x8, [sp, #880]
  4067c0:	ldr	x8, [sp, #840]
  4067c4:	ldr	x9, [sp, #880]
  4067c8:	eor	x0, x8, x9
  4067cc:	mov	w1, #0x3f                  	// #63
  4067d0:	bl	409d14 <ferror@plt+0x83b4>
  4067d4:	str	x0, [sp, #840]
  4067d8:	ldr	x8, [sp, #808]
  4067dc:	ldr	x9, [sp, #848]
  4067e0:	add	x8, x8, x9
  4067e4:	ldr	x9, [sp, #776]
  4067e8:	ldrb	w10, [x9, #74]
  4067ec:	mov	w11, w10
  4067f0:	sub	x12, x29, #0x90
  4067f4:	ldr	x11, [x12, x11, lsl #3]
  4067f8:	add	x8, x8, x11
  4067fc:	str	x8, [sp, #808]
  406800:	ldr	x8, [sp, #896]
  406804:	ldr	x11, [sp, #808]
  406808:	eor	x0, x8, x11
  40680c:	mov	w1, #0x20                  	// #32
  406810:	str	x12, [sp, #472]
  406814:	bl	409d14 <ferror@plt+0x83b4>
  406818:	str	x0, [sp, #896]
  40681c:	ldr	x8, [sp, #888]
  406820:	ldr	x9, [sp, #896]
  406824:	add	x8, x8, x9
  406828:	str	x8, [sp, #888]
  40682c:	ldr	x8, [sp, #848]
  406830:	ldr	x9, [sp, #888]
  406834:	eor	x0, x8, x9
  406838:	mov	w1, #0x18                  	// #24
  40683c:	bl	409d14 <ferror@plt+0x83b4>
  406840:	str	x0, [sp, #848]
  406844:	ldr	x8, [sp, #808]
  406848:	ldr	x9, [sp, #848]
  40684c:	add	x8, x8, x9
  406850:	ldr	x9, [sp, #776]
  406854:	ldrb	w10, [x9, #75]
  406858:	mov	w11, w10
  40685c:	ldr	x12, [sp, #472]
  406860:	ldr	x11, [x12, x11, lsl #3]
  406864:	add	x8, x8, x11
  406868:	str	x8, [sp, #808]
  40686c:	ldr	x8, [sp, #896]
  406870:	ldr	x11, [sp, #808]
  406874:	eor	x0, x8, x11
  406878:	mov	w1, #0x10                  	// #16
  40687c:	bl	409d14 <ferror@plt+0x83b4>
  406880:	str	x0, [sp, #896]
  406884:	ldr	x8, [sp, #888]
  406888:	ldr	x9, [sp, #896]
  40688c:	add	x8, x8, x9
  406890:	str	x8, [sp, #888]
  406894:	ldr	x8, [sp, #848]
  406898:	ldr	x9, [sp, #888]
  40689c:	eor	x0, x8, x9
  4068a0:	mov	w1, #0x3f                  	// #63
  4068a4:	bl	409d14 <ferror@plt+0x83b4>
  4068a8:	str	x0, [sp, #848]
  4068ac:	ldr	x8, [sp, #816]
  4068b0:	ldr	x9, [sp, #856]
  4068b4:	add	x8, x8, x9
  4068b8:	ldr	x9, [sp, #776]
  4068bc:	ldrb	w10, [x9, #76]
  4068c0:	mov	w11, w10
  4068c4:	sub	x12, x29, #0x90
  4068c8:	ldr	x11, [x12, x11, lsl #3]
  4068cc:	add	x8, x8, x11
  4068d0:	str	x8, [sp, #816]
  4068d4:	ldr	x8, [sp, #904]
  4068d8:	ldr	x11, [sp, #816]
  4068dc:	eor	x0, x8, x11
  4068e0:	mov	w1, #0x20                  	// #32
  4068e4:	str	x12, [sp, #464]
  4068e8:	bl	409d14 <ferror@plt+0x83b4>
  4068ec:	str	x0, [sp, #904]
  4068f0:	ldr	x8, [sp, #864]
  4068f4:	ldr	x9, [sp, #904]
  4068f8:	add	x8, x8, x9
  4068fc:	str	x8, [sp, #864]
  406900:	ldr	x8, [sp, #856]
  406904:	ldr	x9, [sp, #864]
  406908:	eor	x0, x8, x9
  40690c:	mov	w1, #0x18                  	// #24
  406910:	bl	409d14 <ferror@plt+0x83b4>
  406914:	str	x0, [sp, #856]
  406918:	ldr	x8, [sp, #816]
  40691c:	ldr	x9, [sp, #856]
  406920:	add	x8, x8, x9
  406924:	ldr	x9, [sp, #776]
  406928:	ldrb	w10, [x9, #77]
  40692c:	mov	w11, w10
  406930:	ldr	x12, [sp, #464]
  406934:	ldr	x11, [x12, x11, lsl #3]
  406938:	add	x8, x8, x11
  40693c:	str	x8, [sp, #816]
  406940:	ldr	x8, [sp, #904]
  406944:	ldr	x11, [sp, #816]
  406948:	eor	x0, x8, x11
  40694c:	mov	w1, #0x10                  	// #16
  406950:	bl	409d14 <ferror@plt+0x83b4>
  406954:	str	x0, [sp, #904]
  406958:	ldr	x8, [sp, #864]
  40695c:	ldr	x9, [sp, #904]
  406960:	add	x8, x8, x9
  406964:	str	x8, [sp, #864]
  406968:	ldr	x8, [sp, #856]
  40696c:	ldr	x9, [sp, #864]
  406970:	eor	x0, x8, x9
  406974:	mov	w1, #0x3f                  	// #63
  406978:	bl	409d14 <ferror@plt+0x83b4>
  40697c:	str	x0, [sp, #856]
  406980:	ldr	x8, [sp, #824]
  406984:	ldr	x9, [sp, #832]
  406988:	add	x8, x8, x9
  40698c:	ldr	x9, [sp, #776]
  406990:	ldrb	w10, [x9, #78]
  406994:	mov	w11, w10
  406998:	sub	x12, x29, #0x90
  40699c:	ldr	x11, [x12, x11, lsl #3]
  4069a0:	add	x8, x8, x11
  4069a4:	str	x8, [sp, #824]
  4069a8:	ldr	x8, [sp, #912]
  4069ac:	ldr	x11, [sp, #824]
  4069b0:	eor	x0, x8, x11
  4069b4:	mov	w1, #0x20                  	// #32
  4069b8:	str	x12, [sp, #456]
  4069bc:	bl	409d14 <ferror@plt+0x83b4>
  4069c0:	str	x0, [sp, #912]
  4069c4:	ldr	x8, [sp, #872]
  4069c8:	ldr	x9, [sp, #912]
  4069cc:	add	x8, x8, x9
  4069d0:	str	x8, [sp, #872]
  4069d4:	ldr	x8, [sp, #832]
  4069d8:	ldr	x9, [sp, #872]
  4069dc:	eor	x0, x8, x9
  4069e0:	mov	w1, #0x18                  	// #24
  4069e4:	bl	409d14 <ferror@plt+0x83b4>
  4069e8:	str	x0, [sp, #832]
  4069ec:	ldr	x8, [sp, #824]
  4069f0:	ldr	x9, [sp, #832]
  4069f4:	add	x8, x8, x9
  4069f8:	ldr	x9, [sp, #776]
  4069fc:	ldrb	w10, [x9, #79]
  406a00:	mov	w11, w10
  406a04:	ldr	x12, [sp, #456]
  406a08:	ldr	x11, [x12, x11, lsl #3]
  406a0c:	add	x8, x8, x11
  406a10:	str	x8, [sp, #824]
  406a14:	ldr	x8, [sp, #912]
  406a18:	ldr	x11, [sp, #824]
  406a1c:	eor	x0, x8, x11
  406a20:	mov	w1, #0x10                  	// #16
  406a24:	bl	409d14 <ferror@plt+0x83b4>
  406a28:	str	x0, [sp, #912]
  406a2c:	ldr	x8, [sp, #872]
  406a30:	ldr	x9, [sp, #912]
  406a34:	add	x8, x8, x9
  406a38:	str	x8, [sp, #872]
  406a3c:	ldr	x8, [sp, #832]
  406a40:	ldr	x9, [sp, #872]
  406a44:	eor	x0, x8, x9
  406a48:	mov	w1, #0x3f                  	// #63
  406a4c:	bl	409d14 <ferror@plt+0x83b4>
  406a50:	str	x0, [sp, #832]
  406a54:	ldr	x8, [sp, #800]
  406a58:	ldr	x9, [sp, #832]
  406a5c:	add	x8, x8, x9
  406a60:	ldr	x9, [sp, #776]
  406a64:	ldrb	w10, [x9, #80]
  406a68:	mov	w11, w10
  406a6c:	sub	x12, x29, #0x90
  406a70:	ldr	x11, [x12, x11, lsl #3]
  406a74:	add	x8, x8, x11
  406a78:	str	x8, [sp, #800]
  406a7c:	ldr	x8, [sp, #896]
  406a80:	ldr	x11, [sp, #800]
  406a84:	eor	x0, x8, x11
  406a88:	mov	w1, #0x20                  	// #32
  406a8c:	str	x12, [sp, #448]
  406a90:	bl	409d14 <ferror@plt+0x83b4>
  406a94:	str	x0, [sp, #896]
  406a98:	ldr	x8, [sp, #864]
  406a9c:	ldr	x9, [sp, #896]
  406aa0:	add	x8, x8, x9
  406aa4:	str	x8, [sp, #864]
  406aa8:	ldr	x8, [sp, #832]
  406aac:	ldr	x9, [sp, #864]
  406ab0:	eor	x0, x8, x9
  406ab4:	mov	w1, #0x18                  	// #24
  406ab8:	bl	409d14 <ferror@plt+0x83b4>
  406abc:	str	x0, [sp, #832]
  406ac0:	ldr	x8, [sp, #800]
  406ac4:	ldr	x9, [sp, #832]
  406ac8:	add	x8, x8, x9
  406acc:	ldr	x9, [sp, #776]
  406ad0:	ldrb	w10, [x9, #81]
  406ad4:	mov	w11, w10
  406ad8:	ldr	x12, [sp, #448]
  406adc:	ldr	x11, [x12, x11, lsl #3]
  406ae0:	add	x8, x8, x11
  406ae4:	str	x8, [sp, #800]
  406ae8:	ldr	x8, [sp, #896]
  406aec:	ldr	x11, [sp, #800]
  406af0:	eor	x0, x8, x11
  406af4:	mov	w1, #0x10                  	// #16
  406af8:	bl	409d14 <ferror@plt+0x83b4>
  406afc:	str	x0, [sp, #896]
  406b00:	ldr	x8, [sp, #864]
  406b04:	ldr	x9, [sp, #896]
  406b08:	add	x8, x8, x9
  406b0c:	str	x8, [sp, #864]
  406b10:	ldr	x8, [sp, #832]
  406b14:	ldr	x9, [sp, #864]
  406b18:	eor	x0, x8, x9
  406b1c:	mov	w1, #0x3f                  	// #63
  406b20:	bl	409d14 <ferror@plt+0x83b4>
  406b24:	str	x0, [sp, #832]
  406b28:	ldr	x8, [sp, #808]
  406b2c:	ldr	x9, [sp, #840]
  406b30:	add	x8, x8, x9
  406b34:	ldr	x9, [sp, #776]
  406b38:	ldrb	w10, [x9, #82]
  406b3c:	mov	w11, w10
  406b40:	sub	x12, x29, #0x90
  406b44:	ldr	x11, [x12, x11, lsl #3]
  406b48:	add	x8, x8, x11
  406b4c:	str	x8, [sp, #808]
  406b50:	ldr	x8, [sp, #904]
  406b54:	ldr	x11, [sp, #808]
  406b58:	eor	x0, x8, x11
  406b5c:	mov	w1, #0x20                  	// #32
  406b60:	str	x12, [sp, #440]
  406b64:	bl	409d14 <ferror@plt+0x83b4>
  406b68:	str	x0, [sp, #904]
  406b6c:	ldr	x8, [sp, #872]
  406b70:	ldr	x9, [sp, #904]
  406b74:	add	x8, x8, x9
  406b78:	str	x8, [sp, #872]
  406b7c:	ldr	x8, [sp, #840]
  406b80:	ldr	x9, [sp, #872]
  406b84:	eor	x0, x8, x9
  406b88:	mov	w1, #0x18                  	// #24
  406b8c:	bl	409d14 <ferror@plt+0x83b4>
  406b90:	str	x0, [sp, #840]
  406b94:	ldr	x8, [sp, #808]
  406b98:	ldr	x9, [sp, #840]
  406b9c:	add	x8, x8, x9
  406ba0:	ldr	x9, [sp, #776]
  406ba4:	ldrb	w10, [x9, #83]
  406ba8:	mov	w11, w10
  406bac:	ldr	x12, [sp, #440]
  406bb0:	ldr	x11, [x12, x11, lsl #3]
  406bb4:	add	x8, x8, x11
  406bb8:	str	x8, [sp, #808]
  406bbc:	ldr	x8, [sp, #904]
  406bc0:	ldr	x11, [sp, #808]
  406bc4:	eor	x0, x8, x11
  406bc8:	mov	w1, #0x10                  	// #16
  406bcc:	bl	409d14 <ferror@plt+0x83b4>
  406bd0:	str	x0, [sp, #904]
  406bd4:	ldr	x8, [sp, #872]
  406bd8:	ldr	x9, [sp, #904]
  406bdc:	add	x8, x8, x9
  406be0:	str	x8, [sp, #872]
  406be4:	ldr	x8, [sp, #840]
  406be8:	ldr	x9, [sp, #872]
  406bec:	eor	x0, x8, x9
  406bf0:	mov	w1, #0x3f                  	// #63
  406bf4:	bl	409d14 <ferror@plt+0x83b4>
  406bf8:	str	x0, [sp, #840]
  406bfc:	ldr	x8, [sp, #816]
  406c00:	ldr	x9, [sp, #848]
  406c04:	add	x8, x8, x9
  406c08:	ldr	x9, [sp, #776]
  406c0c:	ldrb	w10, [x9, #84]
  406c10:	mov	w11, w10
  406c14:	sub	x12, x29, #0x90
  406c18:	ldr	x11, [x12, x11, lsl #3]
  406c1c:	add	x8, x8, x11
  406c20:	str	x8, [sp, #816]
  406c24:	ldr	x8, [sp, #912]
  406c28:	ldr	x11, [sp, #816]
  406c2c:	eor	x0, x8, x11
  406c30:	mov	w1, #0x20                  	// #32
  406c34:	str	x12, [sp, #432]
  406c38:	bl	409d14 <ferror@plt+0x83b4>
  406c3c:	str	x0, [sp, #912]
  406c40:	ldr	x8, [sp, #880]
  406c44:	ldr	x9, [sp, #912]
  406c48:	add	x8, x8, x9
  406c4c:	str	x8, [sp, #880]
  406c50:	ldr	x8, [sp, #848]
  406c54:	ldr	x9, [sp, #880]
  406c58:	eor	x0, x8, x9
  406c5c:	mov	w1, #0x18                  	// #24
  406c60:	bl	409d14 <ferror@plt+0x83b4>
  406c64:	str	x0, [sp, #848]
  406c68:	ldr	x8, [sp, #816]
  406c6c:	ldr	x9, [sp, #848]
  406c70:	add	x8, x8, x9
  406c74:	ldr	x9, [sp, #776]
  406c78:	ldrb	w10, [x9, #85]
  406c7c:	mov	w11, w10
  406c80:	ldr	x12, [sp, #432]
  406c84:	ldr	x11, [x12, x11, lsl #3]
  406c88:	add	x8, x8, x11
  406c8c:	str	x8, [sp, #816]
  406c90:	ldr	x8, [sp, #912]
  406c94:	ldr	x11, [sp, #816]
  406c98:	eor	x0, x8, x11
  406c9c:	mov	w1, #0x10                  	// #16
  406ca0:	bl	409d14 <ferror@plt+0x83b4>
  406ca4:	str	x0, [sp, #912]
  406ca8:	ldr	x8, [sp, #880]
  406cac:	ldr	x9, [sp, #912]
  406cb0:	add	x8, x8, x9
  406cb4:	str	x8, [sp, #880]
  406cb8:	ldr	x8, [sp, #848]
  406cbc:	ldr	x9, [sp, #880]
  406cc0:	eor	x0, x8, x9
  406cc4:	mov	w1, #0x3f                  	// #63
  406cc8:	bl	409d14 <ferror@plt+0x83b4>
  406ccc:	str	x0, [sp, #848]
  406cd0:	ldr	x8, [sp, #824]
  406cd4:	ldr	x9, [sp, #856]
  406cd8:	add	x8, x8, x9
  406cdc:	ldr	x9, [sp, #776]
  406ce0:	ldrb	w10, [x9, #86]
  406ce4:	mov	w11, w10
  406ce8:	sub	x12, x29, #0x90
  406cec:	ldr	x11, [x12, x11, lsl #3]
  406cf0:	add	x8, x8, x11
  406cf4:	str	x8, [sp, #824]
  406cf8:	ldr	x8, [sp, #920]
  406cfc:	ldr	x11, [sp, #824]
  406d00:	eor	x0, x8, x11
  406d04:	mov	w1, #0x20                  	// #32
  406d08:	str	x12, [sp, #424]
  406d0c:	bl	409d14 <ferror@plt+0x83b4>
  406d10:	str	x0, [sp, #920]
  406d14:	ldr	x8, [sp, #888]
  406d18:	ldr	x9, [sp, #920]
  406d1c:	add	x8, x8, x9
  406d20:	str	x8, [sp, #888]
  406d24:	ldr	x8, [sp, #856]
  406d28:	ldr	x9, [sp, #888]
  406d2c:	eor	x0, x8, x9
  406d30:	mov	w1, #0x18                  	// #24
  406d34:	bl	409d14 <ferror@plt+0x83b4>
  406d38:	str	x0, [sp, #856]
  406d3c:	ldr	x8, [sp, #824]
  406d40:	ldr	x9, [sp, #856]
  406d44:	add	x8, x8, x9
  406d48:	ldr	x9, [sp, #776]
  406d4c:	ldrb	w10, [x9, #87]
  406d50:	mov	w11, w10
  406d54:	ldr	x12, [sp, #424]
  406d58:	ldr	x11, [x12, x11, lsl #3]
  406d5c:	add	x8, x8, x11
  406d60:	str	x8, [sp, #824]
  406d64:	ldr	x8, [sp, #920]
  406d68:	ldr	x11, [sp, #824]
  406d6c:	eor	x0, x8, x11
  406d70:	mov	w1, #0x10                  	// #16
  406d74:	bl	409d14 <ferror@plt+0x83b4>
  406d78:	str	x0, [sp, #920]
  406d7c:	ldr	x8, [sp, #888]
  406d80:	ldr	x9, [sp, #920]
  406d84:	add	x8, x8, x9
  406d88:	str	x8, [sp, #888]
  406d8c:	ldr	x8, [sp, #856]
  406d90:	ldr	x9, [sp, #888]
  406d94:	eor	x0, x8, x9
  406d98:	mov	w1, #0x3f                  	// #63
  406d9c:	bl	409d14 <ferror@plt+0x83b4>
  406da0:	str	x0, [sp, #856]
  406da4:	ldr	x8, [sp, #800]
  406da8:	ldr	x9, [sp, #840]
  406dac:	add	x8, x8, x9
  406db0:	ldr	x9, [sp, #776]
  406db4:	ldrb	w10, [x9, #88]
  406db8:	mov	w11, w10
  406dbc:	sub	x12, x29, #0x90
  406dc0:	ldr	x11, [x12, x11, lsl #3]
  406dc4:	add	x8, x8, x11
  406dc8:	str	x8, [sp, #800]
  406dcc:	ldr	x8, [sp, #920]
  406dd0:	ldr	x11, [sp, #800]
  406dd4:	eor	x0, x8, x11
  406dd8:	mov	w1, #0x20                  	// #32
  406ddc:	str	x12, [sp, #416]
  406de0:	bl	409d14 <ferror@plt+0x83b4>
  406de4:	str	x0, [sp, #920]
  406de8:	ldr	x8, [sp, #880]
  406dec:	ldr	x9, [sp, #920]
  406df0:	add	x8, x8, x9
  406df4:	str	x8, [sp, #880]
  406df8:	ldr	x8, [sp, #840]
  406dfc:	ldr	x9, [sp, #880]
  406e00:	eor	x0, x8, x9
  406e04:	mov	w1, #0x18                  	// #24
  406e08:	bl	409d14 <ferror@plt+0x83b4>
  406e0c:	str	x0, [sp, #840]
  406e10:	ldr	x8, [sp, #800]
  406e14:	ldr	x9, [sp, #840]
  406e18:	add	x8, x8, x9
  406e1c:	ldr	x9, [sp, #776]
  406e20:	ldrb	w10, [x9, #89]
  406e24:	mov	w11, w10
  406e28:	ldr	x12, [sp, #416]
  406e2c:	ldr	x11, [x12, x11, lsl #3]
  406e30:	add	x8, x8, x11
  406e34:	str	x8, [sp, #800]
  406e38:	ldr	x8, [sp, #920]
  406e3c:	ldr	x11, [sp, #800]
  406e40:	eor	x0, x8, x11
  406e44:	mov	w1, #0x10                  	// #16
  406e48:	bl	409d14 <ferror@plt+0x83b4>
  406e4c:	str	x0, [sp, #920]
  406e50:	ldr	x8, [sp, #880]
  406e54:	ldr	x9, [sp, #920]
  406e58:	add	x8, x8, x9
  406e5c:	str	x8, [sp, #880]
  406e60:	ldr	x8, [sp, #840]
  406e64:	ldr	x9, [sp, #880]
  406e68:	eor	x0, x8, x9
  406e6c:	mov	w1, #0x3f                  	// #63
  406e70:	bl	409d14 <ferror@plt+0x83b4>
  406e74:	str	x0, [sp, #840]
  406e78:	ldr	x8, [sp, #808]
  406e7c:	ldr	x9, [sp, #848]
  406e80:	add	x8, x8, x9
  406e84:	ldr	x9, [sp, #776]
  406e88:	ldrb	w10, [x9, #90]
  406e8c:	mov	w11, w10
  406e90:	sub	x12, x29, #0x90
  406e94:	ldr	x11, [x12, x11, lsl #3]
  406e98:	add	x8, x8, x11
  406e9c:	str	x8, [sp, #808]
  406ea0:	ldr	x8, [sp, #896]
  406ea4:	ldr	x11, [sp, #808]
  406ea8:	eor	x0, x8, x11
  406eac:	mov	w1, #0x20                  	// #32
  406eb0:	str	x12, [sp, #408]
  406eb4:	bl	409d14 <ferror@plt+0x83b4>
  406eb8:	str	x0, [sp, #896]
  406ebc:	ldr	x8, [sp, #888]
  406ec0:	ldr	x9, [sp, #896]
  406ec4:	add	x8, x8, x9
  406ec8:	str	x8, [sp, #888]
  406ecc:	ldr	x8, [sp, #848]
  406ed0:	ldr	x9, [sp, #888]
  406ed4:	eor	x0, x8, x9
  406ed8:	mov	w1, #0x18                  	// #24
  406edc:	bl	409d14 <ferror@plt+0x83b4>
  406ee0:	str	x0, [sp, #848]
  406ee4:	ldr	x8, [sp, #808]
  406ee8:	ldr	x9, [sp, #848]
  406eec:	add	x8, x8, x9
  406ef0:	ldr	x9, [sp, #776]
  406ef4:	ldrb	w10, [x9, #91]
  406ef8:	mov	w11, w10
  406efc:	ldr	x12, [sp, #408]
  406f00:	ldr	x11, [x12, x11, lsl #3]
  406f04:	add	x8, x8, x11
  406f08:	str	x8, [sp, #808]
  406f0c:	ldr	x8, [sp, #896]
  406f10:	ldr	x11, [sp, #808]
  406f14:	eor	x0, x8, x11
  406f18:	mov	w1, #0x10                  	// #16
  406f1c:	bl	409d14 <ferror@plt+0x83b4>
  406f20:	str	x0, [sp, #896]
  406f24:	ldr	x8, [sp, #888]
  406f28:	ldr	x9, [sp, #896]
  406f2c:	add	x8, x8, x9
  406f30:	str	x8, [sp, #888]
  406f34:	ldr	x8, [sp, #848]
  406f38:	ldr	x9, [sp, #888]
  406f3c:	eor	x0, x8, x9
  406f40:	mov	w1, #0x3f                  	// #63
  406f44:	bl	409d14 <ferror@plt+0x83b4>
  406f48:	str	x0, [sp, #848]
  406f4c:	ldr	x8, [sp, #816]
  406f50:	ldr	x9, [sp, #856]
  406f54:	add	x8, x8, x9
  406f58:	ldr	x9, [sp, #776]
  406f5c:	ldrb	w10, [x9, #92]
  406f60:	mov	w11, w10
  406f64:	sub	x12, x29, #0x90
  406f68:	ldr	x11, [x12, x11, lsl #3]
  406f6c:	add	x8, x8, x11
  406f70:	str	x8, [sp, #816]
  406f74:	ldr	x8, [sp, #904]
  406f78:	ldr	x11, [sp, #816]
  406f7c:	eor	x0, x8, x11
  406f80:	mov	w1, #0x20                  	// #32
  406f84:	str	x12, [sp, #400]
  406f88:	bl	409d14 <ferror@plt+0x83b4>
  406f8c:	str	x0, [sp, #904]
  406f90:	ldr	x8, [sp, #864]
  406f94:	ldr	x9, [sp, #904]
  406f98:	add	x8, x8, x9
  406f9c:	str	x8, [sp, #864]
  406fa0:	ldr	x8, [sp, #856]
  406fa4:	ldr	x9, [sp, #864]
  406fa8:	eor	x0, x8, x9
  406fac:	mov	w1, #0x18                  	// #24
  406fb0:	bl	409d14 <ferror@plt+0x83b4>
  406fb4:	str	x0, [sp, #856]
  406fb8:	ldr	x8, [sp, #816]
  406fbc:	ldr	x9, [sp, #856]
  406fc0:	add	x8, x8, x9
  406fc4:	ldr	x9, [sp, #776]
  406fc8:	ldrb	w10, [x9, #93]
  406fcc:	mov	w11, w10
  406fd0:	ldr	x12, [sp, #400]
  406fd4:	ldr	x11, [x12, x11, lsl #3]
  406fd8:	add	x8, x8, x11
  406fdc:	str	x8, [sp, #816]
  406fe0:	ldr	x8, [sp, #904]
  406fe4:	ldr	x11, [sp, #816]
  406fe8:	eor	x0, x8, x11
  406fec:	mov	w1, #0x10                  	// #16
  406ff0:	bl	409d14 <ferror@plt+0x83b4>
  406ff4:	str	x0, [sp, #904]
  406ff8:	ldr	x8, [sp, #864]
  406ffc:	ldr	x9, [sp, #904]
  407000:	add	x8, x8, x9
  407004:	str	x8, [sp, #864]
  407008:	ldr	x8, [sp, #856]
  40700c:	ldr	x9, [sp, #864]
  407010:	eor	x0, x8, x9
  407014:	mov	w1, #0x3f                  	// #63
  407018:	bl	409d14 <ferror@plt+0x83b4>
  40701c:	str	x0, [sp, #856]
  407020:	ldr	x8, [sp, #824]
  407024:	ldr	x9, [sp, #832]
  407028:	add	x8, x8, x9
  40702c:	ldr	x9, [sp, #776]
  407030:	ldrb	w10, [x9, #94]
  407034:	mov	w11, w10
  407038:	sub	x12, x29, #0x90
  40703c:	ldr	x11, [x12, x11, lsl #3]
  407040:	add	x8, x8, x11
  407044:	str	x8, [sp, #824]
  407048:	ldr	x8, [sp, #912]
  40704c:	ldr	x11, [sp, #824]
  407050:	eor	x0, x8, x11
  407054:	mov	w1, #0x20                  	// #32
  407058:	str	x12, [sp, #392]
  40705c:	bl	409d14 <ferror@plt+0x83b4>
  407060:	str	x0, [sp, #912]
  407064:	ldr	x8, [sp, #872]
  407068:	ldr	x9, [sp, #912]
  40706c:	add	x8, x8, x9
  407070:	str	x8, [sp, #872]
  407074:	ldr	x8, [sp, #832]
  407078:	ldr	x9, [sp, #872]
  40707c:	eor	x0, x8, x9
  407080:	mov	w1, #0x18                  	// #24
  407084:	bl	409d14 <ferror@plt+0x83b4>
  407088:	str	x0, [sp, #832]
  40708c:	ldr	x8, [sp, #824]
  407090:	ldr	x9, [sp, #832]
  407094:	add	x8, x8, x9
  407098:	ldr	x9, [sp, #776]
  40709c:	ldrb	w10, [x9, #95]
  4070a0:	mov	w11, w10
  4070a4:	ldr	x12, [sp, #392]
  4070a8:	ldr	x11, [x12, x11, lsl #3]
  4070ac:	add	x8, x8, x11
  4070b0:	str	x8, [sp, #824]
  4070b4:	ldr	x8, [sp, #912]
  4070b8:	ldr	x11, [sp, #824]
  4070bc:	eor	x0, x8, x11
  4070c0:	mov	w1, #0x10                  	// #16
  4070c4:	bl	409d14 <ferror@plt+0x83b4>
  4070c8:	str	x0, [sp, #912]
  4070cc:	ldr	x8, [sp, #872]
  4070d0:	ldr	x9, [sp, #912]
  4070d4:	add	x8, x8, x9
  4070d8:	str	x8, [sp, #872]
  4070dc:	ldr	x8, [sp, #832]
  4070e0:	ldr	x9, [sp, #872]
  4070e4:	eor	x0, x8, x9
  4070e8:	mov	w1, #0x3f                  	// #63
  4070ec:	bl	409d14 <ferror@plt+0x83b4>
  4070f0:	str	x0, [sp, #832]
  4070f4:	ldr	x8, [sp, #800]
  4070f8:	ldr	x9, [sp, #832]
  4070fc:	add	x8, x8, x9
  407100:	ldr	x9, [sp, #776]
  407104:	ldrb	w10, [x9, #96]
  407108:	mov	w11, w10
  40710c:	sub	x12, x29, #0x90
  407110:	ldr	x11, [x12, x11, lsl #3]
  407114:	add	x8, x8, x11
  407118:	str	x8, [sp, #800]
  40711c:	ldr	x8, [sp, #896]
  407120:	ldr	x11, [sp, #800]
  407124:	eor	x0, x8, x11
  407128:	mov	w1, #0x20                  	// #32
  40712c:	str	x12, [sp, #384]
  407130:	bl	409d14 <ferror@plt+0x83b4>
  407134:	str	x0, [sp, #896]
  407138:	ldr	x8, [sp, #864]
  40713c:	ldr	x9, [sp, #896]
  407140:	add	x8, x8, x9
  407144:	str	x8, [sp, #864]
  407148:	ldr	x8, [sp, #832]
  40714c:	ldr	x9, [sp, #864]
  407150:	eor	x0, x8, x9
  407154:	mov	w1, #0x18                  	// #24
  407158:	bl	409d14 <ferror@plt+0x83b4>
  40715c:	str	x0, [sp, #832]
  407160:	ldr	x8, [sp, #800]
  407164:	ldr	x9, [sp, #832]
  407168:	add	x8, x8, x9
  40716c:	ldr	x9, [sp, #776]
  407170:	ldrb	w10, [x9, #97]
  407174:	mov	w11, w10
  407178:	ldr	x12, [sp, #384]
  40717c:	ldr	x11, [x12, x11, lsl #3]
  407180:	add	x8, x8, x11
  407184:	str	x8, [sp, #800]
  407188:	ldr	x8, [sp, #896]
  40718c:	ldr	x11, [sp, #800]
  407190:	eor	x0, x8, x11
  407194:	mov	w1, #0x10                  	// #16
  407198:	bl	409d14 <ferror@plt+0x83b4>
  40719c:	str	x0, [sp, #896]
  4071a0:	ldr	x8, [sp, #864]
  4071a4:	ldr	x9, [sp, #896]
  4071a8:	add	x8, x8, x9
  4071ac:	str	x8, [sp, #864]
  4071b0:	ldr	x8, [sp, #832]
  4071b4:	ldr	x9, [sp, #864]
  4071b8:	eor	x0, x8, x9
  4071bc:	mov	w1, #0x3f                  	// #63
  4071c0:	bl	409d14 <ferror@plt+0x83b4>
  4071c4:	str	x0, [sp, #832]
  4071c8:	ldr	x8, [sp, #808]
  4071cc:	ldr	x9, [sp, #840]
  4071d0:	add	x8, x8, x9
  4071d4:	ldr	x9, [sp, #776]
  4071d8:	ldrb	w10, [x9, #98]
  4071dc:	mov	w11, w10
  4071e0:	sub	x12, x29, #0x90
  4071e4:	ldr	x11, [x12, x11, lsl #3]
  4071e8:	add	x8, x8, x11
  4071ec:	str	x8, [sp, #808]
  4071f0:	ldr	x8, [sp, #904]
  4071f4:	ldr	x11, [sp, #808]
  4071f8:	eor	x0, x8, x11
  4071fc:	mov	w1, #0x20                  	// #32
  407200:	str	x12, [sp, #376]
  407204:	bl	409d14 <ferror@plt+0x83b4>
  407208:	str	x0, [sp, #904]
  40720c:	ldr	x8, [sp, #872]
  407210:	ldr	x9, [sp, #904]
  407214:	add	x8, x8, x9
  407218:	str	x8, [sp, #872]
  40721c:	ldr	x8, [sp, #840]
  407220:	ldr	x9, [sp, #872]
  407224:	eor	x0, x8, x9
  407228:	mov	w1, #0x18                  	// #24
  40722c:	bl	409d14 <ferror@plt+0x83b4>
  407230:	str	x0, [sp, #840]
  407234:	ldr	x8, [sp, #808]
  407238:	ldr	x9, [sp, #840]
  40723c:	add	x8, x8, x9
  407240:	ldr	x9, [sp, #776]
  407244:	ldrb	w10, [x9, #99]
  407248:	mov	w11, w10
  40724c:	ldr	x12, [sp, #376]
  407250:	ldr	x11, [x12, x11, lsl #3]
  407254:	add	x8, x8, x11
  407258:	str	x8, [sp, #808]
  40725c:	ldr	x8, [sp, #904]
  407260:	ldr	x11, [sp, #808]
  407264:	eor	x0, x8, x11
  407268:	mov	w1, #0x10                  	// #16
  40726c:	bl	409d14 <ferror@plt+0x83b4>
  407270:	str	x0, [sp, #904]
  407274:	ldr	x8, [sp, #872]
  407278:	ldr	x9, [sp, #904]
  40727c:	add	x8, x8, x9
  407280:	str	x8, [sp, #872]
  407284:	ldr	x8, [sp, #840]
  407288:	ldr	x9, [sp, #872]
  40728c:	eor	x0, x8, x9
  407290:	mov	w1, #0x3f                  	// #63
  407294:	bl	409d14 <ferror@plt+0x83b4>
  407298:	str	x0, [sp, #840]
  40729c:	ldr	x8, [sp, #816]
  4072a0:	ldr	x9, [sp, #848]
  4072a4:	add	x8, x8, x9
  4072a8:	ldr	x9, [sp, #776]
  4072ac:	ldrb	w10, [x9, #100]
  4072b0:	mov	w11, w10
  4072b4:	sub	x12, x29, #0x90
  4072b8:	ldr	x11, [x12, x11, lsl #3]
  4072bc:	add	x8, x8, x11
  4072c0:	str	x8, [sp, #816]
  4072c4:	ldr	x8, [sp, #912]
  4072c8:	ldr	x11, [sp, #816]
  4072cc:	eor	x0, x8, x11
  4072d0:	mov	w1, #0x20                  	// #32
  4072d4:	str	x12, [sp, #368]
  4072d8:	bl	409d14 <ferror@plt+0x83b4>
  4072dc:	str	x0, [sp, #912]
  4072e0:	ldr	x8, [sp, #880]
  4072e4:	ldr	x9, [sp, #912]
  4072e8:	add	x8, x8, x9
  4072ec:	str	x8, [sp, #880]
  4072f0:	ldr	x8, [sp, #848]
  4072f4:	ldr	x9, [sp, #880]
  4072f8:	eor	x0, x8, x9
  4072fc:	mov	w1, #0x18                  	// #24
  407300:	bl	409d14 <ferror@plt+0x83b4>
  407304:	str	x0, [sp, #848]
  407308:	ldr	x8, [sp, #816]
  40730c:	ldr	x9, [sp, #848]
  407310:	add	x8, x8, x9
  407314:	ldr	x9, [sp, #776]
  407318:	ldrb	w10, [x9, #101]
  40731c:	mov	w11, w10
  407320:	ldr	x12, [sp, #368]
  407324:	ldr	x11, [x12, x11, lsl #3]
  407328:	add	x8, x8, x11
  40732c:	str	x8, [sp, #816]
  407330:	ldr	x8, [sp, #912]
  407334:	ldr	x11, [sp, #816]
  407338:	eor	x0, x8, x11
  40733c:	mov	w1, #0x10                  	// #16
  407340:	bl	409d14 <ferror@plt+0x83b4>
  407344:	str	x0, [sp, #912]
  407348:	ldr	x8, [sp, #880]
  40734c:	ldr	x9, [sp, #912]
  407350:	add	x8, x8, x9
  407354:	str	x8, [sp, #880]
  407358:	ldr	x8, [sp, #848]
  40735c:	ldr	x9, [sp, #880]
  407360:	eor	x0, x8, x9
  407364:	mov	w1, #0x3f                  	// #63
  407368:	bl	409d14 <ferror@plt+0x83b4>
  40736c:	str	x0, [sp, #848]
  407370:	ldr	x8, [sp, #824]
  407374:	ldr	x9, [sp, #856]
  407378:	add	x8, x8, x9
  40737c:	ldr	x9, [sp, #776]
  407380:	ldrb	w10, [x9, #102]
  407384:	mov	w11, w10
  407388:	sub	x12, x29, #0x90
  40738c:	ldr	x11, [x12, x11, lsl #3]
  407390:	add	x8, x8, x11
  407394:	str	x8, [sp, #824]
  407398:	ldr	x8, [sp, #920]
  40739c:	ldr	x11, [sp, #824]
  4073a0:	eor	x0, x8, x11
  4073a4:	mov	w1, #0x20                  	// #32
  4073a8:	str	x12, [sp, #360]
  4073ac:	bl	409d14 <ferror@plt+0x83b4>
  4073b0:	str	x0, [sp, #920]
  4073b4:	ldr	x8, [sp, #888]
  4073b8:	ldr	x9, [sp, #920]
  4073bc:	add	x8, x8, x9
  4073c0:	str	x8, [sp, #888]
  4073c4:	ldr	x8, [sp, #856]
  4073c8:	ldr	x9, [sp, #888]
  4073cc:	eor	x0, x8, x9
  4073d0:	mov	w1, #0x18                  	// #24
  4073d4:	bl	409d14 <ferror@plt+0x83b4>
  4073d8:	str	x0, [sp, #856]
  4073dc:	ldr	x8, [sp, #824]
  4073e0:	ldr	x9, [sp, #856]
  4073e4:	add	x8, x8, x9
  4073e8:	ldr	x9, [sp, #776]
  4073ec:	ldrb	w10, [x9, #103]
  4073f0:	mov	w11, w10
  4073f4:	ldr	x12, [sp, #360]
  4073f8:	ldr	x11, [x12, x11, lsl #3]
  4073fc:	add	x8, x8, x11
  407400:	str	x8, [sp, #824]
  407404:	ldr	x8, [sp, #920]
  407408:	ldr	x11, [sp, #824]
  40740c:	eor	x0, x8, x11
  407410:	mov	w1, #0x10                  	// #16
  407414:	bl	409d14 <ferror@plt+0x83b4>
  407418:	str	x0, [sp, #920]
  40741c:	ldr	x8, [sp, #888]
  407420:	ldr	x9, [sp, #920]
  407424:	add	x8, x8, x9
  407428:	str	x8, [sp, #888]
  40742c:	ldr	x8, [sp, #856]
  407430:	ldr	x9, [sp, #888]
  407434:	eor	x0, x8, x9
  407438:	mov	w1, #0x3f                  	// #63
  40743c:	bl	409d14 <ferror@plt+0x83b4>
  407440:	str	x0, [sp, #856]
  407444:	ldr	x8, [sp, #800]
  407448:	ldr	x9, [sp, #840]
  40744c:	add	x8, x8, x9
  407450:	ldr	x9, [sp, #776]
  407454:	ldrb	w10, [x9, #104]
  407458:	mov	w11, w10
  40745c:	sub	x12, x29, #0x90
  407460:	ldr	x11, [x12, x11, lsl #3]
  407464:	add	x8, x8, x11
  407468:	str	x8, [sp, #800]
  40746c:	ldr	x8, [sp, #920]
  407470:	ldr	x11, [sp, #800]
  407474:	eor	x0, x8, x11
  407478:	mov	w1, #0x20                  	// #32
  40747c:	str	x12, [sp, #352]
  407480:	bl	409d14 <ferror@plt+0x83b4>
  407484:	str	x0, [sp, #920]
  407488:	ldr	x8, [sp, #880]
  40748c:	ldr	x9, [sp, #920]
  407490:	add	x8, x8, x9
  407494:	str	x8, [sp, #880]
  407498:	ldr	x8, [sp, #840]
  40749c:	ldr	x9, [sp, #880]
  4074a0:	eor	x0, x8, x9
  4074a4:	mov	w1, #0x18                  	// #24
  4074a8:	bl	409d14 <ferror@plt+0x83b4>
  4074ac:	str	x0, [sp, #840]
  4074b0:	ldr	x8, [sp, #800]
  4074b4:	ldr	x9, [sp, #840]
  4074b8:	add	x8, x8, x9
  4074bc:	ldr	x9, [sp, #776]
  4074c0:	ldrb	w10, [x9, #105]
  4074c4:	mov	w11, w10
  4074c8:	ldr	x12, [sp, #352]
  4074cc:	ldr	x11, [x12, x11, lsl #3]
  4074d0:	add	x8, x8, x11
  4074d4:	str	x8, [sp, #800]
  4074d8:	ldr	x8, [sp, #920]
  4074dc:	ldr	x11, [sp, #800]
  4074e0:	eor	x0, x8, x11
  4074e4:	mov	w1, #0x10                  	// #16
  4074e8:	bl	409d14 <ferror@plt+0x83b4>
  4074ec:	str	x0, [sp, #920]
  4074f0:	ldr	x8, [sp, #880]
  4074f4:	ldr	x9, [sp, #920]
  4074f8:	add	x8, x8, x9
  4074fc:	str	x8, [sp, #880]
  407500:	ldr	x8, [sp, #840]
  407504:	ldr	x9, [sp, #880]
  407508:	eor	x0, x8, x9
  40750c:	mov	w1, #0x3f                  	// #63
  407510:	bl	409d14 <ferror@plt+0x83b4>
  407514:	str	x0, [sp, #840]
  407518:	ldr	x8, [sp, #808]
  40751c:	ldr	x9, [sp, #848]
  407520:	add	x8, x8, x9
  407524:	ldr	x9, [sp, #776]
  407528:	ldrb	w10, [x9, #106]
  40752c:	mov	w11, w10
  407530:	sub	x12, x29, #0x90
  407534:	ldr	x11, [x12, x11, lsl #3]
  407538:	add	x8, x8, x11
  40753c:	str	x8, [sp, #808]
  407540:	ldr	x8, [sp, #896]
  407544:	ldr	x11, [sp, #808]
  407548:	eor	x0, x8, x11
  40754c:	mov	w1, #0x20                  	// #32
  407550:	str	x12, [sp, #344]
  407554:	bl	409d14 <ferror@plt+0x83b4>
  407558:	str	x0, [sp, #896]
  40755c:	ldr	x8, [sp, #888]
  407560:	ldr	x9, [sp, #896]
  407564:	add	x8, x8, x9
  407568:	str	x8, [sp, #888]
  40756c:	ldr	x8, [sp, #848]
  407570:	ldr	x9, [sp, #888]
  407574:	eor	x0, x8, x9
  407578:	mov	w1, #0x18                  	// #24
  40757c:	bl	409d14 <ferror@plt+0x83b4>
  407580:	str	x0, [sp, #848]
  407584:	ldr	x8, [sp, #808]
  407588:	ldr	x9, [sp, #848]
  40758c:	add	x8, x8, x9
  407590:	ldr	x9, [sp, #776]
  407594:	ldrb	w10, [x9, #107]
  407598:	mov	w11, w10
  40759c:	ldr	x12, [sp, #344]
  4075a0:	ldr	x11, [x12, x11, lsl #3]
  4075a4:	add	x8, x8, x11
  4075a8:	str	x8, [sp, #808]
  4075ac:	ldr	x8, [sp, #896]
  4075b0:	ldr	x11, [sp, #808]
  4075b4:	eor	x0, x8, x11
  4075b8:	mov	w1, #0x10                  	// #16
  4075bc:	bl	409d14 <ferror@plt+0x83b4>
  4075c0:	str	x0, [sp, #896]
  4075c4:	ldr	x8, [sp, #888]
  4075c8:	ldr	x9, [sp, #896]
  4075cc:	add	x8, x8, x9
  4075d0:	str	x8, [sp, #888]
  4075d4:	ldr	x8, [sp, #848]
  4075d8:	ldr	x9, [sp, #888]
  4075dc:	eor	x0, x8, x9
  4075e0:	mov	w1, #0x3f                  	// #63
  4075e4:	bl	409d14 <ferror@plt+0x83b4>
  4075e8:	str	x0, [sp, #848]
  4075ec:	ldr	x8, [sp, #816]
  4075f0:	ldr	x9, [sp, #856]
  4075f4:	add	x8, x8, x9
  4075f8:	ldr	x9, [sp, #776]
  4075fc:	ldrb	w10, [x9, #108]
  407600:	mov	w11, w10
  407604:	sub	x12, x29, #0x90
  407608:	ldr	x11, [x12, x11, lsl #3]
  40760c:	add	x8, x8, x11
  407610:	str	x8, [sp, #816]
  407614:	ldr	x8, [sp, #904]
  407618:	ldr	x11, [sp, #816]
  40761c:	eor	x0, x8, x11
  407620:	mov	w1, #0x20                  	// #32
  407624:	str	x12, [sp, #336]
  407628:	bl	409d14 <ferror@plt+0x83b4>
  40762c:	str	x0, [sp, #904]
  407630:	ldr	x8, [sp, #864]
  407634:	ldr	x9, [sp, #904]
  407638:	add	x8, x8, x9
  40763c:	str	x8, [sp, #864]
  407640:	ldr	x8, [sp, #856]
  407644:	ldr	x9, [sp, #864]
  407648:	eor	x0, x8, x9
  40764c:	mov	w1, #0x18                  	// #24
  407650:	bl	409d14 <ferror@plt+0x83b4>
  407654:	str	x0, [sp, #856]
  407658:	ldr	x8, [sp, #816]
  40765c:	ldr	x9, [sp, #856]
  407660:	add	x8, x8, x9
  407664:	ldr	x9, [sp, #776]
  407668:	ldrb	w10, [x9, #109]
  40766c:	mov	w11, w10
  407670:	ldr	x12, [sp, #336]
  407674:	ldr	x11, [x12, x11, lsl #3]
  407678:	add	x8, x8, x11
  40767c:	str	x8, [sp, #816]
  407680:	ldr	x8, [sp, #904]
  407684:	ldr	x11, [sp, #816]
  407688:	eor	x0, x8, x11
  40768c:	mov	w1, #0x10                  	// #16
  407690:	bl	409d14 <ferror@plt+0x83b4>
  407694:	str	x0, [sp, #904]
  407698:	ldr	x8, [sp, #864]
  40769c:	ldr	x9, [sp, #904]
  4076a0:	add	x8, x8, x9
  4076a4:	str	x8, [sp, #864]
  4076a8:	ldr	x8, [sp, #856]
  4076ac:	ldr	x9, [sp, #864]
  4076b0:	eor	x0, x8, x9
  4076b4:	mov	w1, #0x3f                  	// #63
  4076b8:	bl	409d14 <ferror@plt+0x83b4>
  4076bc:	str	x0, [sp, #856]
  4076c0:	ldr	x8, [sp, #824]
  4076c4:	ldr	x9, [sp, #832]
  4076c8:	add	x8, x8, x9
  4076cc:	ldr	x9, [sp, #776]
  4076d0:	ldrb	w10, [x9, #110]
  4076d4:	mov	w11, w10
  4076d8:	sub	x12, x29, #0x90
  4076dc:	ldr	x11, [x12, x11, lsl #3]
  4076e0:	add	x8, x8, x11
  4076e4:	str	x8, [sp, #824]
  4076e8:	ldr	x8, [sp, #912]
  4076ec:	ldr	x11, [sp, #824]
  4076f0:	eor	x0, x8, x11
  4076f4:	mov	w1, #0x20                  	// #32
  4076f8:	str	x12, [sp, #328]
  4076fc:	bl	409d14 <ferror@plt+0x83b4>
  407700:	str	x0, [sp, #912]
  407704:	ldr	x8, [sp, #872]
  407708:	ldr	x9, [sp, #912]
  40770c:	add	x8, x8, x9
  407710:	str	x8, [sp, #872]
  407714:	ldr	x8, [sp, #832]
  407718:	ldr	x9, [sp, #872]
  40771c:	eor	x0, x8, x9
  407720:	mov	w1, #0x18                  	// #24
  407724:	bl	409d14 <ferror@plt+0x83b4>
  407728:	str	x0, [sp, #832]
  40772c:	ldr	x8, [sp, #824]
  407730:	ldr	x9, [sp, #832]
  407734:	add	x8, x8, x9
  407738:	ldr	x9, [sp, #776]
  40773c:	ldrb	w10, [x9, #111]
  407740:	mov	w11, w10
  407744:	ldr	x12, [sp, #328]
  407748:	ldr	x11, [x12, x11, lsl #3]
  40774c:	add	x8, x8, x11
  407750:	str	x8, [sp, #824]
  407754:	ldr	x8, [sp, #912]
  407758:	ldr	x11, [sp, #824]
  40775c:	eor	x0, x8, x11
  407760:	mov	w1, #0x10                  	// #16
  407764:	bl	409d14 <ferror@plt+0x83b4>
  407768:	str	x0, [sp, #912]
  40776c:	ldr	x8, [sp, #872]
  407770:	ldr	x9, [sp, #912]
  407774:	add	x8, x8, x9
  407778:	str	x8, [sp, #872]
  40777c:	ldr	x8, [sp, #832]
  407780:	ldr	x9, [sp, #872]
  407784:	eor	x0, x8, x9
  407788:	mov	w1, #0x3f                  	// #63
  40778c:	bl	409d14 <ferror@plt+0x83b4>
  407790:	str	x0, [sp, #832]
  407794:	ldr	x8, [sp, #800]
  407798:	ldr	x9, [sp, #832]
  40779c:	add	x8, x8, x9
  4077a0:	ldr	x9, [sp, #776]
  4077a4:	ldrb	w10, [x9, #112]
  4077a8:	mov	w11, w10
  4077ac:	sub	x12, x29, #0x90
  4077b0:	ldr	x11, [x12, x11, lsl #3]
  4077b4:	add	x8, x8, x11
  4077b8:	str	x8, [sp, #800]
  4077bc:	ldr	x8, [sp, #896]
  4077c0:	ldr	x11, [sp, #800]
  4077c4:	eor	x0, x8, x11
  4077c8:	mov	w1, #0x20                  	// #32
  4077cc:	str	x12, [sp, #320]
  4077d0:	bl	409d14 <ferror@plt+0x83b4>
  4077d4:	str	x0, [sp, #896]
  4077d8:	ldr	x8, [sp, #864]
  4077dc:	ldr	x9, [sp, #896]
  4077e0:	add	x8, x8, x9
  4077e4:	str	x8, [sp, #864]
  4077e8:	ldr	x8, [sp, #832]
  4077ec:	ldr	x9, [sp, #864]
  4077f0:	eor	x0, x8, x9
  4077f4:	mov	w1, #0x18                  	// #24
  4077f8:	bl	409d14 <ferror@plt+0x83b4>
  4077fc:	str	x0, [sp, #832]
  407800:	ldr	x8, [sp, #800]
  407804:	ldr	x9, [sp, #832]
  407808:	add	x8, x8, x9
  40780c:	ldr	x9, [sp, #776]
  407810:	ldrb	w10, [x9, #113]
  407814:	mov	w11, w10
  407818:	ldr	x12, [sp, #320]
  40781c:	ldr	x11, [x12, x11, lsl #3]
  407820:	add	x8, x8, x11
  407824:	str	x8, [sp, #800]
  407828:	ldr	x8, [sp, #896]
  40782c:	ldr	x11, [sp, #800]
  407830:	eor	x0, x8, x11
  407834:	mov	w1, #0x10                  	// #16
  407838:	bl	409d14 <ferror@plt+0x83b4>
  40783c:	str	x0, [sp, #896]
  407840:	ldr	x8, [sp, #864]
  407844:	ldr	x9, [sp, #896]
  407848:	add	x8, x8, x9
  40784c:	str	x8, [sp, #864]
  407850:	ldr	x8, [sp, #832]
  407854:	ldr	x9, [sp, #864]
  407858:	eor	x0, x8, x9
  40785c:	mov	w1, #0x3f                  	// #63
  407860:	bl	409d14 <ferror@plt+0x83b4>
  407864:	str	x0, [sp, #832]
  407868:	ldr	x8, [sp, #808]
  40786c:	ldr	x9, [sp, #840]
  407870:	add	x8, x8, x9
  407874:	ldr	x9, [sp, #776]
  407878:	ldrb	w10, [x9, #114]
  40787c:	mov	w11, w10
  407880:	sub	x12, x29, #0x90
  407884:	ldr	x11, [x12, x11, lsl #3]
  407888:	add	x8, x8, x11
  40788c:	str	x8, [sp, #808]
  407890:	ldr	x8, [sp, #904]
  407894:	ldr	x11, [sp, #808]
  407898:	eor	x0, x8, x11
  40789c:	mov	w1, #0x20                  	// #32
  4078a0:	str	x12, [sp, #312]
  4078a4:	bl	409d14 <ferror@plt+0x83b4>
  4078a8:	str	x0, [sp, #904]
  4078ac:	ldr	x8, [sp, #872]
  4078b0:	ldr	x9, [sp, #904]
  4078b4:	add	x8, x8, x9
  4078b8:	str	x8, [sp, #872]
  4078bc:	ldr	x8, [sp, #840]
  4078c0:	ldr	x9, [sp, #872]
  4078c4:	eor	x0, x8, x9
  4078c8:	mov	w1, #0x18                  	// #24
  4078cc:	bl	409d14 <ferror@plt+0x83b4>
  4078d0:	str	x0, [sp, #840]
  4078d4:	ldr	x8, [sp, #808]
  4078d8:	ldr	x9, [sp, #840]
  4078dc:	add	x8, x8, x9
  4078e0:	ldr	x9, [sp, #776]
  4078e4:	ldrb	w10, [x9, #115]
  4078e8:	mov	w11, w10
  4078ec:	ldr	x12, [sp, #312]
  4078f0:	ldr	x11, [x12, x11, lsl #3]
  4078f4:	add	x8, x8, x11
  4078f8:	str	x8, [sp, #808]
  4078fc:	ldr	x8, [sp, #904]
  407900:	ldr	x11, [sp, #808]
  407904:	eor	x0, x8, x11
  407908:	mov	w1, #0x10                  	// #16
  40790c:	bl	409d14 <ferror@plt+0x83b4>
  407910:	str	x0, [sp, #904]
  407914:	ldr	x8, [sp, #872]
  407918:	ldr	x9, [sp, #904]
  40791c:	add	x8, x8, x9
  407920:	str	x8, [sp, #872]
  407924:	ldr	x8, [sp, #840]
  407928:	ldr	x9, [sp, #872]
  40792c:	eor	x0, x8, x9
  407930:	mov	w1, #0x3f                  	// #63
  407934:	bl	409d14 <ferror@plt+0x83b4>
  407938:	str	x0, [sp, #840]
  40793c:	ldr	x8, [sp, #816]
  407940:	ldr	x9, [sp, #848]
  407944:	add	x8, x8, x9
  407948:	ldr	x9, [sp, #776]
  40794c:	ldrb	w10, [x9, #116]
  407950:	mov	w11, w10
  407954:	sub	x12, x29, #0x90
  407958:	ldr	x11, [x12, x11, lsl #3]
  40795c:	add	x8, x8, x11
  407960:	str	x8, [sp, #816]
  407964:	ldr	x8, [sp, #912]
  407968:	ldr	x11, [sp, #816]
  40796c:	eor	x0, x8, x11
  407970:	mov	w1, #0x20                  	// #32
  407974:	str	x12, [sp, #304]
  407978:	bl	409d14 <ferror@plt+0x83b4>
  40797c:	str	x0, [sp, #912]
  407980:	ldr	x8, [sp, #880]
  407984:	ldr	x9, [sp, #912]
  407988:	add	x8, x8, x9
  40798c:	str	x8, [sp, #880]
  407990:	ldr	x8, [sp, #848]
  407994:	ldr	x9, [sp, #880]
  407998:	eor	x0, x8, x9
  40799c:	mov	w1, #0x18                  	// #24
  4079a0:	bl	409d14 <ferror@plt+0x83b4>
  4079a4:	str	x0, [sp, #848]
  4079a8:	ldr	x8, [sp, #816]
  4079ac:	ldr	x9, [sp, #848]
  4079b0:	add	x8, x8, x9
  4079b4:	ldr	x9, [sp, #776]
  4079b8:	ldrb	w10, [x9, #117]
  4079bc:	mov	w11, w10
  4079c0:	ldr	x12, [sp, #304]
  4079c4:	ldr	x11, [x12, x11, lsl #3]
  4079c8:	add	x8, x8, x11
  4079cc:	str	x8, [sp, #816]
  4079d0:	ldr	x8, [sp, #912]
  4079d4:	ldr	x11, [sp, #816]
  4079d8:	eor	x0, x8, x11
  4079dc:	mov	w1, #0x10                  	// #16
  4079e0:	bl	409d14 <ferror@plt+0x83b4>
  4079e4:	str	x0, [sp, #912]
  4079e8:	ldr	x8, [sp, #880]
  4079ec:	ldr	x9, [sp, #912]
  4079f0:	add	x8, x8, x9
  4079f4:	str	x8, [sp, #880]
  4079f8:	ldr	x8, [sp, #848]
  4079fc:	ldr	x9, [sp, #880]
  407a00:	eor	x0, x8, x9
  407a04:	mov	w1, #0x3f                  	// #63
  407a08:	bl	409d14 <ferror@plt+0x83b4>
  407a0c:	str	x0, [sp, #848]
  407a10:	ldr	x8, [sp, #824]
  407a14:	ldr	x9, [sp, #856]
  407a18:	add	x8, x8, x9
  407a1c:	ldr	x9, [sp, #776]
  407a20:	ldrb	w10, [x9, #118]
  407a24:	mov	w11, w10
  407a28:	sub	x12, x29, #0x90
  407a2c:	ldr	x11, [x12, x11, lsl #3]
  407a30:	add	x8, x8, x11
  407a34:	str	x8, [sp, #824]
  407a38:	ldr	x8, [sp, #920]
  407a3c:	ldr	x11, [sp, #824]
  407a40:	eor	x0, x8, x11
  407a44:	mov	w1, #0x20                  	// #32
  407a48:	str	x12, [sp, #296]
  407a4c:	bl	409d14 <ferror@plt+0x83b4>
  407a50:	str	x0, [sp, #920]
  407a54:	ldr	x8, [sp, #888]
  407a58:	ldr	x9, [sp, #920]
  407a5c:	add	x8, x8, x9
  407a60:	str	x8, [sp, #888]
  407a64:	ldr	x8, [sp, #856]
  407a68:	ldr	x9, [sp, #888]
  407a6c:	eor	x0, x8, x9
  407a70:	mov	w1, #0x18                  	// #24
  407a74:	bl	409d14 <ferror@plt+0x83b4>
  407a78:	str	x0, [sp, #856]
  407a7c:	ldr	x8, [sp, #824]
  407a80:	ldr	x9, [sp, #856]
  407a84:	add	x8, x8, x9
  407a88:	ldr	x9, [sp, #776]
  407a8c:	ldrb	w10, [x9, #119]
  407a90:	mov	w11, w10
  407a94:	ldr	x12, [sp, #296]
  407a98:	ldr	x11, [x12, x11, lsl #3]
  407a9c:	add	x8, x8, x11
  407aa0:	str	x8, [sp, #824]
  407aa4:	ldr	x8, [sp, #920]
  407aa8:	ldr	x11, [sp, #824]
  407aac:	eor	x0, x8, x11
  407ab0:	mov	w1, #0x10                  	// #16
  407ab4:	bl	409d14 <ferror@plt+0x83b4>
  407ab8:	str	x0, [sp, #920]
  407abc:	ldr	x8, [sp, #888]
  407ac0:	ldr	x9, [sp, #920]
  407ac4:	add	x8, x8, x9
  407ac8:	str	x8, [sp, #888]
  407acc:	ldr	x8, [sp, #856]
  407ad0:	ldr	x9, [sp, #888]
  407ad4:	eor	x0, x8, x9
  407ad8:	mov	w1, #0x3f                  	// #63
  407adc:	bl	409d14 <ferror@plt+0x83b4>
  407ae0:	str	x0, [sp, #856]
  407ae4:	ldr	x8, [sp, #800]
  407ae8:	ldr	x9, [sp, #840]
  407aec:	add	x8, x8, x9
  407af0:	ldr	x9, [sp, #776]
  407af4:	ldrb	w10, [x9, #120]
  407af8:	mov	w11, w10
  407afc:	sub	x12, x29, #0x90
  407b00:	ldr	x11, [x12, x11, lsl #3]
  407b04:	add	x8, x8, x11
  407b08:	str	x8, [sp, #800]
  407b0c:	ldr	x8, [sp, #920]
  407b10:	ldr	x11, [sp, #800]
  407b14:	eor	x0, x8, x11
  407b18:	mov	w1, #0x20                  	// #32
  407b1c:	str	x12, [sp, #288]
  407b20:	bl	409d14 <ferror@plt+0x83b4>
  407b24:	str	x0, [sp, #920]
  407b28:	ldr	x8, [sp, #880]
  407b2c:	ldr	x9, [sp, #920]
  407b30:	add	x8, x8, x9
  407b34:	str	x8, [sp, #880]
  407b38:	ldr	x8, [sp, #840]
  407b3c:	ldr	x9, [sp, #880]
  407b40:	eor	x0, x8, x9
  407b44:	mov	w1, #0x18                  	// #24
  407b48:	bl	409d14 <ferror@plt+0x83b4>
  407b4c:	str	x0, [sp, #840]
  407b50:	ldr	x8, [sp, #800]
  407b54:	ldr	x9, [sp, #840]
  407b58:	add	x8, x8, x9
  407b5c:	ldr	x9, [sp, #776]
  407b60:	ldrb	w10, [x9, #121]
  407b64:	mov	w11, w10
  407b68:	ldr	x12, [sp, #288]
  407b6c:	ldr	x11, [x12, x11, lsl #3]
  407b70:	add	x8, x8, x11
  407b74:	str	x8, [sp, #800]
  407b78:	ldr	x8, [sp, #920]
  407b7c:	ldr	x11, [sp, #800]
  407b80:	eor	x0, x8, x11
  407b84:	mov	w1, #0x10                  	// #16
  407b88:	bl	409d14 <ferror@plt+0x83b4>
  407b8c:	str	x0, [sp, #920]
  407b90:	ldr	x8, [sp, #880]
  407b94:	ldr	x9, [sp, #920]
  407b98:	add	x8, x8, x9
  407b9c:	str	x8, [sp, #880]
  407ba0:	ldr	x8, [sp, #840]
  407ba4:	ldr	x9, [sp, #880]
  407ba8:	eor	x0, x8, x9
  407bac:	mov	w1, #0x3f                  	// #63
  407bb0:	bl	409d14 <ferror@plt+0x83b4>
  407bb4:	str	x0, [sp, #840]
  407bb8:	ldr	x8, [sp, #808]
  407bbc:	ldr	x9, [sp, #848]
  407bc0:	add	x8, x8, x9
  407bc4:	ldr	x9, [sp, #776]
  407bc8:	ldrb	w10, [x9, #122]
  407bcc:	mov	w11, w10
  407bd0:	sub	x12, x29, #0x90
  407bd4:	ldr	x11, [x12, x11, lsl #3]
  407bd8:	add	x8, x8, x11
  407bdc:	str	x8, [sp, #808]
  407be0:	ldr	x8, [sp, #896]
  407be4:	ldr	x11, [sp, #808]
  407be8:	eor	x0, x8, x11
  407bec:	mov	w1, #0x20                  	// #32
  407bf0:	str	x12, [sp, #280]
  407bf4:	bl	409d14 <ferror@plt+0x83b4>
  407bf8:	str	x0, [sp, #896]
  407bfc:	ldr	x8, [sp, #888]
  407c00:	ldr	x9, [sp, #896]
  407c04:	add	x8, x8, x9
  407c08:	str	x8, [sp, #888]
  407c0c:	ldr	x8, [sp, #848]
  407c10:	ldr	x9, [sp, #888]
  407c14:	eor	x0, x8, x9
  407c18:	mov	w1, #0x18                  	// #24
  407c1c:	bl	409d14 <ferror@plt+0x83b4>
  407c20:	str	x0, [sp, #848]
  407c24:	ldr	x8, [sp, #808]
  407c28:	ldr	x9, [sp, #848]
  407c2c:	add	x8, x8, x9
  407c30:	ldr	x9, [sp, #776]
  407c34:	ldrb	w10, [x9, #123]
  407c38:	mov	w11, w10
  407c3c:	ldr	x12, [sp, #280]
  407c40:	ldr	x11, [x12, x11, lsl #3]
  407c44:	add	x8, x8, x11
  407c48:	str	x8, [sp, #808]
  407c4c:	ldr	x8, [sp, #896]
  407c50:	ldr	x11, [sp, #808]
  407c54:	eor	x0, x8, x11
  407c58:	mov	w1, #0x10                  	// #16
  407c5c:	bl	409d14 <ferror@plt+0x83b4>
  407c60:	str	x0, [sp, #896]
  407c64:	ldr	x8, [sp, #888]
  407c68:	ldr	x9, [sp, #896]
  407c6c:	add	x8, x8, x9
  407c70:	str	x8, [sp, #888]
  407c74:	ldr	x8, [sp, #848]
  407c78:	ldr	x9, [sp, #888]
  407c7c:	eor	x0, x8, x9
  407c80:	mov	w1, #0x3f                  	// #63
  407c84:	bl	409d14 <ferror@plt+0x83b4>
  407c88:	str	x0, [sp, #848]
  407c8c:	ldr	x8, [sp, #816]
  407c90:	ldr	x9, [sp, #856]
  407c94:	add	x8, x8, x9
  407c98:	ldr	x9, [sp, #776]
  407c9c:	ldrb	w10, [x9, #124]
  407ca0:	mov	w11, w10
  407ca4:	sub	x12, x29, #0x90
  407ca8:	ldr	x11, [x12, x11, lsl #3]
  407cac:	add	x8, x8, x11
  407cb0:	str	x8, [sp, #816]
  407cb4:	ldr	x8, [sp, #904]
  407cb8:	ldr	x11, [sp, #816]
  407cbc:	eor	x0, x8, x11
  407cc0:	mov	w1, #0x20                  	// #32
  407cc4:	str	x12, [sp, #272]
  407cc8:	bl	409d14 <ferror@plt+0x83b4>
  407ccc:	str	x0, [sp, #904]
  407cd0:	ldr	x8, [sp, #864]
  407cd4:	ldr	x9, [sp, #904]
  407cd8:	add	x8, x8, x9
  407cdc:	str	x8, [sp, #864]
  407ce0:	ldr	x8, [sp, #856]
  407ce4:	ldr	x9, [sp, #864]
  407ce8:	eor	x0, x8, x9
  407cec:	mov	w1, #0x18                  	// #24
  407cf0:	bl	409d14 <ferror@plt+0x83b4>
  407cf4:	str	x0, [sp, #856]
  407cf8:	ldr	x8, [sp, #816]
  407cfc:	ldr	x9, [sp, #856]
  407d00:	add	x8, x8, x9
  407d04:	ldr	x9, [sp, #776]
  407d08:	ldrb	w10, [x9, #125]
  407d0c:	mov	w11, w10
  407d10:	ldr	x12, [sp, #272]
  407d14:	ldr	x11, [x12, x11, lsl #3]
  407d18:	add	x8, x8, x11
  407d1c:	str	x8, [sp, #816]
  407d20:	ldr	x8, [sp, #904]
  407d24:	ldr	x11, [sp, #816]
  407d28:	eor	x0, x8, x11
  407d2c:	mov	w1, #0x10                  	// #16
  407d30:	bl	409d14 <ferror@plt+0x83b4>
  407d34:	str	x0, [sp, #904]
  407d38:	ldr	x8, [sp, #864]
  407d3c:	ldr	x9, [sp, #904]
  407d40:	add	x8, x8, x9
  407d44:	str	x8, [sp, #864]
  407d48:	ldr	x8, [sp, #856]
  407d4c:	ldr	x9, [sp, #864]
  407d50:	eor	x0, x8, x9
  407d54:	mov	w1, #0x3f                  	// #63
  407d58:	bl	409d14 <ferror@plt+0x83b4>
  407d5c:	str	x0, [sp, #856]
  407d60:	ldr	x8, [sp, #824]
  407d64:	ldr	x9, [sp, #832]
  407d68:	add	x8, x8, x9
  407d6c:	ldr	x9, [sp, #776]
  407d70:	ldrb	w10, [x9, #126]
  407d74:	mov	w11, w10
  407d78:	sub	x12, x29, #0x90
  407d7c:	ldr	x11, [x12, x11, lsl #3]
  407d80:	add	x8, x8, x11
  407d84:	str	x8, [sp, #824]
  407d88:	ldr	x8, [sp, #912]
  407d8c:	ldr	x11, [sp, #824]
  407d90:	eor	x0, x8, x11
  407d94:	mov	w1, #0x20                  	// #32
  407d98:	str	x12, [sp, #264]
  407d9c:	bl	409d14 <ferror@plt+0x83b4>
  407da0:	str	x0, [sp, #912]
  407da4:	ldr	x8, [sp, #872]
  407da8:	ldr	x9, [sp, #912]
  407dac:	add	x8, x8, x9
  407db0:	str	x8, [sp, #872]
  407db4:	ldr	x8, [sp, #832]
  407db8:	ldr	x9, [sp, #872]
  407dbc:	eor	x0, x8, x9
  407dc0:	mov	w1, #0x18                  	// #24
  407dc4:	bl	409d14 <ferror@plt+0x83b4>
  407dc8:	str	x0, [sp, #832]
  407dcc:	ldr	x8, [sp, #824]
  407dd0:	ldr	x9, [sp, #832]
  407dd4:	add	x8, x8, x9
  407dd8:	ldr	x9, [sp, #776]
  407ddc:	ldrb	w10, [x9, #127]
  407de0:	mov	w11, w10
  407de4:	ldr	x12, [sp, #264]
  407de8:	ldr	x11, [x12, x11, lsl #3]
  407dec:	add	x8, x8, x11
  407df0:	str	x8, [sp, #824]
  407df4:	ldr	x8, [sp, #912]
  407df8:	ldr	x11, [sp, #824]
  407dfc:	eor	x0, x8, x11
  407e00:	mov	w1, #0x10                  	// #16
  407e04:	bl	409d14 <ferror@plt+0x83b4>
  407e08:	str	x0, [sp, #912]
  407e0c:	ldr	x8, [sp, #872]
  407e10:	ldr	x9, [sp, #912]
  407e14:	add	x8, x8, x9
  407e18:	str	x8, [sp, #872]
  407e1c:	ldr	x8, [sp, #832]
  407e20:	ldr	x9, [sp, #872]
  407e24:	eor	x0, x8, x9
  407e28:	mov	w1, #0x3f                  	// #63
  407e2c:	bl	409d14 <ferror@plt+0x83b4>
  407e30:	str	x0, [sp, #832]
  407e34:	ldr	x8, [sp, #800]
  407e38:	ldr	x9, [sp, #832]
  407e3c:	add	x8, x8, x9
  407e40:	ldr	x9, [sp, #776]
  407e44:	ldrb	w10, [x9, #128]
  407e48:	mov	w11, w10
  407e4c:	sub	x12, x29, #0x90
  407e50:	ldr	x11, [x12, x11, lsl #3]
  407e54:	add	x8, x8, x11
  407e58:	str	x8, [sp, #800]
  407e5c:	ldr	x8, [sp, #896]
  407e60:	ldr	x11, [sp, #800]
  407e64:	eor	x0, x8, x11
  407e68:	mov	w1, #0x20                  	// #32
  407e6c:	str	x12, [sp, #256]
  407e70:	bl	409d14 <ferror@plt+0x83b4>
  407e74:	str	x0, [sp, #896]
  407e78:	ldr	x8, [sp, #864]
  407e7c:	ldr	x9, [sp, #896]
  407e80:	add	x8, x8, x9
  407e84:	str	x8, [sp, #864]
  407e88:	ldr	x8, [sp, #832]
  407e8c:	ldr	x9, [sp, #864]
  407e90:	eor	x0, x8, x9
  407e94:	mov	w1, #0x18                  	// #24
  407e98:	bl	409d14 <ferror@plt+0x83b4>
  407e9c:	str	x0, [sp, #832]
  407ea0:	ldr	x8, [sp, #800]
  407ea4:	ldr	x9, [sp, #832]
  407ea8:	add	x8, x8, x9
  407eac:	ldr	x9, [sp, #776]
  407eb0:	ldrb	w10, [x9, #129]
  407eb4:	mov	w11, w10
  407eb8:	ldr	x12, [sp, #256]
  407ebc:	ldr	x11, [x12, x11, lsl #3]
  407ec0:	add	x8, x8, x11
  407ec4:	str	x8, [sp, #800]
  407ec8:	ldr	x8, [sp, #896]
  407ecc:	ldr	x11, [sp, #800]
  407ed0:	eor	x0, x8, x11
  407ed4:	mov	w1, #0x10                  	// #16
  407ed8:	bl	409d14 <ferror@plt+0x83b4>
  407edc:	str	x0, [sp, #896]
  407ee0:	ldr	x8, [sp, #864]
  407ee4:	ldr	x9, [sp, #896]
  407ee8:	add	x8, x8, x9
  407eec:	str	x8, [sp, #864]
  407ef0:	ldr	x8, [sp, #832]
  407ef4:	ldr	x9, [sp, #864]
  407ef8:	eor	x0, x8, x9
  407efc:	mov	w1, #0x3f                  	// #63
  407f00:	bl	409d14 <ferror@plt+0x83b4>
  407f04:	str	x0, [sp, #832]
  407f08:	ldr	x8, [sp, #808]
  407f0c:	ldr	x9, [sp, #840]
  407f10:	add	x8, x8, x9
  407f14:	ldr	x9, [sp, #776]
  407f18:	ldrb	w10, [x9, #130]
  407f1c:	mov	w11, w10
  407f20:	sub	x12, x29, #0x90
  407f24:	ldr	x11, [x12, x11, lsl #3]
  407f28:	add	x8, x8, x11
  407f2c:	str	x8, [sp, #808]
  407f30:	ldr	x8, [sp, #904]
  407f34:	ldr	x11, [sp, #808]
  407f38:	eor	x0, x8, x11
  407f3c:	mov	w1, #0x20                  	// #32
  407f40:	str	x12, [sp, #248]
  407f44:	bl	409d14 <ferror@plt+0x83b4>
  407f48:	str	x0, [sp, #904]
  407f4c:	ldr	x8, [sp, #872]
  407f50:	ldr	x9, [sp, #904]
  407f54:	add	x8, x8, x9
  407f58:	str	x8, [sp, #872]
  407f5c:	ldr	x8, [sp, #840]
  407f60:	ldr	x9, [sp, #872]
  407f64:	eor	x0, x8, x9
  407f68:	mov	w1, #0x18                  	// #24
  407f6c:	bl	409d14 <ferror@plt+0x83b4>
  407f70:	str	x0, [sp, #840]
  407f74:	ldr	x8, [sp, #808]
  407f78:	ldr	x9, [sp, #840]
  407f7c:	add	x8, x8, x9
  407f80:	ldr	x9, [sp, #776]
  407f84:	ldrb	w10, [x9, #131]
  407f88:	mov	w11, w10
  407f8c:	ldr	x12, [sp, #248]
  407f90:	ldr	x11, [x12, x11, lsl #3]
  407f94:	add	x8, x8, x11
  407f98:	str	x8, [sp, #808]
  407f9c:	ldr	x8, [sp, #904]
  407fa0:	ldr	x11, [sp, #808]
  407fa4:	eor	x0, x8, x11
  407fa8:	mov	w1, #0x10                  	// #16
  407fac:	bl	409d14 <ferror@plt+0x83b4>
  407fb0:	str	x0, [sp, #904]
  407fb4:	ldr	x8, [sp, #872]
  407fb8:	ldr	x9, [sp, #904]
  407fbc:	add	x8, x8, x9
  407fc0:	str	x8, [sp, #872]
  407fc4:	ldr	x8, [sp, #840]
  407fc8:	ldr	x9, [sp, #872]
  407fcc:	eor	x0, x8, x9
  407fd0:	mov	w1, #0x3f                  	// #63
  407fd4:	bl	409d14 <ferror@plt+0x83b4>
  407fd8:	str	x0, [sp, #840]
  407fdc:	ldr	x8, [sp, #816]
  407fe0:	ldr	x9, [sp, #848]
  407fe4:	add	x8, x8, x9
  407fe8:	ldr	x9, [sp, #776]
  407fec:	ldrb	w10, [x9, #132]
  407ff0:	mov	w11, w10
  407ff4:	sub	x12, x29, #0x90
  407ff8:	ldr	x11, [x12, x11, lsl #3]
  407ffc:	add	x8, x8, x11
  408000:	str	x8, [sp, #816]
  408004:	ldr	x8, [sp, #912]
  408008:	ldr	x11, [sp, #816]
  40800c:	eor	x0, x8, x11
  408010:	mov	w1, #0x20                  	// #32
  408014:	str	x12, [sp, #240]
  408018:	bl	409d14 <ferror@plt+0x83b4>
  40801c:	str	x0, [sp, #912]
  408020:	ldr	x8, [sp, #880]
  408024:	ldr	x9, [sp, #912]
  408028:	add	x8, x8, x9
  40802c:	str	x8, [sp, #880]
  408030:	ldr	x8, [sp, #848]
  408034:	ldr	x9, [sp, #880]
  408038:	eor	x0, x8, x9
  40803c:	mov	w1, #0x18                  	// #24
  408040:	bl	409d14 <ferror@plt+0x83b4>
  408044:	str	x0, [sp, #848]
  408048:	ldr	x8, [sp, #816]
  40804c:	ldr	x9, [sp, #848]
  408050:	add	x8, x8, x9
  408054:	ldr	x9, [sp, #776]
  408058:	ldrb	w10, [x9, #133]
  40805c:	mov	w11, w10
  408060:	ldr	x12, [sp, #240]
  408064:	ldr	x11, [x12, x11, lsl #3]
  408068:	add	x8, x8, x11
  40806c:	str	x8, [sp, #816]
  408070:	ldr	x8, [sp, #912]
  408074:	ldr	x11, [sp, #816]
  408078:	eor	x0, x8, x11
  40807c:	mov	w1, #0x10                  	// #16
  408080:	bl	409d14 <ferror@plt+0x83b4>
  408084:	str	x0, [sp, #912]
  408088:	ldr	x8, [sp, #880]
  40808c:	ldr	x9, [sp, #912]
  408090:	add	x8, x8, x9
  408094:	str	x8, [sp, #880]
  408098:	ldr	x8, [sp, #848]
  40809c:	ldr	x9, [sp, #880]
  4080a0:	eor	x0, x8, x9
  4080a4:	mov	w1, #0x3f                  	// #63
  4080a8:	bl	409d14 <ferror@plt+0x83b4>
  4080ac:	str	x0, [sp, #848]
  4080b0:	ldr	x8, [sp, #824]
  4080b4:	ldr	x9, [sp, #856]
  4080b8:	add	x8, x8, x9
  4080bc:	ldr	x9, [sp, #776]
  4080c0:	ldrb	w10, [x9, #134]
  4080c4:	mov	w11, w10
  4080c8:	sub	x12, x29, #0x90
  4080cc:	ldr	x11, [x12, x11, lsl #3]
  4080d0:	add	x8, x8, x11
  4080d4:	str	x8, [sp, #824]
  4080d8:	ldr	x8, [sp, #920]
  4080dc:	ldr	x11, [sp, #824]
  4080e0:	eor	x0, x8, x11
  4080e4:	mov	w1, #0x20                  	// #32
  4080e8:	str	x12, [sp, #232]
  4080ec:	bl	409d14 <ferror@plt+0x83b4>
  4080f0:	str	x0, [sp, #920]
  4080f4:	ldr	x8, [sp, #888]
  4080f8:	ldr	x9, [sp, #920]
  4080fc:	add	x8, x8, x9
  408100:	str	x8, [sp, #888]
  408104:	ldr	x8, [sp, #856]
  408108:	ldr	x9, [sp, #888]
  40810c:	eor	x0, x8, x9
  408110:	mov	w1, #0x18                  	// #24
  408114:	bl	409d14 <ferror@plt+0x83b4>
  408118:	str	x0, [sp, #856]
  40811c:	ldr	x8, [sp, #824]
  408120:	ldr	x9, [sp, #856]
  408124:	add	x8, x8, x9
  408128:	ldr	x9, [sp, #776]
  40812c:	ldrb	w10, [x9, #135]
  408130:	mov	w11, w10
  408134:	ldr	x12, [sp, #232]
  408138:	ldr	x11, [x12, x11, lsl #3]
  40813c:	add	x8, x8, x11
  408140:	str	x8, [sp, #824]
  408144:	ldr	x8, [sp, #920]
  408148:	ldr	x11, [sp, #824]
  40814c:	eor	x0, x8, x11
  408150:	mov	w1, #0x10                  	// #16
  408154:	bl	409d14 <ferror@plt+0x83b4>
  408158:	str	x0, [sp, #920]
  40815c:	ldr	x8, [sp, #888]
  408160:	ldr	x9, [sp, #920]
  408164:	add	x8, x8, x9
  408168:	str	x8, [sp, #888]
  40816c:	ldr	x8, [sp, #856]
  408170:	ldr	x9, [sp, #888]
  408174:	eor	x0, x8, x9
  408178:	mov	w1, #0x3f                  	// #63
  40817c:	bl	409d14 <ferror@plt+0x83b4>
  408180:	str	x0, [sp, #856]
  408184:	ldr	x8, [sp, #800]
  408188:	ldr	x9, [sp, #840]
  40818c:	add	x8, x8, x9
  408190:	ldr	x9, [sp, #776]
  408194:	ldrb	w10, [x9, #136]
  408198:	mov	w11, w10
  40819c:	sub	x12, x29, #0x90
  4081a0:	ldr	x11, [x12, x11, lsl #3]
  4081a4:	add	x8, x8, x11
  4081a8:	str	x8, [sp, #800]
  4081ac:	ldr	x8, [sp, #920]
  4081b0:	ldr	x11, [sp, #800]
  4081b4:	eor	x0, x8, x11
  4081b8:	mov	w1, #0x20                  	// #32
  4081bc:	str	x12, [sp, #224]
  4081c0:	bl	409d14 <ferror@plt+0x83b4>
  4081c4:	str	x0, [sp, #920]
  4081c8:	ldr	x8, [sp, #880]
  4081cc:	ldr	x9, [sp, #920]
  4081d0:	add	x8, x8, x9
  4081d4:	str	x8, [sp, #880]
  4081d8:	ldr	x8, [sp, #840]
  4081dc:	ldr	x9, [sp, #880]
  4081e0:	eor	x0, x8, x9
  4081e4:	mov	w1, #0x18                  	// #24
  4081e8:	bl	409d14 <ferror@plt+0x83b4>
  4081ec:	str	x0, [sp, #840]
  4081f0:	ldr	x8, [sp, #800]
  4081f4:	ldr	x9, [sp, #840]
  4081f8:	add	x8, x8, x9
  4081fc:	ldr	x9, [sp, #776]
  408200:	ldrb	w10, [x9, #137]
  408204:	mov	w11, w10
  408208:	ldr	x12, [sp, #224]
  40820c:	ldr	x11, [x12, x11, lsl #3]
  408210:	add	x8, x8, x11
  408214:	str	x8, [sp, #800]
  408218:	ldr	x8, [sp, #920]
  40821c:	ldr	x11, [sp, #800]
  408220:	eor	x0, x8, x11
  408224:	mov	w1, #0x10                  	// #16
  408228:	bl	409d14 <ferror@plt+0x83b4>
  40822c:	str	x0, [sp, #920]
  408230:	ldr	x8, [sp, #880]
  408234:	ldr	x9, [sp, #920]
  408238:	add	x8, x8, x9
  40823c:	str	x8, [sp, #880]
  408240:	ldr	x8, [sp, #840]
  408244:	ldr	x9, [sp, #880]
  408248:	eor	x0, x8, x9
  40824c:	mov	w1, #0x3f                  	// #63
  408250:	bl	409d14 <ferror@plt+0x83b4>
  408254:	str	x0, [sp, #840]
  408258:	ldr	x8, [sp, #808]
  40825c:	ldr	x9, [sp, #848]
  408260:	add	x8, x8, x9
  408264:	ldr	x9, [sp, #776]
  408268:	ldrb	w10, [x9, #138]
  40826c:	mov	w11, w10
  408270:	sub	x12, x29, #0x90
  408274:	ldr	x11, [x12, x11, lsl #3]
  408278:	add	x8, x8, x11
  40827c:	str	x8, [sp, #808]
  408280:	ldr	x8, [sp, #896]
  408284:	ldr	x11, [sp, #808]
  408288:	eor	x0, x8, x11
  40828c:	mov	w1, #0x20                  	// #32
  408290:	str	x12, [sp, #216]
  408294:	bl	409d14 <ferror@plt+0x83b4>
  408298:	str	x0, [sp, #896]
  40829c:	ldr	x8, [sp, #888]
  4082a0:	ldr	x9, [sp, #896]
  4082a4:	add	x8, x8, x9
  4082a8:	str	x8, [sp, #888]
  4082ac:	ldr	x8, [sp, #848]
  4082b0:	ldr	x9, [sp, #888]
  4082b4:	eor	x0, x8, x9
  4082b8:	mov	w1, #0x18                  	// #24
  4082bc:	bl	409d14 <ferror@plt+0x83b4>
  4082c0:	str	x0, [sp, #848]
  4082c4:	ldr	x8, [sp, #808]
  4082c8:	ldr	x9, [sp, #848]
  4082cc:	add	x8, x8, x9
  4082d0:	ldr	x9, [sp, #776]
  4082d4:	ldrb	w10, [x9, #139]
  4082d8:	mov	w11, w10
  4082dc:	ldr	x12, [sp, #216]
  4082e0:	ldr	x11, [x12, x11, lsl #3]
  4082e4:	add	x8, x8, x11
  4082e8:	str	x8, [sp, #808]
  4082ec:	ldr	x8, [sp, #896]
  4082f0:	ldr	x11, [sp, #808]
  4082f4:	eor	x0, x8, x11
  4082f8:	mov	w1, #0x10                  	// #16
  4082fc:	bl	409d14 <ferror@plt+0x83b4>
  408300:	str	x0, [sp, #896]
  408304:	ldr	x8, [sp, #888]
  408308:	ldr	x9, [sp, #896]
  40830c:	add	x8, x8, x9
  408310:	str	x8, [sp, #888]
  408314:	ldr	x8, [sp, #848]
  408318:	ldr	x9, [sp, #888]
  40831c:	eor	x0, x8, x9
  408320:	mov	w1, #0x3f                  	// #63
  408324:	bl	409d14 <ferror@plt+0x83b4>
  408328:	str	x0, [sp, #848]
  40832c:	ldr	x8, [sp, #816]
  408330:	ldr	x9, [sp, #856]
  408334:	add	x8, x8, x9
  408338:	ldr	x9, [sp, #776]
  40833c:	ldrb	w10, [x9, #140]
  408340:	mov	w11, w10
  408344:	sub	x12, x29, #0x90
  408348:	ldr	x11, [x12, x11, lsl #3]
  40834c:	add	x8, x8, x11
  408350:	str	x8, [sp, #816]
  408354:	ldr	x8, [sp, #904]
  408358:	ldr	x11, [sp, #816]
  40835c:	eor	x0, x8, x11
  408360:	mov	w1, #0x20                  	// #32
  408364:	str	x12, [sp, #208]
  408368:	bl	409d14 <ferror@plt+0x83b4>
  40836c:	str	x0, [sp, #904]
  408370:	ldr	x8, [sp, #864]
  408374:	ldr	x9, [sp, #904]
  408378:	add	x8, x8, x9
  40837c:	str	x8, [sp, #864]
  408380:	ldr	x8, [sp, #856]
  408384:	ldr	x9, [sp, #864]
  408388:	eor	x0, x8, x9
  40838c:	mov	w1, #0x18                  	// #24
  408390:	bl	409d14 <ferror@plt+0x83b4>
  408394:	str	x0, [sp, #856]
  408398:	ldr	x8, [sp, #816]
  40839c:	ldr	x9, [sp, #856]
  4083a0:	add	x8, x8, x9
  4083a4:	ldr	x9, [sp, #776]
  4083a8:	ldrb	w10, [x9, #141]
  4083ac:	mov	w11, w10
  4083b0:	ldr	x12, [sp, #208]
  4083b4:	ldr	x11, [x12, x11, lsl #3]
  4083b8:	add	x8, x8, x11
  4083bc:	str	x8, [sp, #816]
  4083c0:	ldr	x8, [sp, #904]
  4083c4:	ldr	x11, [sp, #816]
  4083c8:	eor	x0, x8, x11
  4083cc:	mov	w1, #0x10                  	// #16
  4083d0:	bl	409d14 <ferror@plt+0x83b4>
  4083d4:	str	x0, [sp, #904]
  4083d8:	ldr	x8, [sp, #864]
  4083dc:	ldr	x9, [sp, #904]
  4083e0:	add	x8, x8, x9
  4083e4:	str	x8, [sp, #864]
  4083e8:	ldr	x8, [sp, #856]
  4083ec:	ldr	x9, [sp, #864]
  4083f0:	eor	x0, x8, x9
  4083f4:	mov	w1, #0x3f                  	// #63
  4083f8:	bl	409d14 <ferror@plt+0x83b4>
  4083fc:	str	x0, [sp, #856]
  408400:	ldr	x8, [sp, #824]
  408404:	ldr	x9, [sp, #832]
  408408:	add	x8, x8, x9
  40840c:	ldr	x9, [sp, #776]
  408410:	ldrb	w10, [x9, #142]
  408414:	mov	w11, w10
  408418:	sub	x12, x29, #0x90
  40841c:	ldr	x11, [x12, x11, lsl #3]
  408420:	add	x8, x8, x11
  408424:	str	x8, [sp, #824]
  408428:	ldr	x8, [sp, #912]
  40842c:	ldr	x11, [sp, #824]
  408430:	eor	x0, x8, x11
  408434:	mov	w1, #0x20                  	// #32
  408438:	str	x12, [sp, #200]
  40843c:	bl	409d14 <ferror@plt+0x83b4>
  408440:	str	x0, [sp, #912]
  408444:	ldr	x8, [sp, #872]
  408448:	ldr	x9, [sp, #912]
  40844c:	add	x8, x8, x9
  408450:	str	x8, [sp, #872]
  408454:	ldr	x8, [sp, #832]
  408458:	ldr	x9, [sp, #872]
  40845c:	eor	x0, x8, x9
  408460:	mov	w1, #0x18                  	// #24
  408464:	bl	409d14 <ferror@plt+0x83b4>
  408468:	str	x0, [sp, #832]
  40846c:	ldr	x8, [sp, #824]
  408470:	ldr	x9, [sp, #832]
  408474:	add	x8, x8, x9
  408478:	ldr	x9, [sp, #776]
  40847c:	ldrb	w10, [x9, #143]
  408480:	mov	w11, w10
  408484:	ldr	x12, [sp, #200]
  408488:	ldr	x11, [x12, x11, lsl #3]
  40848c:	add	x8, x8, x11
  408490:	str	x8, [sp, #824]
  408494:	ldr	x8, [sp, #912]
  408498:	ldr	x11, [sp, #824]
  40849c:	eor	x0, x8, x11
  4084a0:	mov	w1, #0x10                  	// #16
  4084a4:	bl	409d14 <ferror@plt+0x83b4>
  4084a8:	str	x0, [sp, #912]
  4084ac:	ldr	x8, [sp, #872]
  4084b0:	ldr	x9, [sp, #912]
  4084b4:	add	x8, x8, x9
  4084b8:	str	x8, [sp, #872]
  4084bc:	ldr	x8, [sp, #832]
  4084c0:	ldr	x9, [sp, #872]
  4084c4:	eor	x0, x8, x9
  4084c8:	mov	w1, #0x3f                  	// #63
  4084cc:	bl	409d14 <ferror@plt+0x83b4>
  4084d0:	str	x0, [sp, #832]
  4084d4:	ldr	x8, [sp, #800]
  4084d8:	ldr	x9, [sp, #832]
  4084dc:	add	x8, x8, x9
  4084e0:	ldr	x9, [sp, #776]
  4084e4:	ldrb	w10, [x9, #144]
  4084e8:	mov	w11, w10
  4084ec:	sub	x12, x29, #0x90
  4084f0:	ldr	x11, [x12, x11, lsl #3]
  4084f4:	add	x8, x8, x11
  4084f8:	str	x8, [sp, #800]
  4084fc:	ldr	x8, [sp, #896]
  408500:	ldr	x11, [sp, #800]
  408504:	eor	x0, x8, x11
  408508:	mov	w1, #0x20                  	// #32
  40850c:	str	x12, [sp, #192]
  408510:	bl	409d14 <ferror@plt+0x83b4>
  408514:	str	x0, [sp, #896]
  408518:	ldr	x8, [sp, #864]
  40851c:	ldr	x9, [sp, #896]
  408520:	add	x8, x8, x9
  408524:	str	x8, [sp, #864]
  408528:	ldr	x8, [sp, #832]
  40852c:	ldr	x9, [sp, #864]
  408530:	eor	x0, x8, x9
  408534:	mov	w1, #0x18                  	// #24
  408538:	bl	409d14 <ferror@plt+0x83b4>
  40853c:	str	x0, [sp, #832]
  408540:	ldr	x8, [sp, #800]
  408544:	ldr	x9, [sp, #832]
  408548:	add	x8, x8, x9
  40854c:	ldr	x9, [sp, #776]
  408550:	ldrb	w10, [x9, #145]
  408554:	mov	w11, w10
  408558:	ldr	x12, [sp, #192]
  40855c:	ldr	x11, [x12, x11, lsl #3]
  408560:	add	x8, x8, x11
  408564:	str	x8, [sp, #800]
  408568:	ldr	x8, [sp, #896]
  40856c:	ldr	x11, [sp, #800]
  408570:	eor	x0, x8, x11
  408574:	mov	w1, #0x10                  	// #16
  408578:	bl	409d14 <ferror@plt+0x83b4>
  40857c:	str	x0, [sp, #896]
  408580:	ldr	x8, [sp, #864]
  408584:	ldr	x9, [sp, #896]
  408588:	add	x8, x8, x9
  40858c:	str	x8, [sp, #864]
  408590:	ldr	x8, [sp, #832]
  408594:	ldr	x9, [sp, #864]
  408598:	eor	x0, x8, x9
  40859c:	mov	w1, #0x3f                  	// #63
  4085a0:	bl	409d14 <ferror@plt+0x83b4>
  4085a4:	str	x0, [sp, #832]
  4085a8:	ldr	x8, [sp, #808]
  4085ac:	ldr	x9, [sp, #840]
  4085b0:	add	x8, x8, x9
  4085b4:	ldr	x9, [sp, #776]
  4085b8:	ldrb	w10, [x9, #146]
  4085bc:	mov	w11, w10
  4085c0:	sub	x12, x29, #0x90
  4085c4:	ldr	x11, [x12, x11, lsl #3]
  4085c8:	add	x8, x8, x11
  4085cc:	str	x8, [sp, #808]
  4085d0:	ldr	x8, [sp, #904]
  4085d4:	ldr	x11, [sp, #808]
  4085d8:	eor	x0, x8, x11
  4085dc:	mov	w1, #0x20                  	// #32
  4085e0:	str	x12, [sp, #184]
  4085e4:	bl	409d14 <ferror@plt+0x83b4>
  4085e8:	str	x0, [sp, #904]
  4085ec:	ldr	x8, [sp, #872]
  4085f0:	ldr	x9, [sp, #904]
  4085f4:	add	x8, x8, x9
  4085f8:	str	x8, [sp, #872]
  4085fc:	ldr	x8, [sp, #840]
  408600:	ldr	x9, [sp, #872]
  408604:	eor	x0, x8, x9
  408608:	mov	w1, #0x18                  	// #24
  40860c:	bl	409d14 <ferror@plt+0x83b4>
  408610:	str	x0, [sp, #840]
  408614:	ldr	x8, [sp, #808]
  408618:	ldr	x9, [sp, #840]
  40861c:	add	x8, x8, x9
  408620:	ldr	x9, [sp, #776]
  408624:	ldrb	w10, [x9, #147]
  408628:	mov	w11, w10
  40862c:	ldr	x12, [sp, #184]
  408630:	ldr	x11, [x12, x11, lsl #3]
  408634:	add	x8, x8, x11
  408638:	str	x8, [sp, #808]
  40863c:	ldr	x8, [sp, #904]
  408640:	ldr	x11, [sp, #808]
  408644:	eor	x0, x8, x11
  408648:	mov	w1, #0x10                  	// #16
  40864c:	bl	409d14 <ferror@plt+0x83b4>
  408650:	str	x0, [sp, #904]
  408654:	ldr	x8, [sp, #872]
  408658:	ldr	x9, [sp, #904]
  40865c:	add	x8, x8, x9
  408660:	str	x8, [sp, #872]
  408664:	ldr	x8, [sp, #840]
  408668:	ldr	x9, [sp, #872]
  40866c:	eor	x0, x8, x9
  408670:	mov	w1, #0x3f                  	// #63
  408674:	bl	409d14 <ferror@plt+0x83b4>
  408678:	str	x0, [sp, #840]
  40867c:	ldr	x8, [sp, #816]
  408680:	ldr	x9, [sp, #848]
  408684:	add	x8, x8, x9
  408688:	ldr	x9, [sp, #776]
  40868c:	ldrb	w10, [x9, #148]
  408690:	mov	w11, w10
  408694:	sub	x12, x29, #0x90
  408698:	ldr	x11, [x12, x11, lsl #3]
  40869c:	add	x8, x8, x11
  4086a0:	str	x8, [sp, #816]
  4086a4:	ldr	x8, [sp, #912]
  4086a8:	ldr	x11, [sp, #816]
  4086ac:	eor	x0, x8, x11
  4086b0:	mov	w1, #0x20                  	// #32
  4086b4:	str	x12, [sp, #176]
  4086b8:	bl	409d14 <ferror@plt+0x83b4>
  4086bc:	str	x0, [sp, #912]
  4086c0:	ldr	x8, [sp, #880]
  4086c4:	ldr	x9, [sp, #912]
  4086c8:	add	x8, x8, x9
  4086cc:	str	x8, [sp, #880]
  4086d0:	ldr	x8, [sp, #848]
  4086d4:	ldr	x9, [sp, #880]
  4086d8:	eor	x0, x8, x9
  4086dc:	mov	w1, #0x18                  	// #24
  4086e0:	bl	409d14 <ferror@plt+0x83b4>
  4086e4:	str	x0, [sp, #848]
  4086e8:	ldr	x8, [sp, #816]
  4086ec:	ldr	x9, [sp, #848]
  4086f0:	add	x8, x8, x9
  4086f4:	ldr	x9, [sp, #776]
  4086f8:	ldrb	w10, [x9, #149]
  4086fc:	mov	w11, w10
  408700:	ldr	x12, [sp, #176]
  408704:	ldr	x11, [x12, x11, lsl #3]
  408708:	add	x8, x8, x11
  40870c:	str	x8, [sp, #816]
  408710:	ldr	x8, [sp, #912]
  408714:	ldr	x11, [sp, #816]
  408718:	eor	x0, x8, x11
  40871c:	mov	w1, #0x10                  	// #16
  408720:	bl	409d14 <ferror@plt+0x83b4>
  408724:	str	x0, [sp, #912]
  408728:	ldr	x8, [sp, #880]
  40872c:	ldr	x9, [sp, #912]
  408730:	add	x8, x8, x9
  408734:	str	x8, [sp, #880]
  408738:	ldr	x8, [sp, #848]
  40873c:	ldr	x9, [sp, #880]
  408740:	eor	x0, x8, x9
  408744:	mov	w1, #0x3f                  	// #63
  408748:	bl	409d14 <ferror@plt+0x83b4>
  40874c:	str	x0, [sp, #848]
  408750:	ldr	x8, [sp, #824]
  408754:	ldr	x9, [sp, #856]
  408758:	add	x8, x8, x9
  40875c:	ldr	x9, [sp, #776]
  408760:	ldrb	w10, [x9, #150]
  408764:	mov	w11, w10
  408768:	sub	x12, x29, #0x90
  40876c:	ldr	x11, [x12, x11, lsl #3]
  408770:	add	x8, x8, x11
  408774:	str	x8, [sp, #824]
  408778:	ldr	x8, [sp, #920]
  40877c:	ldr	x11, [sp, #824]
  408780:	eor	x0, x8, x11
  408784:	mov	w1, #0x20                  	// #32
  408788:	str	x12, [sp, #168]
  40878c:	bl	409d14 <ferror@plt+0x83b4>
  408790:	str	x0, [sp, #920]
  408794:	ldr	x8, [sp, #888]
  408798:	ldr	x9, [sp, #920]
  40879c:	add	x8, x8, x9
  4087a0:	str	x8, [sp, #888]
  4087a4:	ldr	x8, [sp, #856]
  4087a8:	ldr	x9, [sp, #888]
  4087ac:	eor	x0, x8, x9
  4087b0:	mov	w1, #0x18                  	// #24
  4087b4:	bl	409d14 <ferror@plt+0x83b4>
  4087b8:	str	x0, [sp, #856]
  4087bc:	ldr	x8, [sp, #824]
  4087c0:	ldr	x9, [sp, #856]
  4087c4:	add	x8, x8, x9
  4087c8:	ldr	x9, [sp, #776]
  4087cc:	ldrb	w10, [x9, #151]
  4087d0:	mov	w11, w10
  4087d4:	ldr	x12, [sp, #168]
  4087d8:	ldr	x11, [x12, x11, lsl #3]
  4087dc:	add	x8, x8, x11
  4087e0:	str	x8, [sp, #824]
  4087e4:	ldr	x8, [sp, #920]
  4087e8:	ldr	x11, [sp, #824]
  4087ec:	eor	x0, x8, x11
  4087f0:	mov	w1, #0x10                  	// #16
  4087f4:	bl	409d14 <ferror@plt+0x83b4>
  4087f8:	str	x0, [sp, #920]
  4087fc:	ldr	x8, [sp, #888]
  408800:	ldr	x9, [sp, #920]
  408804:	add	x8, x8, x9
  408808:	str	x8, [sp, #888]
  40880c:	ldr	x8, [sp, #856]
  408810:	ldr	x9, [sp, #888]
  408814:	eor	x0, x8, x9
  408818:	mov	w1, #0x3f                  	// #63
  40881c:	bl	409d14 <ferror@plt+0x83b4>
  408820:	str	x0, [sp, #856]
  408824:	ldr	x8, [sp, #800]
  408828:	ldr	x9, [sp, #840]
  40882c:	add	x8, x8, x9
  408830:	ldr	x9, [sp, #776]
  408834:	ldrb	w10, [x9, #152]
  408838:	mov	w11, w10
  40883c:	sub	x12, x29, #0x90
  408840:	ldr	x11, [x12, x11, lsl #3]
  408844:	add	x8, x8, x11
  408848:	str	x8, [sp, #800]
  40884c:	ldr	x8, [sp, #920]
  408850:	ldr	x11, [sp, #800]
  408854:	eor	x0, x8, x11
  408858:	mov	w1, #0x20                  	// #32
  40885c:	str	x12, [sp, #160]
  408860:	bl	409d14 <ferror@plt+0x83b4>
  408864:	str	x0, [sp, #920]
  408868:	ldr	x8, [sp, #880]
  40886c:	ldr	x9, [sp, #920]
  408870:	add	x8, x8, x9
  408874:	str	x8, [sp, #880]
  408878:	ldr	x8, [sp, #840]
  40887c:	ldr	x9, [sp, #880]
  408880:	eor	x0, x8, x9
  408884:	mov	w1, #0x18                  	// #24
  408888:	bl	409d14 <ferror@plt+0x83b4>
  40888c:	str	x0, [sp, #840]
  408890:	ldr	x8, [sp, #800]
  408894:	ldr	x9, [sp, #840]
  408898:	add	x8, x8, x9
  40889c:	ldr	x9, [sp, #776]
  4088a0:	ldrb	w10, [x9, #153]
  4088a4:	mov	w11, w10
  4088a8:	ldr	x12, [sp, #160]
  4088ac:	ldr	x11, [x12, x11, lsl #3]
  4088b0:	add	x8, x8, x11
  4088b4:	str	x8, [sp, #800]
  4088b8:	ldr	x8, [sp, #920]
  4088bc:	ldr	x11, [sp, #800]
  4088c0:	eor	x0, x8, x11
  4088c4:	mov	w1, #0x10                  	// #16
  4088c8:	bl	409d14 <ferror@plt+0x83b4>
  4088cc:	str	x0, [sp, #920]
  4088d0:	ldr	x8, [sp, #880]
  4088d4:	ldr	x9, [sp, #920]
  4088d8:	add	x8, x8, x9
  4088dc:	str	x8, [sp, #880]
  4088e0:	ldr	x8, [sp, #840]
  4088e4:	ldr	x9, [sp, #880]
  4088e8:	eor	x0, x8, x9
  4088ec:	mov	w1, #0x3f                  	// #63
  4088f0:	bl	409d14 <ferror@plt+0x83b4>
  4088f4:	str	x0, [sp, #840]
  4088f8:	ldr	x8, [sp, #808]
  4088fc:	ldr	x9, [sp, #848]
  408900:	add	x8, x8, x9
  408904:	ldr	x9, [sp, #776]
  408908:	ldrb	w10, [x9, #154]
  40890c:	mov	w11, w10
  408910:	sub	x12, x29, #0x90
  408914:	ldr	x11, [x12, x11, lsl #3]
  408918:	add	x8, x8, x11
  40891c:	str	x8, [sp, #808]
  408920:	ldr	x8, [sp, #896]
  408924:	ldr	x11, [sp, #808]
  408928:	eor	x0, x8, x11
  40892c:	mov	w1, #0x20                  	// #32
  408930:	str	x12, [sp, #152]
  408934:	bl	409d14 <ferror@plt+0x83b4>
  408938:	str	x0, [sp, #896]
  40893c:	ldr	x8, [sp, #888]
  408940:	ldr	x9, [sp, #896]
  408944:	add	x8, x8, x9
  408948:	str	x8, [sp, #888]
  40894c:	ldr	x8, [sp, #848]
  408950:	ldr	x9, [sp, #888]
  408954:	eor	x0, x8, x9
  408958:	mov	w1, #0x18                  	// #24
  40895c:	bl	409d14 <ferror@plt+0x83b4>
  408960:	str	x0, [sp, #848]
  408964:	ldr	x8, [sp, #808]
  408968:	ldr	x9, [sp, #848]
  40896c:	add	x8, x8, x9
  408970:	ldr	x9, [sp, #776]
  408974:	ldrb	w10, [x9, #155]
  408978:	mov	w11, w10
  40897c:	ldr	x12, [sp, #152]
  408980:	ldr	x11, [x12, x11, lsl #3]
  408984:	add	x8, x8, x11
  408988:	str	x8, [sp, #808]
  40898c:	ldr	x8, [sp, #896]
  408990:	ldr	x11, [sp, #808]
  408994:	eor	x0, x8, x11
  408998:	mov	w1, #0x10                  	// #16
  40899c:	bl	409d14 <ferror@plt+0x83b4>
  4089a0:	str	x0, [sp, #896]
  4089a4:	ldr	x8, [sp, #888]
  4089a8:	ldr	x9, [sp, #896]
  4089ac:	add	x8, x8, x9
  4089b0:	str	x8, [sp, #888]
  4089b4:	ldr	x8, [sp, #848]
  4089b8:	ldr	x9, [sp, #888]
  4089bc:	eor	x0, x8, x9
  4089c0:	mov	w1, #0x3f                  	// #63
  4089c4:	bl	409d14 <ferror@plt+0x83b4>
  4089c8:	str	x0, [sp, #848]
  4089cc:	ldr	x8, [sp, #816]
  4089d0:	ldr	x9, [sp, #856]
  4089d4:	add	x8, x8, x9
  4089d8:	ldr	x9, [sp, #776]
  4089dc:	ldrb	w10, [x9, #156]
  4089e0:	mov	w11, w10
  4089e4:	sub	x12, x29, #0x90
  4089e8:	ldr	x11, [x12, x11, lsl #3]
  4089ec:	add	x8, x8, x11
  4089f0:	str	x8, [sp, #816]
  4089f4:	ldr	x8, [sp, #904]
  4089f8:	ldr	x11, [sp, #816]
  4089fc:	eor	x0, x8, x11
  408a00:	mov	w1, #0x20                  	// #32
  408a04:	str	x12, [sp, #144]
  408a08:	bl	409d14 <ferror@plt+0x83b4>
  408a0c:	str	x0, [sp, #904]
  408a10:	ldr	x8, [sp, #864]
  408a14:	ldr	x9, [sp, #904]
  408a18:	add	x8, x8, x9
  408a1c:	str	x8, [sp, #864]
  408a20:	ldr	x8, [sp, #856]
  408a24:	ldr	x9, [sp, #864]
  408a28:	eor	x0, x8, x9
  408a2c:	mov	w1, #0x18                  	// #24
  408a30:	bl	409d14 <ferror@plt+0x83b4>
  408a34:	str	x0, [sp, #856]
  408a38:	ldr	x8, [sp, #816]
  408a3c:	ldr	x9, [sp, #856]
  408a40:	add	x8, x8, x9
  408a44:	ldr	x9, [sp, #776]
  408a48:	ldrb	w10, [x9, #157]
  408a4c:	mov	w11, w10
  408a50:	ldr	x12, [sp, #144]
  408a54:	ldr	x11, [x12, x11, lsl #3]
  408a58:	add	x8, x8, x11
  408a5c:	str	x8, [sp, #816]
  408a60:	ldr	x8, [sp, #904]
  408a64:	ldr	x11, [sp, #816]
  408a68:	eor	x0, x8, x11
  408a6c:	mov	w1, #0x10                  	// #16
  408a70:	bl	409d14 <ferror@plt+0x83b4>
  408a74:	str	x0, [sp, #904]
  408a78:	ldr	x8, [sp, #864]
  408a7c:	ldr	x9, [sp, #904]
  408a80:	add	x8, x8, x9
  408a84:	str	x8, [sp, #864]
  408a88:	ldr	x8, [sp, #856]
  408a8c:	ldr	x9, [sp, #864]
  408a90:	eor	x0, x8, x9
  408a94:	mov	w1, #0x3f                  	// #63
  408a98:	bl	409d14 <ferror@plt+0x83b4>
  408a9c:	str	x0, [sp, #856]
  408aa0:	ldr	x8, [sp, #824]
  408aa4:	ldr	x9, [sp, #832]
  408aa8:	add	x8, x8, x9
  408aac:	ldr	x9, [sp, #776]
  408ab0:	ldrb	w10, [x9, #158]
  408ab4:	mov	w11, w10
  408ab8:	sub	x12, x29, #0x90
  408abc:	ldr	x11, [x12, x11, lsl #3]
  408ac0:	add	x8, x8, x11
  408ac4:	str	x8, [sp, #824]
  408ac8:	ldr	x8, [sp, #912]
  408acc:	ldr	x11, [sp, #824]
  408ad0:	eor	x0, x8, x11
  408ad4:	mov	w1, #0x20                  	// #32
  408ad8:	str	x12, [sp, #136]
  408adc:	bl	409d14 <ferror@plt+0x83b4>
  408ae0:	str	x0, [sp, #912]
  408ae4:	ldr	x8, [sp, #872]
  408ae8:	ldr	x9, [sp, #912]
  408aec:	add	x8, x8, x9
  408af0:	str	x8, [sp, #872]
  408af4:	ldr	x8, [sp, #832]
  408af8:	ldr	x9, [sp, #872]
  408afc:	eor	x0, x8, x9
  408b00:	mov	w1, #0x18                  	// #24
  408b04:	bl	409d14 <ferror@plt+0x83b4>
  408b08:	str	x0, [sp, #832]
  408b0c:	ldr	x8, [sp, #824]
  408b10:	ldr	x9, [sp, #832]
  408b14:	add	x8, x8, x9
  408b18:	ldr	x9, [sp, #776]
  408b1c:	ldrb	w10, [x9, #159]
  408b20:	mov	w11, w10
  408b24:	ldr	x12, [sp, #136]
  408b28:	ldr	x11, [x12, x11, lsl #3]
  408b2c:	add	x8, x8, x11
  408b30:	str	x8, [sp, #824]
  408b34:	ldr	x8, [sp, #912]
  408b38:	ldr	x11, [sp, #824]
  408b3c:	eor	x0, x8, x11
  408b40:	mov	w1, #0x10                  	// #16
  408b44:	bl	409d14 <ferror@plt+0x83b4>
  408b48:	str	x0, [sp, #912]
  408b4c:	ldr	x8, [sp, #872]
  408b50:	ldr	x9, [sp, #912]
  408b54:	add	x8, x8, x9
  408b58:	str	x8, [sp, #872]
  408b5c:	ldr	x8, [sp, #832]
  408b60:	ldr	x9, [sp, #872]
  408b64:	eor	x0, x8, x9
  408b68:	mov	w1, #0x3f                  	// #63
  408b6c:	bl	409d14 <ferror@plt+0x83b4>
  408b70:	str	x0, [sp, #832]
  408b74:	ldr	x8, [sp, #800]
  408b78:	ldr	x9, [sp, #832]
  408b7c:	add	x8, x8, x9
  408b80:	ldr	x9, [sp, #776]
  408b84:	ldrb	w10, [x9, #160]
  408b88:	mov	w11, w10
  408b8c:	sub	x12, x29, #0x90
  408b90:	ldr	x11, [x12, x11, lsl #3]
  408b94:	add	x8, x8, x11
  408b98:	str	x8, [sp, #800]
  408b9c:	ldr	x8, [sp, #896]
  408ba0:	ldr	x11, [sp, #800]
  408ba4:	eor	x0, x8, x11
  408ba8:	mov	w1, #0x20                  	// #32
  408bac:	str	x12, [sp, #128]
  408bb0:	bl	409d14 <ferror@plt+0x83b4>
  408bb4:	str	x0, [sp, #896]
  408bb8:	ldr	x8, [sp, #864]
  408bbc:	ldr	x9, [sp, #896]
  408bc0:	add	x8, x8, x9
  408bc4:	str	x8, [sp, #864]
  408bc8:	ldr	x8, [sp, #832]
  408bcc:	ldr	x9, [sp, #864]
  408bd0:	eor	x0, x8, x9
  408bd4:	mov	w1, #0x18                  	// #24
  408bd8:	bl	409d14 <ferror@plt+0x83b4>
  408bdc:	str	x0, [sp, #832]
  408be0:	ldr	x8, [sp, #800]
  408be4:	ldr	x9, [sp, #832]
  408be8:	add	x8, x8, x9
  408bec:	ldr	x9, [sp, #776]
  408bf0:	ldrb	w10, [x9, #161]
  408bf4:	mov	w11, w10
  408bf8:	ldr	x12, [sp, #128]
  408bfc:	ldr	x11, [x12, x11, lsl #3]
  408c00:	add	x8, x8, x11
  408c04:	str	x8, [sp, #800]
  408c08:	ldr	x8, [sp, #896]
  408c0c:	ldr	x11, [sp, #800]
  408c10:	eor	x0, x8, x11
  408c14:	mov	w1, #0x10                  	// #16
  408c18:	bl	409d14 <ferror@plt+0x83b4>
  408c1c:	str	x0, [sp, #896]
  408c20:	ldr	x8, [sp, #864]
  408c24:	ldr	x9, [sp, #896]
  408c28:	add	x8, x8, x9
  408c2c:	str	x8, [sp, #864]
  408c30:	ldr	x8, [sp, #832]
  408c34:	ldr	x9, [sp, #864]
  408c38:	eor	x0, x8, x9
  408c3c:	mov	w1, #0x3f                  	// #63
  408c40:	bl	409d14 <ferror@plt+0x83b4>
  408c44:	str	x0, [sp, #832]
  408c48:	ldr	x8, [sp, #808]
  408c4c:	ldr	x9, [sp, #840]
  408c50:	add	x8, x8, x9
  408c54:	ldr	x9, [sp, #776]
  408c58:	ldrb	w10, [x9, #162]
  408c5c:	mov	w11, w10
  408c60:	sub	x12, x29, #0x90
  408c64:	ldr	x11, [x12, x11, lsl #3]
  408c68:	add	x8, x8, x11
  408c6c:	str	x8, [sp, #808]
  408c70:	ldr	x8, [sp, #904]
  408c74:	ldr	x11, [sp, #808]
  408c78:	eor	x0, x8, x11
  408c7c:	mov	w1, #0x20                  	// #32
  408c80:	str	x12, [sp, #120]
  408c84:	bl	409d14 <ferror@plt+0x83b4>
  408c88:	str	x0, [sp, #904]
  408c8c:	ldr	x8, [sp, #872]
  408c90:	ldr	x9, [sp, #904]
  408c94:	add	x8, x8, x9
  408c98:	str	x8, [sp, #872]
  408c9c:	ldr	x8, [sp, #840]
  408ca0:	ldr	x9, [sp, #872]
  408ca4:	eor	x0, x8, x9
  408ca8:	mov	w1, #0x18                  	// #24
  408cac:	bl	409d14 <ferror@plt+0x83b4>
  408cb0:	str	x0, [sp, #840]
  408cb4:	ldr	x8, [sp, #808]
  408cb8:	ldr	x9, [sp, #840]
  408cbc:	add	x8, x8, x9
  408cc0:	ldr	x9, [sp, #776]
  408cc4:	ldrb	w10, [x9, #163]
  408cc8:	mov	w11, w10
  408ccc:	ldr	x12, [sp, #120]
  408cd0:	ldr	x11, [x12, x11, lsl #3]
  408cd4:	add	x8, x8, x11
  408cd8:	str	x8, [sp, #808]
  408cdc:	ldr	x8, [sp, #904]
  408ce0:	ldr	x11, [sp, #808]
  408ce4:	eor	x0, x8, x11
  408ce8:	mov	w1, #0x10                  	// #16
  408cec:	bl	409d14 <ferror@plt+0x83b4>
  408cf0:	str	x0, [sp, #904]
  408cf4:	ldr	x8, [sp, #872]
  408cf8:	ldr	x9, [sp, #904]
  408cfc:	add	x8, x8, x9
  408d00:	str	x8, [sp, #872]
  408d04:	ldr	x8, [sp, #840]
  408d08:	ldr	x9, [sp, #872]
  408d0c:	eor	x0, x8, x9
  408d10:	mov	w1, #0x3f                  	// #63
  408d14:	bl	409d14 <ferror@plt+0x83b4>
  408d18:	str	x0, [sp, #840]
  408d1c:	ldr	x8, [sp, #816]
  408d20:	ldr	x9, [sp, #848]
  408d24:	add	x8, x8, x9
  408d28:	ldr	x9, [sp, #776]
  408d2c:	ldrb	w10, [x9, #164]
  408d30:	mov	w11, w10
  408d34:	sub	x12, x29, #0x90
  408d38:	ldr	x11, [x12, x11, lsl #3]
  408d3c:	add	x8, x8, x11
  408d40:	str	x8, [sp, #816]
  408d44:	ldr	x8, [sp, #912]
  408d48:	ldr	x11, [sp, #816]
  408d4c:	eor	x0, x8, x11
  408d50:	mov	w1, #0x20                  	// #32
  408d54:	str	x12, [sp, #112]
  408d58:	bl	409d14 <ferror@plt+0x83b4>
  408d5c:	str	x0, [sp, #912]
  408d60:	ldr	x8, [sp, #880]
  408d64:	ldr	x9, [sp, #912]
  408d68:	add	x8, x8, x9
  408d6c:	str	x8, [sp, #880]
  408d70:	ldr	x8, [sp, #848]
  408d74:	ldr	x9, [sp, #880]
  408d78:	eor	x0, x8, x9
  408d7c:	mov	w1, #0x18                  	// #24
  408d80:	bl	409d14 <ferror@plt+0x83b4>
  408d84:	str	x0, [sp, #848]
  408d88:	ldr	x8, [sp, #816]
  408d8c:	ldr	x9, [sp, #848]
  408d90:	add	x8, x8, x9
  408d94:	ldr	x9, [sp, #776]
  408d98:	ldrb	w10, [x9, #165]
  408d9c:	mov	w11, w10
  408da0:	ldr	x12, [sp, #112]
  408da4:	ldr	x11, [x12, x11, lsl #3]
  408da8:	add	x8, x8, x11
  408dac:	str	x8, [sp, #816]
  408db0:	ldr	x8, [sp, #912]
  408db4:	ldr	x11, [sp, #816]
  408db8:	eor	x0, x8, x11
  408dbc:	mov	w1, #0x10                  	// #16
  408dc0:	bl	409d14 <ferror@plt+0x83b4>
  408dc4:	str	x0, [sp, #912]
  408dc8:	ldr	x8, [sp, #880]
  408dcc:	ldr	x9, [sp, #912]
  408dd0:	add	x8, x8, x9
  408dd4:	str	x8, [sp, #880]
  408dd8:	ldr	x8, [sp, #848]
  408ddc:	ldr	x9, [sp, #880]
  408de0:	eor	x0, x8, x9
  408de4:	mov	w1, #0x3f                  	// #63
  408de8:	bl	409d14 <ferror@plt+0x83b4>
  408dec:	str	x0, [sp, #848]
  408df0:	ldr	x8, [sp, #824]
  408df4:	ldr	x9, [sp, #856]
  408df8:	add	x8, x8, x9
  408dfc:	ldr	x9, [sp, #776]
  408e00:	ldrb	w10, [x9, #166]
  408e04:	mov	w11, w10
  408e08:	sub	x12, x29, #0x90
  408e0c:	ldr	x11, [x12, x11, lsl #3]
  408e10:	add	x8, x8, x11
  408e14:	str	x8, [sp, #824]
  408e18:	ldr	x8, [sp, #920]
  408e1c:	ldr	x11, [sp, #824]
  408e20:	eor	x0, x8, x11
  408e24:	mov	w1, #0x20                  	// #32
  408e28:	str	x12, [sp, #104]
  408e2c:	bl	409d14 <ferror@plt+0x83b4>
  408e30:	str	x0, [sp, #920]
  408e34:	ldr	x8, [sp, #888]
  408e38:	ldr	x9, [sp, #920]
  408e3c:	add	x8, x8, x9
  408e40:	str	x8, [sp, #888]
  408e44:	ldr	x8, [sp, #856]
  408e48:	ldr	x9, [sp, #888]
  408e4c:	eor	x0, x8, x9
  408e50:	mov	w1, #0x18                  	// #24
  408e54:	bl	409d14 <ferror@plt+0x83b4>
  408e58:	str	x0, [sp, #856]
  408e5c:	ldr	x8, [sp, #824]
  408e60:	ldr	x9, [sp, #856]
  408e64:	add	x8, x8, x9
  408e68:	ldr	x9, [sp, #776]
  408e6c:	ldrb	w10, [x9, #167]
  408e70:	mov	w11, w10
  408e74:	ldr	x12, [sp, #104]
  408e78:	ldr	x11, [x12, x11, lsl #3]
  408e7c:	add	x8, x8, x11
  408e80:	str	x8, [sp, #824]
  408e84:	ldr	x8, [sp, #920]
  408e88:	ldr	x11, [sp, #824]
  408e8c:	eor	x0, x8, x11
  408e90:	mov	w1, #0x10                  	// #16
  408e94:	bl	409d14 <ferror@plt+0x83b4>
  408e98:	str	x0, [sp, #920]
  408e9c:	ldr	x8, [sp, #888]
  408ea0:	ldr	x9, [sp, #920]
  408ea4:	add	x8, x8, x9
  408ea8:	str	x8, [sp, #888]
  408eac:	ldr	x8, [sp, #856]
  408eb0:	ldr	x9, [sp, #888]
  408eb4:	eor	x0, x8, x9
  408eb8:	mov	w1, #0x3f                  	// #63
  408ebc:	bl	409d14 <ferror@plt+0x83b4>
  408ec0:	str	x0, [sp, #856]
  408ec4:	ldr	x8, [sp, #800]
  408ec8:	ldr	x9, [sp, #840]
  408ecc:	add	x8, x8, x9
  408ed0:	ldr	x9, [sp, #776]
  408ed4:	ldrb	w10, [x9, #168]
  408ed8:	mov	w11, w10
  408edc:	sub	x12, x29, #0x90
  408ee0:	ldr	x11, [x12, x11, lsl #3]
  408ee4:	add	x8, x8, x11
  408ee8:	str	x8, [sp, #800]
  408eec:	ldr	x8, [sp, #920]
  408ef0:	ldr	x11, [sp, #800]
  408ef4:	eor	x0, x8, x11
  408ef8:	mov	w1, #0x20                  	// #32
  408efc:	str	x12, [sp, #96]
  408f00:	bl	409d14 <ferror@plt+0x83b4>
  408f04:	str	x0, [sp, #920]
  408f08:	ldr	x8, [sp, #880]
  408f0c:	ldr	x9, [sp, #920]
  408f10:	add	x8, x8, x9
  408f14:	str	x8, [sp, #880]
  408f18:	ldr	x8, [sp, #840]
  408f1c:	ldr	x9, [sp, #880]
  408f20:	eor	x0, x8, x9
  408f24:	mov	w1, #0x18                  	// #24
  408f28:	bl	409d14 <ferror@plt+0x83b4>
  408f2c:	str	x0, [sp, #840]
  408f30:	ldr	x8, [sp, #800]
  408f34:	ldr	x9, [sp, #840]
  408f38:	add	x8, x8, x9
  408f3c:	ldr	x9, [sp, #776]
  408f40:	ldrb	w10, [x9, #169]
  408f44:	mov	w11, w10
  408f48:	ldr	x12, [sp, #96]
  408f4c:	ldr	x11, [x12, x11, lsl #3]
  408f50:	add	x8, x8, x11
  408f54:	str	x8, [sp, #800]
  408f58:	ldr	x8, [sp, #920]
  408f5c:	ldr	x11, [sp, #800]
  408f60:	eor	x0, x8, x11
  408f64:	mov	w1, #0x10                  	// #16
  408f68:	bl	409d14 <ferror@plt+0x83b4>
  408f6c:	str	x0, [sp, #920]
  408f70:	ldr	x8, [sp, #880]
  408f74:	ldr	x9, [sp, #920]
  408f78:	add	x8, x8, x9
  408f7c:	str	x8, [sp, #880]
  408f80:	ldr	x8, [sp, #840]
  408f84:	ldr	x9, [sp, #880]
  408f88:	eor	x0, x8, x9
  408f8c:	mov	w1, #0x3f                  	// #63
  408f90:	bl	409d14 <ferror@plt+0x83b4>
  408f94:	str	x0, [sp, #840]
  408f98:	ldr	x8, [sp, #808]
  408f9c:	ldr	x9, [sp, #848]
  408fa0:	add	x8, x8, x9
  408fa4:	ldr	x9, [sp, #776]
  408fa8:	ldrb	w10, [x9, #170]
  408fac:	mov	w11, w10
  408fb0:	sub	x12, x29, #0x90
  408fb4:	ldr	x11, [x12, x11, lsl #3]
  408fb8:	add	x8, x8, x11
  408fbc:	str	x8, [sp, #808]
  408fc0:	ldr	x8, [sp, #896]
  408fc4:	ldr	x11, [sp, #808]
  408fc8:	eor	x0, x8, x11
  408fcc:	mov	w1, #0x20                  	// #32
  408fd0:	str	x12, [sp, #88]
  408fd4:	bl	409d14 <ferror@plt+0x83b4>
  408fd8:	str	x0, [sp, #896]
  408fdc:	ldr	x8, [sp, #888]
  408fe0:	ldr	x9, [sp, #896]
  408fe4:	add	x8, x8, x9
  408fe8:	str	x8, [sp, #888]
  408fec:	ldr	x8, [sp, #848]
  408ff0:	ldr	x9, [sp, #888]
  408ff4:	eor	x0, x8, x9
  408ff8:	mov	w1, #0x18                  	// #24
  408ffc:	bl	409d14 <ferror@plt+0x83b4>
  409000:	str	x0, [sp, #848]
  409004:	ldr	x8, [sp, #808]
  409008:	ldr	x9, [sp, #848]
  40900c:	add	x8, x8, x9
  409010:	ldr	x9, [sp, #776]
  409014:	ldrb	w10, [x9, #171]
  409018:	mov	w11, w10
  40901c:	ldr	x12, [sp, #88]
  409020:	ldr	x11, [x12, x11, lsl #3]
  409024:	add	x8, x8, x11
  409028:	str	x8, [sp, #808]
  40902c:	ldr	x8, [sp, #896]
  409030:	ldr	x11, [sp, #808]
  409034:	eor	x0, x8, x11
  409038:	mov	w1, #0x10                  	// #16
  40903c:	bl	409d14 <ferror@plt+0x83b4>
  409040:	str	x0, [sp, #896]
  409044:	ldr	x8, [sp, #888]
  409048:	ldr	x9, [sp, #896]
  40904c:	add	x8, x8, x9
  409050:	str	x8, [sp, #888]
  409054:	ldr	x8, [sp, #848]
  409058:	ldr	x9, [sp, #888]
  40905c:	eor	x0, x8, x9
  409060:	mov	w1, #0x3f                  	// #63
  409064:	bl	409d14 <ferror@plt+0x83b4>
  409068:	str	x0, [sp, #848]
  40906c:	ldr	x8, [sp, #816]
  409070:	ldr	x9, [sp, #856]
  409074:	add	x8, x8, x9
  409078:	ldr	x9, [sp, #776]
  40907c:	ldrb	w10, [x9, #172]
  409080:	mov	w11, w10
  409084:	sub	x12, x29, #0x90
  409088:	ldr	x11, [x12, x11, lsl #3]
  40908c:	add	x8, x8, x11
  409090:	str	x8, [sp, #816]
  409094:	ldr	x8, [sp, #904]
  409098:	ldr	x11, [sp, #816]
  40909c:	eor	x0, x8, x11
  4090a0:	mov	w1, #0x20                  	// #32
  4090a4:	str	x12, [sp, #80]
  4090a8:	bl	409d14 <ferror@plt+0x83b4>
  4090ac:	str	x0, [sp, #904]
  4090b0:	ldr	x8, [sp, #864]
  4090b4:	ldr	x9, [sp, #904]
  4090b8:	add	x8, x8, x9
  4090bc:	str	x8, [sp, #864]
  4090c0:	ldr	x8, [sp, #856]
  4090c4:	ldr	x9, [sp, #864]
  4090c8:	eor	x0, x8, x9
  4090cc:	mov	w1, #0x18                  	// #24
  4090d0:	bl	409d14 <ferror@plt+0x83b4>
  4090d4:	str	x0, [sp, #856]
  4090d8:	ldr	x8, [sp, #816]
  4090dc:	ldr	x9, [sp, #856]
  4090e0:	add	x8, x8, x9
  4090e4:	ldr	x9, [sp, #776]
  4090e8:	ldrb	w10, [x9, #173]
  4090ec:	mov	w11, w10
  4090f0:	ldr	x12, [sp, #80]
  4090f4:	ldr	x11, [x12, x11, lsl #3]
  4090f8:	add	x8, x8, x11
  4090fc:	str	x8, [sp, #816]
  409100:	ldr	x8, [sp, #904]
  409104:	ldr	x11, [sp, #816]
  409108:	eor	x0, x8, x11
  40910c:	mov	w1, #0x10                  	// #16
  409110:	bl	409d14 <ferror@plt+0x83b4>
  409114:	str	x0, [sp, #904]
  409118:	ldr	x8, [sp, #864]
  40911c:	ldr	x9, [sp, #904]
  409120:	add	x8, x8, x9
  409124:	str	x8, [sp, #864]
  409128:	ldr	x8, [sp, #856]
  40912c:	ldr	x9, [sp, #864]
  409130:	eor	x0, x8, x9
  409134:	mov	w1, #0x3f                  	// #63
  409138:	bl	409d14 <ferror@plt+0x83b4>
  40913c:	str	x0, [sp, #856]
  409140:	ldr	x8, [sp, #824]
  409144:	ldr	x9, [sp, #832]
  409148:	add	x8, x8, x9
  40914c:	ldr	x9, [sp, #776]
  409150:	ldrb	w10, [x9, #174]
  409154:	mov	w11, w10
  409158:	sub	x12, x29, #0x90
  40915c:	ldr	x11, [x12, x11, lsl #3]
  409160:	add	x8, x8, x11
  409164:	str	x8, [sp, #824]
  409168:	ldr	x8, [sp, #912]
  40916c:	ldr	x11, [sp, #824]
  409170:	eor	x0, x8, x11
  409174:	mov	w1, #0x20                  	// #32
  409178:	str	x12, [sp, #72]
  40917c:	bl	409d14 <ferror@plt+0x83b4>
  409180:	str	x0, [sp, #912]
  409184:	ldr	x8, [sp, #872]
  409188:	ldr	x9, [sp, #912]
  40918c:	add	x8, x8, x9
  409190:	str	x8, [sp, #872]
  409194:	ldr	x8, [sp, #832]
  409198:	ldr	x9, [sp, #872]
  40919c:	eor	x0, x8, x9
  4091a0:	mov	w1, #0x18                  	// #24
  4091a4:	bl	409d14 <ferror@plt+0x83b4>
  4091a8:	str	x0, [sp, #832]
  4091ac:	ldr	x8, [sp, #824]
  4091b0:	ldr	x9, [sp, #832]
  4091b4:	add	x8, x8, x9
  4091b8:	ldr	x9, [sp, #776]
  4091bc:	ldrb	w10, [x9, #175]
  4091c0:	mov	w11, w10
  4091c4:	ldr	x12, [sp, #72]
  4091c8:	ldr	x11, [x12, x11, lsl #3]
  4091cc:	add	x8, x8, x11
  4091d0:	str	x8, [sp, #824]
  4091d4:	ldr	x8, [sp, #912]
  4091d8:	ldr	x11, [sp, #824]
  4091dc:	eor	x0, x8, x11
  4091e0:	mov	w1, #0x10                  	// #16
  4091e4:	bl	409d14 <ferror@plt+0x83b4>
  4091e8:	str	x0, [sp, #912]
  4091ec:	ldr	x8, [sp, #872]
  4091f0:	ldr	x9, [sp, #912]
  4091f4:	add	x8, x8, x9
  4091f8:	str	x8, [sp, #872]
  4091fc:	ldr	x8, [sp, #832]
  409200:	ldr	x9, [sp, #872]
  409204:	eor	x0, x8, x9
  409208:	mov	w1, #0x3f                  	// #63
  40920c:	bl	409d14 <ferror@plt+0x83b4>
  409210:	str	x0, [sp, #832]
  409214:	ldr	x8, [sp, #800]
  409218:	ldr	x9, [sp, #832]
  40921c:	add	x8, x8, x9
  409220:	ldr	x9, [sp, #776]
  409224:	ldrb	w10, [x9, #176]
  409228:	mov	w11, w10
  40922c:	sub	x12, x29, #0x90
  409230:	ldr	x11, [x12, x11, lsl #3]
  409234:	add	x8, x8, x11
  409238:	str	x8, [sp, #800]
  40923c:	ldr	x8, [sp, #896]
  409240:	ldr	x11, [sp, #800]
  409244:	eor	x0, x8, x11
  409248:	mov	w1, #0x20                  	// #32
  40924c:	str	x12, [sp, #64]
  409250:	bl	409d14 <ferror@plt+0x83b4>
  409254:	str	x0, [sp, #896]
  409258:	ldr	x8, [sp, #864]
  40925c:	ldr	x9, [sp, #896]
  409260:	add	x8, x8, x9
  409264:	str	x8, [sp, #864]
  409268:	ldr	x8, [sp, #832]
  40926c:	ldr	x9, [sp, #864]
  409270:	eor	x0, x8, x9
  409274:	mov	w1, #0x18                  	// #24
  409278:	bl	409d14 <ferror@plt+0x83b4>
  40927c:	str	x0, [sp, #832]
  409280:	ldr	x8, [sp, #800]
  409284:	ldr	x9, [sp, #832]
  409288:	add	x8, x8, x9
  40928c:	ldr	x9, [sp, #776]
  409290:	ldrb	w10, [x9, #177]
  409294:	mov	w11, w10
  409298:	ldr	x12, [sp, #64]
  40929c:	ldr	x11, [x12, x11, lsl #3]
  4092a0:	add	x8, x8, x11
  4092a4:	str	x8, [sp, #800]
  4092a8:	ldr	x8, [sp, #896]
  4092ac:	ldr	x11, [sp, #800]
  4092b0:	eor	x0, x8, x11
  4092b4:	mov	w1, #0x10                  	// #16
  4092b8:	bl	409d14 <ferror@plt+0x83b4>
  4092bc:	str	x0, [sp, #896]
  4092c0:	ldr	x8, [sp, #864]
  4092c4:	ldr	x9, [sp, #896]
  4092c8:	add	x8, x8, x9
  4092cc:	str	x8, [sp, #864]
  4092d0:	ldr	x8, [sp, #832]
  4092d4:	ldr	x9, [sp, #864]
  4092d8:	eor	x0, x8, x9
  4092dc:	mov	w1, #0x3f                  	// #63
  4092e0:	bl	409d14 <ferror@plt+0x83b4>
  4092e4:	str	x0, [sp, #832]
  4092e8:	ldr	x8, [sp, #808]
  4092ec:	ldr	x9, [sp, #840]
  4092f0:	add	x8, x8, x9
  4092f4:	ldr	x9, [sp, #776]
  4092f8:	ldrb	w10, [x9, #178]
  4092fc:	mov	w11, w10
  409300:	sub	x12, x29, #0x90
  409304:	ldr	x11, [x12, x11, lsl #3]
  409308:	add	x8, x8, x11
  40930c:	str	x8, [sp, #808]
  409310:	ldr	x8, [sp, #904]
  409314:	ldr	x11, [sp, #808]
  409318:	eor	x0, x8, x11
  40931c:	mov	w1, #0x20                  	// #32
  409320:	str	x12, [sp, #56]
  409324:	bl	409d14 <ferror@plt+0x83b4>
  409328:	str	x0, [sp, #904]
  40932c:	ldr	x8, [sp, #872]
  409330:	ldr	x9, [sp, #904]
  409334:	add	x8, x8, x9
  409338:	str	x8, [sp, #872]
  40933c:	ldr	x8, [sp, #840]
  409340:	ldr	x9, [sp, #872]
  409344:	eor	x0, x8, x9
  409348:	mov	w1, #0x18                  	// #24
  40934c:	bl	409d14 <ferror@plt+0x83b4>
  409350:	str	x0, [sp, #840]
  409354:	ldr	x8, [sp, #808]
  409358:	ldr	x9, [sp, #840]
  40935c:	add	x8, x8, x9
  409360:	ldr	x9, [sp, #776]
  409364:	ldrb	w10, [x9, #179]
  409368:	mov	w11, w10
  40936c:	ldr	x12, [sp, #56]
  409370:	ldr	x11, [x12, x11, lsl #3]
  409374:	add	x8, x8, x11
  409378:	str	x8, [sp, #808]
  40937c:	ldr	x8, [sp, #904]
  409380:	ldr	x11, [sp, #808]
  409384:	eor	x0, x8, x11
  409388:	mov	w1, #0x10                  	// #16
  40938c:	bl	409d14 <ferror@plt+0x83b4>
  409390:	str	x0, [sp, #904]
  409394:	ldr	x8, [sp, #872]
  409398:	ldr	x9, [sp, #904]
  40939c:	add	x8, x8, x9
  4093a0:	str	x8, [sp, #872]
  4093a4:	ldr	x8, [sp, #840]
  4093a8:	ldr	x9, [sp, #872]
  4093ac:	eor	x0, x8, x9
  4093b0:	mov	w1, #0x3f                  	// #63
  4093b4:	bl	409d14 <ferror@plt+0x83b4>
  4093b8:	str	x0, [sp, #840]
  4093bc:	ldr	x8, [sp, #816]
  4093c0:	ldr	x9, [sp, #848]
  4093c4:	add	x8, x8, x9
  4093c8:	ldr	x9, [sp, #776]
  4093cc:	ldrb	w10, [x9, #180]
  4093d0:	mov	w11, w10
  4093d4:	sub	x12, x29, #0x90
  4093d8:	ldr	x11, [x12, x11, lsl #3]
  4093dc:	add	x8, x8, x11
  4093e0:	str	x8, [sp, #816]
  4093e4:	ldr	x8, [sp, #912]
  4093e8:	ldr	x11, [sp, #816]
  4093ec:	eor	x0, x8, x11
  4093f0:	mov	w1, #0x20                  	// #32
  4093f4:	str	x12, [sp, #48]
  4093f8:	bl	409d14 <ferror@plt+0x83b4>
  4093fc:	str	x0, [sp, #912]
  409400:	ldr	x8, [sp, #880]
  409404:	ldr	x9, [sp, #912]
  409408:	add	x8, x8, x9
  40940c:	str	x8, [sp, #880]
  409410:	ldr	x8, [sp, #848]
  409414:	ldr	x9, [sp, #880]
  409418:	eor	x0, x8, x9
  40941c:	mov	w1, #0x18                  	// #24
  409420:	bl	409d14 <ferror@plt+0x83b4>
  409424:	str	x0, [sp, #848]
  409428:	ldr	x8, [sp, #816]
  40942c:	ldr	x9, [sp, #848]
  409430:	add	x8, x8, x9
  409434:	ldr	x9, [sp, #776]
  409438:	ldrb	w10, [x9, #181]
  40943c:	mov	w11, w10
  409440:	ldr	x12, [sp, #48]
  409444:	ldr	x11, [x12, x11, lsl #3]
  409448:	add	x8, x8, x11
  40944c:	str	x8, [sp, #816]
  409450:	ldr	x8, [sp, #912]
  409454:	ldr	x11, [sp, #816]
  409458:	eor	x0, x8, x11
  40945c:	mov	w1, #0x10                  	// #16
  409460:	bl	409d14 <ferror@plt+0x83b4>
  409464:	str	x0, [sp, #912]
  409468:	ldr	x8, [sp, #880]
  40946c:	ldr	x9, [sp, #912]
  409470:	add	x8, x8, x9
  409474:	str	x8, [sp, #880]
  409478:	ldr	x8, [sp, #848]
  40947c:	ldr	x9, [sp, #880]
  409480:	eor	x0, x8, x9
  409484:	mov	w1, #0x3f                  	// #63
  409488:	bl	409d14 <ferror@plt+0x83b4>
  40948c:	str	x0, [sp, #848]
  409490:	ldr	x8, [sp, #824]
  409494:	ldr	x9, [sp, #856]
  409498:	add	x8, x8, x9
  40949c:	ldr	x9, [sp, #776]
  4094a0:	ldrb	w10, [x9, #182]
  4094a4:	mov	w11, w10
  4094a8:	sub	x12, x29, #0x90
  4094ac:	ldr	x11, [x12, x11, lsl #3]
  4094b0:	add	x8, x8, x11
  4094b4:	str	x8, [sp, #824]
  4094b8:	ldr	x8, [sp, #920]
  4094bc:	ldr	x11, [sp, #824]
  4094c0:	eor	x0, x8, x11
  4094c4:	mov	w1, #0x20                  	// #32
  4094c8:	str	x12, [sp, #40]
  4094cc:	bl	409d14 <ferror@plt+0x83b4>
  4094d0:	str	x0, [sp, #920]
  4094d4:	ldr	x8, [sp, #888]
  4094d8:	ldr	x9, [sp, #920]
  4094dc:	add	x8, x8, x9
  4094e0:	str	x8, [sp, #888]
  4094e4:	ldr	x8, [sp, #856]
  4094e8:	ldr	x9, [sp, #888]
  4094ec:	eor	x0, x8, x9
  4094f0:	mov	w1, #0x18                  	// #24
  4094f4:	bl	409d14 <ferror@plt+0x83b4>
  4094f8:	str	x0, [sp, #856]
  4094fc:	ldr	x8, [sp, #824]
  409500:	ldr	x9, [sp, #856]
  409504:	add	x8, x8, x9
  409508:	ldr	x9, [sp, #776]
  40950c:	ldrb	w10, [x9, #183]
  409510:	mov	w11, w10
  409514:	ldr	x12, [sp, #40]
  409518:	ldr	x11, [x12, x11, lsl #3]
  40951c:	add	x8, x8, x11
  409520:	str	x8, [sp, #824]
  409524:	ldr	x8, [sp, #920]
  409528:	ldr	x11, [sp, #824]
  40952c:	eor	x0, x8, x11
  409530:	mov	w1, #0x10                  	// #16
  409534:	bl	409d14 <ferror@plt+0x83b4>
  409538:	str	x0, [sp, #920]
  40953c:	ldr	x8, [sp, #888]
  409540:	ldr	x9, [sp, #920]
  409544:	add	x8, x8, x9
  409548:	str	x8, [sp, #888]
  40954c:	ldr	x8, [sp, #856]
  409550:	ldr	x9, [sp, #888]
  409554:	eor	x0, x8, x9
  409558:	mov	w1, #0x3f                  	// #63
  40955c:	bl	409d14 <ferror@plt+0x83b4>
  409560:	str	x0, [sp, #856]
  409564:	ldr	x8, [sp, #800]
  409568:	ldr	x9, [sp, #840]
  40956c:	add	x8, x8, x9
  409570:	ldr	x9, [sp, #776]
  409574:	ldrb	w10, [x9, #184]
  409578:	mov	w11, w10
  40957c:	sub	x12, x29, #0x90
  409580:	ldr	x11, [x12, x11, lsl #3]
  409584:	add	x8, x8, x11
  409588:	str	x8, [sp, #800]
  40958c:	ldr	x8, [sp, #920]
  409590:	ldr	x11, [sp, #800]
  409594:	eor	x0, x8, x11
  409598:	mov	w1, #0x20                  	// #32
  40959c:	str	x12, [sp, #32]
  4095a0:	bl	409d14 <ferror@plt+0x83b4>
  4095a4:	str	x0, [sp, #920]
  4095a8:	ldr	x8, [sp, #880]
  4095ac:	ldr	x9, [sp, #920]
  4095b0:	add	x8, x8, x9
  4095b4:	str	x8, [sp, #880]
  4095b8:	ldr	x8, [sp, #840]
  4095bc:	ldr	x9, [sp, #880]
  4095c0:	eor	x0, x8, x9
  4095c4:	mov	w1, #0x18                  	// #24
  4095c8:	bl	409d14 <ferror@plt+0x83b4>
  4095cc:	str	x0, [sp, #840]
  4095d0:	ldr	x8, [sp, #800]
  4095d4:	ldr	x9, [sp, #840]
  4095d8:	add	x8, x8, x9
  4095dc:	ldr	x9, [sp, #776]
  4095e0:	ldrb	w10, [x9, #185]
  4095e4:	mov	w11, w10
  4095e8:	ldr	x12, [sp, #32]
  4095ec:	ldr	x11, [x12, x11, lsl #3]
  4095f0:	add	x8, x8, x11
  4095f4:	str	x8, [sp, #800]
  4095f8:	ldr	x8, [sp, #920]
  4095fc:	ldr	x11, [sp, #800]
  409600:	eor	x0, x8, x11
  409604:	mov	w1, #0x10                  	// #16
  409608:	bl	409d14 <ferror@plt+0x83b4>
  40960c:	str	x0, [sp, #920]
  409610:	ldr	x8, [sp, #880]
  409614:	ldr	x9, [sp, #920]
  409618:	add	x8, x8, x9
  40961c:	str	x8, [sp, #880]
  409620:	ldr	x8, [sp, #840]
  409624:	ldr	x9, [sp, #880]
  409628:	eor	x0, x8, x9
  40962c:	mov	w1, #0x3f                  	// #63
  409630:	bl	409d14 <ferror@plt+0x83b4>
  409634:	str	x0, [sp, #840]
  409638:	ldr	x8, [sp, #808]
  40963c:	ldr	x9, [sp, #848]
  409640:	add	x8, x8, x9
  409644:	ldr	x9, [sp, #776]
  409648:	ldrb	w10, [x9, #186]
  40964c:	mov	w11, w10
  409650:	sub	x12, x29, #0x90
  409654:	ldr	x11, [x12, x11, lsl #3]
  409658:	add	x8, x8, x11
  40965c:	str	x8, [sp, #808]
  409660:	ldr	x8, [sp, #896]
  409664:	ldr	x11, [sp, #808]
  409668:	eor	x0, x8, x11
  40966c:	mov	w1, #0x20                  	// #32
  409670:	str	x12, [sp, #24]
  409674:	bl	409d14 <ferror@plt+0x83b4>
  409678:	str	x0, [sp, #896]
  40967c:	ldr	x8, [sp, #888]
  409680:	ldr	x9, [sp, #896]
  409684:	add	x8, x8, x9
  409688:	str	x8, [sp, #888]
  40968c:	ldr	x8, [sp, #848]
  409690:	ldr	x9, [sp, #888]
  409694:	eor	x0, x8, x9
  409698:	mov	w1, #0x18                  	// #24
  40969c:	bl	409d14 <ferror@plt+0x83b4>
  4096a0:	str	x0, [sp, #848]
  4096a4:	ldr	x8, [sp, #808]
  4096a8:	ldr	x9, [sp, #848]
  4096ac:	add	x8, x8, x9
  4096b0:	ldr	x9, [sp, #776]
  4096b4:	ldrb	w10, [x9, #187]
  4096b8:	mov	w11, w10
  4096bc:	ldr	x12, [sp, #24]
  4096c0:	ldr	x11, [x12, x11, lsl #3]
  4096c4:	add	x8, x8, x11
  4096c8:	str	x8, [sp, #808]
  4096cc:	ldr	x8, [sp, #896]
  4096d0:	ldr	x11, [sp, #808]
  4096d4:	eor	x0, x8, x11
  4096d8:	mov	w1, #0x10                  	// #16
  4096dc:	bl	409d14 <ferror@plt+0x83b4>
  4096e0:	str	x0, [sp, #896]
  4096e4:	ldr	x8, [sp, #888]
  4096e8:	ldr	x9, [sp, #896]
  4096ec:	add	x8, x8, x9
  4096f0:	str	x8, [sp, #888]
  4096f4:	ldr	x8, [sp, #848]
  4096f8:	ldr	x9, [sp, #888]
  4096fc:	eor	x0, x8, x9
  409700:	mov	w1, #0x3f                  	// #63
  409704:	bl	409d14 <ferror@plt+0x83b4>
  409708:	str	x0, [sp, #848]
  40970c:	ldr	x8, [sp, #816]
  409710:	ldr	x9, [sp, #856]
  409714:	add	x8, x8, x9
  409718:	ldr	x9, [sp, #776]
  40971c:	ldrb	w10, [x9, #188]
  409720:	mov	w11, w10
  409724:	sub	x12, x29, #0x90
  409728:	ldr	x11, [x12, x11, lsl #3]
  40972c:	add	x8, x8, x11
  409730:	str	x8, [sp, #816]
  409734:	ldr	x8, [sp, #904]
  409738:	ldr	x11, [sp, #816]
  40973c:	eor	x0, x8, x11
  409740:	mov	w1, #0x20                  	// #32
  409744:	str	x12, [sp, #16]
  409748:	bl	409d14 <ferror@plt+0x83b4>
  40974c:	str	x0, [sp, #904]
  409750:	ldr	x8, [sp, #864]
  409754:	ldr	x9, [sp, #904]
  409758:	add	x8, x8, x9
  40975c:	str	x8, [sp, #864]
  409760:	ldr	x8, [sp, #856]
  409764:	ldr	x9, [sp, #864]
  409768:	eor	x0, x8, x9
  40976c:	mov	w1, #0x18                  	// #24
  409770:	bl	409d14 <ferror@plt+0x83b4>
  409774:	str	x0, [sp, #856]
  409778:	ldr	x8, [sp, #816]
  40977c:	ldr	x9, [sp, #856]
  409780:	add	x8, x8, x9
  409784:	ldr	x9, [sp, #776]
  409788:	ldrb	w10, [x9, #189]
  40978c:	mov	w11, w10
  409790:	ldr	x12, [sp, #16]
  409794:	ldr	x11, [x12, x11, lsl #3]
  409798:	add	x8, x8, x11
  40979c:	str	x8, [sp, #816]
  4097a0:	ldr	x8, [sp, #904]
  4097a4:	ldr	x11, [sp, #816]
  4097a8:	eor	x0, x8, x11
  4097ac:	mov	w1, #0x10                  	// #16
  4097b0:	bl	409d14 <ferror@plt+0x83b4>
  4097b4:	str	x0, [sp, #904]
  4097b8:	ldr	x8, [sp, #864]
  4097bc:	ldr	x9, [sp, #904]
  4097c0:	add	x8, x8, x9
  4097c4:	str	x8, [sp, #864]
  4097c8:	ldr	x8, [sp, #856]
  4097cc:	ldr	x9, [sp, #864]
  4097d0:	eor	x0, x8, x9
  4097d4:	mov	w1, #0x3f                  	// #63
  4097d8:	bl	409d14 <ferror@plt+0x83b4>
  4097dc:	str	x0, [sp, #856]
  4097e0:	ldr	x8, [sp, #824]
  4097e4:	ldr	x9, [sp, #832]
  4097e8:	add	x8, x8, x9
  4097ec:	ldr	x9, [sp, #776]
  4097f0:	ldrb	w10, [x9, #190]
  4097f4:	mov	w11, w10
  4097f8:	sub	x12, x29, #0x90
  4097fc:	ldr	x11, [x12, x11, lsl #3]
  409800:	add	x8, x8, x11
  409804:	str	x8, [sp, #824]
  409808:	ldr	x8, [sp, #912]
  40980c:	ldr	x11, [sp, #824]
  409810:	eor	x0, x8, x11
  409814:	mov	w1, #0x20                  	// #32
  409818:	str	x12, [sp, #8]
  40981c:	bl	409d14 <ferror@plt+0x83b4>
  409820:	str	x0, [sp, #912]
  409824:	ldr	x8, [sp, #872]
  409828:	ldr	x9, [sp, #912]
  40982c:	add	x8, x8, x9
  409830:	str	x8, [sp, #872]
  409834:	ldr	x8, [sp, #832]
  409838:	ldr	x9, [sp, #872]
  40983c:	eor	x0, x8, x9
  409840:	mov	w1, #0x18                  	// #24
  409844:	bl	409d14 <ferror@plt+0x83b4>
  409848:	str	x0, [sp, #832]
  40984c:	ldr	x8, [sp, #824]
  409850:	ldr	x9, [sp, #832]
  409854:	add	x8, x8, x9
  409858:	ldr	x9, [sp, #776]
  40985c:	ldrb	w10, [x9, #191]
  409860:	mov	w11, w10
  409864:	ldr	x12, [sp, #8]
  409868:	ldr	x11, [x12, x11, lsl #3]
  40986c:	add	x8, x8, x11
  409870:	str	x8, [sp, #824]
  409874:	ldr	x8, [sp, #912]
  409878:	ldr	x11, [sp, #824]
  40987c:	eor	x0, x8, x11
  409880:	mov	w1, #0x10                  	// #16
  409884:	bl	409d14 <ferror@plt+0x83b4>
  409888:	str	x0, [sp, #912]
  40988c:	ldr	x8, [sp, #872]
  409890:	ldr	x9, [sp, #912]
  409894:	add	x8, x8, x9
  409898:	str	x8, [sp, #872]
  40989c:	ldr	x8, [sp, #832]
  4098a0:	ldr	x9, [sp, #872]
  4098a4:	eor	x0, x8, x9
  4098a8:	mov	w1, #0x3f                  	// #63
  4098ac:	bl	409d14 <ferror@plt+0x83b4>
  4098b0:	str	x0, [sp, #832]
  4098b4:	str	xzr, [sp, #792]
  4098b8:	ldr	x8, [sp, #792]
  4098bc:	cmp	x8, #0x8
  4098c0:	b.cs	40990c <ferror@plt+0x7fac>  // b.hs, b.nlast
  4098c4:	ldur	x8, [x29, #-8]
  4098c8:	ldr	x9, [sp, #792]
  4098cc:	ldr	x8, [x8, x9, lsl #3]
  4098d0:	ldr	x9, [sp, #792]
  4098d4:	add	x10, sp, #0x320
  4098d8:	ldr	x9, [x10, x9, lsl #3]
  4098dc:	eor	x8, x8, x9
  4098e0:	ldr	x9, [sp, #792]
  4098e4:	add	x9, x9, #0x8
  4098e8:	ldr	x9, [x10, x9, lsl #3]
  4098ec:	eor	x8, x8, x9
  4098f0:	ldur	x9, [x29, #-8]
  4098f4:	ldr	x10, [sp, #792]
  4098f8:	str	x8, [x9, x10, lsl #3]
  4098fc:	ldr	x8, [sp, #792]
  409900:	add	x8, x8, #0x1
  409904:	str	x8, [sp, #792]
  409908:	b	4098b8 <ferror@plt+0x7f58>
  40990c:	add	sp, sp, #0x430
  409910:	ldr	x28, [sp, #16]
  409914:	ldp	x29, x30, [sp], #32
  409918:	ret
  40991c:	sub	sp, sp, #0x80
  409920:	stp	x29, x30, [sp, #112]
  409924:	add	x29, sp, #0x70
  409928:	mov	x8, #0x40                  	// #64
  40992c:	mov	w9, wzr
  409930:	add	x10, sp, #0x10
  409934:	stur	x0, [x29, #-16]
  409938:	stur	x1, [x29, #-24]
  40993c:	stur	x2, [x29, #-32]
  409940:	mov	x0, x10
  409944:	mov	w1, w9
  409948:	mov	x2, x8
  40994c:	bl	401710 <memset@plt>
  409950:	ldur	x8, [x29, #-24]
  409954:	cbz	x8, 40996c <ferror@plt+0x800c>
  409958:	ldur	x8, [x29, #-32]
  40995c:	ldur	x9, [x29, #-16]
  409960:	ldr	x9, [x9, #232]
  409964:	cmp	x8, x9
  409968:	b.cs	409978 <ferror@plt+0x8018>  // b.hs, b.nlast
  40996c:	mov	w8, #0xffffffff            	// #-1
  409970:	stur	w8, [x29, #-4]
  409974:	b	409a58 <ferror@plt+0x80f8>
  409978:	ldur	x0, [x29, #-16]
  40997c:	bl	409a68 <ferror@plt+0x8108>
  409980:	cbz	w0, 409990 <ferror@plt+0x8030>
  409984:	mov	w8, #0xffffffff            	// #-1
  409988:	stur	w8, [x29, #-4]
  40998c:	b	409a58 <ferror@plt+0x80f8>
  409990:	ldur	x0, [x29, #-16]
  409994:	ldur	x8, [x29, #-16]
  409998:	ldr	x1, [x8, #224]
  40999c:	bl	4047c4 <ferror@plt+0x2e64>
  4099a0:	ldur	x0, [x29, #-16]
  4099a4:	bl	409a8c <ferror@plt+0x812c>
  4099a8:	ldur	x8, [x29, #-16]
  4099ac:	add	x8, x8, #0x60
  4099b0:	ldur	x9, [x29, #-16]
  4099b4:	ldr	x9, [x9, #224]
  4099b8:	add	x0, x8, x9
  4099bc:	ldur	x8, [x29, #-16]
  4099c0:	ldr	x8, [x8, #224]
  4099c4:	mov	x9, #0x80                  	// #128
  4099c8:	subs	x2, x9, x8
  4099cc:	mov	w10, wzr
  4099d0:	mov	w1, w10
  4099d4:	bl	401710 <memset@plt>
  4099d8:	ldur	x0, [x29, #-16]
  4099dc:	ldur	x8, [x29, #-16]
  4099e0:	add	x1, x8, #0x60
  4099e4:	bl	404814 <ferror@plt+0x2eb4>
  4099e8:	str	xzr, [sp, #8]
  4099ec:	ldr	x8, [sp, #8]
  4099f0:	cmp	x8, #0x8
  4099f4:	b.cs	409a2c <ferror@plt+0x80cc>  // b.hs, b.nlast
  4099f8:	ldr	x8, [sp, #8]
  4099fc:	mov	x9, #0x8                   	// #8
  409a00:	mul	x8, x9, x8
  409a04:	add	x9, sp, #0x10
  409a08:	add	x0, x9, x8
  409a0c:	ldur	x8, [x29, #-16]
  409a10:	ldr	x9, [sp, #8]
  409a14:	ldr	x1, [x8, x9, lsl #3]
  409a18:	bl	409ac8 <ferror@plt+0x8168>
  409a1c:	ldr	x8, [sp, #8]
  409a20:	add	x8, x8, #0x1
  409a24:	str	x8, [sp, #8]
  409a28:	b	4099ec <ferror@plt+0x808c>
  409a2c:	ldur	x0, [x29, #-24]
  409a30:	ldur	x8, [x29, #-16]
  409a34:	ldr	x2, [x8, #232]
  409a38:	add	x8, sp, #0x10
  409a3c:	mov	x1, x8
  409a40:	str	x8, [sp]
  409a44:	bl	4015b0 <memcpy@plt>
  409a48:	ldr	x0, [sp]
  409a4c:	mov	x1, #0x40                  	// #64
  409a50:	bl	404784 <ferror@plt+0x2e24>
  409a54:	stur	wzr, [x29, #-4]
  409a58:	ldur	w0, [x29, #-4]
  409a5c:	ldp	x29, x30, [sp, #112]
  409a60:	add	sp, sp, #0x80
  409a64:	ret
  409a68:	sub	sp, sp, #0x10
  409a6c:	str	x0, [sp, #8]
  409a70:	ldr	x8, [sp, #8]
  409a74:	ldr	x8, [x8, #80]
  409a78:	cmp	x8, #0x0
  409a7c:	cset	w9, ne  // ne = any
  409a80:	and	w0, w9, #0x1
  409a84:	add	sp, sp, #0x10
  409a88:	ret
  409a8c:	sub	sp, sp, #0x20
  409a90:	stp	x29, x30, [sp, #16]
  409a94:	add	x29, sp, #0x10
  409a98:	str	x0, [sp, #8]
  409a9c:	ldr	x8, [sp, #8]
  409aa0:	ldrb	w9, [x8, #240]
  409aa4:	cbz	w9, 409ab0 <ferror@plt+0x8150>
  409aa8:	ldr	x0, [sp, #8]
  409aac:	bl	409d54 <ferror@plt+0x83f4>
  409ab0:	ldr	x8, [sp, #8]
  409ab4:	mov	x9, #0xffffffffffffffff    	// #-1
  409ab8:	str	x9, [x8, #80]
  409abc:	ldp	x29, x30, [sp, #16]
  409ac0:	add	sp, sp, #0x20
  409ac4:	ret
  409ac8:	sub	sp, sp, #0x20
  409acc:	str	x0, [sp, #24]
  409ad0:	str	x1, [sp, #16]
  409ad4:	ldr	x8, [sp, #24]
  409ad8:	str	x8, [sp, #8]
  409adc:	ldr	x8, [sp, #16]
  409ae0:	lsr	x8, x8, #0
  409ae4:	ldr	x9, [sp, #8]
  409ae8:	strb	w8, [x9]
  409aec:	ldr	x9, [sp, #16]
  409af0:	lsr	x9, x9, #8
  409af4:	ldr	x10, [sp, #8]
  409af8:	strb	w9, [x10, #1]
  409afc:	ldr	x10, [sp, #16]
  409b00:	lsr	x10, x10, #16
  409b04:	ldr	x11, [sp, #8]
  409b08:	strb	w10, [x11, #2]
  409b0c:	ldr	x11, [sp, #16]
  409b10:	lsr	x11, x11, #24
  409b14:	ldr	x12, [sp, #8]
  409b18:	strb	w11, [x12, #3]
  409b1c:	ldr	x12, [sp, #16]
  409b20:	lsr	x12, x12, #32
  409b24:	ldr	x13, [sp, #8]
  409b28:	strb	w12, [x13, #4]
  409b2c:	ldr	x13, [sp, #16]
  409b30:	lsr	x13, x13, #40
  409b34:	ldr	x14, [sp, #8]
  409b38:	strb	w13, [x14, #5]
  409b3c:	ldr	x14, [sp, #16]
  409b40:	lsr	x14, x14, #48
  409b44:	ldr	x15, [sp, #8]
  409b48:	strb	w14, [x15, #6]
  409b4c:	ldr	x15, [sp, #16]
  409b50:	lsr	x15, x15, #56
  409b54:	ldr	x16, [sp, #8]
  409b58:	strb	w15, [x16, #7]
  409b5c:	add	sp, sp, #0x20
  409b60:	ret
  409b64:	sub	sp, sp, #0x160
  409b68:	stp	x29, x30, [sp, #320]
  409b6c:	str	x28, [sp, #336]
  409b70:	add	x29, sp, #0x140
  409b74:	stur	x0, [x29, #-16]
  409b78:	stur	x1, [x29, #-24]
  409b7c:	stur	x2, [x29, #-32]
  409b80:	stur	x3, [x29, #-40]
  409b84:	stur	x4, [x29, #-48]
  409b88:	stur	x5, [x29, #-56]
  409b8c:	ldur	x8, [x29, #-32]
  409b90:	cbnz	x8, 409bb0 <ferror@plt+0x8250>
  409b94:	ldur	x8, [x29, #-40]
  409b98:	cmp	x8, #0x0
  409b9c:	cset	w9, ls  // ls = plast
  409ba0:	tbnz	w9, #0, 409bb0 <ferror@plt+0x8250>
  409ba4:	mov	w8, #0xffffffff            	// #-1
  409ba8:	stur	w8, [x29, #-4]
  409bac:	b	409cb4 <ferror@plt+0x8354>
  409bb0:	ldur	x8, [x29, #-16]
  409bb4:	cbnz	x8, 409bc4 <ferror@plt+0x8264>
  409bb8:	mov	w8, #0xffffffff            	// #-1
  409bbc:	stur	w8, [x29, #-4]
  409bc0:	b	409cb4 <ferror@plt+0x8354>
  409bc4:	ldur	x8, [x29, #-48]
  409bc8:	cbnz	x8, 409be8 <ferror@plt+0x8288>
  409bcc:	ldur	x8, [x29, #-56]
  409bd0:	cmp	x8, #0x0
  409bd4:	cset	w9, ls  // ls = plast
  409bd8:	tbnz	w9, #0, 409be8 <ferror@plt+0x8288>
  409bdc:	mov	w8, #0xffffffff            	// #-1
  409be0:	stur	w8, [x29, #-4]
  409be4:	b	409cb4 <ferror@plt+0x8354>
  409be8:	ldur	x8, [x29, #-24]
  409bec:	cbz	x8, 409bfc <ferror@plt+0x829c>
  409bf0:	ldur	x8, [x29, #-24]
  409bf4:	cmp	x8, #0x40
  409bf8:	b.ls	409c08 <ferror@plt+0x82a8>  // b.plast
  409bfc:	mov	w8, #0xffffffff            	// #-1
  409c00:	stur	w8, [x29, #-4]
  409c04:	b	409cb4 <ferror@plt+0x8354>
  409c08:	ldur	x8, [x29, #-56]
  409c0c:	cmp	x8, #0x40
  409c10:	b.ls	409c20 <ferror@plt+0x82c0>  // b.plast
  409c14:	mov	w8, #0xffffffff            	// #-1
  409c18:	stur	w8, [x29, #-4]
  409c1c:	b	409cb4 <ferror@plt+0x8354>
  409c20:	ldur	x8, [x29, #-56]
  409c24:	cmp	x8, #0x0
  409c28:	cset	w9, ls  // ls = plast
  409c2c:	tbnz	w9, #0, 409c60 <ferror@plt+0x8300>
  409c30:	ldur	x1, [x29, #-24]
  409c34:	ldur	x2, [x29, #-48]
  409c38:	ldur	x3, [x29, #-56]
  409c3c:	add	x0, sp, #0x10
  409c40:	bl	4044c8 <ferror@plt+0x2b68>
  409c44:	cmp	w0, #0x0
  409c48:	cset	w8, ge  // ge = tcont
  409c4c:	tbnz	w8, #0, 409c5c <ferror@plt+0x82fc>
  409c50:	mov	w8, #0xffffffff            	// #-1
  409c54:	stur	w8, [x29, #-4]
  409c58:	b	409cb4 <ferror@plt+0x8354>
  409c5c:	b	409c84 <ferror@plt+0x8324>
  409c60:	ldur	x1, [x29, #-24]
  409c64:	add	x0, sp, #0x10
  409c68:	bl	404394 <ferror@plt+0x2a34>
  409c6c:	cmp	w0, #0x0
  409c70:	cset	w8, ge  // ge = tcont
  409c74:	tbnz	w8, #0, 409c84 <ferror@plt+0x8324>
  409c78:	mov	w8, #0xffffffff            	// #-1
  409c7c:	stur	w8, [x29, #-4]
  409c80:	b	409cb4 <ferror@plt+0x8354>
  409c84:	ldur	x1, [x29, #-32]
  409c88:	ldur	x2, [x29, #-40]
  409c8c:	add	x8, sp, #0x10
  409c90:	mov	x0, x8
  409c94:	str	x8, [sp, #8]
  409c98:	bl	404640 <ferror@plt+0x2ce0>
  409c9c:	ldur	x1, [x29, #-16]
  409ca0:	ldur	x2, [x29, #-24]
  409ca4:	ldr	x8, [sp, #8]
  409ca8:	mov	x0, x8
  409cac:	bl	40991c <ferror@plt+0x7fbc>
  409cb0:	stur	wzr, [x29, #-4]
  409cb4:	ldur	w0, [x29, #-4]
  409cb8:	ldr	x28, [sp, #336]
  409cbc:	ldp	x29, x30, [sp, #320]
  409cc0:	add	sp, sp, #0x160
  409cc4:	ret
  409cc8:	sub	sp, sp, #0x40
  409ccc:	stp	x29, x30, [sp, #48]
  409cd0:	add	x29, sp, #0x30
  409cd4:	stur	x0, [x29, #-8]
  409cd8:	stur	x1, [x29, #-16]
  409cdc:	str	x2, [sp, #24]
  409ce0:	str	x3, [sp, #16]
  409ce4:	str	x4, [sp, #8]
  409ce8:	str	x5, [sp]
  409cec:	ldur	x0, [x29, #-8]
  409cf0:	ldur	x1, [x29, #-16]
  409cf4:	ldr	x2, [sp, #24]
  409cf8:	ldr	x3, [sp, #16]
  409cfc:	ldr	x4, [sp, #8]
  409d00:	ldr	x5, [sp]
  409d04:	bl	409b64 <ferror@plt+0x8204>
  409d08:	ldp	x29, x30, [sp, #48]
  409d0c:	add	sp, sp, #0x40
  409d10:	ret
  409d14:	sub	sp, sp, #0x10
  409d18:	mov	w8, #0x40                  	// #64
  409d1c:	str	x0, [sp, #8]
  409d20:	str	w1, [sp, #4]
  409d24:	ldr	x9, [sp, #8]
  409d28:	ldr	w10, [sp, #4]
  409d2c:	mov	w11, w10
  409d30:	lsr	x9, x9, x11
  409d34:	ldr	x11, [sp, #8]
  409d38:	ldr	w10, [sp, #4]
  409d3c:	subs	w8, w8, w10
  409d40:	mov	w12, w8
  409d44:	lsl	x11, x11, x12
  409d48:	orr	x0, x9, x11
  409d4c:	add	sp, sp, #0x10
  409d50:	ret
  409d54:	sub	sp, sp, #0x10
  409d58:	mov	x8, #0xffffffffffffffff    	// #-1
  409d5c:	str	x0, [sp, #8]
  409d60:	ldr	x9, [sp, #8]
  409d64:	str	x8, [x9, #88]
  409d68:	add	sp, sp, #0x10
  409d6c:	ret
  409d70:	sub	sp, sp, #0x160
  409d74:	stp	x29, x30, [sp, #320]
  409d78:	str	x28, [sp, #336]
  409d7c:	add	x29, sp, #0x140
  409d80:	mov	w8, #0xffffffff            	// #-1
  409d84:	mov	x9, #0x8000                	// #32768
  409d88:	stur	x0, [x29, #-16]
  409d8c:	stur	x1, [x29, #-24]
  409d90:	stur	x2, [x29, #-32]
  409d94:	stur	w8, [x29, #-36]
  409d98:	mov	x0, x9
  409d9c:	bl	4016d0 <malloc@plt>
  409da0:	str	x0, [sp, #8]
  409da4:	ldr	x9, [sp, #8]
  409da8:	cbnz	x9, 409db8 <ferror@plt+0x8458>
  409dac:	mov	w8, #0xffffffff            	// #-1
  409db0:	stur	w8, [x29, #-4]
  409db4:	b	409ea0 <ferror@plt+0x8540>
  409db8:	ldur	x1, [x29, #-32]
  409dbc:	add	x0, sp, #0x10
  409dc0:	bl	404394 <ferror@plt+0x2a34>
  409dc4:	stur	xzr, [x29, #-48]
  409dc8:	ldr	x8, [sp, #8]
  409dcc:	ldur	x9, [x29, #-48]
  409dd0:	add	x0, x8, x9
  409dd4:	ldur	x8, [x29, #-48]
  409dd8:	mov	x9, #0x8000                	// #32768
  409ddc:	subs	x2, x9, x8
  409de0:	ldur	x3, [x29, #-16]
  409de4:	mov	x1, #0x1                   	// #1
  409de8:	str	x9, [sp]
  409dec:	bl	401840 <fread@plt>
  409df0:	stur	x0, [x29, #-56]
  409df4:	ldur	x8, [x29, #-56]
  409df8:	ldur	x9, [x29, #-48]
  409dfc:	add	x8, x9, x8
  409e00:	stur	x8, [x29, #-48]
  409e04:	ldur	x8, [x29, #-48]
  409e08:	ldr	x9, [sp]
  409e0c:	cmp	x9, x8
  409e10:	b.ne	409e18 <ferror@plt+0x84b8>  // b.any
  409e14:	b	409e48 <ferror@plt+0x84e8>
  409e18:	ldur	x8, [x29, #-56]
  409e1c:	cbnz	x8, 409e34 <ferror@plt+0x84d4>
  409e20:	ldur	x0, [x29, #-16]
  409e24:	bl	401960 <ferror@plt>
  409e28:	cbz	w0, 409e30 <ferror@plt+0x84d0>
  409e2c:	b	409e90 <ferror@plt+0x8530>
  409e30:	b	409e5c <ferror@plt+0x84fc>
  409e34:	ldur	x0, [x29, #-16]
  409e38:	bl	4017d0 <feof@plt>
  409e3c:	cbz	w0, 409e44 <ferror@plt+0x84e4>
  409e40:	b	409e5c <ferror@plt+0x84fc>
  409e44:	b	409dc8 <ferror@plt+0x8468>
  409e48:	ldr	x1, [sp, #8]
  409e4c:	add	x0, sp, #0x10
  409e50:	mov	x2, #0x8000                	// #32768
  409e54:	bl	404640 <ferror@plt+0x2ce0>
  409e58:	b	409dc4 <ferror@plt+0x8464>
  409e5c:	ldur	x8, [x29, #-48]
  409e60:	cmp	x8, #0x0
  409e64:	cset	w9, ls  // ls = plast
  409e68:	tbnz	w9, #0, 409e7c <ferror@plt+0x851c>
  409e6c:	ldr	x1, [sp, #8]
  409e70:	ldur	x2, [x29, #-48]
  409e74:	add	x0, sp, #0x10
  409e78:	bl	404640 <ferror@plt+0x2ce0>
  409e7c:	ldur	x1, [x29, #-24]
  409e80:	ldur	x2, [x29, #-32]
  409e84:	add	x0, sp, #0x10
  409e88:	bl	40991c <ferror@plt+0x7fbc>
  409e8c:	stur	wzr, [x29, #-36]
  409e90:	ldr	x0, [sp, #8]
  409e94:	bl	401860 <free@plt>
  409e98:	ldur	w8, [x29, #-36]
  409e9c:	stur	w8, [x29, #-4]
  409ea0:	ldur	w0, [x29, #-4]
  409ea4:	ldr	x28, [sp, #336]
  409ea8:	ldp	x29, x30, [sp, #320]
  409eac:	add	sp, sp, #0x160
  409eb0:	ret
  409eb4:	stp	x29, x30, [sp, #-16]!
  409eb8:	mov	x29, sp
  409ebc:	mov	w0, #0x1                   	// #1
  409ec0:	bl	401a7c <ferror@plt+0x11c>
  409ec4:	ldp	x29, x30, [sp], #16
  409ec8:	ret
  409ecc:	sub	sp, sp, #0x60
  409ed0:	stp	x29, x30, [sp, #80]
  409ed4:	add	x29, sp, #0x50
  409ed8:	mov	x8, #0xffffffffffffffff    	// #-1
  409edc:	mov	w9, #0x0                   	// #0
  409ee0:	stur	x0, [x29, #-16]
  409ee4:	stur	x1, [x29, #-24]
  409ee8:	stur	x2, [x29, #-32]
  409eec:	str	x3, [sp, #40]
  409ef0:	str	x8, [sp, #16]
  409ef4:	strb	w9, [sp, #15]
  409ef8:	ldur	x0, [x29, #-16]
  409efc:	bl	4015f0 <strlen@plt>
  409f00:	str	x0, [sp, #24]
  409f04:	str	xzr, [sp, #32]
  409f08:	ldur	x8, [x29, #-24]
  409f0c:	ldr	x9, [sp, #32]
  409f10:	mov	x10, #0x8                   	// #8
  409f14:	mul	x9, x10, x9
  409f18:	add	x8, x8, x9
  409f1c:	ldr	x8, [x8]
  409f20:	cbz	x8, 409ff0 <ferror@plt+0x8690>
  409f24:	ldur	x8, [x29, #-24]
  409f28:	ldr	x9, [sp, #32]
  409f2c:	mov	x10, #0x8                   	// #8
  409f30:	mul	x9, x10, x9
  409f34:	add	x8, x8, x9
  409f38:	ldr	x0, [x8]
  409f3c:	ldur	x1, [x29, #-16]
  409f40:	ldr	x2, [sp, #24]
  409f44:	bl	4016e0 <strncmp@plt>
  409f48:	cbnz	w0, 409fe0 <ferror@plt+0x8680>
  409f4c:	ldur	x8, [x29, #-24]
  409f50:	ldr	x9, [sp, #32]
  409f54:	mov	x10, #0x8                   	// #8
  409f58:	mul	x9, x10, x9
  409f5c:	add	x8, x8, x9
  409f60:	ldr	x0, [x8]
  409f64:	bl	4015f0 <strlen@plt>
  409f68:	ldr	x8, [sp, #24]
  409f6c:	cmp	x0, x8
  409f70:	b.ne	409f80 <ferror@plt+0x8620>  // b.any
  409f74:	ldr	x8, [sp, #32]
  409f78:	stur	x8, [x29, #-8]
  409f7c:	b	40a010 <ferror@plt+0x86b0>
  409f80:	ldr	x8, [sp, #16]
  409f84:	mov	x9, #0xffffffffffffffff    	// #-1
  409f88:	cmp	x8, x9
  409f8c:	b.ne	409f9c <ferror@plt+0x863c>  // b.any
  409f90:	ldr	x8, [sp, #32]
  409f94:	str	x8, [sp, #16]
  409f98:	b	409fe0 <ferror@plt+0x8680>
  409f9c:	ldur	x8, [x29, #-32]
  409fa0:	cbz	x8, 409fd8 <ferror@plt+0x8678>
  409fa4:	ldur	x8, [x29, #-32]
  409fa8:	ldr	x9, [sp, #40]
  409fac:	ldr	x10, [sp, #16]
  409fb0:	mul	x9, x9, x10
  409fb4:	add	x0, x8, x9
  409fb8:	ldur	x8, [x29, #-32]
  409fbc:	ldr	x9, [sp, #40]
  409fc0:	ldr	x10, [sp, #32]
  409fc4:	mul	x9, x9, x10
  409fc8:	add	x1, x8, x9
  409fcc:	ldr	x2, [sp, #40]
  409fd0:	bl	4017e0 <memcmp@plt>
  409fd4:	cbz	w0, 409fe0 <ferror@plt+0x8680>
  409fd8:	mov	w8, #0x1                   	// #1
  409fdc:	strb	w8, [sp, #15]
  409fe0:	ldr	x8, [sp, #32]
  409fe4:	add	x8, x8, #0x1
  409fe8:	str	x8, [sp, #32]
  409fec:	b	409f08 <ferror@plt+0x85a8>
  409ff0:	ldrb	w8, [sp, #15]
  409ff4:	tbnz	w8, #0, 409ffc <ferror@plt+0x869c>
  409ff8:	b	40a008 <ferror@plt+0x86a8>
  409ffc:	mov	x8, #0xfffffffffffffffe    	// #-2
  40a000:	stur	x8, [x29, #-8]
  40a004:	b	40a010 <ferror@plt+0x86b0>
  40a008:	ldr	x8, [sp, #16]
  40a00c:	stur	x8, [x29, #-8]
  40a010:	ldur	x0, [x29, #-8]
  40a014:	ldp	x29, x30, [sp, #80]
  40a018:	add	sp, sp, #0x60
  40a01c:	ret
  40a020:	sub	sp, sp, #0x60
  40a024:	stp	x29, x30, [sp, #80]
  40a028:	add	x29, sp, #0x50
  40a02c:	mov	x8, #0xffffffffffffffff    	// #-1
  40a030:	stur	x0, [x29, #-8]
  40a034:	stur	x1, [x29, #-16]
  40a038:	stur	x2, [x29, #-24]
  40a03c:	ldur	x9, [x29, #-24]
  40a040:	cmp	x9, x8
  40a044:	b.ne	40a05c <ferror@plt+0x86fc>  // b.any
  40a048:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40a04c:	add	x0, x0, #0x32d
  40a050:	bl	401930 <gettext@plt>
  40a054:	str	x0, [sp, #40]
  40a058:	b	40a06c <ferror@plt+0x870c>
  40a05c:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40a060:	add	x0, x0, #0x348
  40a064:	bl	401930 <gettext@plt>
  40a068:	str	x0, [sp, #40]
  40a06c:	ldr	x8, [sp, #40]
  40a070:	stur	x8, [x29, #-32]
  40a074:	ldur	x2, [x29, #-32]
  40a078:	ldur	x8, [x29, #-16]
  40a07c:	mov	w9, wzr
  40a080:	mov	w0, w9
  40a084:	mov	w1, #0x8                   	// #8
  40a088:	str	x2, [sp, #32]
  40a08c:	mov	x2, x8
  40a090:	str	w9, [sp, #28]
  40a094:	bl	40c380 <ferror@plt+0xaa20>
  40a098:	ldur	x1, [x29, #-8]
  40a09c:	mov	w9, #0x1                   	// #1
  40a0a0:	str	x0, [sp, #16]
  40a0a4:	mov	w0, w9
  40a0a8:	bl	40c820 <ferror@plt+0xaec0>
  40a0ac:	ldr	w9, [sp, #28]
  40a0b0:	str	x0, [sp, #8]
  40a0b4:	mov	w0, w9
  40a0b8:	mov	w1, w9
  40a0bc:	ldr	x2, [sp, #32]
  40a0c0:	ldr	x3, [sp, #16]
  40a0c4:	ldr	x4, [sp, #8]
  40a0c8:	bl	401620 <error@plt>
  40a0cc:	ldp	x29, x30, [sp, #80]
  40a0d0:	add	sp, sp, #0x60
  40a0d4:	ret
  40a0d8:	sub	sp, sp, #0x60
  40a0dc:	stp	x29, x30, [sp, #80]
  40a0e0:	add	x29, sp, #0x50
  40a0e4:	mov	x8, xzr
  40a0e8:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  40a0ec:	add	x9, x9, #0x365
  40a0f0:	adrp	x10, 422000 <ferror@plt+0x206a0>
  40a0f4:	add	x10, x10, #0x290
  40a0f8:	stur	x0, [x29, #-8]
  40a0fc:	stur	x1, [x29, #-16]
  40a100:	stur	x2, [x29, #-24]
  40a104:	str	x8, [sp, #40]
  40a108:	mov	x0, x9
  40a10c:	str	x10, [sp, #32]
  40a110:	bl	401930 <gettext@plt>
  40a114:	ldr	x8, [sp, #32]
  40a118:	ldr	x1, [x8]
  40a11c:	bl	4018c0 <fputs_unlocked@plt>
  40a120:	stur	xzr, [x29, #-32]
  40a124:	ldur	x8, [x29, #-8]
  40a128:	ldur	x9, [x29, #-32]
  40a12c:	mov	x10, #0x8                   	// #8
  40a130:	mul	x9, x10, x9
  40a134:	add	x8, x8, x9
  40a138:	ldr	x8, [x8]
  40a13c:	cbz	x8, 40a228 <ferror@plt+0x88c8>
  40a140:	ldur	x8, [x29, #-32]
  40a144:	cbz	x8, 40a16c <ferror@plt+0x880c>
  40a148:	ldr	x0, [sp, #40]
  40a14c:	ldur	x8, [x29, #-16]
  40a150:	ldur	x9, [x29, #-24]
  40a154:	ldur	x10, [x29, #-32]
  40a158:	mul	x9, x9, x10
  40a15c:	add	x1, x8, x9
  40a160:	ldur	x2, [x29, #-24]
  40a164:	bl	4017e0 <memcmp@plt>
  40a168:	cbz	w0, 40a1d0 <ferror@plt+0x8870>
  40a16c:	ldr	x8, [sp, #32]
  40a170:	ldr	x0, [x8]
  40a174:	ldur	x9, [x29, #-8]
  40a178:	ldur	x10, [x29, #-32]
  40a17c:	mov	x11, #0x8                   	// #8
  40a180:	mul	x10, x11, x10
  40a184:	add	x9, x9, x10
  40a188:	ldr	x9, [x9]
  40a18c:	str	x0, [sp, #24]
  40a190:	mov	x0, x9
  40a194:	bl	40c850 <ferror@plt+0xaef0>
  40a198:	ldr	x8, [sp, #24]
  40a19c:	str	x0, [sp, #16]
  40a1a0:	mov	x0, x8
  40a1a4:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40a1a8:	add	x1, x1, #0x37a
  40a1ac:	ldr	x2, [sp, #16]
  40a1b0:	bl	401940 <fprintf@plt>
  40a1b4:	ldur	x8, [x29, #-16]
  40a1b8:	ldur	x9, [x29, #-24]
  40a1bc:	ldur	x10, [x29, #-32]
  40a1c0:	mul	x9, x9, x10
  40a1c4:	add	x8, x8, x9
  40a1c8:	str	x8, [sp, #40]
  40a1cc:	b	40a218 <ferror@plt+0x88b8>
  40a1d0:	ldr	x8, [sp, #32]
  40a1d4:	ldr	x0, [x8]
  40a1d8:	ldur	x9, [x29, #-8]
  40a1dc:	ldur	x10, [x29, #-32]
  40a1e0:	mov	x11, #0x8                   	// #8
  40a1e4:	mul	x10, x11, x10
  40a1e8:	add	x9, x9, x10
  40a1ec:	ldr	x9, [x9]
  40a1f0:	str	x0, [sp, #8]
  40a1f4:	mov	x0, x9
  40a1f8:	bl	40c850 <ferror@plt+0xaef0>
  40a1fc:	ldr	x8, [sp, #8]
  40a200:	str	x0, [sp]
  40a204:	mov	x0, x8
  40a208:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40a20c:	add	x1, x1, #0x382
  40a210:	ldr	x2, [sp]
  40a214:	bl	401940 <fprintf@plt>
  40a218:	ldur	x8, [x29, #-32]
  40a21c:	add	x8, x8, #0x1
  40a220:	stur	x8, [x29, #-32]
  40a224:	b	40a124 <ferror@plt+0x87c4>
  40a228:	ldr	x8, [sp, #32]
  40a22c:	ldr	x1, [x8]
  40a230:	mov	w0, #0xa                   	// #10
  40a234:	bl	401690 <putc_unlocked@plt>
  40a238:	ldp	x29, x30, [sp, #80]
  40a23c:	add	sp, sp, #0x60
  40a240:	ret
  40a244:	sub	sp, sp, #0x50
  40a248:	stp	x29, x30, [sp, #64]
  40a24c:	add	x29, sp, #0x40
  40a250:	stur	x0, [x29, #-16]
  40a254:	stur	x1, [x29, #-24]
  40a258:	str	x2, [sp, #32]
  40a25c:	str	x3, [sp, #24]
  40a260:	str	x4, [sp, #16]
  40a264:	str	x5, [sp, #8]
  40a268:	ldur	x0, [x29, #-24]
  40a26c:	ldr	x1, [sp, #32]
  40a270:	ldr	x2, [sp, #24]
  40a274:	ldr	x3, [sp, #16]
  40a278:	bl	409ecc <ferror@plt+0x856c>
  40a27c:	str	x0, [sp]
  40a280:	ldr	x8, [sp]
  40a284:	cmp	x8, #0x0
  40a288:	cset	w9, lt  // lt = tstop
  40a28c:	tbnz	w9, #0, 40a29c <ferror@plt+0x893c>
  40a290:	ldr	x8, [sp]
  40a294:	stur	x8, [x29, #-8]
  40a298:	b	40a2cc <ferror@plt+0x896c>
  40a29c:	ldur	x0, [x29, #-16]
  40a2a0:	ldur	x1, [x29, #-24]
  40a2a4:	ldr	x2, [sp]
  40a2a8:	bl	40a020 <ferror@plt+0x86c0>
  40a2ac:	ldr	x0, [sp, #32]
  40a2b0:	ldr	x1, [sp, #24]
  40a2b4:	ldr	x2, [sp, #16]
  40a2b8:	bl	40a0d8 <ferror@plt+0x8778>
  40a2bc:	ldr	x8, [sp, #8]
  40a2c0:	blr	x8
  40a2c4:	mov	x8, #0xffffffffffffffff    	// #-1
  40a2c8:	stur	x8, [x29, #-8]
  40a2cc:	ldur	x0, [x29, #-8]
  40a2d0:	ldp	x29, x30, [sp, #64]
  40a2d4:	add	sp, sp, #0x50
  40a2d8:	ret
  40a2dc:	sub	sp, sp, #0x40
  40a2e0:	stp	x29, x30, [sp, #48]
  40a2e4:	add	x29, sp, #0x30
  40a2e8:	stur	x0, [x29, #-16]
  40a2ec:	str	x1, [sp, #24]
  40a2f0:	str	x2, [sp, #16]
  40a2f4:	str	x3, [sp, #8]
  40a2f8:	str	xzr, [sp]
  40a2fc:	ldr	x8, [sp, #24]
  40a300:	ldr	x9, [sp]
  40a304:	mov	x10, #0x8                   	// #8
  40a308:	mul	x9, x10, x9
  40a30c:	add	x8, x8, x9
  40a310:	ldr	x8, [x8]
  40a314:	cbz	x8, 40a36c <ferror@plt+0x8a0c>
  40a318:	ldur	x0, [x29, #-16]
  40a31c:	ldr	x8, [sp, #16]
  40a320:	ldr	x9, [sp, #8]
  40a324:	ldr	x10, [sp]
  40a328:	mul	x9, x9, x10
  40a32c:	add	x1, x8, x9
  40a330:	ldr	x2, [sp, #8]
  40a334:	bl	4017e0 <memcmp@plt>
  40a338:	cbnz	w0, 40a35c <ferror@plt+0x89fc>
  40a33c:	ldr	x8, [sp, #24]
  40a340:	ldr	x9, [sp]
  40a344:	mov	x10, #0x8                   	// #8
  40a348:	mul	x9, x10, x9
  40a34c:	add	x8, x8, x9
  40a350:	ldr	x8, [x8]
  40a354:	stur	x8, [x29, #-8]
  40a358:	b	40a374 <ferror@plt+0x8a14>
  40a35c:	ldr	x8, [sp]
  40a360:	add	x8, x8, #0x1
  40a364:	str	x8, [sp]
  40a368:	b	40a2fc <ferror@plt+0x899c>
  40a36c:	mov	x8, xzr
  40a370:	stur	x8, [x29, #-8]
  40a374:	ldur	x0, [x29, #-8]
  40a378:	ldp	x29, x30, [sp, #48]
  40a37c:	add	sp, sp, #0x40
  40a380:	ret
  40a384:	sub	sp, sp, #0x10
  40a388:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a38c:	add	x8, x8, #0x2f8
  40a390:	str	x0, [sp, #8]
  40a394:	ldr	x9, [sp, #8]
  40a398:	str	x9, [x8]
  40a39c:	add	sp, sp, #0x10
  40a3a0:	ret
  40a3a4:	sub	sp, sp, #0x10
  40a3a8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a3ac:	add	x8, x8, #0x300
  40a3b0:	mov	w9, #0x1                   	// #1
  40a3b4:	and	w9, w0, w9
  40a3b8:	strb	w9, [sp, #15]
  40a3bc:	ldrb	w9, [sp, #15]
  40a3c0:	and	w9, w9, #0x1
  40a3c4:	strb	w9, [x8]
  40a3c8:	add	sp, sp, #0x10
  40a3cc:	ret
  40a3d0:	sub	sp, sp, #0x30
  40a3d4:	stp	x29, x30, [sp, #32]
  40a3d8:	add	x29, sp, #0x20
  40a3dc:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a3e0:	add	x8, x8, #0x2a8
  40a3e4:	ldr	x0, [x8]
  40a3e8:	bl	40ebe8 <ferror@plt+0xd288>
  40a3ec:	cbz	w0, 40a4a8 <ferror@plt+0x8b48>
  40a3f0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a3f4:	add	x8, x8, #0x300
  40a3f8:	ldrb	w9, [x8]
  40a3fc:	tbnz	w9, #0, 40a404 <ferror@plt+0x8aa4>
  40a400:	b	40a414 <ferror@plt+0x8ab4>
  40a404:	bl	401910 <__errno_location@plt>
  40a408:	ldr	w8, [x0]
  40a40c:	cmp	w8, #0x20
  40a410:	b.eq	40a4a8 <ferror@plt+0x8b48>  // b.none
  40a414:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40a418:	add	x0, x0, #0x387
  40a41c:	bl	401930 <gettext@plt>
  40a420:	stur	x0, [x29, #-8]
  40a424:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a428:	add	x8, x8, #0x2f8
  40a42c:	ldr	x8, [x8]
  40a430:	cbz	x8, 40a478 <ferror@plt+0x8b18>
  40a434:	bl	401910 <__errno_location@plt>
  40a438:	ldr	w1, [x0]
  40a43c:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a440:	add	x8, x8, #0x2f8
  40a444:	ldr	x0, [x8]
  40a448:	stur	w1, [x29, #-12]
  40a44c:	bl	40c594 <ferror@plt+0xac34>
  40a450:	ldur	x4, [x29, #-8]
  40a454:	mov	w9, wzr
  40a458:	str	x0, [sp, #8]
  40a45c:	mov	w0, w9
  40a460:	ldur	w1, [x29, #-12]
  40a464:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  40a468:	add	x2, x2, #0x393
  40a46c:	ldr	x3, [sp, #8]
  40a470:	bl	401620 <error@plt>
  40a474:	b	40a498 <ferror@plt+0x8b38>
  40a478:	bl	401910 <__errno_location@plt>
  40a47c:	ldr	w1, [x0]
  40a480:	ldur	x3, [x29, #-8]
  40a484:	mov	w8, wzr
  40a488:	mov	w0, w8
  40a48c:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  40a490:	add	x2, x2, #0x384
  40a494:	bl	401620 <error@plt>
  40a498:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a49c:	add	x8, x8, #0x228
  40a4a0:	ldr	w0, [x8]
  40a4a4:	bl	4015d0 <_exit@plt>
  40a4a8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a4ac:	add	x8, x8, #0x290
  40a4b0:	ldr	x0, [x8]
  40a4b4:	bl	40ebe8 <ferror@plt+0xd288>
  40a4b8:	cbz	w0, 40a4cc <ferror@plt+0x8b6c>
  40a4bc:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a4c0:	add	x8, x8, #0x228
  40a4c4:	ldr	w0, [x8]
  40a4c8:	bl	4015d0 <_exit@plt>
  40a4cc:	ldp	x29, x30, [sp, #32]
  40a4d0:	add	sp, sp, #0x30
  40a4d4:	ret
  40a4d8:	sub	sp, sp, #0x30
  40a4dc:	stp	x29, x30, [sp, #32]
  40a4e0:	add	x29, sp, #0x20
  40a4e4:	stur	w0, [x29, #-4]
  40a4e8:	str	x1, [sp, #16]
  40a4ec:	str	x2, [sp, #8]
  40a4f0:	str	w3, [sp, #4]
  40a4f4:	ldur	w0, [x29, #-4]
  40a4f8:	ldr	x1, [sp, #16]
  40a4fc:	ldr	x2, [sp, #8]
  40a500:	ldr	w3, [sp, #4]
  40a504:	bl	4017b0 <posix_fadvise@plt>
  40a508:	str	w0, [sp]
  40a50c:	ldp	x29, x30, [sp, #32]
  40a510:	add	sp, sp, #0x30
  40a514:	ret
  40a518:	sub	sp, sp, #0x20
  40a51c:	stp	x29, x30, [sp, #16]
  40a520:	add	x29, sp, #0x10
  40a524:	str	x0, [sp, #8]
  40a528:	str	w1, [sp, #4]
  40a52c:	ldr	x8, [sp, #8]
  40a530:	cbz	x8, 40a550 <ferror@plt+0x8bf0>
  40a534:	ldr	x0, [sp, #8]
  40a538:	bl	401680 <fileno@plt>
  40a53c:	ldr	w3, [sp, #4]
  40a540:	mov	x8, xzr
  40a544:	mov	x1, x8
  40a548:	mov	x2, x8
  40a54c:	bl	40a4d8 <ferror@plt+0x8b78>
  40a550:	ldp	x29, x30, [sp, #16]
  40a554:	add	sp, sp, #0x20
  40a558:	ret
  40a55c:	sub	sp, sp, #0x50
  40a560:	stp	x29, x30, [sp, #64]
  40a564:	add	x29, sp, #0x40
  40a568:	stur	x0, [x29, #-16]
  40a56c:	stur	x1, [x29, #-24]
  40a570:	ldur	x0, [x29, #-16]
  40a574:	ldur	x1, [x29, #-24]
  40a578:	bl	4016c0 <fopen@plt>
  40a57c:	str	x0, [sp, #32]
  40a580:	ldr	x8, [sp, #32]
  40a584:	cbz	x8, 40a658 <ferror@plt+0x8cf8>
  40a588:	ldr	x0, [sp, #32]
  40a58c:	bl	401680 <fileno@plt>
  40a590:	str	w0, [sp, #28]
  40a594:	ldr	w8, [sp, #28]
  40a598:	mov	w9, wzr
  40a59c:	cmp	w9, w8
  40a5a0:	cset	w8, gt
  40a5a4:	tbnz	w8, #0, 40a658 <ferror@plt+0x8cf8>
  40a5a8:	ldr	w8, [sp, #28]
  40a5ac:	cmp	w8, #0x2
  40a5b0:	b.gt	40a658 <ferror@plt+0x8cf8>
  40a5b4:	ldr	w0, [sp, #28]
  40a5b8:	bl	40c968 <ferror@plt+0xb008>
  40a5bc:	str	w0, [sp, #24]
  40a5c0:	ldr	w8, [sp, #24]
  40a5c4:	cmp	w8, #0x0
  40a5c8:	cset	w8, ge  // ge = tcont
  40a5cc:	tbnz	w8, #0, 40a604 <ferror@plt+0x8ca4>
  40a5d0:	bl	401910 <__errno_location@plt>
  40a5d4:	ldr	w8, [x0]
  40a5d8:	str	w8, [sp, #20]
  40a5dc:	ldr	x0, [sp, #32]
  40a5e0:	bl	40e2bc <ferror@plt+0xc95c>
  40a5e4:	ldr	w8, [sp, #20]
  40a5e8:	str	w8, [sp, #12]
  40a5ec:	bl	401910 <__errno_location@plt>
  40a5f0:	ldr	w8, [sp, #12]
  40a5f4:	str	w8, [x0]
  40a5f8:	mov	x9, xzr
  40a5fc:	stur	x9, [x29, #-8]
  40a600:	b	40a660 <ferror@plt+0x8d00>
  40a604:	ldr	x0, [sp, #32]
  40a608:	bl	40e2bc <ferror@plt+0xc95c>
  40a60c:	cbnz	w0, 40a624 <ferror@plt+0x8cc4>
  40a610:	ldr	w0, [sp, #24]
  40a614:	ldur	x1, [x29, #-24]
  40a618:	bl	401720 <fdopen@plt>
  40a61c:	str	x0, [sp, #32]
  40a620:	cbnz	x0, 40a658 <ferror@plt+0x8cf8>
  40a624:	bl	401910 <__errno_location@plt>
  40a628:	ldr	w8, [x0]
  40a62c:	str	w8, [sp, #16]
  40a630:	ldr	w0, [sp, #24]
  40a634:	bl	401760 <close@plt>
  40a638:	ldr	w8, [sp, #16]
  40a63c:	str	w8, [sp, #8]
  40a640:	bl	401910 <__errno_location@plt>
  40a644:	ldr	w8, [sp, #8]
  40a648:	str	w8, [x0]
  40a64c:	mov	x9, xzr
  40a650:	stur	x9, [x29, #-8]
  40a654:	b	40a660 <ferror@plt+0x8d00>
  40a658:	ldr	x8, [sp, #32]
  40a65c:	stur	x8, [x29, #-8]
  40a660:	ldur	x0, [x29, #-8]
  40a664:	ldp	x29, x30, [sp, #64]
  40a668:	add	sp, sp, #0x50
  40a66c:	ret
  40a670:	sub	sp, sp, #0x30
  40a674:	stp	x29, x30, [sp, #32]
  40a678:	add	x29, sp, #0x20
  40a67c:	stur	x0, [x29, #-8]
  40a680:	ldur	x8, [x29, #-8]
  40a684:	cbnz	x8, 40a6a4 <ferror@plt+0x8d44>
  40a688:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a68c:	add	x8, x8, #0x290
  40a690:	ldr	x1, [x8]
  40a694:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40a698:	add	x0, x0, #0x39a
  40a69c:	bl	401600 <fputs@plt>
  40a6a0:	bl	4017a0 <abort@plt>
  40a6a4:	ldur	x0, [x29, #-8]
  40a6a8:	mov	w1, #0x2f                  	// #47
  40a6ac:	bl	401770 <strrchr@plt>
  40a6b0:	str	x0, [sp, #16]
  40a6b4:	ldr	x8, [sp, #16]
  40a6b8:	cbz	x8, 40a6cc <ferror@plt+0x8d6c>
  40a6bc:	ldr	x8, [sp, #16]
  40a6c0:	add	x8, x8, #0x1
  40a6c4:	str	x8, [sp]
  40a6c8:	b	40a6d4 <ferror@plt+0x8d74>
  40a6cc:	ldur	x8, [x29, #-8]
  40a6d0:	str	x8, [sp]
  40a6d4:	ldr	x8, [sp]
  40a6d8:	str	x8, [sp, #8]
  40a6dc:	ldr	x8, [sp, #8]
  40a6e0:	ldur	x9, [x29, #-8]
  40a6e4:	subs	x8, x8, x9
  40a6e8:	cmp	x8, #0x7
  40a6ec:	b.lt	40a74c <ferror@plt+0x8dec>  // b.tstop
  40a6f0:	ldr	x8, [sp, #8]
  40a6f4:	mov	x9, #0xfffffffffffffff9    	// #-7
  40a6f8:	add	x0, x8, x9
  40a6fc:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40a700:	add	x1, x1, #0x3d2
  40a704:	mov	x2, #0x7                   	// #7
  40a708:	bl	4016e0 <strncmp@plt>
  40a70c:	cbnz	w0, 40a74c <ferror@plt+0x8dec>
  40a710:	ldr	x8, [sp, #8]
  40a714:	stur	x8, [x29, #-8]
  40a718:	ldr	x0, [sp, #8]
  40a71c:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40a720:	add	x1, x1, #0x3da
  40a724:	mov	x2, #0x3                   	// #3
  40a728:	bl	4016e0 <strncmp@plt>
  40a72c:	cbnz	w0, 40a74c <ferror@plt+0x8dec>
  40a730:	ldr	x8, [sp, #8]
  40a734:	add	x8, x8, #0x3
  40a738:	stur	x8, [x29, #-8]
  40a73c:	ldur	x8, [x29, #-8]
  40a740:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40a744:	add	x9, x9, #0x2b8
  40a748:	str	x8, [x9]
  40a74c:	ldur	x8, [x29, #-8]
  40a750:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40a754:	add	x9, x9, #0x308
  40a758:	str	x8, [x9]
  40a75c:	ldur	x8, [x29, #-8]
  40a760:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40a764:	add	x9, x9, #0x288
  40a768:	str	x8, [x9]
  40a76c:	ldp	x29, x30, [sp, #32]
  40a770:	add	sp, sp, #0x30
  40a774:	ret
  40a778:	sub	sp, sp, #0x40
  40a77c:	stp	x29, x30, [sp, #48]
  40a780:	add	x29, sp, #0x30
  40a784:	stur	x0, [x29, #-8]
  40a788:	bl	401910 <__errno_location@plt>
  40a78c:	ldr	w8, [x0]
  40a790:	stur	w8, [x29, #-12]
  40a794:	ldur	x9, [x29, #-8]
  40a798:	cbz	x9, 40a7a8 <ferror@plt+0x8e48>
  40a79c:	ldur	x8, [x29, #-8]
  40a7a0:	str	x8, [sp, #16]
  40a7a4:	b	40a7b4 <ferror@plt+0x8e54>
  40a7a8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a7ac:	add	x8, x8, #0x310
  40a7b0:	str	x8, [sp, #16]
  40a7b4:	ldr	x8, [sp, #16]
  40a7b8:	mov	x0, x8
  40a7bc:	mov	x1, #0x38                  	// #56
  40a7c0:	bl	40d468 <ferror@plt+0xbb08>
  40a7c4:	str	x0, [sp, #24]
  40a7c8:	ldur	w9, [x29, #-12]
  40a7cc:	str	w9, [sp, #12]
  40a7d0:	bl	401910 <__errno_location@plt>
  40a7d4:	ldr	w9, [sp, #12]
  40a7d8:	str	w9, [x0]
  40a7dc:	ldr	x0, [sp, #24]
  40a7e0:	ldp	x29, x30, [sp, #48]
  40a7e4:	add	sp, sp, #0x40
  40a7e8:	ret
  40a7ec:	sub	sp, sp, #0x10
  40a7f0:	str	x0, [sp, #8]
  40a7f4:	ldr	x8, [sp, #8]
  40a7f8:	cbz	x8, 40a808 <ferror@plt+0x8ea8>
  40a7fc:	ldr	x8, [sp, #8]
  40a800:	str	x8, [sp]
  40a804:	b	40a814 <ferror@plt+0x8eb4>
  40a808:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a80c:	add	x8, x8, #0x310
  40a810:	str	x8, [sp]
  40a814:	ldr	x8, [sp]
  40a818:	ldr	w0, [x8]
  40a81c:	add	sp, sp, #0x10
  40a820:	ret
  40a824:	sub	sp, sp, #0x20
  40a828:	str	x0, [sp, #24]
  40a82c:	str	w1, [sp, #20]
  40a830:	ldr	w8, [sp, #20]
  40a834:	ldr	x9, [sp, #24]
  40a838:	str	w8, [sp, #16]
  40a83c:	cbz	x9, 40a84c <ferror@plt+0x8eec>
  40a840:	ldr	x8, [sp, #24]
  40a844:	str	x8, [sp, #8]
  40a848:	b	40a858 <ferror@plt+0x8ef8>
  40a84c:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a850:	add	x8, x8, #0x310
  40a854:	str	x8, [sp, #8]
  40a858:	ldr	x8, [sp, #8]
  40a85c:	ldr	w9, [sp, #16]
  40a860:	str	w9, [x8]
  40a864:	add	sp, sp, #0x20
  40a868:	ret
  40a86c:	sub	sp, sp, #0x30
  40a870:	str	x0, [sp, #40]
  40a874:	strb	w1, [sp, #39]
  40a878:	str	w2, [sp, #32]
  40a87c:	ldrb	w8, [sp, #39]
  40a880:	strb	w8, [sp, #31]
  40a884:	ldr	x9, [sp, #40]
  40a888:	cbz	x9, 40a898 <ferror@plt+0x8f38>
  40a88c:	ldr	x8, [sp, #40]
  40a890:	str	x8, [sp]
  40a894:	b	40a8a4 <ferror@plt+0x8f44>
  40a898:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a89c:	add	x8, x8, #0x310
  40a8a0:	str	x8, [sp]
  40a8a4:	ldr	x8, [sp]
  40a8a8:	add	x8, x8, #0x8
  40a8ac:	ldrb	w9, [sp, #31]
  40a8b0:	mov	w10, w9
  40a8b4:	mov	x11, #0x20                  	// #32
  40a8b8:	udiv	x10, x10, x11
  40a8bc:	mov	x12, #0x4                   	// #4
  40a8c0:	mul	x10, x12, x10
  40a8c4:	add	x8, x8, x10
  40a8c8:	str	x8, [sp, #16]
  40a8cc:	ldrb	w9, [sp, #31]
  40a8d0:	mov	w8, w9
  40a8d4:	udiv	x10, x8, x11
  40a8d8:	mul	x10, x10, x11
  40a8dc:	subs	x8, x8, x10
  40a8e0:	str	w8, [sp, #12]
  40a8e4:	ldr	x10, [sp, #16]
  40a8e8:	ldr	w8, [x10]
  40a8ec:	ldr	w9, [sp, #12]
  40a8f0:	lsr	w8, w8, w9
  40a8f4:	and	w8, w8, #0x1
  40a8f8:	str	w8, [sp, #8]
  40a8fc:	ldr	w8, [sp, #32]
  40a900:	and	w8, w8, #0x1
  40a904:	ldr	w9, [sp, #8]
  40a908:	eor	w8, w8, w9
  40a90c:	ldr	w9, [sp, #12]
  40a910:	lsl	w8, w8, w9
  40a914:	ldr	x10, [sp, #16]
  40a918:	ldr	w9, [x10]
  40a91c:	eor	w8, w9, w8
  40a920:	str	w8, [x10]
  40a924:	ldr	w0, [sp, #8]
  40a928:	add	sp, sp, #0x30
  40a92c:	ret
  40a930:	sub	sp, sp, #0x10
  40a934:	str	x0, [sp, #8]
  40a938:	str	w1, [sp, #4]
  40a93c:	ldr	x8, [sp, #8]
  40a940:	cbnz	x8, 40a950 <ferror@plt+0x8ff0>
  40a944:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a948:	add	x8, x8, #0x310
  40a94c:	str	x8, [sp, #8]
  40a950:	ldr	x8, [sp, #8]
  40a954:	ldr	w9, [x8, #4]
  40a958:	str	w9, [sp]
  40a95c:	ldr	w9, [sp, #4]
  40a960:	ldr	x8, [sp, #8]
  40a964:	str	w9, [x8, #4]
  40a968:	ldr	w0, [sp]
  40a96c:	add	sp, sp, #0x10
  40a970:	ret
  40a974:	sub	sp, sp, #0x30
  40a978:	stp	x29, x30, [sp, #32]
  40a97c:	add	x29, sp, #0x20
  40a980:	stur	x0, [x29, #-8]
  40a984:	str	x1, [sp, #16]
  40a988:	str	x2, [sp, #8]
  40a98c:	ldur	x8, [x29, #-8]
  40a990:	cbnz	x8, 40a9a0 <ferror@plt+0x9040>
  40a994:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40a998:	add	x8, x8, #0x310
  40a99c:	stur	x8, [x29, #-8]
  40a9a0:	ldur	x8, [x29, #-8]
  40a9a4:	mov	w9, #0xa                   	// #10
  40a9a8:	str	w9, [x8]
  40a9ac:	ldr	x8, [sp, #16]
  40a9b0:	cbz	x8, 40a9bc <ferror@plt+0x905c>
  40a9b4:	ldr	x8, [sp, #8]
  40a9b8:	cbnz	x8, 40a9c0 <ferror@plt+0x9060>
  40a9bc:	bl	4017a0 <abort@plt>
  40a9c0:	ldr	x8, [sp, #16]
  40a9c4:	ldur	x9, [x29, #-8]
  40a9c8:	str	x8, [x9, #40]
  40a9cc:	ldr	x8, [sp, #8]
  40a9d0:	ldur	x9, [x29, #-8]
  40a9d4:	str	x8, [x9, #48]
  40a9d8:	ldp	x29, x30, [sp, #32]
  40a9dc:	add	sp, sp, #0x30
  40a9e0:	ret
  40a9e4:	sub	sp, sp, #0x70
  40a9e8:	stp	x29, x30, [sp, #96]
  40a9ec:	add	x29, sp, #0x60
  40a9f0:	stur	x0, [x29, #-8]
  40a9f4:	stur	x1, [x29, #-16]
  40a9f8:	stur	x2, [x29, #-24]
  40a9fc:	stur	x3, [x29, #-32]
  40aa00:	stur	x4, [x29, #-40]
  40aa04:	ldur	x8, [x29, #-40]
  40aa08:	cbz	x8, 40aa18 <ferror@plt+0x90b8>
  40aa0c:	ldur	x8, [x29, #-40]
  40aa10:	str	x8, [sp, #24]
  40aa14:	b	40aa24 <ferror@plt+0x90c4>
  40aa18:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40aa1c:	add	x8, x8, #0x310
  40aa20:	str	x8, [sp, #24]
  40aa24:	ldr	x8, [sp, #24]
  40aa28:	str	x8, [sp, #48]
  40aa2c:	bl	401910 <__errno_location@plt>
  40aa30:	ldr	w9, [x0]
  40aa34:	str	w9, [sp, #44]
  40aa38:	ldur	x0, [x29, #-8]
  40aa3c:	ldur	x1, [x29, #-16]
  40aa40:	ldur	x2, [x29, #-24]
  40aa44:	ldur	x3, [x29, #-32]
  40aa48:	ldr	x8, [sp, #48]
  40aa4c:	ldr	w4, [x8]
  40aa50:	ldr	x8, [sp, #48]
  40aa54:	ldr	w5, [x8, #4]
  40aa58:	ldr	x8, [sp, #48]
  40aa5c:	add	x6, x8, #0x8
  40aa60:	ldr	x8, [sp, #48]
  40aa64:	ldr	x7, [x8, #40]
  40aa68:	ldr	x8, [sp, #48]
  40aa6c:	ldr	x8, [x8, #48]
  40aa70:	mov	x10, sp
  40aa74:	str	x8, [x10]
  40aa78:	bl	40aaa4 <ferror@plt+0x9144>
  40aa7c:	str	x0, [sp, #32]
  40aa80:	ldr	w9, [sp, #44]
  40aa84:	str	w9, [sp, #20]
  40aa88:	bl	401910 <__errno_location@plt>
  40aa8c:	ldr	w9, [sp, #20]
  40aa90:	str	w9, [x0]
  40aa94:	ldr	x0, [sp, #32]
  40aa98:	ldp	x29, x30, [sp, #96]
  40aa9c:	add	sp, sp, #0x70
  40aaa0:	ret
  40aaa4:	sub	sp, sp, #0x130
  40aaa8:	stp	x29, x30, [sp, #272]
  40aaac:	str	x28, [sp, #288]
  40aab0:	add	x29, sp, #0x110
  40aab4:	ldr	x8, [x29, #32]
  40aab8:	mov	x9, xzr
  40aabc:	mov	w10, #0x0                   	// #0
  40aac0:	mov	w11, #0x1                   	// #1
  40aac4:	mov	w12, #0x1                   	// #1
  40aac8:	stur	x0, [x29, #-16]
  40aacc:	stur	x1, [x29, #-24]
  40aad0:	stur	x2, [x29, #-32]
  40aad4:	stur	x3, [x29, #-40]
  40aad8:	stur	w4, [x29, #-44]
  40aadc:	stur	w5, [x29, #-48]
  40aae0:	stur	x6, [x29, #-56]
  40aae4:	stur	x7, [x29, #-64]
  40aae8:	stur	x8, [x29, #-72]
  40aaec:	stur	xzr, [x29, #-88]
  40aaf0:	stur	xzr, [x29, #-96]
  40aaf4:	stur	x9, [x29, #-104]
  40aaf8:	stur	xzr, [x29, #-112]
  40aafc:	sturb	w10, [x29, #-113]
  40ab00:	str	w10, [sp, #84]
  40ab04:	str	w11, [sp, #80]
  40ab08:	str	w12, [sp, #76]
  40ab0c:	bl	401870 <__ctype_get_mb_cur_max@plt>
  40ab10:	cmp	x0, #0x1
  40ab14:	cset	w10, eq  // eq = none
  40ab18:	ldr	w11, [sp, #76]
  40ab1c:	and	w10, w10, w11
  40ab20:	sturb	w10, [x29, #-114]
  40ab24:	ldur	w10, [x29, #-48]
  40ab28:	tst	w10, #0x2
  40ab2c:	cset	w10, ne  // ne = any
  40ab30:	and	w10, w10, w11
  40ab34:	sturb	w10, [x29, #-115]
  40ab38:	ldr	w10, [sp, #84]
  40ab3c:	sturb	w10, [x29, #-116]
  40ab40:	sturb	w10, [x29, #-117]
  40ab44:	ldr	w12, [sp, #80]
  40ab48:	sturb	w12, [x29, #-118]
  40ab4c:	ldur	w8, [x29, #-44]
  40ab50:	subs	w8, w8, #0x0
  40ab54:	mov	w9, w8
  40ab58:	ubfx	x9, x9, #0, #32
  40ab5c:	cmp	x9, #0xa
  40ab60:	str	x9, [sp, #64]
  40ab64:	b.hi	40ad34 <ferror@plt+0x93d4>  // b.pmore
  40ab68:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ab6c:	add	x8, x8, #0x3e0
  40ab70:	ldr	x11, [sp, #64]
  40ab74:	ldrsw	x10, [x8, x11, lsl #2]
  40ab78:	add	x9, x8, x10
  40ab7c:	br	x9
  40ab80:	mov	w8, #0x5                   	// #5
  40ab84:	stur	w8, [x29, #-44]
  40ab88:	mov	w8, #0x1                   	// #1
  40ab8c:	sturb	w8, [x29, #-115]
  40ab90:	ldurb	w8, [x29, #-115]
  40ab94:	tbnz	w8, #0, 40abc8 <ferror@plt+0x9268>
  40ab98:	ldur	x8, [x29, #-88]
  40ab9c:	ldur	x9, [x29, #-24]
  40aba0:	cmp	x8, x9
  40aba4:	b.cs	40abbc <ferror@plt+0x925c>  // b.hs, b.nlast
  40aba8:	ldur	x8, [x29, #-16]
  40abac:	ldur	x9, [x29, #-88]
  40abb0:	add	x8, x8, x9
  40abb4:	mov	w10, #0x22                  	// #34
  40abb8:	strb	w10, [x8]
  40abbc:	ldur	x8, [x29, #-88]
  40abc0:	add	x8, x8, #0x1
  40abc4:	stur	x8, [x29, #-88]
  40abc8:	mov	w8, #0x1                   	// #1
  40abcc:	sturb	w8, [x29, #-113]
  40abd0:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  40abd4:	add	x9, x9, #0x6d4
  40abd8:	stur	x9, [x29, #-104]
  40abdc:	mov	x9, #0x1                   	// #1
  40abe0:	stur	x9, [x29, #-112]
  40abe4:	b	40ad38 <ferror@plt+0x93d8>
  40abe8:	mov	w8, #0x1                   	// #1
  40abec:	sturb	w8, [x29, #-113]
  40abf0:	mov	w8, #0x0                   	// #0
  40abf4:	sturb	w8, [x29, #-115]
  40abf8:	b	40ad38 <ferror@plt+0x93d8>
  40abfc:	ldur	w8, [x29, #-44]
  40ac00:	cmp	w8, #0xa
  40ac04:	b.eq	40ac30 <ferror@plt+0x92d0>  // b.none
  40ac08:	ldur	w1, [x29, #-44]
  40ac0c:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40ac10:	add	x0, x0, #0x6d6
  40ac14:	bl	40c87c <ferror@plt+0xaf1c>
  40ac18:	stur	x0, [x29, #-64]
  40ac1c:	ldur	w1, [x29, #-44]
  40ac20:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40ac24:	add	x0, x0, #0x6d8
  40ac28:	bl	40c87c <ferror@plt+0xaf1c>
  40ac2c:	stur	x0, [x29, #-72]
  40ac30:	ldurb	w8, [x29, #-115]
  40ac34:	tbnz	w8, #0, 40ac90 <ferror@plt+0x9330>
  40ac38:	ldur	x8, [x29, #-64]
  40ac3c:	stur	x8, [x29, #-104]
  40ac40:	ldur	x8, [x29, #-104]
  40ac44:	ldrb	w9, [x8]
  40ac48:	cbz	w9, 40ac90 <ferror@plt+0x9330>
  40ac4c:	ldur	x8, [x29, #-88]
  40ac50:	ldur	x9, [x29, #-24]
  40ac54:	cmp	x8, x9
  40ac58:	b.cs	40ac74 <ferror@plt+0x9314>  // b.hs, b.nlast
  40ac5c:	ldur	x8, [x29, #-104]
  40ac60:	ldrb	w9, [x8]
  40ac64:	ldur	x8, [x29, #-16]
  40ac68:	ldur	x10, [x29, #-88]
  40ac6c:	add	x8, x8, x10
  40ac70:	strb	w9, [x8]
  40ac74:	ldur	x8, [x29, #-88]
  40ac78:	add	x8, x8, #0x1
  40ac7c:	stur	x8, [x29, #-88]
  40ac80:	ldur	x8, [x29, #-104]
  40ac84:	add	x8, x8, #0x1
  40ac88:	stur	x8, [x29, #-104]
  40ac8c:	b	40ac40 <ferror@plt+0x92e0>
  40ac90:	mov	w8, #0x1                   	// #1
  40ac94:	sturb	w8, [x29, #-113]
  40ac98:	ldur	x9, [x29, #-72]
  40ac9c:	stur	x9, [x29, #-104]
  40aca0:	ldur	x0, [x29, #-104]
  40aca4:	bl	4015f0 <strlen@plt>
  40aca8:	stur	x0, [x29, #-112]
  40acac:	b	40ad38 <ferror@plt+0x93d8>
  40acb0:	mov	w8, #0x1                   	// #1
  40acb4:	sturb	w8, [x29, #-113]
  40acb8:	mov	w8, #0x1                   	// #1
  40acbc:	sturb	w8, [x29, #-115]
  40acc0:	ldurb	w8, [x29, #-115]
  40acc4:	tbnz	w8, #0, 40acd0 <ferror@plt+0x9370>
  40acc8:	mov	w8, #0x1                   	// #1
  40accc:	sturb	w8, [x29, #-113]
  40acd0:	mov	w8, #0x2                   	// #2
  40acd4:	stur	w8, [x29, #-44]
  40acd8:	ldurb	w8, [x29, #-115]
  40acdc:	tbnz	w8, #0, 40ad10 <ferror@plt+0x93b0>
  40ace0:	ldur	x8, [x29, #-88]
  40ace4:	ldur	x9, [x29, #-24]
  40ace8:	cmp	x8, x9
  40acec:	b.cs	40ad04 <ferror@plt+0x93a4>  // b.hs, b.nlast
  40acf0:	ldur	x8, [x29, #-16]
  40acf4:	ldur	x9, [x29, #-88]
  40acf8:	add	x8, x8, x9
  40acfc:	mov	w10, #0x27                  	// #39
  40ad00:	strb	w10, [x8]
  40ad04:	ldur	x8, [x29, #-88]
  40ad08:	add	x8, x8, #0x1
  40ad0c:	stur	x8, [x29, #-88]
  40ad10:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ad14:	add	x8, x8, #0x6d8
  40ad18:	stur	x8, [x29, #-104]
  40ad1c:	mov	x8, #0x1                   	// #1
  40ad20:	stur	x8, [x29, #-112]
  40ad24:	b	40ad38 <ferror@plt+0x93d8>
  40ad28:	mov	w8, #0x0                   	// #0
  40ad2c:	sturb	w8, [x29, #-115]
  40ad30:	b	40ad38 <ferror@plt+0x93d8>
  40ad34:	bl	4017a0 <abort@plt>
  40ad38:	stur	xzr, [x29, #-80]
  40ad3c:	ldur	x8, [x29, #-40]
  40ad40:	mov	x9, #0xffffffffffffffff    	// #-1
  40ad44:	cmp	x8, x9
  40ad48:	b.ne	40ad6c <ferror@plt+0x940c>  // b.any
  40ad4c:	ldur	x8, [x29, #-32]
  40ad50:	ldur	x9, [x29, #-80]
  40ad54:	ldrb	w10, [x8, x9]
  40ad58:	cmp	w10, #0x0
  40ad5c:	cset	w10, eq  // eq = none
  40ad60:	and	w10, w10, #0x1
  40ad64:	str	w10, [sp, #60]
  40ad68:	b	40ad84 <ferror@plt+0x9424>
  40ad6c:	ldur	x8, [x29, #-80]
  40ad70:	ldur	x9, [x29, #-40]
  40ad74:	cmp	x8, x9
  40ad78:	cset	w10, eq  // eq = none
  40ad7c:	and	w10, w10, #0x1
  40ad80:	str	w10, [sp, #60]
  40ad84:	ldr	w8, [sp, #60]
  40ad88:	cmp	w8, #0x0
  40ad8c:	cset	w8, ne  // ne = any
  40ad90:	eor	w8, w8, #0x1
  40ad94:	tbnz	w8, #0, 40ad9c <ferror@plt+0x943c>
  40ad98:	b	40bbd0 <ferror@plt+0xa270>
  40ad9c:	mov	w8, #0x0                   	// #0
  40ada0:	sturb	w8, [x29, #-121]
  40ada4:	sturb	w8, [x29, #-122]
  40ada8:	sturb	w8, [x29, #-123]
  40adac:	ldurb	w8, [x29, #-113]
  40adb0:	tbnz	w8, #0, 40adb8 <ferror@plt+0x9458>
  40adb4:	b	40ae5c <ferror@plt+0x94fc>
  40adb8:	ldur	w8, [x29, #-44]
  40adbc:	cmp	w8, #0x2
  40adc0:	b.eq	40ae5c <ferror@plt+0x94fc>  // b.none
  40adc4:	ldur	x8, [x29, #-112]
  40adc8:	cbz	x8, 40ae5c <ferror@plt+0x94fc>
  40adcc:	ldur	x8, [x29, #-80]
  40add0:	ldur	x9, [x29, #-112]
  40add4:	add	x8, x8, x9
  40add8:	ldur	x9, [x29, #-40]
  40addc:	mov	x10, #0xffffffffffffffff    	// #-1
  40ade0:	cmp	x9, x10
  40ade4:	str	x8, [sp, #48]
  40ade8:	b.ne	40ae10 <ferror@plt+0x94b0>  // b.any
  40adec:	ldur	x8, [x29, #-112]
  40adf0:	mov	x9, #0x1                   	// #1
  40adf4:	cmp	x9, x8
  40adf8:	b.cs	40ae10 <ferror@plt+0x94b0>  // b.hs, b.nlast
  40adfc:	ldur	x0, [x29, #-32]
  40ae00:	bl	4015f0 <strlen@plt>
  40ae04:	stur	x0, [x29, #-40]
  40ae08:	str	x0, [sp, #40]
  40ae0c:	b	40ae18 <ferror@plt+0x94b8>
  40ae10:	ldur	x8, [x29, #-40]
  40ae14:	str	x8, [sp, #40]
  40ae18:	ldr	x8, [sp, #40]
  40ae1c:	ldr	x9, [sp, #48]
  40ae20:	cmp	x9, x8
  40ae24:	b.hi	40ae5c <ferror@plt+0x94fc>  // b.pmore
  40ae28:	ldur	x8, [x29, #-32]
  40ae2c:	ldur	x9, [x29, #-80]
  40ae30:	add	x0, x8, x9
  40ae34:	ldur	x1, [x29, #-104]
  40ae38:	ldur	x2, [x29, #-112]
  40ae3c:	bl	4017e0 <memcmp@plt>
  40ae40:	cbnz	w0, 40ae5c <ferror@plt+0x94fc>
  40ae44:	ldurb	w8, [x29, #-115]
  40ae48:	tbnz	w8, #0, 40ae50 <ferror@plt+0x94f0>
  40ae4c:	b	40ae54 <ferror@plt+0x94f4>
  40ae50:	b	40bd08 <ferror@plt+0xa3a8>
  40ae54:	mov	w8, #0x1                   	// #1
  40ae58:	sturb	w8, [x29, #-121]
  40ae5c:	ldur	x8, [x29, #-32]
  40ae60:	ldur	x9, [x29, #-80]
  40ae64:	add	x8, x8, x9
  40ae68:	ldrb	w10, [x8]
  40ae6c:	sturb	w10, [x29, #-119]
  40ae70:	ldurb	w10, [x29, #-119]
  40ae74:	subs	w10, w10, #0x0
  40ae78:	mov	w8, w10
  40ae7c:	ubfx	x8, x8, #0, #32
  40ae80:	cmp	x8, #0x7e
  40ae84:	str	x8, [sp, #32]
  40ae88:	b.hi	40b480 <ferror@plt+0x9b20>  // b.pmore
  40ae8c:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ae90:	add	x8, x8, #0x40c
  40ae94:	ldr	x11, [sp, #32]
  40ae98:	ldrsw	x10, [x8, x11, lsl #2]
  40ae9c:	add	x9, x8, x10
  40aea0:	br	x9
  40aea4:	ldurb	w8, [x29, #-113]
  40aea8:	tbnz	w8, #0, 40aeb0 <ferror@plt+0x9550>
  40aeac:	b	40b064 <ferror@plt+0x9704>
  40aeb0:	ldurb	w8, [x29, #-115]
  40aeb4:	tbnz	w8, #0, 40aebc <ferror@plt+0x955c>
  40aeb8:	b	40aec0 <ferror@plt+0x9560>
  40aebc:	b	40bd08 <ferror@plt+0xa3a8>
  40aec0:	mov	w8, #0x1                   	// #1
  40aec4:	sturb	w8, [x29, #-122]
  40aec8:	ldur	w8, [x29, #-44]
  40aecc:	cmp	w8, #0x2
  40aed0:	b.ne	40af74 <ferror@plt+0x9614>  // b.any
  40aed4:	ldurb	w8, [x29, #-116]
  40aed8:	tbnz	w8, #0, 40af74 <ferror@plt+0x9614>
  40aedc:	ldur	x8, [x29, #-88]
  40aee0:	ldur	x9, [x29, #-24]
  40aee4:	cmp	x8, x9
  40aee8:	b.cs	40af00 <ferror@plt+0x95a0>  // b.hs, b.nlast
  40aeec:	ldur	x8, [x29, #-16]
  40aef0:	ldur	x9, [x29, #-88]
  40aef4:	add	x8, x8, x9
  40aef8:	mov	w10, #0x27                  	// #39
  40aefc:	strb	w10, [x8]
  40af00:	ldur	x8, [x29, #-88]
  40af04:	add	x8, x8, #0x1
  40af08:	stur	x8, [x29, #-88]
  40af0c:	ldur	x8, [x29, #-88]
  40af10:	ldur	x9, [x29, #-24]
  40af14:	cmp	x8, x9
  40af18:	b.cs	40af30 <ferror@plt+0x95d0>  // b.hs, b.nlast
  40af1c:	ldur	x8, [x29, #-16]
  40af20:	ldur	x9, [x29, #-88]
  40af24:	add	x8, x8, x9
  40af28:	mov	w10, #0x24                  	// #36
  40af2c:	strb	w10, [x8]
  40af30:	ldur	x8, [x29, #-88]
  40af34:	add	x8, x8, #0x1
  40af38:	stur	x8, [x29, #-88]
  40af3c:	ldur	x8, [x29, #-88]
  40af40:	ldur	x9, [x29, #-24]
  40af44:	cmp	x8, x9
  40af48:	b.cs	40af60 <ferror@plt+0x9600>  // b.hs, b.nlast
  40af4c:	ldur	x8, [x29, #-16]
  40af50:	ldur	x9, [x29, #-88]
  40af54:	add	x8, x8, x9
  40af58:	mov	w10, #0x27                  	// #39
  40af5c:	strb	w10, [x8]
  40af60:	ldur	x8, [x29, #-88]
  40af64:	add	x8, x8, #0x1
  40af68:	stur	x8, [x29, #-88]
  40af6c:	mov	w8, #0x1                   	// #1
  40af70:	sturb	w8, [x29, #-116]
  40af74:	ldur	x8, [x29, #-88]
  40af78:	ldur	x9, [x29, #-24]
  40af7c:	cmp	x8, x9
  40af80:	b.cs	40af98 <ferror@plt+0x9638>  // b.hs, b.nlast
  40af84:	ldur	x8, [x29, #-16]
  40af88:	ldur	x9, [x29, #-88]
  40af8c:	add	x8, x8, x9
  40af90:	mov	w10, #0x5c                  	// #92
  40af94:	strb	w10, [x8]
  40af98:	ldur	x8, [x29, #-88]
  40af9c:	add	x8, x8, #0x1
  40afa0:	stur	x8, [x29, #-88]
  40afa4:	ldur	w8, [x29, #-44]
  40afa8:	cmp	w8, #0x2
  40afac:	b.eq	40b058 <ferror@plt+0x96f8>  // b.none
  40afb0:	ldur	x8, [x29, #-80]
  40afb4:	add	x8, x8, #0x1
  40afb8:	ldur	x9, [x29, #-40]
  40afbc:	cmp	x8, x9
  40afc0:	b.cs	40b058 <ferror@plt+0x96f8>  // b.hs, b.nlast
  40afc4:	ldur	x8, [x29, #-32]
  40afc8:	ldur	x9, [x29, #-80]
  40afcc:	add	x9, x9, #0x1
  40afd0:	ldrb	w10, [x8, x9]
  40afd4:	mov	w11, #0x30                  	// #48
  40afd8:	cmp	w11, w10
  40afdc:	b.gt	40b058 <ferror@plt+0x96f8>
  40afe0:	ldur	x8, [x29, #-32]
  40afe4:	ldur	x9, [x29, #-80]
  40afe8:	add	x9, x9, #0x1
  40afec:	ldrb	w10, [x8, x9]
  40aff0:	cmp	w10, #0x39
  40aff4:	b.gt	40b058 <ferror@plt+0x96f8>
  40aff8:	ldur	x8, [x29, #-88]
  40affc:	ldur	x9, [x29, #-24]
  40b000:	cmp	x8, x9
  40b004:	b.cs	40b01c <ferror@plt+0x96bc>  // b.hs, b.nlast
  40b008:	ldur	x8, [x29, #-16]
  40b00c:	ldur	x9, [x29, #-88]
  40b010:	add	x8, x8, x9
  40b014:	mov	w10, #0x30                  	// #48
  40b018:	strb	w10, [x8]
  40b01c:	ldur	x8, [x29, #-88]
  40b020:	add	x8, x8, #0x1
  40b024:	stur	x8, [x29, #-88]
  40b028:	ldur	x8, [x29, #-88]
  40b02c:	ldur	x9, [x29, #-24]
  40b030:	cmp	x8, x9
  40b034:	b.cs	40b04c <ferror@plt+0x96ec>  // b.hs, b.nlast
  40b038:	ldur	x8, [x29, #-16]
  40b03c:	ldur	x9, [x29, #-88]
  40b040:	add	x8, x8, x9
  40b044:	mov	w10, #0x30                  	// #48
  40b048:	strb	w10, [x8]
  40b04c:	ldur	x8, [x29, #-88]
  40b050:	add	x8, x8, #0x1
  40b054:	stur	x8, [x29, #-88]
  40b058:	mov	w8, #0x30                  	// #48
  40b05c:	sturb	w8, [x29, #-119]
  40b060:	b	40b074 <ferror@plt+0x9714>
  40b064:	ldur	w8, [x29, #-48]
  40b068:	and	w8, w8, #0x1
  40b06c:	cbz	w8, 40b074 <ferror@plt+0x9714>
  40b070:	b	40bbc0 <ferror@plt+0xa260>
  40b074:	b	40b9a0 <ferror@plt+0xa040>
  40b078:	ldur	w8, [x29, #-44]
  40b07c:	cmp	w8, #0x2
  40b080:	str	w8, [sp, #28]
  40b084:	b.eq	40b09c <ferror@plt+0x973c>  // b.none
  40b088:	b	40b08c <ferror@plt+0x972c>
  40b08c:	ldr	w8, [sp, #28]
  40b090:	cmp	w8, #0x5
  40b094:	b.eq	40b0b0 <ferror@plt+0x9750>  // b.none
  40b098:	b	40b254 <ferror@plt+0x98f4>
  40b09c:	ldurb	w8, [x29, #-115]
  40b0a0:	tbnz	w8, #0, 40b0a8 <ferror@plt+0x9748>
  40b0a4:	b	40b0ac <ferror@plt+0x974c>
  40b0a8:	b	40bd08 <ferror@plt+0xa3a8>
  40b0ac:	b	40b254 <ferror@plt+0x98f4>
  40b0b0:	ldur	w8, [x29, #-48]
  40b0b4:	and	w8, w8, #0x4
  40b0b8:	cbz	w8, 40b250 <ferror@plt+0x98f0>
  40b0bc:	ldur	x8, [x29, #-80]
  40b0c0:	add	x8, x8, #0x2
  40b0c4:	ldur	x9, [x29, #-40]
  40b0c8:	cmp	x8, x9
  40b0cc:	b.cs	40b250 <ferror@plt+0x98f0>  // b.hs, b.nlast
  40b0d0:	ldur	x8, [x29, #-32]
  40b0d4:	ldur	x9, [x29, #-80]
  40b0d8:	add	x9, x9, #0x1
  40b0dc:	ldrb	w10, [x8, x9]
  40b0e0:	cmp	w10, #0x3f
  40b0e4:	b.ne	40b250 <ferror@plt+0x98f0>  // b.any
  40b0e8:	ldur	x8, [x29, #-32]
  40b0ec:	ldur	x9, [x29, #-80]
  40b0f0:	add	x9, x9, #0x2
  40b0f4:	ldrb	w10, [x8, x9]
  40b0f8:	cmp	w10, #0x21
  40b0fc:	str	w10, [sp, #24]
  40b100:	b.eq	40b158 <ferror@plt+0x97f8>  // b.none
  40b104:	b	40b108 <ferror@plt+0x97a8>
  40b108:	ldr	w8, [sp, #24]
  40b10c:	subs	w9, w8, #0x27
  40b110:	cmp	w9, #0x2
  40b114:	b.ls	40b158 <ferror@plt+0x97f8>  // b.plast
  40b118:	b	40b11c <ferror@plt+0x97bc>
  40b11c:	ldr	w8, [sp, #24]
  40b120:	cmp	w8, #0x2d
  40b124:	b.eq	40b158 <ferror@plt+0x97f8>  // b.none
  40b128:	b	40b12c <ferror@plt+0x97cc>
  40b12c:	ldr	w8, [sp, #24]
  40b130:	cmp	w8, #0x2f
  40b134:	b.eq	40b158 <ferror@plt+0x97f8>  // b.none
  40b138:	b	40b13c <ferror@plt+0x97dc>
  40b13c:	ldr	w8, [sp, #24]
  40b140:	subs	w9, w8, #0x3c
  40b144:	cmp	w9, #0x2
  40b148:	cset	w9, ls  // ls = plast
  40b14c:	eor	w9, w9, #0x1
  40b150:	tbnz	w9, #0, 40b250 <ferror@plt+0x98f0>
  40b154:	b	40b158 <ferror@plt+0x97f8>
  40b158:	ldurb	w8, [x29, #-115]
  40b15c:	tbnz	w8, #0, 40b164 <ferror@plt+0x9804>
  40b160:	b	40b168 <ferror@plt+0x9808>
  40b164:	b	40bd08 <ferror@plt+0xa3a8>
  40b168:	ldur	x8, [x29, #-32]
  40b16c:	ldur	x9, [x29, #-80]
  40b170:	add	x9, x9, #0x2
  40b174:	add	x8, x8, x9
  40b178:	ldrb	w10, [x8]
  40b17c:	sturb	w10, [x29, #-119]
  40b180:	ldur	x8, [x29, #-80]
  40b184:	add	x8, x8, #0x2
  40b188:	stur	x8, [x29, #-80]
  40b18c:	ldur	x8, [x29, #-88]
  40b190:	ldur	x9, [x29, #-24]
  40b194:	cmp	x8, x9
  40b198:	b.cs	40b1b0 <ferror@plt+0x9850>  // b.hs, b.nlast
  40b19c:	ldur	x8, [x29, #-16]
  40b1a0:	ldur	x9, [x29, #-88]
  40b1a4:	add	x8, x8, x9
  40b1a8:	mov	w10, #0x3f                  	// #63
  40b1ac:	strb	w10, [x8]
  40b1b0:	ldur	x8, [x29, #-88]
  40b1b4:	add	x8, x8, #0x1
  40b1b8:	stur	x8, [x29, #-88]
  40b1bc:	ldur	x8, [x29, #-88]
  40b1c0:	ldur	x9, [x29, #-24]
  40b1c4:	cmp	x8, x9
  40b1c8:	b.cs	40b1e0 <ferror@plt+0x9880>  // b.hs, b.nlast
  40b1cc:	ldur	x8, [x29, #-16]
  40b1d0:	ldur	x9, [x29, #-88]
  40b1d4:	add	x8, x8, x9
  40b1d8:	mov	w10, #0x22                  	// #34
  40b1dc:	strb	w10, [x8]
  40b1e0:	ldur	x8, [x29, #-88]
  40b1e4:	add	x8, x8, #0x1
  40b1e8:	stur	x8, [x29, #-88]
  40b1ec:	ldur	x8, [x29, #-88]
  40b1f0:	ldur	x9, [x29, #-24]
  40b1f4:	cmp	x8, x9
  40b1f8:	b.cs	40b210 <ferror@plt+0x98b0>  // b.hs, b.nlast
  40b1fc:	ldur	x8, [x29, #-16]
  40b200:	ldur	x9, [x29, #-88]
  40b204:	add	x8, x8, x9
  40b208:	mov	w10, #0x22                  	// #34
  40b20c:	strb	w10, [x8]
  40b210:	ldur	x8, [x29, #-88]
  40b214:	add	x8, x8, #0x1
  40b218:	stur	x8, [x29, #-88]
  40b21c:	ldur	x8, [x29, #-88]
  40b220:	ldur	x9, [x29, #-24]
  40b224:	cmp	x8, x9
  40b228:	b.cs	40b240 <ferror@plt+0x98e0>  // b.hs, b.nlast
  40b22c:	ldur	x8, [x29, #-16]
  40b230:	ldur	x9, [x29, #-88]
  40b234:	add	x8, x8, x9
  40b238:	mov	w10, #0x3f                  	// #63
  40b23c:	strb	w10, [x8]
  40b240:	ldur	x8, [x29, #-88]
  40b244:	add	x8, x8, #0x1
  40b248:	stur	x8, [x29, #-88]
  40b24c:	b	40b250 <ferror@plt+0x98f0>
  40b250:	b	40b254 <ferror@plt+0x98f4>
  40b254:	b	40b9a0 <ferror@plt+0xa040>
  40b258:	mov	w8, #0x61                  	// #97
  40b25c:	sturb	w8, [x29, #-120]
  40b260:	b	40b314 <ferror@plt+0x99b4>
  40b264:	mov	w8, #0x62                  	// #98
  40b268:	sturb	w8, [x29, #-120]
  40b26c:	b	40b314 <ferror@plt+0x99b4>
  40b270:	mov	w8, #0x66                  	// #102
  40b274:	sturb	w8, [x29, #-120]
  40b278:	b	40b314 <ferror@plt+0x99b4>
  40b27c:	mov	w8, #0x6e                  	// #110
  40b280:	sturb	w8, [x29, #-120]
  40b284:	b	40b2f8 <ferror@plt+0x9998>
  40b288:	mov	w8, #0x72                  	// #114
  40b28c:	sturb	w8, [x29, #-120]
  40b290:	b	40b2f8 <ferror@plt+0x9998>
  40b294:	mov	w8, #0x74                  	// #116
  40b298:	sturb	w8, [x29, #-120]
  40b29c:	b	40b2f8 <ferror@plt+0x9998>
  40b2a0:	mov	w8, #0x76                  	// #118
  40b2a4:	sturb	w8, [x29, #-120]
  40b2a8:	b	40b314 <ferror@plt+0x99b4>
  40b2ac:	ldurb	w8, [x29, #-119]
  40b2b0:	sturb	w8, [x29, #-120]
  40b2b4:	ldur	w8, [x29, #-44]
  40b2b8:	cmp	w8, #0x2
  40b2bc:	b.ne	40b2d4 <ferror@plt+0x9974>  // b.any
  40b2c0:	ldurb	w8, [x29, #-115]
  40b2c4:	tbnz	w8, #0, 40b2cc <ferror@plt+0x996c>
  40b2c8:	b	40b2d0 <ferror@plt+0x9970>
  40b2cc:	b	40bd08 <ferror@plt+0xa3a8>
  40b2d0:	b	40bb04 <ferror@plt+0xa1a4>
  40b2d4:	ldurb	w8, [x29, #-113]
  40b2d8:	tbnz	w8, #0, 40b2e0 <ferror@plt+0x9980>
  40b2dc:	b	40b2f8 <ferror@plt+0x9998>
  40b2e0:	ldurb	w8, [x29, #-115]
  40b2e4:	tbnz	w8, #0, 40b2ec <ferror@plt+0x998c>
  40b2e8:	b	40b2f8 <ferror@plt+0x9998>
  40b2ec:	ldur	x8, [x29, #-112]
  40b2f0:	cbz	x8, 40b2f8 <ferror@plt+0x9998>
  40b2f4:	b	40bb04 <ferror@plt+0xa1a4>
  40b2f8:	ldur	w8, [x29, #-44]
  40b2fc:	cmp	w8, #0x2
  40b300:	b.ne	40b314 <ferror@plt+0x99b4>  // b.any
  40b304:	ldurb	w8, [x29, #-115]
  40b308:	tbnz	w8, #0, 40b310 <ferror@plt+0x99b0>
  40b30c:	b	40b314 <ferror@plt+0x99b4>
  40b310:	b	40bd08 <ferror@plt+0xa3a8>
  40b314:	ldurb	w8, [x29, #-113]
  40b318:	tbnz	w8, #0, 40b320 <ferror@plt+0x99c0>
  40b31c:	b	40b32c <ferror@plt+0x99cc>
  40b320:	ldurb	w8, [x29, #-120]
  40b324:	sturb	w8, [x29, #-119]
  40b328:	b	40ba10 <ferror@plt+0xa0b0>
  40b32c:	b	40b9a0 <ferror@plt+0xa040>
  40b330:	ldur	x8, [x29, #-40]
  40b334:	mov	x9, #0xffffffffffffffff    	// #-1
  40b338:	cmp	x8, x9
  40b33c:	b.ne	40b350 <ferror@plt+0x99f0>  // b.any
  40b340:	ldur	x8, [x29, #-32]
  40b344:	ldrb	w9, [x8, #1]
  40b348:	cbz	w9, 40b360 <ferror@plt+0x9a00>
  40b34c:	b	40b35c <ferror@plt+0x99fc>
  40b350:	ldur	x8, [x29, #-40]
  40b354:	cmp	x8, #0x1
  40b358:	b.eq	40b360 <ferror@plt+0x9a00>  // b.none
  40b35c:	b	40b9a0 <ferror@plt+0xa040>
  40b360:	ldur	x8, [x29, #-80]
  40b364:	cbz	x8, 40b36c <ferror@plt+0x9a0c>
  40b368:	b	40b9a0 <ferror@plt+0xa040>
  40b36c:	mov	w8, #0x1                   	// #1
  40b370:	sturb	w8, [x29, #-123]
  40b374:	ldur	w8, [x29, #-44]
  40b378:	cmp	w8, #0x2
  40b37c:	b.ne	40b390 <ferror@plt+0x9a30>  // b.any
  40b380:	ldurb	w8, [x29, #-115]
  40b384:	tbnz	w8, #0, 40b38c <ferror@plt+0x9a2c>
  40b388:	b	40b390 <ferror@plt+0x9a30>
  40b38c:	b	40bd08 <ferror@plt+0xa3a8>
  40b390:	b	40b9a0 <ferror@plt+0xa040>
  40b394:	mov	w8, #0x1                   	// #1
  40b398:	sturb	w8, [x29, #-117]
  40b39c:	sturb	w8, [x29, #-123]
  40b3a0:	ldur	w8, [x29, #-44]
  40b3a4:	cmp	w8, #0x2
  40b3a8:	b.ne	40b470 <ferror@plt+0x9b10>  // b.any
  40b3ac:	ldurb	w8, [x29, #-115]
  40b3b0:	tbnz	w8, #0, 40b3b8 <ferror@plt+0x9a58>
  40b3b4:	b	40b3bc <ferror@plt+0x9a5c>
  40b3b8:	b	40bd08 <ferror@plt+0xa3a8>
  40b3bc:	ldur	x8, [x29, #-24]
  40b3c0:	cbz	x8, 40b3d8 <ferror@plt+0x9a78>
  40b3c4:	ldur	x8, [x29, #-96]
  40b3c8:	cbnz	x8, 40b3d8 <ferror@plt+0x9a78>
  40b3cc:	ldur	x8, [x29, #-24]
  40b3d0:	stur	x8, [x29, #-96]
  40b3d4:	stur	xzr, [x29, #-24]
  40b3d8:	ldur	x8, [x29, #-88]
  40b3dc:	ldur	x9, [x29, #-24]
  40b3e0:	cmp	x8, x9
  40b3e4:	b.cs	40b3fc <ferror@plt+0x9a9c>  // b.hs, b.nlast
  40b3e8:	ldur	x8, [x29, #-16]
  40b3ec:	ldur	x9, [x29, #-88]
  40b3f0:	add	x8, x8, x9
  40b3f4:	mov	w10, #0x27                  	// #39
  40b3f8:	strb	w10, [x8]
  40b3fc:	ldur	x8, [x29, #-88]
  40b400:	add	x8, x8, #0x1
  40b404:	stur	x8, [x29, #-88]
  40b408:	ldur	x8, [x29, #-88]
  40b40c:	ldur	x9, [x29, #-24]
  40b410:	cmp	x8, x9
  40b414:	b.cs	40b42c <ferror@plt+0x9acc>  // b.hs, b.nlast
  40b418:	ldur	x8, [x29, #-16]
  40b41c:	ldur	x9, [x29, #-88]
  40b420:	add	x8, x8, x9
  40b424:	mov	w10, #0x5c                  	// #92
  40b428:	strb	w10, [x8]
  40b42c:	ldur	x8, [x29, #-88]
  40b430:	add	x8, x8, #0x1
  40b434:	stur	x8, [x29, #-88]
  40b438:	ldur	x8, [x29, #-88]
  40b43c:	ldur	x9, [x29, #-24]
  40b440:	cmp	x8, x9
  40b444:	b.cs	40b45c <ferror@plt+0x9afc>  // b.hs, b.nlast
  40b448:	ldur	x8, [x29, #-16]
  40b44c:	ldur	x9, [x29, #-88]
  40b450:	add	x8, x8, x9
  40b454:	mov	w10, #0x27                  	// #39
  40b458:	strb	w10, [x8]
  40b45c:	ldur	x8, [x29, #-88]
  40b460:	add	x8, x8, #0x1
  40b464:	stur	x8, [x29, #-88]
  40b468:	mov	w8, #0x0                   	// #0
  40b46c:	sturb	w8, [x29, #-116]
  40b470:	b	40b9a0 <ferror@plt+0xa040>
  40b474:	mov	w8, #0x1                   	// #1
  40b478:	sturb	w8, [x29, #-123]
  40b47c:	b	40b9a0 <ferror@plt+0xa040>
  40b480:	ldurb	w8, [x29, #-114]
  40b484:	tbnz	w8, #0, 40b48c <ferror@plt+0x9b2c>
  40b488:	b	40b4b8 <ferror@plt+0x9b58>
  40b48c:	mov	x8, #0x1                   	// #1
  40b490:	str	x8, [sp, #136]
  40b494:	bl	401820 <__ctype_b_loc@plt>
  40b498:	ldr	x8, [x0]
  40b49c:	ldurb	w9, [x29, #-119]
  40b4a0:	ldrh	w9, [x8, w9, sxtw #1]
  40b4a4:	tst	w9, #0x4000
  40b4a8:	cset	w9, ne  // ne = any
  40b4ac:	and	w9, w9, #0x1
  40b4b0:	strb	w9, [sp, #135]
  40b4b4:	b	40b6a4 <ferror@plt+0x9d44>
  40b4b8:	str	xzr, [sp, #120]
  40b4bc:	str	xzr, [sp, #136]
  40b4c0:	mov	w8, #0x1                   	// #1
  40b4c4:	strb	w8, [sp, #135]
  40b4c8:	ldur	x9, [x29, #-40]
  40b4cc:	mov	x10, #0xffffffffffffffff    	// #-1
  40b4d0:	cmp	x9, x10
  40b4d4:	b.ne	40b4e4 <ferror@plt+0x9b84>  // b.any
  40b4d8:	ldur	x0, [x29, #-32]
  40b4dc:	bl	4015f0 <strlen@plt>
  40b4e0:	stur	x0, [x29, #-40]
  40b4e4:	ldur	x8, [x29, #-32]
  40b4e8:	ldur	x9, [x29, #-80]
  40b4ec:	ldr	x10, [sp, #136]
  40b4f0:	add	x9, x9, x10
  40b4f4:	add	x1, x8, x9
  40b4f8:	ldur	x8, [x29, #-40]
  40b4fc:	ldur	x9, [x29, #-80]
  40b500:	ldr	x10, [sp, #136]
  40b504:	add	x9, x9, x10
  40b508:	subs	x2, x8, x9
  40b50c:	add	x0, sp, #0x74
  40b510:	add	x3, sp, #0x78
  40b514:	bl	40ea90 <ferror@plt+0xd130>
  40b518:	str	x0, [sp, #104]
  40b51c:	ldr	x8, [sp, #104]
  40b520:	cbnz	x8, 40b528 <ferror@plt+0x9bc8>
  40b524:	b	40b6a4 <ferror@plt+0x9d44>
  40b528:	ldr	x8, [sp, #104]
  40b52c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b530:	cmp	x8, x9
  40b534:	b.ne	40b544 <ferror@plt+0x9be4>  // b.any
  40b538:	mov	w8, #0x0                   	// #0
  40b53c:	strb	w8, [sp, #135]
  40b540:	b	40b6a4 <ferror@plt+0x9d44>
  40b544:	ldr	x8, [sp, #104]
  40b548:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b54c:	cmp	x8, x9
  40b550:	b.ne	40b5bc <ferror@plt+0x9c5c>  // b.any
  40b554:	mov	w8, #0x0                   	// #0
  40b558:	strb	w8, [sp, #135]
  40b55c:	ldur	x8, [x29, #-80]
  40b560:	ldr	x9, [sp, #136]
  40b564:	add	x8, x8, x9
  40b568:	ldur	x9, [x29, #-40]
  40b56c:	mov	w10, #0x0                   	// #0
  40b570:	cmp	x8, x9
  40b574:	str	w10, [sp, #20]
  40b578:	b.cs	40b59c <ferror@plt+0x9c3c>  // b.hs, b.nlast
  40b57c:	ldur	x8, [x29, #-32]
  40b580:	ldur	x9, [x29, #-80]
  40b584:	ldr	x10, [sp, #136]
  40b588:	add	x9, x9, x10
  40b58c:	ldrb	w11, [x8, x9]
  40b590:	cmp	w11, #0x0
  40b594:	cset	w11, ne  // ne = any
  40b598:	str	w11, [sp, #20]
  40b59c:	ldr	w8, [sp, #20]
  40b5a0:	tbnz	w8, #0, 40b5a8 <ferror@plt+0x9c48>
  40b5a4:	b	40b5b8 <ferror@plt+0x9c58>
  40b5a8:	ldr	x8, [sp, #136]
  40b5ac:	add	x8, x8, #0x1
  40b5b0:	str	x8, [sp, #136]
  40b5b4:	b	40b55c <ferror@plt+0x9bfc>
  40b5b8:	b	40b6a4 <ferror@plt+0x9d44>
  40b5bc:	ldurb	w8, [x29, #-115]
  40b5c0:	tbnz	w8, #0, 40b5c8 <ferror@plt+0x9c68>
  40b5c4:	b	40b668 <ferror@plt+0x9d08>
  40b5c8:	ldur	w8, [x29, #-44]
  40b5cc:	cmp	w8, #0x2
  40b5d0:	b.ne	40b668 <ferror@plt+0x9d08>  // b.any
  40b5d4:	mov	x8, #0x1                   	// #1
  40b5d8:	str	x8, [sp, #96]
  40b5dc:	ldr	x8, [sp, #96]
  40b5e0:	ldr	x9, [sp, #104]
  40b5e4:	cmp	x8, x9
  40b5e8:	b.cs	40b668 <ferror@plt+0x9d08>  // b.hs, b.nlast
  40b5ec:	ldur	x8, [x29, #-32]
  40b5f0:	ldur	x9, [x29, #-80]
  40b5f4:	ldr	x10, [sp, #136]
  40b5f8:	add	x9, x9, x10
  40b5fc:	ldr	x10, [sp, #96]
  40b600:	add	x9, x9, x10
  40b604:	ldrb	w11, [x8, x9]
  40b608:	subs	w12, w11, #0x5b
  40b60c:	cmp	w12, #0x1
  40b610:	str	w11, [sp, #16]
  40b614:	b.ls	40b654 <ferror@plt+0x9cf4>  // b.plast
  40b618:	b	40b61c <ferror@plt+0x9cbc>
  40b61c:	ldr	w8, [sp, #16]
  40b620:	cmp	w8, #0x5e
  40b624:	b.eq	40b654 <ferror@plt+0x9cf4>  // b.none
  40b628:	b	40b62c <ferror@plt+0x9ccc>
  40b62c:	ldr	w8, [sp, #16]
  40b630:	cmp	w8, #0x60
  40b634:	b.eq	40b654 <ferror@plt+0x9cf4>  // b.none
  40b638:	b	40b63c <ferror@plt+0x9cdc>
  40b63c:	ldr	w8, [sp, #16]
  40b640:	cmp	w8, #0x7c
  40b644:	cset	w9, eq  // eq = none
  40b648:	eor	w9, w9, #0x1
  40b64c:	tbnz	w9, #0, 40b658 <ferror@plt+0x9cf8>
  40b650:	b	40b654 <ferror@plt+0x9cf4>
  40b654:	b	40bd08 <ferror@plt+0xa3a8>
  40b658:	ldr	x8, [sp, #96]
  40b65c:	add	x8, x8, #0x1
  40b660:	str	x8, [sp, #96]
  40b664:	b	40b5dc <ferror@plt+0x9c7c>
  40b668:	ldr	w0, [sp, #116]
  40b66c:	bl	4018e0 <iswprint@plt>
  40b670:	cbnz	w0, 40b67c <ferror@plt+0x9d1c>
  40b674:	mov	w8, #0x0                   	// #0
  40b678:	strb	w8, [sp, #135]
  40b67c:	ldr	x8, [sp, #104]
  40b680:	ldr	x9, [sp, #136]
  40b684:	add	x8, x9, x8
  40b688:	str	x8, [sp, #136]
  40b68c:	add	x0, sp, #0x78
  40b690:	bl	4017c0 <mbsinit@plt>
  40b694:	cmp	w0, #0x0
  40b698:	cset	w8, ne  // ne = any
  40b69c:	eor	w8, w8, #0x1
  40b6a0:	tbnz	w8, #0, 40b4e4 <ferror@plt+0x9b84>
  40b6a4:	ldrb	w8, [sp, #135]
  40b6a8:	and	w8, w8, #0x1
  40b6ac:	sturb	w8, [x29, #-123]
  40b6b0:	ldr	x9, [sp, #136]
  40b6b4:	mov	x10, #0x1                   	// #1
  40b6b8:	cmp	x10, x9
  40b6bc:	b.cc	40b6d4 <ferror@plt+0x9d74>  // b.lo, b.ul, b.last
  40b6c0:	ldurb	w8, [x29, #-113]
  40b6c4:	tbnz	w8, #0, 40b6cc <ferror@plt+0x9d6c>
  40b6c8:	b	40b9a0 <ferror@plt+0xa040>
  40b6cc:	ldrb	w8, [sp, #135]
  40b6d0:	tbnz	w8, #0, 40b9a0 <ferror@plt+0xa040>
  40b6d4:	ldur	x8, [x29, #-80]
  40b6d8:	ldr	x9, [sp, #136]
  40b6dc:	add	x8, x8, x9
  40b6e0:	str	x8, [sp, #88]
  40b6e4:	ldurb	w8, [x29, #-113]
  40b6e8:	tbnz	w8, #0, 40b6f0 <ferror@plt+0x9d90>
  40b6ec:	b	40b874 <ferror@plt+0x9f14>
  40b6f0:	ldrb	w8, [sp, #135]
  40b6f4:	tbnz	w8, #0, 40b874 <ferror@plt+0x9f14>
  40b6f8:	ldurb	w8, [x29, #-115]
  40b6fc:	tbnz	w8, #0, 40b704 <ferror@plt+0x9da4>
  40b700:	b	40b708 <ferror@plt+0x9da8>
  40b704:	b	40bd08 <ferror@plt+0xa3a8>
  40b708:	mov	w8, #0x1                   	// #1
  40b70c:	sturb	w8, [x29, #-122]
  40b710:	ldur	w8, [x29, #-44]
  40b714:	cmp	w8, #0x2
  40b718:	b.ne	40b7bc <ferror@plt+0x9e5c>  // b.any
  40b71c:	ldurb	w8, [x29, #-116]
  40b720:	tbnz	w8, #0, 40b7bc <ferror@plt+0x9e5c>
  40b724:	ldur	x8, [x29, #-88]
  40b728:	ldur	x9, [x29, #-24]
  40b72c:	cmp	x8, x9
  40b730:	b.cs	40b748 <ferror@plt+0x9de8>  // b.hs, b.nlast
  40b734:	ldur	x8, [x29, #-16]
  40b738:	ldur	x9, [x29, #-88]
  40b73c:	add	x8, x8, x9
  40b740:	mov	w10, #0x27                  	// #39
  40b744:	strb	w10, [x8]
  40b748:	ldur	x8, [x29, #-88]
  40b74c:	add	x8, x8, #0x1
  40b750:	stur	x8, [x29, #-88]
  40b754:	ldur	x8, [x29, #-88]
  40b758:	ldur	x9, [x29, #-24]
  40b75c:	cmp	x8, x9
  40b760:	b.cs	40b778 <ferror@plt+0x9e18>  // b.hs, b.nlast
  40b764:	ldur	x8, [x29, #-16]
  40b768:	ldur	x9, [x29, #-88]
  40b76c:	add	x8, x8, x9
  40b770:	mov	w10, #0x24                  	// #36
  40b774:	strb	w10, [x8]
  40b778:	ldur	x8, [x29, #-88]
  40b77c:	add	x8, x8, #0x1
  40b780:	stur	x8, [x29, #-88]
  40b784:	ldur	x8, [x29, #-88]
  40b788:	ldur	x9, [x29, #-24]
  40b78c:	cmp	x8, x9
  40b790:	b.cs	40b7a8 <ferror@plt+0x9e48>  // b.hs, b.nlast
  40b794:	ldur	x8, [x29, #-16]
  40b798:	ldur	x9, [x29, #-88]
  40b79c:	add	x8, x8, x9
  40b7a0:	mov	w10, #0x27                  	// #39
  40b7a4:	strb	w10, [x8]
  40b7a8:	ldur	x8, [x29, #-88]
  40b7ac:	add	x8, x8, #0x1
  40b7b0:	stur	x8, [x29, #-88]
  40b7b4:	mov	w8, #0x1                   	// #1
  40b7b8:	sturb	w8, [x29, #-116]
  40b7bc:	ldur	x8, [x29, #-88]
  40b7c0:	ldur	x9, [x29, #-24]
  40b7c4:	cmp	x8, x9
  40b7c8:	b.cs	40b7e0 <ferror@plt+0x9e80>  // b.hs, b.nlast
  40b7cc:	ldur	x8, [x29, #-16]
  40b7d0:	ldur	x9, [x29, #-88]
  40b7d4:	add	x8, x8, x9
  40b7d8:	mov	w10, #0x5c                  	// #92
  40b7dc:	strb	w10, [x8]
  40b7e0:	ldur	x8, [x29, #-88]
  40b7e4:	add	x8, x8, #0x1
  40b7e8:	stur	x8, [x29, #-88]
  40b7ec:	ldur	x8, [x29, #-88]
  40b7f0:	ldur	x9, [x29, #-24]
  40b7f4:	cmp	x8, x9
  40b7f8:	b.cs	40b818 <ferror@plt+0x9eb8>  // b.hs, b.nlast
  40b7fc:	ldurb	w8, [x29, #-119]
  40b800:	asr	w8, w8, #6
  40b804:	add	w8, w8, #0x30
  40b808:	ldur	x9, [x29, #-16]
  40b80c:	ldur	x10, [x29, #-88]
  40b810:	add	x9, x9, x10
  40b814:	strb	w8, [x9]
  40b818:	ldur	x8, [x29, #-88]
  40b81c:	add	x8, x8, #0x1
  40b820:	stur	x8, [x29, #-88]
  40b824:	ldur	x8, [x29, #-88]
  40b828:	ldur	x9, [x29, #-24]
  40b82c:	cmp	x8, x9
  40b830:	b.cs	40b854 <ferror@plt+0x9ef4>  // b.hs, b.nlast
  40b834:	ldurb	w8, [x29, #-119]
  40b838:	asr	w8, w8, #3
  40b83c:	and	w8, w8, #0x7
  40b840:	add	w8, w8, #0x30
  40b844:	ldur	x9, [x29, #-16]
  40b848:	ldur	x10, [x29, #-88]
  40b84c:	add	x9, x9, x10
  40b850:	strb	w8, [x9]
  40b854:	ldur	x8, [x29, #-88]
  40b858:	add	x8, x8, #0x1
  40b85c:	stur	x8, [x29, #-88]
  40b860:	ldurb	w8, [x29, #-119]
  40b864:	and	w8, w8, #0x7
  40b868:	add	w8, w8, #0x30
  40b86c:	sturb	w8, [x29, #-119]
  40b870:	b	40b8b8 <ferror@plt+0x9f58>
  40b874:	ldurb	w8, [x29, #-121]
  40b878:	tbnz	w8, #0, 40b880 <ferror@plt+0x9f20>
  40b87c:	b	40b8b8 <ferror@plt+0x9f58>
  40b880:	ldur	x8, [x29, #-88]
  40b884:	ldur	x9, [x29, #-24]
  40b888:	cmp	x8, x9
  40b88c:	b.cs	40b8a4 <ferror@plt+0x9f44>  // b.hs, b.nlast
  40b890:	ldur	x8, [x29, #-16]
  40b894:	ldur	x9, [x29, #-88]
  40b898:	add	x8, x8, x9
  40b89c:	mov	w10, #0x5c                  	// #92
  40b8a0:	strb	w10, [x8]
  40b8a4:	ldur	x8, [x29, #-88]
  40b8a8:	add	x8, x8, #0x1
  40b8ac:	stur	x8, [x29, #-88]
  40b8b0:	mov	w8, #0x0                   	// #0
  40b8b4:	sturb	w8, [x29, #-121]
  40b8b8:	ldr	x8, [sp, #88]
  40b8bc:	ldur	x9, [x29, #-80]
  40b8c0:	add	x9, x9, #0x1
  40b8c4:	cmp	x8, x9
  40b8c8:	b.hi	40b8d0 <ferror@plt+0x9f70>  // b.pmore
  40b8cc:	b	40b99c <ferror@plt+0xa03c>
  40b8d0:	ldurb	w8, [x29, #-116]
  40b8d4:	tbnz	w8, #0, 40b8dc <ferror@plt+0x9f7c>
  40b8d8:	b	40b94c <ferror@plt+0x9fec>
  40b8dc:	ldurb	w8, [x29, #-122]
  40b8e0:	tbnz	w8, #0, 40b94c <ferror@plt+0x9fec>
  40b8e4:	ldur	x8, [x29, #-88]
  40b8e8:	ldur	x9, [x29, #-24]
  40b8ec:	cmp	x8, x9
  40b8f0:	b.cs	40b908 <ferror@plt+0x9fa8>  // b.hs, b.nlast
  40b8f4:	ldur	x8, [x29, #-16]
  40b8f8:	ldur	x9, [x29, #-88]
  40b8fc:	add	x8, x8, x9
  40b900:	mov	w10, #0x27                  	// #39
  40b904:	strb	w10, [x8]
  40b908:	ldur	x8, [x29, #-88]
  40b90c:	add	x8, x8, #0x1
  40b910:	stur	x8, [x29, #-88]
  40b914:	ldur	x8, [x29, #-88]
  40b918:	ldur	x9, [x29, #-24]
  40b91c:	cmp	x8, x9
  40b920:	b.cs	40b938 <ferror@plt+0x9fd8>  // b.hs, b.nlast
  40b924:	ldur	x8, [x29, #-16]
  40b928:	ldur	x9, [x29, #-88]
  40b92c:	add	x8, x8, x9
  40b930:	mov	w10, #0x27                  	// #39
  40b934:	strb	w10, [x8]
  40b938:	ldur	x8, [x29, #-88]
  40b93c:	add	x8, x8, #0x1
  40b940:	stur	x8, [x29, #-88]
  40b944:	mov	w8, #0x0                   	// #0
  40b948:	sturb	w8, [x29, #-116]
  40b94c:	ldur	x8, [x29, #-88]
  40b950:	ldur	x9, [x29, #-24]
  40b954:	cmp	x8, x9
  40b958:	b.cs	40b970 <ferror@plt+0xa010>  // b.hs, b.nlast
  40b95c:	ldurb	w8, [x29, #-119]
  40b960:	ldur	x9, [x29, #-16]
  40b964:	ldur	x10, [x29, #-88]
  40b968:	add	x9, x9, x10
  40b96c:	strb	w8, [x9]
  40b970:	ldur	x8, [x29, #-88]
  40b974:	add	x8, x8, #0x1
  40b978:	stur	x8, [x29, #-88]
  40b97c:	ldur	x8, [x29, #-32]
  40b980:	ldur	x9, [x29, #-80]
  40b984:	add	x9, x9, #0x1
  40b988:	stur	x9, [x29, #-80]
  40b98c:	add	x8, x8, x9
  40b990:	ldrb	w10, [x8]
  40b994:	sturb	w10, [x29, #-119]
  40b998:	b	40b6e4 <ferror@plt+0x9d84>
  40b99c:	b	40bb04 <ferror@plt+0xa1a4>
  40b9a0:	ldurb	w8, [x29, #-113]
  40b9a4:	tbnz	w8, #0, 40b9ac <ferror@plt+0xa04c>
  40b9a8:	b	40b9b8 <ferror@plt+0xa058>
  40b9ac:	ldur	w8, [x29, #-44]
  40b9b0:	cmp	w8, #0x2
  40b9b4:	b.ne	40b9c4 <ferror@plt+0xa064>  // b.any
  40b9b8:	ldurb	w8, [x29, #-115]
  40b9bc:	tbnz	w8, #0, 40b9c4 <ferror@plt+0xa064>
  40b9c0:	b	40ba04 <ferror@plt+0xa0a4>
  40b9c4:	ldur	x8, [x29, #-56]
  40b9c8:	cbz	x8, 40ba04 <ferror@plt+0xa0a4>
  40b9cc:	ldur	x8, [x29, #-56]
  40b9d0:	ldurb	w9, [x29, #-119]
  40b9d4:	mov	w10, w9
  40b9d8:	mov	x11, #0x20                  	// #32
  40b9dc:	udiv	x10, x10, x11
  40b9e0:	ldr	w9, [x8, x10, lsl #2]
  40b9e4:	ldurb	w12, [x29, #-119]
  40b9e8:	mov	w8, w12
  40b9ec:	udiv	x10, x8, x11
  40b9f0:	mul	x10, x10, x11
  40b9f4:	subs	x8, x8, x10
  40b9f8:	lsr	w8, w9, w8
  40b9fc:	and	w8, w8, #0x1
  40ba00:	cbnz	w8, 40ba10 <ferror@plt+0xa0b0>
  40ba04:	ldurb	w8, [x29, #-121]
  40ba08:	tbnz	w8, #0, 40ba10 <ferror@plt+0xa0b0>
  40ba0c:	b	40bb04 <ferror@plt+0xa1a4>
  40ba10:	ldurb	w8, [x29, #-115]
  40ba14:	tbnz	w8, #0, 40ba1c <ferror@plt+0xa0bc>
  40ba18:	b	40ba20 <ferror@plt+0xa0c0>
  40ba1c:	b	40bd08 <ferror@plt+0xa3a8>
  40ba20:	mov	w8, #0x1                   	// #1
  40ba24:	sturb	w8, [x29, #-122]
  40ba28:	ldur	w8, [x29, #-44]
  40ba2c:	cmp	w8, #0x2
  40ba30:	b.ne	40bad4 <ferror@plt+0xa174>  // b.any
  40ba34:	ldurb	w8, [x29, #-116]
  40ba38:	tbnz	w8, #0, 40bad4 <ferror@plt+0xa174>
  40ba3c:	ldur	x8, [x29, #-88]
  40ba40:	ldur	x9, [x29, #-24]
  40ba44:	cmp	x8, x9
  40ba48:	b.cs	40ba60 <ferror@plt+0xa100>  // b.hs, b.nlast
  40ba4c:	ldur	x8, [x29, #-16]
  40ba50:	ldur	x9, [x29, #-88]
  40ba54:	add	x8, x8, x9
  40ba58:	mov	w10, #0x27                  	// #39
  40ba5c:	strb	w10, [x8]
  40ba60:	ldur	x8, [x29, #-88]
  40ba64:	add	x8, x8, #0x1
  40ba68:	stur	x8, [x29, #-88]
  40ba6c:	ldur	x8, [x29, #-88]
  40ba70:	ldur	x9, [x29, #-24]
  40ba74:	cmp	x8, x9
  40ba78:	b.cs	40ba90 <ferror@plt+0xa130>  // b.hs, b.nlast
  40ba7c:	ldur	x8, [x29, #-16]
  40ba80:	ldur	x9, [x29, #-88]
  40ba84:	add	x8, x8, x9
  40ba88:	mov	w10, #0x24                  	// #36
  40ba8c:	strb	w10, [x8]
  40ba90:	ldur	x8, [x29, #-88]
  40ba94:	add	x8, x8, #0x1
  40ba98:	stur	x8, [x29, #-88]
  40ba9c:	ldur	x8, [x29, #-88]
  40baa0:	ldur	x9, [x29, #-24]
  40baa4:	cmp	x8, x9
  40baa8:	b.cs	40bac0 <ferror@plt+0xa160>  // b.hs, b.nlast
  40baac:	ldur	x8, [x29, #-16]
  40bab0:	ldur	x9, [x29, #-88]
  40bab4:	add	x8, x8, x9
  40bab8:	mov	w10, #0x27                  	// #39
  40babc:	strb	w10, [x8]
  40bac0:	ldur	x8, [x29, #-88]
  40bac4:	add	x8, x8, #0x1
  40bac8:	stur	x8, [x29, #-88]
  40bacc:	mov	w8, #0x1                   	// #1
  40bad0:	sturb	w8, [x29, #-116]
  40bad4:	ldur	x8, [x29, #-88]
  40bad8:	ldur	x9, [x29, #-24]
  40badc:	cmp	x8, x9
  40bae0:	b.cs	40baf8 <ferror@plt+0xa198>  // b.hs, b.nlast
  40bae4:	ldur	x8, [x29, #-16]
  40bae8:	ldur	x9, [x29, #-88]
  40baec:	add	x8, x8, x9
  40baf0:	mov	w10, #0x5c                  	// #92
  40baf4:	strb	w10, [x8]
  40baf8:	ldur	x8, [x29, #-88]
  40bafc:	add	x8, x8, #0x1
  40bb00:	stur	x8, [x29, #-88]
  40bb04:	ldurb	w8, [x29, #-116]
  40bb08:	tbnz	w8, #0, 40bb10 <ferror@plt+0xa1b0>
  40bb0c:	b	40bb80 <ferror@plt+0xa220>
  40bb10:	ldurb	w8, [x29, #-122]
  40bb14:	tbnz	w8, #0, 40bb80 <ferror@plt+0xa220>
  40bb18:	ldur	x8, [x29, #-88]
  40bb1c:	ldur	x9, [x29, #-24]
  40bb20:	cmp	x8, x9
  40bb24:	b.cs	40bb3c <ferror@plt+0xa1dc>  // b.hs, b.nlast
  40bb28:	ldur	x8, [x29, #-16]
  40bb2c:	ldur	x9, [x29, #-88]
  40bb30:	add	x8, x8, x9
  40bb34:	mov	w10, #0x27                  	// #39
  40bb38:	strb	w10, [x8]
  40bb3c:	ldur	x8, [x29, #-88]
  40bb40:	add	x8, x8, #0x1
  40bb44:	stur	x8, [x29, #-88]
  40bb48:	ldur	x8, [x29, #-88]
  40bb4c:	ldur	x9, [x29, #-24]
  40bb50:	cmp	x8, x9
  40bb54:	b.cs	40bb6c <ferror@plt+0xa20c>  // b.hs, b.nlast
  40bb58:	ldur	x8, [x29, #-16]
  40bb5c:	ldur	x9, [x29, #-88]
  40bb60:	add	x8, x8, x9
  40bb64:	mov	w10, #0x27                  	// #39
  40bb68:	strb	w10, [x8]
  40bb6c:	ldur	x8, [x29, #-88]
  40bb70:	add	x8, x8, #0x1
  40bb74:	stur	x8, [x29, #-88]
  40bb78:	mov	w8, #0x0                   	// #0
  40bb7c:	sturb	w8, [x29, #-116]
  40bb80:	ldur	x8, [x29, #-88]
  40bb84:	ldur	x9, [x29, #-24]
  40bb88:	cmp	x8, x9
  40bb8c:	b.cs	40bba4 <ferror@plt+0xa244>  // b.hs, b.nlast
  40bb90:	ldurb	w8, [x29, #-119]
  40bb94:	ldur	x9, [x29, #-16]
  40bb98:	ldur	x10, [x29, #-88]
  40bb9c:	add	x9, x9, x10
  40bba0:	strb	w8, [x9]
  40bba4:	ldur	x8, [x29, #-88]
  40bba8:	add	x8, x8, #0x1
  40bbac:	stur	x8, [x29, #-88]
  40bbb0:	ldurb	w8, [x29, #-123]
  40bbb4:	tbnz	w8, #0, 40bbc0 <ferror@plt+0xa260>
  40bbb8:	mov	w8, #0x0                   	// #0
  40bbbc:	sturb	w8, [x29, #-118]
  40bbc0:	ldur	x8, [x29, #-80]
  40bbc4:	add	x8, x8, #0x1
  40bbc8:	stur	x8, [x29, #-80]
  40bbcc:	b	40ad3c <ferror@plt+0x93dc>
  40bbd0:	ldur	x8, [x29, #-88]
  40bbd4:	cbnz	x8, 40bbf4 <ferror@plt+0xa294>
  40bbd8:	ldur	w8, [x29, #-44]
  40bbdc:	cmp	w8, #0x2
  40bbe0:	b.ne	40bbf4 <ferror@plt+0xa294>  // b.any
  40bbe4:	ldurb	w8, [x29, #-115]
  40bbe8:	tbnz	w8, #0, 40bbf0 <ferror@plt+0xa290>
  40bbec:	b	40bbf4 <ferror@plt+0xa294>
  40bbf0:	b	40bd08 <ferror@plt+0xa3a8>
  40bbf4:	ldur	w8, [x29, #-44]
  40bbf8:	cmp	w8, #0x2
  40bbfc:	b.ne	40bc78 <ferror@plt+0xa318>  // b.any
  40bc00:	ldurb	w8, [x29, #-115]
  40bc04:	tbnz	w8, #0, 40bc78 <ferror@plt+0xa318>
  40bc08:	ldurb	w8, [x29, #-117]
  40bc0c:	tbnz	w8, #0, 40bc14 <ferror@plt+0xa2b4>
  40bc10:	b	40bc78 <ferror@plt+0xa318>
  40bc14:	ldurb	w8, [x29, #-118]
  40bc18:	tbnz	w8, #0, 40bc20 <ferror@plt+0xa2c0>
  40bc1c:	b	40bc58 <ferror@plt+0xa2f8>
  40bc20:	ldur	x0, [x29, #-16]
  40bc24:	ldur	x1, [x29, #-96]
  40bc28:	ldur	x2, [x29, #-32]
  40bc2c:	ldur	x3, [x29, #-40]
  40bc30:	ldur	w5, [x29, #-48]
  40bc34:	ldur	x6, [x29, #-56]
  40bc38:	ldur	x7, [x29, #-64]
  40bc3c:	ldur	x8, [x29, #-72]
  40bc40:	mov	w4, #0x5                   	// #5
  40bc44:	mov	x9, sp
  40bc48:	str	x8, [x9]
  40bc4c:	bl	40aaa4 <ferror@plt+0x9144>
  40bc50:	stur	x0, [x29, #-8]
  40bc54:	b	40bd64 <ferror@plt+0xa404>
  40bc58:	ldur	x8, [x29, #-24]
  40bc5c:	cbnz	x8, 40bc78 <ferror@plt+0xa318>
  40bc60:	ldur	x8, [x29, #-96]
  40bc64:	cbz	x8, 40bc78 <ferror@plt+0xa318>
  40bc68:	ldur	x8, [x29, #-96]
  40bc6c:	stur	x8, [x29, #-24]
  40bc70:	stur	xzr, [x29, #-88]
  40bc74:	b	40ab4c <ferror@plt+0x91ec>
  40bc78:	ldur	x8, [x29, #-104]
  40bc7c:	cbz	x8, 40bcd8 <ferror@plt+0xa378>
  40bc80:	ldurb	w8, [x29, #-115]
  40bc84:	tbnz	w8, #0, 40bcd8 <ferror@plt+0xa378>
  40bc88:	ldur	x8, [x29, #-104]
  40bc8c:	ldrb	w9, [x8]
  40bc90:	cbz	w9, 40bcd8 <ferror@plt+0xa378>
  40bc94:	ldur	x8, [x29, #-88]
  40bc98:	ldur	x9, [x29, #-24]
  40bc9c:	cmp	x8, x9
  40bca0:	b.cs	40bcbc <ferror@plt+0xa35c>  // b.hs, b.nlast
  40bca4:	ldur	x8, [x29, #-104]
  40bca8:	ldrb	w9, [x8]
  40bcac:	ldur	x8, [x29, #-16]
  40bcb0:	ldur	x10, [x29, #-88]
  40bcb4:	add	x8, x8, x10
  40bcb8:	strb	w9, [x8]
  40bcbc:	ldur	x8, [x29, #-88]
  40bcc0:	add	x8, x8, #0x1
  40bcc4:	stur	x8, [x29, #-88]
  40bcc8:	ldur	x8, [x29, #-104]
  40bccc:	add	x8, x8, #0x1
  40bcd0:	stur	x8, [x29, #-104]
  40bcd4:	b	40bc88 <ferror@plt+0xa328>
  40bcd8:	ldur	x8, [x29, #-88]
  40bcdc:	ldur	x9, [x29, #-24]
  40bce0:	cmp	x8, x9
  40bce4:	b.cs	40bcfc <ferror@plt+0xa39c>  // b.hs, b.nlast
  40bce8:	ldur	x8, [x29, #-16]
  40bcec:	ldur	x9, [x29, #-88]
  40bcf0:	add	x8, x8, x9
  40bcf4:	mov	w10, #0x0                   	// #0
  40bcf8:	strb	w10, [x8]
  40bcfc:	ldur	x8, [x29, #-88]
  40bd00:	stur	x8, [x29, #-8]
  40bd04:	b	40bd64 <ferror@plt+0xa404>
  40bd08:	ldur	w8, [x29, #-44]
  40bd0c:	cmp	w8, #0x2
  40bd10:	b.ne	40bd28 <ferror@plt+0xa3c8>  // b.any
  40bd14:	ldurb	w8, [x29, #-113]
  40bd18:	tbnz	w8, #0, 40bd20 <ferror@plt+0xa3c0>
  40bd1c:	b	40bd28 <ferror@plt+0xa3c8>
  40bd20:	mov	w8, #0x4                   	// #4
  40bd24:	stur	w8, [x29, #-44]
  40bd28:	ldur	x0, [x29, #-16]
  40bd2c:	ldur	x1, [x29, #-24]
  40bd30:	ldur	x2, [x29, #-32]
  40bd34:	ldur	x3, [x29, #-40]
  40bd38:	ldur	w4, [x29, #-44]
  40bd3c:	ldur	w8, [x29, #-48]
  40bd40:	and	w5, w8, #0xfffffffd
  40bd44:	ldur	x7, [x29, #-64]
  40bd48:	ldur	x9, [x29, #-72]
  40bd4c:	mov	x10, xzr
  40bd50:	mov	x6, x10
  40bd54:	mov	x10, sp
  40bd58:	str	x9, [x10]
  40bd5c:	bl	40aaa4 <ferror@plt+0x9144>
  40bd60:	stur	x0, [x29, #-8]
  40bd64:	ldur	x0, [x29, #-8]
  40bd68:	ldr	x28, [sp, #288]
  40bd6c:	ldp	x29, x30, [sp, #272]
  40bd70:	add	sp, sp, #0x130
  40bd74:	ret
  40bd78:	sub	sp, sp, #0x30
  40bd7c:	stp	x29, x30, [sp, #32]
  40bd80:	add	x29, sp, #0x20
  40bd84:	mov	x8, xzr
  40bd88:	stur	x0, [x29, #-8]
  40bd8c:	str	x1, [sp, #16]
  40bd90:	str	x2, [sp, #8]
  40bd94:	ldur	x0, [x29, #-8]
  40bd98:	ldr	x1, [sp, #16]
  40bd9c:	ldr	x3, [sp, #8]
  40bda0:	mov	x2, x8
  40bda4:	bl	40bdb4 <ferror@plt+0xa454>
  40bda8:	ldp	x29, x30, [sp, #32]
  40bdac:	add	sp, sp, #0x30
  40bdb0:	ret
  40bdb4:	sub	sp, sp, #0x70
  40bdb8:	stp	x29, x30, [sp, #96]
  40bdbc:	add	x29, sp, #0x60
  40bdc0:	stur	x0, [x29, #-8]
  40bdc4:	stur	x1, [x29, #-16]
  40bdc8:	stur	x2, [x29, #-24]
  40bdcc:	stur	x3, [x29, #-32]
  40bdd0:	ldur	x8, [x29, #-32]
  40bdd4:	cbz	x8, 40bde4 <ferror@plt+0xa484>
  40bdd8:	ldur	x8, [x29, #-32]
  40bddc:	str	x8, [sp, #24]
  40bde0:	b	40bdf0 <ferror@plt+0xa490>
  40bde4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40bde8:	add	x8, x8, #0x310
  40bdec:	str	x8, [sp, #24]
  40bdf0:	ldr	x8, [sp, #24]
  40bdf4:	stur	x8, [x29, #-40]
  40bdf8:	bl	401910 <__errno_location@plt>
  40bdfc:	ldr	w9, [x0]
  40be00:	stur	w9, [x29, #-44]
  40be04:	ldur	x8, [x29, #-40]
  40be08:	ldr	w9, [x8, #4]
  40be0c:	ldur	x8, [x29, #-24]
  40be10:	mov	x10, xzr
  40be14:	mov	w11, #0x1                   	// #1
  40be18:	mov	w12, wzr
  40be1c:	cmp	x8, #0x0
  40be20:	csel	w11, w12, w11, ne  // ne = any
  40be24:	orr	w9, w9, w11
  40be28:	str	w9, [sp, #48]
  40be2c:	ldur	x2, [x29, #-8]
  40be30:	ldur	x3, [x29, #-16]
  40be34:	ldur	x8, [x29, #-40]
  40be38:	ldr	w4, [x8]
  40be3c:	ldr	w5, [sp, #48]
  40be40:	ldur	x8, [x29, #-40]
  40be44:	add	x6, x8, #0x8
  40be48:	ldur	x8, [x29, #-40]
  40be4c:	ldr	x7, [x8, #40]
  40be50:	ldur	x8, [x29, #-40]
  40be54:	ldr	x8, [x8, #48]
  40be58:	mov	x0, x10
  40be5c:	mov	x1, x10
  40be60:	mov	x10, sp
  40be64:	str	x8, [x10]
  40be68:	bl	40aaa4 <ferror@plt+0x9144>
  40be6c:	add	x8, x0, #0x1
  40be70:	str	x8, [sp, #40]
  40be74:	ldr	x0, [sp, #40]
  40be78:	bl	40d384 <ferror@plt+0xba24>
  40be7c:	str	x0, [sp, #32]
  40be80:	ldr	x0, [sp, #32]
  40be84:	ldr	x1, [sp, #40]
  40be88:	ldur	x2, [x29, #-8]
  40be8c:	ldur	x3, [x29, #-16]
  40be90:	ldur	x8, [x29, #-40]
  40be94:	ldr	w4, [x8]
  40be98:	ldr	w5, [sp, #48]
  40be9c:	ldur	x8, [x29, #-40]
  40bea0:	add	x6, x8, #0x8
  40bea4:	ldur	x8, [x29, #-40]
  40bea8:	ldr	x7, [x8, #40]
  40beac:	ldur	x8, [x29, #-40]
  40beb0:	ldr	x8, [x8, #48]
  40beb4:	mov	x10, sp
  40beb8:	str	x8, [x10]
  40bebc:	bl	40aaa4 <ferror@plt+0x9144>
  40bec0:	ldur	w9, [x29, #-44]
  40bec4:	str	w9, [sp, #20]
  40bec8:	bl	401910 <__errno_location@plt>
  40becc:	ldr	w9, [sp, #20]
  40bed0:	str	w9, [x0]
  40bed4:	ldur	x8, [x29, #-24]
  40bed8:	cbz	x8, 40beec <ferror@plt+0xa58c>
  40bedc:	ldr	x8, [sp, #40]
  40bee0:	subs	x8, x8, #0x1
  40bee4:	ldur	x9, [x29, #-24]
  40bee8:	str	x8, [x9]
  40beec:	ldr	x0, [sp, #32]
  40bef0:	ldp	x29, x30, [sp, #96]
  40bef4:	add	sp, sp, #0x70
  40bef8:	ret
  40befc:	sub	sp, sp, #0x30
  40bf00:	stp	x29, x30, [sp, #32]
  40bf04:	add	x29, sp, #0x20
  40bf08:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40bf0c:	add	x8, x8, #0x230
  40bf10:	mov	w9, #0x1                   	// #1
  40bf14:	adrp	x10, 422000 <ferror@plt+0x206a0>
  40bf18:	add	x10, x10, #0x240
  40bf1c:	ldr	x8, [x8]
  40bf20:	stur	x8, [x29, #-8]
  40bf24:	stur	w9, [x29, #-12]
  40bf28:	str	x10, [sp, #8]
  40bf2c:	ldur	w8, [x29, #-12]
  40bf30:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40bf34:	add	x9, x9, #0x238
  40bf38:	ldr	w10, [x9]
  40bf3c:	cmp	w8, w10
  40bf40:	b.ge	40bf70 <ferror@plt+0xa610>  // b.tcont
  40bf44:	ldur	x8, [x29, #-8]
  40bf48:	ldursw	x9, [x29, #-12]
  40bf4c:	mov	x10, #0x10                  	// #16
  40bf50:	mul	x9, x10, x9
  40bf54:	add	x8, x8, x9
  40bf58:	ldr	x0, [x8, #8]
  40bf5c:	bl	401860 <free@plt>
  40bf60:	ldur	w8, [x29, #-12]
  40bf64:	add	w8, w8, #0x1
  40bf68:	stur	w8, [x29, #-12]
  40bf6c:	b	40bf2c <ferror@plt+0xa5cc>
  40bf70:	ldur	x8, [x29, #-8]
  40bf74:	ldr	x8, [x8, #8]
  40bf78:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40bf7c:	add	x9, x9, #0x348
  40bf80:	cmp	x8, x9
  40bf84:	b.eq	40bfac <ferror@plt+0xa64c>  // b.none
  40bf88:	ldur	x8, [x29, #-8]
  40bf8c:	ldr	x0, [x8, #8]
  40bf90:	bl	401860 <free@plt>
  40bf94:	mov	x8, #0x100                 	// #256
  40bf98:	ldr	x9, [sp, #8]
  40bf9c:	str	x8, [x9]
  40bfa0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40bfa4:	add	x8, x8, #0x348
  40bfa8:	str	x8, [x9, #8]
  40bfac:	ldur	x8, [x29, #-8]
  40bfb0:	ldr	x9, [sp, #8]
  40bfb4:	cmp	x8, x9
  40bfb8:	b.eq	40bfd4 <ferror@plt+0xa674>  // b.none
  40bfbc:	ldur	x0, [x29, #-8]
  40bfc0:	bl	401860 <free@plt>
  40bfc4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40bfc8:	add	x8, x8, #0x230
  40bfcc:	ldr	x9, [sp, #8]
  40bfd0:	str	x9, [x8]
  40bfd4:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40bfd8:	add	x8, x8, #0x238
  40bfdc:	mov	w9, #0x1                   	// #1
  40bfe0:	str	w9, [x8]
  40bfe4:	ldp	x29, x30, [sp, #32]
  40bfe8:	add	sp, sp, #0x30
  40bfec:	ret
  40bff0:	sub	sp, sp, #0x20
  40bff4:	stp	x29, x30, [sp, #16]
  40bff8:	add	x29, sp, #0x10
  40bffc:	mov	x2, #0xffffffffffffffff    	// #-1
  40c000:	adrp	x3, 422000 <ferror@plt+0x206a0>
  40c004:	add	x3, x3, #0x310
  40c008:	stur	w0, [x29, #-4]
  40c00c:	str	x1, [sp]
  40c010:	ldur	w0, [x29, #-4]
  40c014:	ldr	x1, [sp]
  40c018:	bl	40c028 <ferror@plt+0xa6c8>
  40c01c:	ldp	x29, x30, [sp, #16]
  40c020:	add	sp, sp, #0x20
  40c024:	ret
  40c028:	sub	sp, sp, #0x90
  40c02c:	stp	x29, x30, [sp, #128]
  40c030:	add	x29, sp, #0x80
  40c034:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40c038:	add	x8, x8, #0x230
  40c03c:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40c040:	add	x9, x9, #0x238
  40c044:	stur	w0, [x29, #-4]
  40c048:	stur	x1, [x29, #-16]
  40c04c:	stur	x2, [x29, #-24]
  40c050:	stur	x3, [x29, #-32]
  40c054:	str	x8, [sp, #32]
  40c058:	str	x9, [sp, #24]
  40c05c:	bl	401910 <__errno_location@plt>
  40c060:	ldr	w10, [x0]
  40c064:	stur	w10, [x29, #-36]
  40c068:	ldr	x8, [sp, #32]
  40c06c:	ldr	x9, [x8]
  40c070:	stur	x9, [x29, #-48]
  40c074:	ldur	w10, [x29, #-4]
  40c078:	cmp	w10, #0x0
  40c07c:	cset	w10, ge  // ge = tcont
  40c080:	tbnz	w10, #0, 40c088 <ferror@plt+0xa728>
  40c084:	bl	4017a0 <abort@plt>
  40c088:	ldr	x8, [sp, #24]
  40c08c:	ldr	w9, [x8]
  40c090:	ldur	w10, [x29, #-4]
  40c094:	cmp	w9, w10
  40c098:	b.gt	40c18c <ferror@plt+0xa82c>
  40c09c:	ldur	x8, [x29, #-48]
  40c0a0:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40c0a4:	add	x9, x9, #0x240
  40c0a8:	cmp	x8, x9
  40c0ac:	cset	w10, eq  // eq = none
  40c0b0:	and	w10, w10, #0x1
  40c0b4:	sturb	w10, [x29, #-49]
  40c0b8:	mov	w10, #0x7ffffffe            	// #2147483646
  40c0bc:	stur	w10, [x29, #-56]
  40c0c0:	ldur	w10, [x29, #-56]
  40c0c4:	ldur	w11, [x29, #-4]
  40c0c8:	cmp	w10, w11
  40c0cc:	b.ge	40c0d4 <ferror@plt+0xa774>  // b.tcont
  40c0d0:	bl	40d4e0 <ferror@plt+0xbb80>
  40c0d4:	ldurb	w8, [x29, #-49]
  40c0d8:	tbnz	w8, #0, 40c0e0 <ferror@plt+0xa780>
  40c0dc:	b	40c0ec <ferror@plt+0xa78c>
  40c0e0:	mov	x8, xzr
  40c0e4:	str	x8, [sp, #16]
  40c0e8:	b	40c0f4 <ferror@plt+0xa794>
  40c0ec:	ldur	x8, [x29, #-48]
  40c0f0:	str	x8, [sp, #16]
  40c0f4:	ldr	x8, [sp, #16]
  40c0f8:	ldur	w9, [x29, #-4]
  40c0fc:	add	w9, w9, #0x1
  40c100:	mov	w10, #0x10                  	// #16
  40c104:	smull	x1, w9, w10
  40c108:	mov	x0, x8
  40c10c:	bl	40d224 <ferror@plt+0xb8c4>
  40c110:	stur	x0, [x29, #-48]
  40c114:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40c118:	add	x8, x8, #0x230
  40c11c:	str	x0, [x8]
  40c120:	ldurb	w9, [x29, #-49]
  40c124:	tbnz	w9, #0, 40c12c <ferror@plt+0xa7cc>
  40c128:	b	40c140 <ferror@plt+0xa7e0>
  40c12c:	ldur	x8, [x29, #-48]
  40c130:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40c134:	add	x9, x9, #0x240
  40c138:	ldr	q0, [x9]
  40c13c:	str	q0, [x8]
  40c140:	ldur	x8, [x29, #-48]
  40c144:	ldr	x9, [sp, #24]
  40c148:	ldrsw	x10, [x9]
  40c14c:	mov	x11, #0x10                  	// #16
  40c150:	mul	x10, x11, x10
  40c154:	add	x0, x8, x10
  40c158:	ldur	w12, [x29, #-4]
  40c15c:	add	w12, w12, #0x1
  40c160:	ldr	w13, [x9]
  40c164:	subs	w12, w12, w13
  40c168:	mov	w13, #0x10                  	// #16
  40c16c:	smull	x2, w12, w13
  40c170:	mov	w12, wzr
  40c174:	mov	w1, w12
  40c178:	bl	401710 <memset@plt>
  40c17c:	ldur	w12, [x29, #-4]
  40c180:	add	w12, w12, #0x1
  40c184:	ldr	x8, [sp, #24]
  40c188:	str	w12, [x8]
  40c18c:	ldur	x8, [x29, #-48]
  40c190:	ldursw	x9, [x29, #-4]
  40c194:	mov	x10, #0x10                  	// #16
  40c198:	mul	x9, x10, x9
  40c19c:	ldr	x8, [x8, x9]
  40c1a0:	str	x8, [sp, #64]
  40c1a4:	ldur	x8, [x29, #-48]
  40c1a8:	ldursw	x9, [x29, #-4]
  40c1ac:	mul	x9, x10, x9
  40c1b0:	add	x8, x8, x9
  40c1b4:	ldr	x8, [x8, #8]
  40c1b8:	str	x8, [sp, #56]
  40c1bc:	ldur	x8, [x29, #-32]
  40c1c0:	ldr	w11, [x8, #4]
  40c1c4:	orr	w11, w11, #0x1
  40c1c8:	str	w11, [sp, #52]
  40c1cc:	ldr	x0, [sp, #56]
  40c1d0:	ldr	x1, [sp, #64]
  40c1d4:	ldur	x2, [x29, #-16]
  40c1d8:	ldur	x3, [x29, #-24]
  40c1dc:	ldur	x8, [x29, #-32]
  40c1e0:	ldr	w4, [x8]
  40c1e4:	ldr	w5, [sp, #52]
  40c1e8:	ldur	x8, [x29, #-32]
  40c1ec:	add	x6, x8, #0x8
  40c1f0:	ldur	x8, [x29, #-32]
  40c1f4:	ldr	x7, [x8, #40]
  40c1f8:	ldur	x8, [x29, #-32]
  40c1fc:	ldr	x8, [x8, #48]
  40c200:	mov	x9, sp
  40c204:	str	x8, [x9]
  40c208:	bl	40aaa4 <ferror@plt+0x9144>
  40c20c:	str	x0, [sp, #40]
  40c210:	ldr	x8, [sp, #64]
  40c214:	ldr	x9, [sp, #40]
  40c218:	cmp	x8, x9
  40c21c:	b.hi	40c2c0 <ferror@plt+0xa960>  // b.pmore
  40c220:	ldr	x8, [sp, #40]
  40c224:	add	x8, x8, #0x1
  40c228:	str	x8, [sp, #64]
  40c22c:	ldur	x9, [x29, #-48]
  40c230:	ldursw	x10, [x29, #-4]
  40c234:	mov	x11, #0x10                  	// #16
  40c238:	mul	x10, x11, x10
  40c23c:	str	x8, [x9, x10]
  40c240:	ldr	x8, [sp, #56]
  40c244:	adrp	x9, 422000 <ferror@plt+0x206a0>
  40c248:	add	x9, x9, #0x348
  40c24c:	cmp	x8, x9
  40c250:	b.eq	40c25c <ferror@plt+0xa8fc>  // b.none
  40c254:	ldr	x0, [sp, #56]
  40c258:	bl	401860 <free@plt>
  40c25c:	ldr	x0, [sp, #64]
  40c260:	bl	40d384 <ferror@plt+0xba24>
  40c264:	str	x0, [sp, #56]
  40c268:	ldur	x8, [x29, #-48]
  40c26c:	ldursw	x9, [x29, #-4]
  40c270:	mov	x10, #0x10                  	// #16
  40c274:	mul	x9, x10, x9
  40c278:	add	x8, x8, x9
  40c27c:	str	x0, [x8, #8]
  40c280:	ldr	x0, [sp, #56]
  40c284:	ldr	x1, [sp, #64]
  40c288:	ldur	x2, [x29, #-16]
  40c28c:	ldur	x3, [x29, #-24]
  40c290:	ldur	x8, [x29, #-32]
  40c294:	ldr	w4, [x8]
  40c298:	ldr	w5, [sp, #52]
  40c29c:	ldur	x8, [x29, #-32]
  40c2a0:	add	x6, x8, #0x8
  40c2a4:	ldur	x8, [x29, #-32]
  40c2a8:	ldr	x7, [x8, #40]
  40c2ac:	ldur	x8, [x29, #-32]
  40c2b0:	ldr	x8, [x8, #48]
  40c2b4:	mov	x9, sp
  40c2b8:	str	x8, [x9]
  40c2bc:	bl	40aaa4 <ferror@plt+0x9144>
  40c2c0:	ldur	w8, [x29, #-36]
  40c2c4:	str	w8, [sp, #12]
  40c2c8:	bl	401910 <__errno_location@plt>
  40c2cc:	ldr	w8, [sp, #12]
  40c2d0:	str	w8, [x0]
  40c2d4:	ldr	x0, [sp, #56]
  40c2d8:	ldp	x29, x30, [sp, #128]
  40c2dc:	add	sp, sp, #0x90
  40c2e0:	ret
  40c2e4:	sub	sp, sp, #0x30
  40c2e8:	stp	x29, x30, [sp, #32]
  40c2ec:	add	x29, sp, #0x20
  40c2f0:	adrp	x3, 422000 <ferror@plt+0x206a0>
  40c2f4:	add	x3, x3, #0x310
  40c2f8:	stur	w0, [x29, #-4]
  40c2fc:	str	x1, [sp, #16]
  40c300:	str	x2, [sp, #8]
  40c304:	ldur	w0, [x29, #-4]
  40c308:	ldr	x1, [sp, #16]
  40c30c:	ldr	x2, [sp, #8]
  40c310:	bl	40c028 <ferror@plt+0xa6c8>
  40c314:	ldp	x29, x30, [sp, #32]
  40c318:	add	sp, sp, #0x30
  40c31c:	ret
  40c320:	sub	sp, sp, #0x20
  40c324:	stp	x29, x30, [sp, #16]
  40c328:	add	x29, sp, #0x10
  40c32c:	mov	w8, wzr
  40c330:	str	x0, [sp, #8]
  40c334:	ldr	x1, [sp, #8]
  40c338:	mov	w0, w8
  40c33c:	bl	40bff0 <ferror@plt+0xa690>
  40c340:	ldp	x29, x30, [sp, #16]
  40c344:	add	sp, sp, #0x20
  40c348:	ret
  40c34c:	sub	sp, sp, #0x20
  40c350:	stp	x29, x30, [sp, #16]
  40c354:	add	x29, sp, #0x10
  40c358:	mov	w8, wzr
  40c35c:	str	x0, [sp, #8]
  40c360:	str	x1, [sp]
  40c364:	ldr	x1, [sp, #8]
  40c368:	ldr	x2, [sp]
  40c36c:	mov	w0, w8
  40c370:	bl	40c2e4 <ferror@plt+0xa984>
  40c374:	ldp	x29, x30, [sp, #16]
  40c378:	add	sp, sp, #0x20
  40c37c:	ret
  40c380:	sub	sp, sp, #0x70
  40c384:	stp	x29, x30, [sp, #96]
  40c388:	add	x29, sp, #0x60
  40c38c:	mov	x8, #0xffffffffffffffff    	// #-1
  40c390:	add	x9, sp, #0x18
  40c394:	stur	w0, [x29, #-4]
  40c398:	stur	w1, [x29, #-8]
  40c39c:	stur	x2, [x29, #-16]
  40c3a0:	ldur	w0, [x29, #-8]
  40c3a4:	str	x8, [sp, #16]
  40c3a8:	mov	x8, x9
  40c3ac:	str	x9, [sp, #8]
  40c3b0:	bl	40c3d4 <ferror@plt+0xaa74>
  40c3b4:	ldur	w0, [x29, #-4]
  40c3b8:	ldur	x1, [x29, #-16]
  40c3bc:	ldr	x2, [sp, #16]
  40c3c0:	ldr	x3, [sp, #8]
  40c3c4:	bl	40c028 <ferror@plt+0xa6c8>
  40c3c8:	ldp	x29, x30, [sp, #96]
  40c3cc:	add	sp, sp, #0x70
  40c3d0:	ret
  40c3d4:	sub	sp, sp, #0x20
  40c3d8:	stp	x29, x30, [sp, #16]
  40c3dc:	add	x29, sp, #0x10
  40c3e0:	mov	x2, #0x38                  	// #56
  40c3e4:	stur	w0, [x29, #-4]
  40c3e8:	mov	x0, x8
  40c3ec:	mov	w9, wzr
  40c3f0:	mov	w1, w9
  40c3f4:	str	x8, [sp]
  40c3f8:	bl	401710 <memset@plt>
  40c3fc:	ldur	w9, [x29, #-4]
  40c400:	cmp	w9, #0xa
  40c404:	b.ne	40c40c <ferror@plt+0xaaac>  // b.any
  40c408:	bl	4017a0 <abort@plt>
  40c40c:	ldur	w8, [x29, #-4]
  40c410:	ldr	x9, [sp]
  40c414:	str	w8, [x9]
  40c418:	ldp	x29, x30, [sp, #16]
  40c41c:	add	sp, sp, #0x20
  40c420:	ret
  40c424:	sub	sp, sp, #0x70
  40c428:	stp	x29, x30, [sp, #96]
  40c42c:	add	x29, sp, #0x60
  40c430:	add	x8, sp, #0x10
  40c434:	stur	w0, [x29, #-4]
  40c438:	stur	w1, [x29, #-8]
  40c43c:	stur	x2, [x29, #-16]
  40c440:	stur	x3, [x29, #-24]
  40c444:	ldur	w0, [x29, #-8]
  40c448:	str	x8, [sp, #8]
  40c44c:	bl	40c3d4 <ferror@plt+0xaa74>
  40c450:	ldur	w0, [x29, #-4]
  40c454:	ldur	x1, [x29, #-16]
  40c458:	ldur	x2, [x29, #-24]
  40c45c:	ldr	x3, [sp, #8]
  40c460:	bl	40c028 <ferror@plt+0xa6c8>
  40c464:	ldp	x29, x30, [sp, #96]
  40c468:	add	sp, sp, #0x70
  40c46c:	ret
  40c470:	sub	sp, sp, #0x20
  40c474:	stp	x29, x30, [sp, #16]
  40c478:	add	x29, sp, #0x10
  40c47c:	mov	w8, wzr
  40c480:	stur	w0, [x29, #-4]
  40c484:	str	x1, [sp]
  40c488:	ldur	w1, [x29, #-4]
  40c48c:	ldr	x2, [sp]
  40c490:	mov	w0, w8
  40c494:	bl	40c380 <ferror@plt+0xaa20>
  40c498:	ldp	x29, x30, [sp, #16]
  40c49c:	add	sp, sp, #0x20
  40c4a0:	ret
  40c4a4:	sub	sp, sp, #0x30
  40c4a8:	stp	x29, x30, [sp, #32]
  40c4ac:	add	x29, sp, #0x20
  40c4b0:	mov	w8, wzr
  40c4b4:	stur	w0, [x29, #-4]
  40c4b8:	str	x1, [sp, #16]
  40c4bc:	str	x2, [sp, #8]
  40c4c0:	ldur	w1, [x29, #-4]
  40c4c4:	ldr	x2, [sp, #16]
  40c4c8:	ldr	x3, [sp, #8]
  40c4cc:	mov	w0, w8
  40c4d0:	bl	40c424 <ferror@plt+0xaac4>
  40c4d4:	ldp	x29, x30, [sp, #32]
  40c4d8:	add	sp, sp, #0x30
  40c4dc:	ret
  40c4e0:	sub	sp, sp, #0x70
  40c4e4:	stp	x29, x30, [sp, #96]
  40c4e8:	add	x29, sp, #0x60
  40c4ec:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40c4f0:	add	x8, x8, #0x310
  40c4f4:	mov	x9, #0x38                  	// #56
  40c4f8:	mov	w10, #0x1                   	// #1
  40c4fc:	mov	w11, wzr
  40c500:	add	x12, sp, #0x10
  40c504:	stur	x0, [x29, #-8]
  40c508:	stur	x1, [x29, #-16]
  40c50c:	sturb	w2, [x29, #-17]
  40c510:	mov	x0, x12
  40c514:	mov	x1, x8
  40c518:	mov	x2, x9
  40c51c:	str	w10, [sp, #12]
  40c520:	str	w11, [sp, #8]
  40c524:	str	x12, [sp]
  40c528:	bl	4015b0 <memcpy@plt>
  40c52c:	ldurb	w1, [x29, #-17]
  40c530:	ldr	x0, [sp]
  40c534:	ldr	w2, [sp, #12]
  40c538:	bl	40a86c <ferror@plt+0x8f0c>
  40c53c:	ldur	x1, [x29, #-8]
  40c540:	ldur	x2, [x29, #-16]
  40c544:	ldr	w10, [sp, #8]
  40c548:	mov	w0, w10
  40c54c:	ldr	x3, [sp]
  40c550:	bl	40c028 <ferror@plt+0xa6c8>
  40c554:	ldp	x29, x30, [sp, #96]
  40c558:	add	sp, sp, #0x70
  40c55c:	ret
  40c560:	sub	sp, sp, #0x20
  40c564:	stp	x29, x30, [sp, #16]
  40c568:	add	x29, sp, #0x10
  40c56c:	mov	x8, #0xffffffffffffffff    	// #-1
  40c570:	str	x0, [sp, #8]
  40c574:	strb	w1, [sp, #7]
  40c578:	ldr	x0, [sp, #8]
  40c57c:	ldrb	w2, [sp, #7]
  40c580:	mov	x1, x8
  40c584:	bl	40c4e0 <ferror@plt+0xab80>
  40c588:	ldp	x29, x30, [sp, #16]
  40c58c:	add	sp, sp, #0x20
  40c590:	ret
  40c594:	sub	sp, sp, #0x20
  40c598:	stp	x29, x30, [sp, #16]
  40c59c:	add	x29, sp, #0x10
  40c5a0:	str	x0, [sp, #8]
  40c5a4:	ldr	x0, [sp, #8]
  40c5a8:	mov	w1, #0x3a                  	// #58
  40c5ac:	bl	40c560 <ferror@plt+0xac00>
  40c5b0:	ldp	x29, x30, [sp, #16]
  40c5b4:	add	sp, sp, #0x20
  40c5b8:	ret
  40c5bc:	sub	sp, sp, #0x20
  40c5c0:	stp	x29, x30, [sp, #16]
  40c5c4:	add	x29, sp, #0x10
  40c5c8:	str	x0, [sp, #8]
  40c5cc:	str	x1, [sp]
  40c5d0:	ldr	x0, [sp, #8]
  40c5d4:	ldr	x1, [sp]
  40c5d8:	mov	w2, #0x3a                  	// #58
  40c5dc:	bl	40c4e0 <ferror@plt+0xab80>
  40c5e0:	ldp	x29, x30, [sp, #16]
  40c5e4:	add	sp, sp, #0x20
  40c5e8:	ret
  40c5ec:	sub	sp, sp, #0xc0
  40c5f0:	stp	x29, x30, [sp, #176]
  40c5f4:	add	x29, sp, #0xb0
  40c5f8:	mov	x8, #0x38                  	// #56
  40c5fc:	mov	w9, #0x1                   	// #1
  40c600:	mov	x10, #0xffffffffffffffff    	// #-1
  40c604:	sub	x11, x29, #0x48
  40c608:	add	x12, sp, #0x30
  40c60c:	stur	w0, [x29, #-4]
  40c610:	stur	w1, [x29, #-8]
  40c614:	stur	x2, [x29, #-16]
  40c618:	ldur	w0, [x29, #-8]
  40c61c:	str	x8, [sp, #40]
  40c620:	mov	x8, x12
  40c624:	str	w9, [sp, #36]
  40c628:	str	x10, [sp, #24]
  40c62c:	str	x11, [sp, #16]
  40c630:	str	x12, [sp, #8]
  40c634:	bl	40c3d4 <ferror@plt+0xaa74>
  40c638:	ldr	x0, [sp, #16]
  40c63c:	ldr	x1, [sp, #8]
  40c640:	ldr	x2, [sp, #40]
  40c644:	bl	4015b0 <memcpy@plt>
  40c648:	ldr	x0, [sp, #16]
  40c64c:	mov	w1, #0x3a                  	// #58
  40c650:	ldr	w2, [sp, #36]
  40c654:	bl	40a86c <ferror@plt+0x8f0c>
  40c658:	ldur	w9, [x29, #-4]
  40c65c:	ldur	x1, [x29, #-16]
  40c660:	mov	w0, w9
  40c664:	ldr	x2, [sp, #24]
  40c668:	ldr	x3, [sp, #16]
  40c66c:	bl	40c028 <ferror@plt+0xa6c8>
  40c670:	ldp	x29, x30, [sp, #176]
  40c674:	add	sp, sp, #0xc0
  40c678:	ret
  40c67c:	sub	sp, sp, #0x30
  40c680:	stp	x29, x30, [sp, #32]
  40c684:	add	x29, sp, #0x20
  40c688:	mov	x4, #0xffffffffffffffff    	// #-1
  40c68c:	stur	w0, [x29, #-4]
  40c690:	str	x1, [sp, #16]
  40c694:	str	x2, [sp, #8]
  40c698:	str	x3, [sp]
  40c69c:	ldur	w0, [x29, #-4]
  40c6a0:	ldr	x1, [sp, #16]
  40c6a4:	ldr	x2, [sp, #8]
  40c6a8:	ldr	x3, [sp]
  40c6ac:	bl	40c6bc <ferror@plt+0xad5c>
  40c6b0:	ldp	x29, x30, [sp, #32]
  40c6b4:	add	sp, sp, #0x30
  40c6b8:	ret
  40c6bc:	sub	sp, sp, #0x80
  40c6c0:	stp	x29, x30, [sp, #112]
  40c6c4:	add	x29, sp, #0x70
  40c6c8:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40c6cc:	add	x8, x8, #0x310
  40c6d0:	mov	x9, #0x38                  	// #56
  40c6d4:	add	x10, sp, #0x10
  40c6d8:	stur	w0, [x29, #-4]
  40c6dc:	stur	x1, [x29, #-16]
  40c6e0:	stur	x2, [x29, #-24]
  40c6e4:	stur	x3, [x29, #-32]
  40c6e8:	stur	x4, [x29, #-40]
  40c6ec:	mov	x0, x10
  40c6f0:	mov	x1, x8
  40c6f4:	mov	x2, x9
  40c6f8:	str	x10, [sp, #8]
  40c6fc:	bl	4015b0 <memcpy@plt>
  40c700:	ldur	x1, [x29, #-16]
  40c704:	ldur	x2, [x29, #-24]
  40c708:	ldr	x0, [sp, #8]
  40c70c:	bl	40a974 <ferror@plt+0x9014>
  40c710:	ldur	w0, [x29, #-4]
  40c714:	ldur	x1, [x29, #-32]
  40c718:	ldur	x2, [x29, #-40]
  40c71c:	ldr	x3, [sp, #8]
  40c720:	bl	40c028 <ferror@plt+0xa6c8>
  40c724:	ldp	x29, x30, [sp, #112]
  40c728:	add	sp, sp, #0x80
  40c72c:	ret
  40c730:	sub	sp, sp, #0x30
  40c734:	stp	x29, x30, [sp, #32]
  40c738:	add	x29, sp, #0x20
  40c73c:	mov	w8, wzr
  40c740:	stur	x0, [x29, #-8]
  40c744:	str	x1, [sp, #16]
  40c748:	str	x2, [sp, #8]
  40c74c:	ldur	x1, [x29, #-8]
  40c750:	ldr	x2, [sp, #16]
  40c754:	ldr	x3, [sp, #8]
  40c758:	mov	w0, w8
  40c75c:	bl	40c67c <ferror@plt+0xad1c>
  40c760:	ldp	x29, x30, [sp, #32]
  40c764:	add	sp, sp, #0x30
  40c768:	ret
  40c76c:	sub	sp, sp, #0x30
  40c770:	stp	x29, x30, [sp, #32]
  40c774:	add	x29, sp, #0x20
  40c778:	mov	w8, wzr
  40c77c:	stur	x0, [x29, #-8]
  40c780:	str	x1, [sp, #16]
  40c784:	str	x2, [sp, #8]
  40c788:	str	x3, [sp]
  40c78c:	ldur	x1, [x29, #-8]
  40c790:	ldr	x2, [sp, #16]
  40c794:	ldr	x3, [sp, #8]
  40c798:	ldr	x4, [sp]
  40c79c:	mov	w0, w8
  40c7a0:	bl	40c6bc <ferror@plt+0xad5c>
  40c7a4:	ldp	x29, x30, [sp, #32]
  40c7a8:	add	sp, sp, #0x30
  40c7ac:	ret
  40c7b0:	sub	sp, sp, #0x30
  40c7b4:	stp	x29, x30, [sp, #32]
  40c7b8:	add	x29, sp, #0x20
  40c7bc:	adrp	x3, 422000 <ferror@plt+0x206a0>
  40c7c0:	add	x3, x3, #0x250
  40c7c4:	stur	w0, [x29, #-4]
  40c7c8:	str	x1, [sp, #16]
  40c7cc:	str	x2, [sp, #8]
  40c7d0:	ldur	w0, [x29, #-4]
  40c7d4:	ldr	x1, [sp, #16]
  40c7d8:	ldr	x2, [sp, #8]
  40c7dc:	bl	40c028 <ferror@plt+0xa6c8>
  40c7e0:	ldp	x29, x30, [sp, #32]
  40c7e4:	add	sp, sp, #0x30
  40c7e8:	ret
  40c7ec:	sub	sp, sp, #0x20
  40c7f0:	stp	x29, x30, [sp, #16]
  40c7f4:	add	x29, sp, #0x10
  40c7f8:	mov	w8, wzr
  40c7fc:	str	x0, [sp, #8]
  40c800:	str	x1, [sp]
  40c804:	ldr	x1, [sp, #8]
  40c808:	ldr	x2, [sp]
  40c80c:	mov	w0, w8
  40c810:	bl	40c7b0 <ferror@plt+0xae50>
  40c814:	ldp	x29, x30, [sp, #16]
  40c818:	add	sp, sp, #0x20
  40c81c:	ret
  40c820:	sub	sp, sp, #0x20
  40c824:	stp	x29, x30, [sp, #16]
  40c828:	add	x29, sp, #0x10
  40c82c:	mov	x2, #0xffffffffffffffff    	// #-1
  40c830:	stur	w0, [x29, #-4]
  40c834:	str	x1, [sp]
  40c838:	ldur	w0, [x29, #-4]
  40c83c:	ldr	x1, [sp]
  40c840:	bl	40c7b0 <ferror@plt+0xae50>
  40c844:	ldp	x29, x30, [sp, #16]
  40c848:	add	sp, sp, #0x20
  40c84c:	ret
  40c850:	sub	sp, sp, #0x20
  40c854:	stp	x29, x30, [sp, #16]
  40c858:	add	x29, sp, #0x10
  40c85c:	mov	w8, wzr
  40c860:	str	x0, [sp, #8]
  40c864:	ldr	x1, [sp, #8]
  40c868:	mov	w0, w8
  40c86c:	bl	40c820 <ferror@plt+0xaec0>
  40c870:	ldp	x29, x30, [sp, #16]
  40c874:	add	sp, sp, #0x20
  40c878:	ret
  40c87c:	sub	sp, sp, #0x40
  40c880:	stp	x29, x30, [sp, #48]
  40c884:	add	x29, sp, #0x30
  40c888:	stur	x0, [x29, #-16]
  40c88c:	stur	w1, [x29, #-20]
  40c890:	ldur	x0, [x29, #-16]
  40c894:	bl	401930 <gettext@plt>
  40c898:	str	x0, [sp, #16]
  40c89c:	ldr	x8, [sp, #16]
  40c8a0:	ldur	x9, [x29, #-16]
  40c8a4:	cmp	x8, x9
  40c8a8:	b.eq	40c8b8 <ferror@plt+0xaf58>  // b.none
  40c8ac:	ldr	x8, [sp, #16]
  40c8b0:	stur	x8, [x29, #-8]
  40c8b4:	b	40c958 <ferror@plt+0xaff8>
  40c8b8:	bl	40ed20 <ferror@plt+0xd3c0>
  40c8bc:	str	x0, [sp, #8]
  40c8c0:	ldr	x0, [sp, #8]
  40c8c4:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40c8c8:	add	x1, x1, #0x6da
  40c8cc:	bl	40eb38 <ferror@plt+0xd1d8>
  40c8d0:	cbnz	w0, 40c8fc <ferror@plt+0xaf9c>
  40c8d4:	ldur	x8, [x29, #-16]
  40c8d8:	ldrb	w9, [x8]
  40c8dc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40c8e0:	add	x8, x8, #0x6e4
  40c8e4:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  40c8e8:	add	x10, x10, #0x6e0
  40c8ec:	cmp	w9, #0x60
  40c8f0:	csel	x8, x10, x8, eq  // eq = none
  40c8f4:	stur	x8, [x29, #-8]
  40c8f8:	b	40c958 <ferror@plt+0xaff8>
  40c8fc:	ldr	x0, [sp, #8]
  40c900:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40c904:	add	x1, x1, #0x6e8
  40c908:	bl	40eb38 <ferror@plt+0xd1d8>
  40c90c:	cbnz	w0, 40c938 <ferror@plt+0xafd8>
  40c910:	ldur	x8, [x29, #-16]
  40c914:	ldrb	w9, [x8]
  40c918:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40c91c:	add	x8, x8, #0x6f4
  40c920:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  40c924:	add	x10, x10, #0x6f0
  40c928:	cmp	w9, #0x60
  40c92c:	csel	x8, x10, x8, eq  // eq = none
  40c930:	stur	x8, [x29, #-8]
  40c934:	b	40c958 <ferror@plt+0xaff8>
  40c938:	ldur	w8, [x29, #-20]
  40c93c:	adrp	x9, 410000 <ferror@plt+0xe6a0>
  40c940:	add	x9, x9, #0x6d8
  40c944:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  40c948:	add	x10, x10, #0x6d4
  40c94c:	cmp	w8, #0x9
  40c950:	csel	x9, x10, x9, eq  // eq = none
  40c954:	stur	x9, [x29, #-8]
  40c958:	ldur	x0, [x29, #-8]
  40c95c:	ldp	x29, x30, [sp, #48]
  40c960:	add	sp, sp, #0x40
  40c964:	ret
  40c968:	sub	sp, sp, #0x20
  40c96c:	stp	x29, x30, [sp, #16]
  40c970:	add	x29, sp, #0x10
  40c974:	mov	w8, wzr
  40c978:	mov	w2, #0x3                   	// #3
  40c97c:	stur	w0, [x29, #-4]
  40c980:	ldur	w0, [x29, #-4]
  40c984:	mov	w1, w8
  40c988:	bl	40e390 <ferror@plt+0xca30>
  40c98c:	ldp	x29, x30, [sp, #16]
  40c990:	add	sp, sp, #0x20
  40c994:	ret
  40c998:	sub	sp, sp, #0x120
  40c99c:	stp	x29, x30, [sp, #256]
  40c9a0:	str	x28, [sp, #272]
  40c9a4:	add	x29, sp, #0x100
  40c9a8:	stur	x0, [x29, #-8]
  40c9ac:	stur	x1, [x29, #-16]
  40c9b0:	stur	x2, [x29, #-24]
  40c9b4:	stur	x3, [x29, #-32]
  40c9b8:	stur	x4, [x29, #-40]
  40c9bc:	stur	x5, [x29, #-48]
  40c9c0:	ldur	x8, [x29, #-16]
  40c9c4:	cbz	x8, 40c9e8 <ferror@plt+0xb088>
  40c9c8:	ldur	x0, [x29, #-8]
  40c9cc:	ldur	x2, [x29, #-16]
  40c9d0:	ldur	x3, [x29, #-24]
  40c9d4:	ldur	x4, [x29, #-32]
  40c9d8:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40c9dc:	add	x1, x1, #0x720
  40c9e0:	bl	401940 <fprintf@plt>
  40c9e4:	b	40ca00 <ferror@plt+0xb0a0>
  40c9e8:	ldur	x0, [x29, #-8]
  40c9ec:	ldur	x2, [x29, #-24]
  40c9f0:	ldur	x3, [x29, #-32]
  40c9f4:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40c9f8:	add	x1, x1, #0x72c
  40c9fc:	bl	401940 <fprintf@plt>
  40ca00:	ldur	x0, [x29, #-8]
  40ca04:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ca08:	add	x8, x8, #0x733
  40ca0c:	stur	x0, [x29, #-56]
  40ca10:	mov	x0, x8
  40ca14:	bl	401930 <gettext@plt>
  40ca18:	ldur	x8, [x29, #-56]
  40ca1c:	stur	x0, [x29, #-64]
  40ca20:	mov	x0, x8
  40ca24:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40ca28:	add	x1, x1, #0x9fe
  40ca2c:	ldur	x2, [x29, #-64]
  40ca30:	mov	w3, #0x7e3                 	// #2019
  40ca34:	bl	401940 <fprintf@plt>
  40ca38:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ca3c:	add	x8, x8, #0x737
  40ca40:	mov	x0, x8
  40ca44:	bl	401930 <gettext@plt>
  40ca48:	ldur	x1, [x29, #-8]
  40ca4c:	bl	4018c0 <fputs_unlocked@plt>
  40ca50:	ldur	x8, [x29, #-48]
  40ca54:	subs	x8, x8, #0x0
  40ca58:	cmp	x8, #0x9
  40ca5c:	stur	x8, [x29, #-72]
  40ca60:	b.hi	40cdc8 <ferror@plt+0xb468>  // b.pmore
  40ca64:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ca68:	add	x8, x8, #0x6f8
  40ca6c:	ldur	x11, [x29, #-72]
  40ca70:	ldrsw	x10, [x8, x11, lsl #2]
  40ca74:	add	x9, x8, x10
  40ca78:	br	x9
  40ca7c:	b	40ce54 <ferror@plt+0xb4f4>
  40ca80:	ldur	x0, [x29, #-8]
  40ca84:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ca88:	add	x8, x8, #0x803
  40ca8c:	stur	x0, [x29, #-80]
  40ca90:	mov	x0, x8
  40ca94:	bl	401930 <gettext@plt>
  40ca98:	ldur	x8, [x29, #-40]
  40ca9c:	ldr	x2, [x8]
  40caa0:	ldur	x8, [x29, #-80]
  40caa4:	stur	x0, [x29, #-88]
  40caa8:	mov	x0, x8
  40caac:	ldur	x1, [x29, #-88]
  40cab0:	bl	401940 <fprintf@plt>
  40cab4:	b	40ce54 <ferror@plt+0xb4f4>
  40cab8:	ldur	x0, [x29, #-8]
  40cabc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cac0:	add	x8, x8, #0x813
  40cac4:	stur	x0, [x29, #-96]
  40cac8:	mov	x0, x8
  40cacc:	bl	401930 <gettext@plt>
  40cad0:	ldur	x8, [x29, #-40]
  40cad4:	ldr	x2, [x8]
  40cad8:	ldur	x8, [x29, #-40]
  40cadc:	ldr	x3, [x8, #8]
  40cae0:	ldur	x8, [x29, #-96]
  40cae4:	stur	x0, [x29, #-104]
  40cae8:	mov	x0, x8
  40caec:	ldur	x1, [x29, #-104]
  40caf0:	bl	401940 <fprintf@plt>
  40caf4:	b	40ce54 <ferror@plt+0xb4f4>
  40caf8:	ldur	x0, [x29, #-8]
  40cafc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cb00:	add	x8, x8, #0x82a
  40cb04:	stur	x0, [x29, #-112]
  40cb08:	mov	x0, x8
  40cb0c:	bl	401930 <gettext@plt>
  40cb10:	ldur	x8, [x29, #-40]
  40cb14:	ldr	x2, [x8]
  40cb18:	ldur	x8, [x29, #-40]
  40cb1c:	ldr	x3, [x8, #8]
  40cb20:	ldur	x8, [x29, #-40]
  40cb24:	ldr	x4, [x8, #16]
  40cb28:	ldur	x8, [x29, #-112]
  40cb2c:	stur	x0, [x29, #-120]
  40cb30:	mov	x0, x8
  40cb34:	ldur	x1, [x29, #-120]
  40cb38:	bl	401940 <fprintf@plt>
  40cb3c:	b	40ce54 <ferror@plt+0xb4f4>
  40cb40:	ldur	x0, [x29, #-8]
  40cb44:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cb48:	add	x8, x8, #0x846
  40cb4c:	str	x0, [sp, #128]
  40cb50:	mov	x0, x8
  40cb54:	bl	401930 <gettext@plt>
  40cb58:	ldur	x8, [x29, #-40]
  40cb5c:	ldr	x2, [x8]
  40cb60:	ldur	x8, [x29, #-40]
  40cb64:	ldr	x3, [x8, #8]
  40cb68:	ldur	x8, [x29, #-40]
  40cb6c:	ldr	x4, [x8, #16]
  40cb70:	ldur	x8, [x29, #-40]
  40cb74:	ldr	x5, [x8, #24]
  40cb78:	ldr	x8, [sp, #128]
  40cb7c:	str	x0, [sp, #120]
  40cb80:	mov	x0, x8
  40cb84:	ldr	x1, [sp, #120]
  40cb88:	bl	401940 <fprintf@plt>
  40cb8c:	b	40ce54 <ferror@plt+0xb4f4>
  40cb90:	ldur	x0, [x29, #-8]
  40cb94:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cb98:	add	x8, x8, #0x866
  40cb9c:	str	x0, [sp, #112]
  40cba0:	mov	x0, x8
  40cba4:	bl	401930 <gettext@plt>
  40cba8:	ldur	x8, [x29, #-40]
  40cbac:	ldr	x2, [x8]
  40cbb0:	ldur	x8, [x29, #-40]
  40cbb4:	ldr	x3, [x8, #8]
  40cbb8:	ldur	x8, [x29, #-40]
  40cbbc:	ldr	x4, [x8, #16]
  40cbc0:	ldur	x8, [x29, #-40]
  40cbc4:	ldr	x5, [x8, #24]
  40cbc8:	ldur	x8, [x29, #-40]
  40cbcc:	ldr	x6, [x8, #32]
  40cbd0:	ldr	x8, [sp, #112]
  40cbd4:	str	x0, [sp, #104]
  40cbd8:	mov	x0, x8
  40cbdc:	ldr	x1, [sp, #104]
  40cbe0:	bl	401940 <fprintf@plt>
  40cbe4:	b	40ce54 <ferror@plt+0xb4f4>
  40cbe8:	ldur	x0, [x29, #-8]
  40cbec:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cbf0:	add	x8, x8, #0x88a
  40cbf4:	str	x0, [sp, #96]
  40cbf8:	mov	x0, x8
  40cbfc:	bl	401930 <gettext@plt>
  40cc00:	ldur	x8, [x29, #-40]
  40cc04:	ldr	x2, [x8]
  40cc08:	ldur	x8, [x29, #-40]
  40cc0c:	ldr	x3, [x8, #8]
  40cc10:	ldur	x8, [x29, #-40]
  40cc14:	ldr	x4, [x8, #16]
  40cc18:	ldur	x8, [x29, #-40]
  40cc1c:	ldr	x5, [x8, #24]
  40cc20:	ldur	x8, [x29, #-40]
  40cc24:	ldr	x6, [x8, #32]
  40cc28:	ldur	x8, [x29, #-40]
  40cc2c:	ldr	x7, [x8, #40]
  40cc30:	ldr	x8, [sp, #96]
  40cc34:	str	x0, [sp, #88]
  40cc38:	mov	x0, x8
  40cc3c:	ldr	x1, [sp, #88]
  40cc40:	bl	401940 <fprintf@plt>
  40cc44:	b	40ce54 <ferror@plt+0xb4f4>
  40cc48:	ldur	x0, [x29, #-8]
  40cc4c:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cc50:	add	x8, x8, #0x8b2
  40cc54:	str	x0, [sp, #80]
  40cc58:	mov	x0, x8
  40cc5c:	bl	401930 <gettext@plt>
  40cc60:	ldur	x8, [x29, #-40]
  40cc64:	ldr	x2, [x8]
  40cc68:	ldur	x8, [x29, #-40]
  40cc6c:	ldr	x3, [x8, #8]
  40cc70:	ldur	x8, [x29, #-40]
  40cc74:	ldr	x4, [x8, #16]
  40cc78:	ldur	x8, [x29, #-40]
  40cc7c:	ldr	x5, [x8, #24]
  40cc80:	ldur	x8, [x29, #-40]
  40cc84:	ldr	x6, [x8, #32]
  40cc88:	ldur	x8, [x29, #-40]
  40cc8c:	ldr	x7, [x8, #40]
  40cc90:	ldur	x8, [x29, #-40]
  40cc94:	ldr	x8, [x8, #48]
  40cc98:	ldr	x9, [sp, #80]
  40cc9c:	str	x0, [sp, #72]
  40cca0:	mov	x0, x9
  40cca4:	ldr	x1, [sp, #72]
  40cca8:	mov	x10, sp
  40ccac:	str	x8, [x10]
  40ccb0:	bl	401940 <fprintf@plt>
  40ccb4:	b	40ce54 <ferror@plt+0xb4f4>
  40ccb8:	ldur	x0, [x29, #-8]
  40ccbc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ccc0:	add	x8, x8, #0x8de
  40ccc4:	str	x0, [sp, #64]
  40ccc8:	mov	x0, x8
  40cccc:	bl	401930 <gettext@plt>
  40ccd0:	ldur	x8, [x29, #-40]
  40ccd4:	ldr	x2, [x8]
  40ccd8:	ldur	x8, [x29, #-40]
  40ccdc:	ldr	x3, [x8, #8]
  40cce0:	ldur	x8, [x29, #-40]
  40cce4:	ldr	x4, [x8, #16]
  40cce8:	ldur	x8, [x29, #-40]
  40ccec:	ldr	x5, [x8, #24]
  40ccf0:	ldur	x8, [x29, #-40]
  40ccf4:	ldr	x6, [x8, #32]
  40ccf8:	ldur	x8, [x29, #-40]
  40ccfc:	ldr	x7, [x8, #40]
  40cd00:	ldur	x8, [x29, #-40]
  40cd04:	ldr	x8, [x8, #48]
  40cd08:	ldur	x9, [x29, #-40]
  40cd0c:	ldr	x9, [x9, #56]
  40cd10:	ldr	x10, [sp, #64]
  40cd14:	str	x0, [sp, #56]
  40cd18:	mov	x0, x10
  40cd1c:	ldr	x1, [sp, #56]
  40cd20:	mov	x11, sp
  40cd24:	str	x8, [x11]
  40cd28:	mov	x8, sp
  40cd2c:	str	x9, [x8, #8]
  40cd30:	bl	401940 <fprintf@plt>
  40cd34:	b	40ce54 <ferror@plt+0xb4f4>
  40cd38:	ldur	x0, [x29, #-8]
  40cd3c:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cd40:	add	x8, x8, #0x90e
  40cd44:	str	x0, [sp, #48]
  40cd48:	mov	x0, x8
  40cd4c:	bl	401930 <gettext@plt>
  40cd50:	ldur	x8, [x29, #-40]
  40cd54:	ldr	x2, [x8]
  40cd58:	ldur	x8, [x29, #-40]
  40cd5c:	ldr	x3, [x8, #8]
  40cd60:	ldur	x8, [x29, #-40]
  40cd64:	ldr	x4, [x8, #16]
  40cd68:	ldur	x8, [x29, #-40]
  40cd6c:	ldr	x5, [x8, #24]
  40cd70:	ldur	x8, [x29, #-40]
  40cd74:	ldr	x6, [x8, #32]
  40cd78:	ldur	x8, [x29, #-40]
  40cd7c:	ldr	x7, [x8, #40]
  40cd80:	ldur	x8, [x29, #-40]
  40cd84:	ldr	x8, [x8, #48]
  40cd88:	ldur	x9, [x29, #-40]
  40cd8c:	ldr	x9, [x9, #56]
  40cd90:	ldur	x10, [x29, #-40]
  40cd94:	ldr	x10, [x10, #64]
  40cd98:	ldr	x11, [sp, #48]
  40cd9c:	str	x0, [sp, #40]
  40cda0:	mov	x0, x11
  40cda4:	ldr	x1, [sp, #40]
  40cda8:	mov	x12, sp
  40cdac:	str	x8, [x12]
  40cdb0:	mov	x8, sp
  40cdb4:	str	x9, [x8, #8]
  40cdb8:	mov	x8, sp
  40cdbc:	str	x10, [x8, #16]
  40cdc0:	bl	401940 <fprintf@plt>
  40cdc4:	b	40ce54 <ferror@plt+0xb4f4>
  40cdc8:	ldur	x0, [x29, #-8]
  40cdcc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40cdd0:	add	x8, x8, #0x942
  40cdd4:	str	x0, [sp, #32]
  40cdd8:	mov	x0, x8
  40cddc:	bl	401930 <gettext@plt>
  40cde0:	ldur	x8, [x29, #-40]
  40cde4:	ldr	x2, [x8]
  40cde8:	ldur	x8, [x29, #-40]
  40cdec:	ldr	x3, [x8, #8]
  40cdf0:	ldur	x8, [x29, #-40]
  40cdf4:	ldr	x4, [x8, #16]
  40cdf8:	ldur	x8, [x29, #-40]
  40cdfc:	ldr	x5, [x8, #24]
  40ce00:	ldur	x8, [x29, #-40]
  40ce04:	ldr	x6, [x8, #32]
  40ce08:	ldur	x8, [x29, #-40]
  40ce0c:	ldr	x7, [x8, #40]
  40ce10:	ldur	x8, [x29, #-40]
  40ce14:	ldr	x8, [x8, #48]
  40ce18:	ldur	x9, [x29, #-40]
  40ce1c:	ldr	x9, [x9, #56]
  40ce20:	ldur	x10, [x29, #-40]
  40ce24:	ldr	x10, [x10, #64]
  40ce28:	ldr	x11, [sp, #32]
  40ce2c:	str	x0, [sp, #24]
  40ce30:	mov	x0, x11
  40ce34:	ldr	x1, [sp, #24]
  40ce38:	mov	x12, sp
  40ce3c:	str	x8, [x12]
  40ce40:	mov	x8, sp
  40ce44:	str	x9, [x8, #8]
  40ce48:	mov	x8, sp
  40ce4c:	str	x10, [x8, #16]
  40ce50:	bl	401940 <fprintf@plt>
  40ce54:	ldr	x28, [sp, #272]
  40ce58:	ldp	x29, x30, [sp, #256]
  40ce5c:	add	sp, sp, #0x120
  40ce60:	ret
  40ce64:	sub	sp, sp, #0x40
  40ce68:	stp	x29, x30, [sp, #48]
  40ce6c:	add	x29, sp, #0x30
  40ce70:	stur	x0, [x29, #-8]
  40ce74:	stur	x1, [x29, #-16]
  40ce78:	str	x2, [sp, #24]
  40ce7c:	str	x3, [sp, #16]
  40ce80:	str	x4, [sp, #8]
  40ce84:	str	xzr, [sp]
  40ce88:	ldr	x8, [sp, #8]
  40ce8c:	ldr	x9, [sp]
  40ce90:	mov	x10, #0x8                   	// #8
  40ce94:	mul	x9, x10, x9
  40ce98:	add	x8, x8, x9
  40ce9c:	ldr	x8, [x8]
  40cea0:	cbz	x8, 40ceb4 <ferror@plt+0xb554>
  40cea4:	ldr	x8, [sp]
  40cea8:	add	x8, x8, #0x1
  40ceac:	str	x8, [sp]
  40ceb0:	b	40ce88 <ferror@plt+0xb528>
  40ceb4:	ldur	x0, [x29, #-8]
  40ceb8:	ldur	x1, [x29, #-16]
  40cebc:	ldr	x2, [sp, #24]
  40cec0:	ldr	x3, [sp, #16]
  40cec4:	ldr	x4, [sp, #8]
  40cec8:	ldr	x5, [sp]
  40cecc:	bl	40c998 <ferror@plt+0xb038>
  40ced0:	ldp	x29, x30, [sp, #48]
  40ced4:	add	sp, sp, #0x40
  40ced8:	ret
  40cedc:	sub	sp, sp, #0xb0
  40cee0:	stp	x29, x30, [sp, #160]
  40cee4:	add	x29, sp, #0xa0
  40cee8:	stur	x0, [x29, #-8]
  40ceec:	stur	x1, [x29, #-16]
  40cef0:	stur	x2, [x29, #-24]
  40cef4:	stur	x3, [x29, #-32]
  40cef8:	stur	xzr, [x29, #-40]
  40cefc:	str	x4, [sp, #32]
  40cf00:	ldur	x8, [x29, #-40]
  40cf04:	mov	w9, #0x0                   	// #0
  40cf08:	cmp	x8, #0xa
  40cf0c:	str	w9, [sp, #28]
  40cf10:	b.cs	40cfa4 <ferror@plt+0xb644>  // b.hs, b.nlast
  40cf14:	ldr	x8, [sp, #32]
  40cf18:	ldrsw	x9, [x8, #24]
  40cf1c:	mov	w10, w9
  40cf20:	cmp	w10, #0x0
  40cf24:	cset	w10, ge  // ge = tcont
  40cf28:	str	x9, [sp, #16]
  40cf2c:	tbnz	w10, #0, 40cf64 <ferror@plt+0xb604>
  40cf30:	ldr	x8, [sp, #16]
  40cf34:	add	w8, w8, #0x8
  40cf38:	ldr	x9, [sp, #32]
  40cf3c:	str	w8, [x9, #24]
  40cf40:	cmp	w8, #0x0
  40cf44:	cset	w8, gt
  40cf48:	tbnz	w8, #0, 40cf64 <ferror@plt+0xb604>
  40cf4c:	ldr	x8, [sp, #32]
  40cf50:	ldr	x9, [x8, #8]
  40cf54:	ldr	x10, [sp, #16]
  40cf58:	add	x9, x9, x10
  40cf5c:	str	x9, [sp, #8]
  40cf60:	b	40cf78 <ferror@plt+0xb618>
  40cf64:	ldr	x8, [sp, #32]
  40cf68:	ldr	x9, [x8]
  40cf6c:	add	x10, x9, #0x8
  40cf70:	str	x10, [x8]
  40cf74:	str	x9, [sp, #8]
  40cf78:	ldr	x8, [sp, #8]
  40cf7c:	ldr	x8, [x8]
  40cf80:	ldur	x9, [x29, #-40]
  40cf84:	mov	x10, #0x8                   	// #8
  40cf88:	mul	x9, x10, x9
  40cf8c:	add	x10, sp, #0x28
  40cf90:	add	x9, x10, x9
  40cf94:	str	x8, [x9]
  40cf98:	cmp	x8, #0x0
  40cf9c:	cset	w11, ne  // ne = any
  40cfa0:	str	w11, [sp, #28]
  40cfa4:	ldr	w8, [sp, #28]
  40cfa8:	tbnz	w8, #0, 40cfb0 <ferror@plt+0xb650>
  40cfac:	b	40cfc0 <ferror@plt+0xb660>
  40cfb0:	ldur	x8, [x29, #-40]
  40cfb4:	add	x8, x8, #0x1
  40cfb8:	stur	x8, [x29, #-40]
  40cfbc:	b	40cf00 <ferror@plt+0xb5a0>
  40cfc0:	ldur	x0, [x29, #-8]
  40cfc4:	ldur	x1, [x29, #-16]
  40cfc8:	ldur	x2, [x29, #-24]
  40cfcc:	ldur	x3, [x29, #-32]
  40cfd0:	ldur	x5, [x29, #-40]
  40cfd4:	add	x4, sp, #0x28
  40cfd8:	bl	40c998 <ferror@plt+0xb038>
  40cfdc:	ldp	x29, x30, [sp, #160]
  40cfe0:	add	sp, sp, #0xb0
  40cfe4:	ret
  40cfe8:	sub	sp, sp, #0x120
  40cfec:	stp	x29, x30, [sp, #256]
  40cff0:	str	x28, [sp, #272]
  40cff4:	add	x29, sp, #0x100
  40cff8:	str	q7, [sp, #112]
  40cffc:	str	q6, [sp, #96]
  40d000:	str	q5, [sp, #80]
  40d004:	str	q4, [sp, #64]
  40d008:	str	q3, [sp, #48]
  40d00c:	str	q2, [sp, #32]
  40d010:	str	q1, [sp, #16]
  40d014:	str	q0, [sp]
  40d018:	str	x7, [sp, #152]
  40d01c:	str	x6, [sp, #144]
  40d020:	str	x5, [sp, #136]
  40d024:	str	x4, [sp, #128]
  40d028:	stur	x0, [x29, #-8]
  40d02c:	stur	x1, [x29, #-16]
  40d030:	stur	x2, [x29, #-24]
  40d034:	stur	x3, [x29, #-32]
  40d038:	mov	w8, #0xffffff80            	// #-128
  40d03c:	stur	w8, [x29, #-36]
  40d040:	mov	w8, #0xffffffe0            	// #-32
  40d044:	stur	w8, [x29, #-40]
  40d048:	mov	x9, sp
  40d04c:	add	x9, x9, #0x80
  40d050:	stur	x9, [x29, #-48]
  40d054:	add	x9, sp, #0x80
  40d058:	add	x9, x9, #0x20
  40d05c:	stur	x9, [x29, #-56]
  40d060:	add	x9, x29, #0x20
  40d064:	stur	x9, [x29, #-64]
  40d068:	ldur	x0, [x29, #-8]
  40d06c:	ldur	x1, [x29, #-16]
  40d070:	ldur	x2, [x29, #-24]
  40d074:	ldur	x3, [x29, #-32]
  40d078:	ldur	q0, [x29, #-64]
  40d07c:	ldur	q1, [x29, #-48]
  40d080:	stur	q1, [x29, #-80]
  40d084:	stur	q0, [x29, #-96]
  40d088:	sub	x4, x29, #0x60
  40d08c:	bl	40cedc <ferror@plt+0xb57c>
  40d090:	ldr	x28, [sp, #272]
  40d094:	ldp	x29, x30, [sp, #256]
  40d098:	add	sp, sp, #0x120
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x40
  40d0a4:	stp	x29, x30, [sp, #48]
  40d0a8:	add	x29, sp, #0x30
  40d0ac:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40d0b0:	add	x0, x0, #0x97e
  40d0b4:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40d0b8:	add	x1, x1, #0x993
  40d0bc:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40d0c0:	add	x8, x8, #0x9a9
  40d0c4:	adrp	x9, 40f000 <ferror@plt+0xd6a0>
  40d0c8:	add	x9, x9, #0x97e
  40d0cc:	adrp	x2, 40f000 <ferror@plt+0xd6a0>
  40d0d0:	add	x2, x2, #0xcc5
  40d0d4:	adrp	x10, 410000 <ferror@plt+0xe6a0>
  40d0d8:	add	x10, x10, #0x9bd
  40d0dc:	adrp	x11, 422000 <ferror@plt+0x206a0>
  40d0e0:	add	x11, x11, #0x2a8
  40d0e4:	stur	x1, [x29, #-8]
  40d0e8:	stur	x8, [x29, #-16]
  40d0ec:	str	x9, [sp, #24]
  40d0f0:	str	x2, [sp, #16]
  40d0f4:	str	x10, [sp, #8]
  40d0f8:	str	x11, [sp]
  40d0fc:	bl	401930 <gettext@plt>
  40d100:	ldur	x1, [x29, #-8]
  40d104:	bl	4018f0 <printf@plt>
  40d108:	ldur	x8, [x29, #-16]
  40d10c:	mov	x0, x8
  40d110:	bl	401930 <gettext@plt>
  40d114:	ldr	x1, [sp, #24]
  40d118:	ldr	x2, [sp, #16]
  40d11c:	bl	4018f0 <printf@plt>
  40d120:	ldr	x8, [sp, #8]
  40d124:	mov	x0, x8
  40d128:	bl	401930 <gettext@plt>
  40d12c:	ldr	x8, [sp]
  40d130:	ldr	x1, [x8]
  40d134:	bl	4018c0 <fputs_unlocked@plt>
  40d138:	ldp	x29, x30, [sp, #48]
  40d13c:	add	sp, sp, #0x40
  40d140:	ret
  40d144:	sub	sp, sp, #0x20
  40d148:	stp	x29, x30, [sp, #16]
  40d14c:	add	x29, sp, #0x10
  40d150:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40d154:	str	x0, [sp, #8]
  40d158:	str	x1, [sp]
  40d15c:	ldr	x9, [sp]
  40d160:	udiv	x8, x8, x9
  40d164:	ldr	x9, [sp, #8]
  40d168:	cmp	x8, x9
  40d16c:	b.cs	40d174 <ferror@plt+0xb814>  // b.hs, b.nlast
  40d170:	bl	40d4e0 <ferror@plt+0xbb80>
  40d174:	ldr	x8, [sp, #8]
  40d178:	ldr	x9, [sp]
  40d17c:	mul	x0, x8, x9
  40d180:	bl	40d190 <ferror@plt+0xb830>
  40d184:	ldp	x29, x30, [sp, #16]
  40d188:	add	sp, sp, #0x20
  40d18c:	ret
  40d190:	sub	sp, sp, #0x20
  40d194:	stp	x29, x30, [sp, #16]
  40d198:	add	x29, sp, #0x10
  40d19c:	str	x0, [sp, #8]
  40d1a0:	ldr	x0, [sp, #8]
  40d1a4:	bl	4016d0 <malloc@plt>
  40d1a8:	str	x0, [sp]
  40d1ac:	ldr	x8, [sp]
  40d1b0:	cbnz	x8, 40d1c0 <ferror@plt+0xb860>
  40d1b4:	ldr	x8, [sp, #8]
  40d1b8:	cbz	x8, 40d1c0 <ferror@plt+0xb860>
  40d1bc:	bl	40d4e0 <ferror@plt+0xbb80>
  40d1c0:	ldr	x0, [sp]
  40d1c4:	ldp	x29, x30, [sp, #16]
  40d1c8:	add	sp, sp, #0x20
  40d1cc:	ret
  40d1d0:	sub	sp, sp, #0x30
  40d1d4:	stp	x29, x30, [sp, #32]
  40d1d8:	add	x29, sp, #0x20
  40d1dc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40d1e0:	stur	x0, [x29, #-8]
  40d1e4:	str	x1, [sp, #16]
  40d1e8:	str	x2, [sp, #8]
  40d1ec:	ldr	x9, [sp, #8]
  40d1f0:	udiv	x8, x8, x9
  40d1f4:	ldr	x9, [sp, #16]
  40d1f8:	cmp	x8, x9
  40d1fc:	b.cs	40d204 <ferror@plt+0xb8a4>  // b.hs, b.nlast
  40d200:	bl	40d4e0 <ferror@plt+0xbb80>
  40d204:	ldur	x0, [x29, #-8]
  40d208:	ldr	x8, [sp, #16]
  40d20c:	ldr	x9, [sp, #8]
  40d210:	mul	x1, x8, x9
  40d214:	bl	40d224 <ferror@plt+0xb8c4>
  40d218:	ldp	x29, x30, [sp, #32]
  40d21c:	add	sp, sp, #0x30
  40d220:	ret
  40d224:	sub	sp, sp, #0x30
  40d228:	stp	x29, x30, [sp, #32]
  40d22c:	add	x29, sp, #0x20
  40d230:	str	x0, [sp, #16]
  40d234:	str	x1, [sp, #8]
  40d238:	ldr	x8, [sp, #8]
  40d23c:	cbnz	x8, 40d25c <ferror@plt+0xb8fc>
  40d240:	ldr	x8, [sp, #16]
  40d244:	cbz	x8, 40d25c <ferror@plt+0xb8fc>
  40d248:	ldr	x0, [sp, #16]
  40d24c:	bl	401860 <free@plt>
  40d250:	mov	x8, xzr
  40d254:	stur	x8, [x29, #-8]
  40d258:	b	40d288 <ferror@plt+0xb928>
  40d25c:	ldr	x0, [sp, #16]
  40d260:	ldr	x1, [sp, #8]
  40d264:	bl	401750 <realloc@plt>
  40d268:	str	x0, [sp, #16]
  40d26c:	ldr	x8, [sp, #16]
  40d270:	cbnz	x8, 40d280 <ferror@plt+0xb920>
  40d274:	ldr	x8, [sp, #8]
  40d278:	cbz	x8, 40d280 <ferror@plt+0xb920>
  40d27c:	bl	40d4e0 <ferror@plt+0xbb80>
  40d280:	ldr	x8, [sp, #16]
  40d284:	stur	x8, [x29, #-8]
  40d288:	ldur	x0, [x29, #-8]
  40d28c:	ldp	x29, x30, [sp, #32]
  40d290:	add	sp, sp, #0x30
  40d294:	ret
  40d298:	sub	sp, sp, #0x30
  40d29c:	stp	x29, x30, [sp, #32]
  40d2a0:	add	x29, sp, #0x20
  40d2a4:	stur	x0, [x29, #-8]
  40d2a8:	str	x1, [sp, #16]
  40d2ac:	str	x2, [sp, #8]
  40d2b0:	ldr	x8, [sp, #16]
  40d2b4:	ldr	x8, [x8]
  40d2b8:	str	x8, [sp]
  40d2bc:	ldur	x8, [x29, #-8]
  40d2c0:	cbnz	x8, 40d31c <ferror@plt+0xb9bc>
  40d2c4:	ldr	x8, [sp]
  40d2c8:	cbnz	x8, 40d2fc <ferror@plt+0xb99c>
  40d2cc:	ldr	x8, [sp, #8]
  40d2d0:	mov	x9, #0x80                  	// #128
  40d2d4:	udiv	x8, x9, x8
  40d2d8:	str	x8, [sp]
  40d2dc:	ldr	x8, [sp]
  40d2e0:	cmp	x8, #0x0
  40d2e4:	cset	w10, ne  // ne = any
  40d2e8:	eor	w10, w10, #0x1
  40d2ec:	and	w10, w10, #0x1
  40d2f0:	ldr	x8, [sp]
  40d2f4:	add	x8, x8, w10, sxtw
  40d2f8:	str	x8, [sp]
  40d2fc:	ldr	x8, [sp, #8]
  40d300:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40d304:	udiv	x8, x9, x8
  40d308:	ldr	x9, [sp]
  40d30c:	cmp	x8, x9
  40d310:	b.cs	40d318 <ferror@plt+0xb9b8>  // b.hs, b.nlast
  40d314:	bl	40d4e0 <ferror@plt+0xbb80>
  40d318:	b	40d358 <ferror@plt+0xb9f8>
  40d31c:	ldr	x8, [sp, #8]
  40d320:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40d324:	movk	x9, #0x5554
  40d328:	udiv	x8, x9, x8
  40d32c:	ldr	x9, [sp]
  40d330:	cmp	x8, x9
  40d334:	b.hi	40d33c <ferror@plt+0xb9dc>  // b.pmore
  40d338:	bl	40d4e0 <ferror@plt+0xbb80>
  40d33c:	ldr	x8, [sp]
  40d340:	mov	x9, #0x2                   	// #2
  40d344:	udiv	x8, x8, x9
  40d348:	add	x8, x8, #0x1
  40d34c:	ldr	x9, [sp]
  40d350:	add	x8, x9, x8
  40d354:	str	x8, [sp]
  40d358:	ldr	x8, [sp]
  40d35c:	ldr	x9, [sp, #16]
  40d360:	str	x8, [x9]
  40d364:	ldur	x0, [x29, #-8]
  40d368:	ldr	x8, [sp]
  40d36c:	ldr	x9, [sp, #8]
  40d370:	mul	x1, x8, x9
  40d374:	bl	40d224 <ferror@plt+0xb8c4>
  40d378:	ldp	x29, x30, [sp, #32]
  40d37c:	add	sp, sp, #0x30
  40d380:	ret
  40d384:	sub	sp, sp, #0x20
  40d388:	stp	x29, x30, [sp, #16]
  40d38c:	add	x29, sp, #0x10
  40d390:	str	x0, [sp, #8]
  40d394:	ldr	x0, [sp, #8]
  40d398:	bl	40d190 <ferror@plt+0xb830>
  40d39c:	ldp	x29, x30, [sp, #16]
  40d3a0:	add	sp, sp, #0x20
  40d3a4:	ret
  40d3a8:	sub	sp, sp, #0x20
  40d3ac:	stp	x29, x30, [sp, #16]
  40d3b0:	add	x29, sp, #0x10
  40d3b4:	mov	x2, #0x1                   	// #1
  40d3b8:	str	x0, [sp, #8]
  40d3bc:	str	x1, [sp]
  40d3c0:	ldr	x0, [sp, #8]
  40d3c4:	ldr	x1, [sp]
  40d3c8:	bl	40d298 <ferror@plt+0xb938>
  40d3cc:	ldp	x29, x30, [sp, #16]
  40d3d0:	add	sp, sp, #0x20
  40d3d4:	ret
  40d3d8:	sub	sp, sp, #0x20
  40d3dc:	stp	x29, x30, [sp, #16]
  40d3e0:	add	x29, sp, #0x10
  40d3e4:	str	x0, [sp, #8]
  40d3e8:	ldr	x0, [sp, #8]
  40d3ec:	bl	40d190 <ferror@plt+0xb830>
  40d3f0:	ldr	x2, [sp, #8]
  40d3f4:	str	x0, [sp]
  40d3f8:	mov	w8, wzr
  40d3fc:	mov	w1, w8
  40d400:	bl	401710 <memset@plt>
  40d404:	ldr	x0, [sp]
  40d408:	ldp	x29, x30, [sp, #16]
  40d40c:	add	sp, sp, #0x20
  40d410:	ret
  40d414:	sub	sp, sp, #0x30
  40d418:	stp	x29, x30, [sp, #32]
  40d41c:	add	x29, sp, #0x20
  40d420:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40d424:	stur	x0, [x29, #-8]
  40d428:	str	x1, [sp, #16]
  40d42c:	ldr	x9, [sp, #16]
  40d430:	udiv	x8, x8, x9
  40d434:	ldur	x9, [x29, #-8]
  40d438:	cmp	x8, x9
  40d43c:	b.cc	40d454 <ferror@plt+0xbaf4>  // b.lo, b.ul, b.last
  40d440:	ldur	x0, [x29, #-8]
  40d444:	ldr	x1, [sp, #16]
  40d448:	bl	401740 <calloc@plt>
  40d44c:	str	x0, [sp, #8]
  40d450:	cbnz	x0, 40d458 <ferror@plt+0xbaf8>
  40d454:	bl	40d4e0 <ferror@plt+0xbb80>
  40d458:	ldr	x0, [sp, #8]
  40d45c:	ldp	x29, x30, [sp, #32]
  40d460:	add	sp, sp, #0x30
  40d464:	ret
  40d468:	sub	sp, sp, #0x30
  40d46c:	stp	x29, x30, [sp, #32]
  40d470:	add	x29, sp, #0x20
  40d474:	stur	x0, [x29, #-8]
  40d478:	str	x1, [sp, #16]
  40d47c:	ldr	x0, [sp, #16]
  40d480:	bl	40d190 <ferror@plt+0xb830>
  40d484:	ldur	x1, [x29, #-8]
  40d488:	ldr	x2, [sp, #16]
  40d48c:	str	x0, [sp, #8]
  40d490:	bl	4015b0 <memcpy@plt>
  40d494:	ldr	x0, [sp, #8]
  40d498:	ldp	x29, x30, [sp, #32]
  40d49c:	add	sp, sp, #0x30
  40d4a0:	ret
  40d4a4:	sub	sp, sp, #0x20
  40d4a8:	stp	x29, x30, [sp, #16]
  40d4ac:	add	x29, sp, #0x10
  40d4b0:	str	x0, [sp, #8]
  40d4b4:	ldr	x0, [sp, #8]
  40d4b8:	ldr	x8, [sp, #8]
  40d4bc:	str	x0, [sp]
  40d4c0:	mov	x0, x8
  40d4c4:	bl	4015f0 <strlen@plt>
  40d4c8:	add	x1, x0, #0x1
  40d4cc:	ldr	x0, [sp]
  40d4d0:	bl	40d468 <ferror@plt+0xbb08>
  40d4d4:	ldp	x29, x30, [sp, #16]
  40d4d8:	add	sp, sp, #0x20
  40d4dc:	ret
  40d4e0:	sub	sp, sp, #0x30
  40d4e4:	stp	x29, x30, [sp, #32]
  40d4e8:	add	x29, sp, #0x20
  40d4ec:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40d4f0:	add	x8, x8, #0x228
  40d4f4:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40d4f8:	add	x0, x0, #0xa2d
  40d4fc:	mov	w9, wzr
  40d500:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  40d504:	add	x2, x2, #0x384
  40d508:	ldr	w10, [x8]
  40d50c:	stur	w9, [x29, #-4]
  40d510:	str	x2, [sp, #16]
  40d514:	str	w10, [sp, #12]
  40d518:	bl	401930 <gettext@plt>
  40d51c:	ldr	w9, [sp, #12]
  40d520:	str	x0, [sp]
  40d524:	mov	w0, w9
  40d528:	ldur	w1, [x29, #-4]
  40d52c:	ldr	x2, [sp, #16]
  40d530:	ldr	x3, [sp]
  40d534:	bl	401620 <error@plt>
  40d538:	bl	4017a0 <abort@plt>
  40d53c:	sub	sp, sp, #0x70
  40d540:	stp	x29, x30, [sp, #96]
  40d544:	add	x29, sp, #0x60
  40d548:	mov	x8, xzr
  40d54c:	add	x9, sp, #0x20
  40d550:	stur	x0, [x29, #-8]
  40d554:	stur	w1, [x29, #-12]
  40d558:	stur	x2, [x29, #-24]
  40d55c:	stur	x3, [x29, #-32]
  40d560:	stur	x4, [x29, #-40]
  40d564:	str	x5, [sp, #48]
  40d568:	str	w6, [sp, #44]
  40d56c:	ldur	x0, [x29, #-8]
  40d570:	ldur	w2, [x29, #-12]
  40d574:	ldur	x4, [x29, #-40]
  40d578:	mov	x1, x8
  40d57c:	mov	x3, x9
  40d580:	bl	40dce4 <ferror@plt+0xc384>
  40d584:	str	w0, [sp, #40]
  40d588:	ldr	w10, [sp, #40]
  40d58c:	cbnz	w10, 40d5e8 <ferror@plt+0xbc88>
  40d590:	ldr	x8, [sp, #32]
  40d594:	ldur	x9, [x29, #-24]
  40d598:	cmp	x8, x9
  40d59c:	b.cc	40d5b0 <ferror@plt+0xbc50>  // b.lo, b.ul, b.last
  40d5a0:	ldur	x8, [x29, #-32]
  40d5a4:	ldr	x9, [sp, #32]
  40d5a8:	cmp	x8, x9
  40d5ac:	b.cs	40d5e4 <ferror@plt+0xbc84>  // b.hs, b.nlast
  40d5b0:	mov	w8, #0x1                   	// #1
  40d5b4:	str	w8, [sp, #40]
  40d5b8:	ldr	x9, [sp, #32]
  40d5bc:	mov	x10, #0x3fffffff            	// #1073741823
  40d5c0:	cmp	x9, x10
  40d5c4:	b.ls	40d5d8 <ferror@plt+0xbc78>  // b.plast
  40d5c8:	bl	401910 <__errno_location@plt>
  40d5cc:	mov	w8, #0x4b                  	// #75
  40d5d0:	str	w8, [x0]
  40d5d4:	b	40d5e4 <ferror@plt+0xbc84>
  40d5d8:	bl	401910 <__errno_location@plt>
  40d5dc:	mov	w8, #0x22                  	// #34
  40d5e0:	str	w8, [x0]
  40d5e4:	b	40d618 <ferror@plt+0xbcb8>
  40d5e8:	ldr	w8, [sp, #40]
  40d5ec:	cmp	w8, #0x1
  40d5f0:	b.ne	40d604 <ferror@plt+0xbca4>  // b.any
  40d5f4:	bl	401910 <__errno_location@plt>
  40d5f8:	mov	w8, #0x4b                  	// #75
  40d5fc:	str	w8, [x0]
  40d600:	b	40d618 <ferror@plt+0xbcb8>
  40d604:	ldr	w8, [sp, #40]
  40d608:	cmp	w8, #0x3
  40d60c:	b.ne	40d618 <ferror@plt+0xbcb8>  // b.any
  40d610:	bl	401910 <__errno_location@plt>
  40d614:	str	wzr, [x0]
  40d618:	ldr	w8, [sp, #40]
  40d61c:	cbz	w8, 40d6a8 <ferror@plt+0xbd48>
  40d620:	ldr	w8, [sp, #44]
  40d624:	cbz	w8, 40d634 <ferror@plt+0xbcd4>
  40d628:	ldr	w8, [sp, #44]
  40d62c:	str	w8, [sp, #28]
  40d630:	b	40d63c <ferror@plt+0xbcdc>
  40d634:	mov	w8, #0x1                   	// #1
  40d638:	str	w8, [sp, #28]
  40d63c:	ldr	w8, [sp, #28]
  40d640:	str	w8, [sp, #24]
  40d644:	bl	401910 <__errno_location@plt>
  40d648:	ldr	w8, [x0]
  40d64c:	cmp	w8, #0x16
  40d650:	b.ne	40d660 <ferror@plt+0xbd00>  // b.any
  40d654:	mov	w8, wzr
  40d658:	str	w8, [sp, #20]
  40d65c:	b	40d66c <ferror@plt+0xbd0c>
  40d660:	bl	401910 <__errno_location@plt>
  40d664:	ldr	w8, [x0]
  40d668:	str	w8, [sp, #20]
  40d66c:	ldr	w8, [sp, #20]
  40d670:	ldr	x3, [sp, #48]
  40d674:	ldur	x0, [x29, #-8]
  40d678:	str	w8, [sp, #16]
  40d67c:	str	x3, [sp, #8]
  40d680:	bl	40c850 <ferror@plt+0xaef0>
  40d684:	ldr	w8, [sp, #24]
  40d688:	str	x0, [sp]
  40d68c:	mov	w0, w8
  40d690:	ldr	w1, [sp, #16]
  40d694:	adrp	x2, 410000 <ferror@plt+0xe6a0>
  40d698:	add	x2, x2, #0x393
  40d69c:	ldr	x3, [sp, #8]
  40d6a0:	ldr	x4, [sp]
  40d6a4:	bl	401620 <error@plt>
  40d6a8:	ldr	x0, [sp, #32]
  40d6ac:	ldp	x29, x30, [sp, #96]
  40d6b0:	add	sp, sp, #0x70
  40d6b4:	ret
  40d6b8:	sub	sp, sp, #0x40
  40d6bc:	stp	x29, x30, [sp, #48]
  40d6c0:	add	x29, sp, #0x30
  40d6c4:	mov	w8, #0xa                   	// #10
  40d6c8:	stur	x0, [x29, #-8]
  40d6cc:	stur	x1, [x29, #-16]
  40d6d0:	str	x2, [sp, #24]
  40d6d4:	str	x3, [sp, #16]
  40d6d8:	str	x4, [sp, #8]
  40d6dc:	str	w5, [sp, #4]
  40d6e0:	ldur	x0, [x29, #-8]
  40d6e4:	ldur	x2, [x29, #-16]
  40d6e8:	ldr	x3, [sp, #24]
  40d6ec:	ldr	x4, [sp, #16]
  40d6f0:	ldr	x5, [sp, #8]
  40d6f4:	ldr	w6, [sp, #4]
  40d6f8:	mov	w1, w8
  40d6fc:	bl	40d53c <ferror@plt+0xbbdc>
  40d700:	ldp	x29, x30, [sp, #48]
  40d704:	add	sp, sp, #0x40
  40d708:	ret
  40d70c:	sub	sp, sp, #0x90
  40d710:	stp	x29, x30, [sp, #128]
  40d714:	add	x29, sp, #0x80
  40d718:	mov	w8, wzr
  40d71c:	stur	x0, [x29, #-16]
  40d720:	stur	x1, [x29, #-24]
  40d724:	stur	w2, [x29, #-28]
  40d728:	stur	x3, [x29, #-40]
  40d72c:	stur	x4, [x29, #-48]
  40d730:	str	wzr, [sp, #52]
  40d734:	ldur	w9, [x29, #-28]
  40d738:	cmp	w8, w9
  40d73c:	cset	w8, gt
  40d740:	tbnz	w8, #0, 40d754 <ferror@plt+0xbdf4>
  40d744:	ldur	w8, [x29, #-28]
  40d748:	cmp	w8, #0x24
  40d74c:	b.gt	40d754 <ferror@plt+0xbdf4>
  40d750:	b	40d774 <ferror@plt+0xbe14>
  40d754:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40d758:	add	x0, x0, #0xb18
  40d75c:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40d760:	add	x1, x1, #0xb3e
  40d764:	mov	w2, #0x54                  	// #84
  40d768:	adrp	x3, 410000 <ferror@plt+0xe6a0>
  40d76c:	add	x3, x3, #0xb4e
  40d770:	bl	401900 <__assert_fail@plt>
  40d774:	ldur	x8, [x29, #-24]
  40d778:	cbz	x8, 40d788 <ferror@plt+0xbe28>
  40d77c:	ldur	x8, [x29, #-24]
  40d780:	str	x8, [sp, #16]
  40d784:	b	40d790 <ferror@plt+0xbe30>
  40d788:	sub	x8, x29, #0x38
  40d78c:	str	x8, [sp, #16]
  40d790:	ldr	x8, [sp, #16]
  40d794:	str	x8, [sp, #64]
  40d798:	bl	401910 <__errno_location@plt>
  40d79c:	str	wzr, [x0]
  40d7a0:	ldur	x8, [x29, #-16]
  40d7a4:	str	x8, [sp, #40]
  40d7a8:	ldr	x8, [sp, #40]
  40d7ac:	ldrb	w9, [x8]
  40d7b0:	strb	w9, [sp, #39]
  40d7b4:	bl	401820 <__ctype_b_loc@plt>
  40d7b8:	ldr	x8, [x0]
  40d7bc:	ldrb	w9, [sp, #39]
  40d7c0:	ldrh	w9, [x8, w9, sxtw #1]
  40d7c4:	and	w9, w9, #0x2000
  40d7c8:	cbz	w9, 40d7e4 <ferror@plt+0xbe84>
  40d7cc:	ldr	x8, [sp, #40]
  40d7d0:	add	x9, x8, #0x1
  40d7d4:	str	x9, [sp, #40]
  40d7d8:	ldrb	w10, [x8, #1]
  40d7dc:	strb	w10, [sp, #39]
  40d7e0:	b	40d7b4 <ferror@plt+0xbe54>
  40d7e4:	ldrb	w8, [sp, #39]
  40d7e8:	cmp	w8, #0x2d
  40d7ec:	b.ne	40d7fc <ferror@plt+0xbe9c>  // b.any
  40d7f0:	mov	w8, #0x4                   	// #4
  40d7f4:	stur	w8, [x29, #-4]
  40d7f8:	b	40dc18 <ferror@plt+0xc2b8>
  40d7fc:	ldur	x0, [x29, #-16]
  40d800:	ldr	x1, [sp, #64]
  40d804:	ldur	w2, [x29, #-28]
  40d808:	bl	4015e0 <strtoul@plt>
  40d80c:	str	x0, [sp, #56]
  40d810:	ldr	x8, [sp, #64]
  40d814:	ldr	x8, [x8]
  40d818:	ldur	x9, [x29, #-16]
  40d81c:	cmp	x8, x9
  40d820:	b.ne	40d870 <ferror@plt+0xbf10>  // b.any
  40d824:	ldur	x8, [x29, #-48]
  40d828:	cbz	x8, 40d860 <ferror@plt+0xbf00>
  40d82c:	ldr	x8, [sp, #64]
  40d830:	ldr	x8, [x8]
  40d834:	ldrb	w9, [x8]
  40d838:	cbz	w9, 40d860 <ferror@plt+0xbf00>
  40d83c:	ldur	x0, [x29, #-48]
  40d840:	ldr	x8, [sp, #64]
  40d844:	ldr	x8, [x8]
  40d848:	ldrb	w1, [x8]
  40d84c:	bl	401880 <strchr@plt>
  40d850:	cbz	x0, 40d860 <ferror@plt+0xbf00>
  40d854:	mov	x8, #0x1                   	// #1
  40d858:	str	x8, [sp, #56]
  40d85c:	b	40d86c <ferror@plt+0xbf0c>
  40d860:	mov	w8, #0x4                   	// #4
  40d864:	stur	w8, [x29, #-4]
  40d868:	b	40dc18 <ferror@plt+0xc2b8>
  40d86c:	b	40d8a0 <ferror@plt+0xbf40>
  40d870:	bl	401910 <__errno_location@plt>
  40d874:	ldr	w8, [x0]
  40d878:	cbz	w8, 40d8a0 <ferror@plt+0xbf40>
  40d87c:	bl	401910 <__errno_location@plt>
  40d880:	ldr	w8, [x0]
  40d884:	cmp	w8, #0x22
  40d888:	b.eq	40d898 <ferror@plt+0xbf38>  // b.none
  40d88c:	mov	w8, #0x4                   	// #4
  40d890:	stur	w8, [x29, #-4]
  40d894:	b	40dc18 <ferror@plt+0xc2b8>
  40d898:	mov	w8, #0x1                   	// #1
  40d89c:	str	w8, [sp, #52]
  40d8a0:	ldur	x8, [x29, #-48]
  40d8a4:	cbnz	x8, 40d8c0 <ferror@plt+0xbf60>
  40d8a8:	ldr	x8, [sp, #56]
  40d8ac:	ldur	x9, [x29, #-40]
  40d8b0:	str	x8, [x9]
  40d8b4:	ldr	w10, [sp, #52]
  40d8b8:	stur	w10, [x29, #-4]
  40d8bc:	b	40dc18 <ferror@plt+0xc2b8>
  40d8c0:	ldr	x8, [sp, #64]
  40d8c4:	ldr	x8, [x8]
  40d8c8:	ldrb	w9, [x8]
  40d8cc:	cbz	w9, 40dc04 <ferror@plt+0xc2a4>
  40d8d0:	mov	w8, #0x400                 	// #1024
  40d8d4:	str	w8, [sp, #32]
  40d8d8:	mov	w8, #0x1                   	// #1
  40d8dc:	str	w8, [sp, #28]
  40d8e0:	ldur	x0, [x29, #-48]
  40d8e4:	ldr	x9, [sp, #64]
  40d8e8:	ldr	x9, [x9]
  40d8ec:	ldrb	w1, [x9]
  40d8f0:	bl	401880 <strchr@plt>
  40d8f4:	cbnz	x0, 40d914 <ferror@plt+0xbfb4>
  40d8f8:	ldr	x8, [sp, #56]
  40d8fc:	ldur	x9, [x29, #-40]
  40d900:	str	x8, [x9]
  40d904:	ldr	w10, [sp, #52]
  40d908:	orr	w10, w10, #0x2
  40d90c:	stur	w10, [x29, #-4]
  40d910:	b	40dc18 <ferror@plt+0xc2b8>
  40d914:	ldr	x8, [sp, #64]
  40d918:	ldr	x8, [x8]
  40d91c:	ldrb	w9, [x8]
  40d920:	cmp	w9, #0x45
  40d924:	str	w9, [sp, #12]
  40d928:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d92c:	b	40d930 <ferror@plt+0xbfd0>
  40d930:	ldr	w8, [sp, #12]
  40d934:	cmp	w8, #0x47
  40d938:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d93c:	b	40d940 <ferror@plt+0xbfe0>
  40d940:	ldr	w8, [sp, #12]
  40d944:	cmp	w8, #0x4b
  40d948:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d94c:	b	40d950 <ferror@plt+0xbff0>
  40d950:	ldr	w8, [sp, #12]
  40d954:	cmp	w8, #0x4d
  40d958:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d95c:	b	40d960 <ferror@plt+0xc000>
  40d960:	ldr	w8, [sp, #12]
  40d964:	cmp	w8, #0x50
  40d968:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d96c:	b	40d970 <ferror@plt+0xc010>
  40d970:	ldr	w8, [sp, #12]
  40d974:	cmp	w8, #0x54
  40d978:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d97c:	b	40d980 <ferror@plt+0xc020>
  40d980:	ldr	w8, [sp, #12]
  40d984:	subs	w9, w8, #0x59
  40d988:	cmp	w9, #0x1
  40d98c:	b.ls	40d9dc <ferror@plt+0xc07c>  // b.plast
  40d990:	b	40d994 <ferror@plt+0xc034>
  40d994:	ldr	w8, [sp, #12]
  40d998:	cmp	w8, #0x67
  40d99c:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d9a0:	b	40d9a4 <ferror@plt+0xc044>
  40d9a4:	ldr	w8, [sp, #12]
  40d9a8:	cmp	w8, #0x6b
  40d9ac:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d9b0:	b	40d9b4 <ferror@plt+0xc054>
  40d9b4:	ldr	w8, [sp, #12]
  40d9b8:	cmp	w8, #0x6d
  40d9bc:	b.eq	40d9dc <ferror@plt+0xc07c>  // b.none
  40d9c0:	b	40d9c4 <ferror@plt+0xc064>
  40d9c4:	ldr	w8, [sp, #12]
  40d9c8:	cmp	w8, #0x74
  40d9cc:	cset	w9, eq  // eq = none
  40d9d0:	eor	w9, w9, #0x1
  40d9d4:	tbnz	w9, #0, 40da68 <ferror@plt+0xc108>
  40d9d8:	b	40d9dc <ferror@plt+0xc07c>
  40d9dc:	ldur	x0, [x29, #-48]
  40d9e0:	mov	w1, #0x30                  	// #48
  40d9e4:	bl	401880 <strchr@plt>
  40d9e8:	cbz	x0, 40da68 <ferror@plt+0xc108>
  40d9ec:	ldr	x8, [sp, #64]
  40d9f0:	ldr	x8, [x8]
  40d9f4:	ldrb	w9, [x8, #1]
  40d9f8:	cmp	w9, #0x42
  40d9fc:	str	w9, [sp, #8]
  40da00:	b.eq	40da54 <ferror@plt+0xc0f4>  // b.none
  40da04:	b	40da08 <ferror@plt+0xc0a8>
  40da08:	ldr	w8, [sp, #8]
  40da0c:	cmp	w8, #0x44
  40da10:	b.eq	40da54 <ferror@plt+0xc0f4>  // b.none
  40da14:	b	40da18 <ferror@plt+0xc0b8>
  40da18:	ldr	w8, [sp, #8]
  40da1c:	cmp	w8, #0x69
  40da20:	cset	w9, eq  // eq = none
  40da24:	eor	w9, w9, #0x1
  40da28:	tbnz	w9, #0, 40da68 <ferror@plt+0xc108>
  40da2c:	b	40da30 <ferror@plt+0xc0d0>
  40da30:	ldr	x8, [sp, #64]
  40da34:	ldr	x8, [x8]
  40da38:	ldrb	w9, [x8, #2]
  40da3c:	cmp	w9, #0x42
  40da40:	b.ne	40da50 <ferror@plt+0xc0f0>  // b.any
  40da44:	ldr	w8, [sp, #28]
  40da48:	add	w8, w8, #0x2
  40da4c:	str	w8, [sp, #28]
  40da50:	b	40da68 <ferror@plt+0xc108>
  40da54:	mov	w8, #0x3e8                 	// #1000
  40da58:	str	w8, [sp, #32]
  40da5c:	ldr	w8, [sp, #28]
  40da60:	add	w8, w8, #0x1
  40da64:	str	w8, [sp, #28]
  40da68:	ldr	x8, [sp, #64]
  40da6c:	ldr	x8, [x8]
  40da70:	ldrb	w9, [x8]
  40da74:	subs	w9, w9, #0x42
  40da78:	mov	w8, w9
  40da7c:	ubfx	x8, x8, #0, #32
  40da80:	cmp	x8, #0x35
  40da84:	str	x8, [sp]
  40da88:	b.hi	40dba8 <ferror@plt+0xc248>  // b.pmore
  40da8c:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40da90:	add	x8, x8, #0xa40
  40da94:	ldr	x11, [sp]
  40da98:	ldrsw	x10, [x8, x11, lsl #2]
  40da9c:	add	x9, x8, x10
  40daa0:	br	x9
  40daa4:	add	x0, sp, #0x38
  40daa8:	mov	w1, #0x200                 	// #512
  40daac:	bl	40dc28 <ferror@plt+0xc2c8>
  40dab0:	str	w0, [sp, #24]
  40dab4:	b	40dbc4 <ferror@plt+0xc264>
  40dab8:	add	x0, sp, #0x38
  40dabc:	mov	w1, #0x400                 	// #1024
  40dac0:	bl	40dc28 <ferror@plt+0xc2c8>
  40dac4:	str	w0, [sp, #24]
  40dac8:	b	40dbc4 <ferror@plt+0xc264>
  40dacc:	str	wzr, [sp, #24]
  40dad0:	b	40dbc4 <ferror@plt+0xc264>
  40dad4:	ldr	w1, [sp, #32]
  40dad8:	add	x0, sp, #0x38
  40dadc:	mov	w2, #0x6                   	// #6
  40dae0:	bl	40dc8c <ferror@plt+0xc32c>
  40dae4:	str	w0, [sp, #24]
  40dae8:	b	40dbc4 <ferror@plt+0xc264>
  40daec:	ldr	w1, [sp, #32]
  40daf0:	add	x0, sp, #0x38
  40daf4:	mov	w2, #0x3                   	// #3
  40daf8:	bl	40dc8c <ferror@plt+0xc32c>
  40dafc:	str	w0, [sp, #24]
  40db00:	b	40dbc4 <ferror@plt+0xc264>
  40db04:	ldr	w1, [sp, #32]
  40db08:	add	x0, sp, #0x38
  40db0c:	mov	w2, #0x1                   	// #1
  40db10:	bl	40dc8c <ferror@plt+0xc32c>
  40db14:	str	w0, [sp, #24]
  40db18:	b	40dbc4 <ferror@plt+0xc264>
  40db1c:	ldr	w1, [sp, #32]
  40db20:	add	x0, sp, #0x38
  40db24:	mov	w2, #0x2                   	// #2
  40db28:	bl	40dc8c <ferror@plt+0xc32c>
  40db2c:	str	w0, [sp, #24]
  40db30:	b	40dbc4 <ferror@plt+0xc264>
  40db34:	ldr	w1, [sp, #32]
  40db38:	add	x0, sp, #0x38
  40db3c:	mov	w2, #0x5                   	// #5
  40db40:	bl	40dc8c <ferror@plt+0xc32c>
  40db44:	str	w0, [sp, #24]
  40db48:	b	40dbc4 <ferror@plt+0xc264>
  40db4c:	ldr	w1, [sp, #32]
  40db50:	add	x0, sp, #0x38
  40db54:	mov	w2, #0x4                   	// #4
  40db58:	bl	40dc8c <ferror@plt+0xc32c>
  40db5c:	str	w0, [sp, #24]
  40db60:	b	40dbc4 <ferror@plt+0xc264>
  40db64:	add	x0, sp, #0x38
  40db68:	mov	w1, #0x2                   	// #2
  40db6c:	bl	40dc28 <ferror@plt+0xc2c8>
  40db70:	str	w0, [sp, #24]
  40db74:	b	40dbc4 <ferror@plt+0xc264>
  40db78:	ldr	w1, [sp, #32]
  40db7c:	add	x0, sp, #0x38
  40db80:	mov	w2, #0x8                   	// #8
  40db84:	bl	40dc8c <ferror@plt+0xc32c>
  40db88:	str	w0, [sp, #24]
  40db8c:	b	40dbc4 <ferror@plt+0xc264>
  40db90:	ldr	w1, [sp, #32]
  40db94:	add	x0, sp, #0x38
  40db98:	mov	w2, #0x7                   	// #7
  40db9c:	bl	40dc8c <ferror@plt+0xc32c>
  40dba0:	str	w0, [sp, #24]
  40dba4:	b	40dbc4 <ferror@plt+0xc264>
  40dba8:	ldr	x8, [sp, #56]
  40dbac:	ldur	x9, [x29, #-40]
  40dbb0:	str	x8, [x9]
  40dbb4:	ldr	w10, [sp, #52]
  40dbb8:	orr	w10, w10, #0x2
  40dbbc:	stur	w10, [x29, #-4]
  40dbc0:	b	40dc18 <ferror@plt+0xc2b8>
  40dbc4:	ldr	w8, [sp, #24]
  40dbc8:	ldr	w9, [sp, #52]
  40dbcc:	orr	w8, w9, w8
  40dbd0:	str	w8, [sp, #52]
  40dbd4:	ldrsw	x10, [sp, #28]
  40dbd8:	ldr	x11, [sp, #64]
  40dbdc:	ldr	x12, [x11]
  40dbe0:	add	x10, x12, x10
  40dbe4:	str	x10, [x11]
  40dbe8:	ldr	x10, [sp, #64]
  40dbec:	ldr	x10, [x10]
  40dbf0:	ldrb	w8, [x10]
  40dbf4:	cbz	w8, 40dc04 <ferror@plt+0xc2a4>
  40dbf8:	ldr	w8, [sp, #52]
  40dbfc:	orr	w8, w8, #0x2
  40dc00:	str	w8, [sp, #52]
  40dc04:	ldr	x8, [sp, #56]
  40dc08:	ldur	x9, [x29, #-40]
  40dc0c:	str	x8, [x9]
  40dc10:	ldr	w10, [sp, #52]
  40dc14:	stur	w10, [x29, #-4]
  40dc18:	ldur	w0, [x29, #-4]
  40dc1c:	ldp	x29, x30, [sp, #128]
  40dc20:	add	sp, sp, #0x90
  40dc24:	ret
  40dc28:	sub	sp, sp, #0x20
  40dc2c:	mov	x8, #0xffffffffffffffff    	// #-1
  40dc30:	str	x0, [sp, #16]
  40dc34:	str	w1, [sp, #12]
  40dc38:	ldrsw	x9, [sp, #12]
  40dc3c:	udiv	x8, x8, x9
  40dc40:	ldr	x9, [sp, #16]
  40dc44:	ldr	x9, [x9]
  40dc48:	cmp	x8, x9
  40dc4c:	b.cs	40dc68 <ferror@plt+0xc308>  // b.hs, b.nlast
  40dc50:	ldr	x8, [sp, #16]
  40dc54:	mov	x9, #0xffffffffffffffff    	// #-1
  40dc58:	str	x9, [x8]
  40dc5c:	mov	w10, #0x1                   	// #1
  40dc60:	str	w10, [sp, #28]
  40dc64:	b	40dc80 <ferror@plt+0xc320>
  40dc68:	ldrsw	x8, [sp, #12]
  40dc6c:	ldr	x9, [sp, #16]
  40dc70:	ldr	x10, [x9]
  40dc74:	mul	x8, x10, x8
  40dc78:	str	x8, [x9]
  40dc7c:	str	wzr, [sp, #28]
  40dc80:	ldr	w0, [sp, #28]
  40dc84:	add	sp, sp, #0x20
  40dc88:	ret
  40dc8c:	sub	sp, sp, #0x30
  40dc90:	stp	x29, x30, [sp, #32]
  40dc94:	add	x29, sp, #0x20
  40dc98:	stur	x0, [x29, #-8]
  40dc9c:	stur	w1, [x29, #-12]
  40dca0:	str	w2, [sp, #16]
  40dca4:	str	wzr, [sp, #12]
  40dca8:	ldr	w8, [sp, #16]
  40dcac:	subs	w9, w8, #0x1
  40dcb0:	str	w9, [sp, #16]
  40dcb4:	cbz	w8, 40dcd4 <ferror@plt+0xc374>
  40dcb8:	ldur	x0, [x29, #-8]
  40dcbc:	ldur	w1, [x29, #-12]
  40dcc0:	bl	40dc28 <ferror@plt+0xc2c8>
  40dcc4:	ldr	w8, [sp, #12]
  40dcc8:	orr	w8, w8, w0
  40dccc:	str	w8, [sp, #12]
  40dcd0:	b	40dca8 <ferror@plt+0xc348>
  40dcd4:	ldr	w0, [sp, #12]
  40dcd8:	ldp	x29, x30, [sp, #32]
  40dcdc:	add	sp, sp, #0x30
  40dce0:	ret
  40dce4:	sub	sp, sp, #0x90
  40dce8:	stp	x29, x30, [sp, #128]
  40dcec:	add	x29, sp, #0x80
  40dcf0:	mov	w8, wzr
  40dcf4:	stur	x0, [x29, #-16]
  40dcf8:	stur	x1, [x29, #-24]
  40dcfc:	stur	w2, [x29, #-28]
  40dd00:	stur	x3, [x29, #-40]
  40dd04:	stur	x4, [x29, #-48]
  40dd08:	str	wzr, [sp, #52]
  40dd0c:	ldur	w9, [x29, #-28]
  40dd10:	cmp	w8, w9
  40dd14:	cset	w8, gt
  40dd18:	tbnz	w8, #0, 40dd2c <ferror@plt+0xc3cc>
  40dd1c:	ldur	w8, [x29, #-28]
  40dd20:	cmp	w8, #0x24
  40dd24:	b.gt	40dd2c <ferror@plt+0xc3cc>
  40dd28:	b	40dd4c <ferror@plt+0xc3ec>
  40dd2c:	adrp	x0, 410000 <ferror@plt+0xe6a0>
  40dd30:	add	x0, x0, #0xb18
  40dd34:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40dd38:	add	x1, x1, #0xb3e
  40dd3c:	mov	w2, #0x54                  	// #84
  40dd40:	adrp	x3, 410000 <ferror@plt+0xe6a0>
  40dd44:	add	x3, x3, #0xc78
  40dd48:	bl	401900 <__assert_fail@plt>
  40dd4c:	ldur	x8, [x29, #-24]
  40dd50:	cbz	x8, 40dd60 <ferror@plt+0xc400>
  40dd54:	ldur	x8, [x29, #-24]
  40dd58:	str	x8, [sp, #16]
  40dd5c:	b	40dd68 <ferror@plt+0xc408>
  40dd60:	sub	x8, x29, #0x38
  40dd64:	str	x8, [sp, #16]
  40dd68:	ldr	x8, [sp, #16]
  40dd6c:	str	x8, [sp, #64]
  40dd70:	bl	401910 <__errno_location@plt>
  40dd74:	str	wzr, [x0]
  40dd78:	ldur	x8, [x29, #-16]
  40dd7c:	str	x8, [sp, #40]
  40dd80:	ldr	x8, [sp, #40]
  40dd84:	ldrb	w9, [x8]
  40dd88:	strb	w9, [sp, #39]
  40dd8c:	bl	401820 <__ctype_b_loc@plt>
  40dd90:	ldr	x8, [x0]
  40dd94:	ldrb	w9, [sp, #39]
  40dd98:	ldrh	w9, [x8, w9, sxtw #1]
  40dd9c:	and	w9, w9, #0x2000
  40dda0:	cbz	w9, 40ddbc <ferror@plt+0xc45c>
  40dda4:	ldr	x8, [sp, #40]
  40dda8:	add	x9, x8, #0x1
  40ddac:	str	x9, [sp, #40]
  40ddb0:	ldrb	w10, [x8, #1]
  40ddb4:	strb	w10, [sp, #39]
  40ddb8:	b	40dd8c <ferror@plt+0xc42c>
  40ddbc:	ldrb	w8, [sp, #39]
  40ddc0:	cmp	w8, #0x2d
  40ddc4:	b.ne	40ddd4 <ferror@plt+0xc474>  // b.any
  40ddc8:	mov	w8, #0x4                   	// #4
  40ddcc:	stur	w8, [x29, #-4]
  40ddd0:	b	40e1f0 <ferror@plt+0xc890>
  40ddd4:	ldur	x0, [x29, #-16]
  40ddd8:	ldr	x1, [sp, #64]
  40dddc:	ldur	w2, [x29, #-28]
  40dde0:	bl	401790 <strtoumax@plt>
  40dde4:	str	x0, [sp, #56]
  40dde8:	ldr	x8, [sp, #64]
  40ddec:	ldr	x8, [x8]
  40ddf0:	ldur	x9, [x29, #-16]
  40ddf4:	cmp	x8, x9
  40ddf8:	b.ne	40de48 <ferror@plt+0xc4e8>  // b.any
  40ddfc:	ldur	x8, [x29, #-48]
  40de00:	cbz	x8, 40de38 <ferror@plt+0xc4d8>
  40de04:	ldr	x8, [sp, #64]
  40de08:	ldr	x8, [x8]
  40de0c:	ldrb	w9, [x8]
  40de10:	cbz	w9, 40de38 <ferror@plt+0xc4d8>
  40de14:	ldur	x0, [x29, #-48]
  40de18:	ldr	x8, [sp, #64]
  40de1c:	ldr	x8, [x8]
  40de20:	ldrb	w1, [x8]
  40de24:	bl	401880 <strchr@plt>
  40de28:	cbz	x0, 40de38 <ferror@plt+0xc4d8>
  40de2c:	mov	x8, #0x1                   	// #1
  40de30:	str	x8, [sp, #56]
  40de34:	b	40de44 <ferror@plt+0xc4e4>
  40de38:	mov	w8, #0x4                   	// #4
  40de3c:	stur	w8, [x29, #-4]
  40de40:	b	40e1f0 <ferror@plt+0xc890>
  40de44:	b	40de78 <ferror@plt+0xc518>
  40de48:	bl	401910 <__errno_location@plt>
  40de4c:	ldr	w8, [x0]
  40de50:	cbz	w8, 40de78 <ferror@plt+0xc518>
  40de54:	bl	401910 <__errno_location@plt>
  40de58:	ldr	w8, [x0]
  40de5c:	cmp	w8, #0x22
  40de60:	b.eq	40de70 <ferror@plt+0xc510>  // b.none
  40de64:	mov	w8, #0x4                   	// #4
  40de68:	stur	w8, [x29, #-4]
  40de6c:	b	40e1f0 <ferror@plt+0xc890>
  40de70:	mov	w8, #0x1                   	// #1
  40de74:	str	w8, [sp, #52]
  40de78:	ldur	x8, [x29, #-48]
  40de7c:	cbnz	x8, 40de98 <ferror@plt+0xc538>
  40de80:	ldr	x8, [sp, #56]
  40de84:	ldur	x9, [x29, #-40]
  40de88:	str	x8, [x9]
  40de8c:	ldr	w10, [sp, #52]
  40de90:	stur	w10, [x29, #-4]
  40de94:	b	40e1f0 <ferror@plt+0xc890>
  40de98:	ldr	x8, [sp, #64]
  40de9c:	ldr	x8, [x8]
  40dea0:	ldrb	w9, [x8]
  40dea4:	cbz	w9, 40e1dc <ferror@plt+0xc87c>
  40dea8:	mov	w8, #0x400                 	// #1024
  40deac:	str	w8, [sp, #32]
  40deb0:	mov	w8, #0x1                   	// #1
  40deb4:	str	w8, [sp, #28]
  40deb8:	ldur	x0, [x29, #-48]
  40debc:	ldr	x9, [sp, #64]
  40dec0:	ldr	x9, [x9]
  40dec4:	ldrb	w1, [x9]
  40dec8:	bl	401880 <strchr@plt>
  40decc:	cbnz	x0, 40deec <ferror@plt+0xc58c>
  40ded0:	ldr	x8, [sp, #56]
  40ded4:	ldur	x9, [x29, #-40]
  40ded8:	str	x8, [x9]
  40dedc:	ldr	w10, [sp, #52]
  40dee0:	orr	w10, w10, #0x2
  40dee4:	stur	w10, [x29, #-4]
  40dee8:	b	40e1f0 <ferror@plt+0xc890>
  40deec:	ldr	x8, [sp, #64]
  40def0:	ldr	x8, [x8]
  40def4:	ldrb	w9, [x8]
  40def8:	cmp	w9, #0x45
  40defc:	str	w9, [sp, #12]
  40df00:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df04:	b	40df08 <ferror@plt+0xc5a8>
  40df08:	ldr	w8, [sp, #12]
  40df0c:	cmp	w8, #0x47
  40df10:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df14:	b	40df18 <ferror@plt+0xc5b8>
  40df18:	ldr	w8, [sp, #12]
  40df1c:	cmp	w8, #0x4b
  40df20:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df24:	b	40df28 <ferror@plt+0xc5c8>
  40df28:	ldr	w8, [sp, #12]
  40df2c:	cmp	w8, #0x4d
  40df30:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df34:	b	40df38 <ferror@plt+0xc5d8>
  40df38:	ldr	w8, [sp, #12]
  40df3c:	cmp	w8, #0x50
  40df40:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df44:	b	40df48 <ferror@plt+0xc5e8>
  40df48:	ldr	w8, [sp, #12]
  40df4c:	cmp	w8, #0x54
  40df50:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df54:	b	40df58 <ferror@plt+0xc5f8>
  40df58:	ldr	w8, [sp, #12]
  40df5c:	subs	w9, w8, #0x59
  40df60:	cmp	w9, #0x1
  40df64:	b.ls	40dfb4 <ferror@plt+0xc654>  // b.plast
  40df68:	b	40df6c <ferror@plt+0xc60c>
  40df6c:	ldr	w8, [sp, #12]
  40df70:	cmp	w8, #0x67
  40df74:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df78:	b	40df7c <ferror@plt+0xc61c>
  40df7c:	ldr	w8, [sp, #12]
  40df80:	cmp	w8, #0x6b
  40df84:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df88:	b	40df8c <ferror@plt+0xc62c>
  40df8c:	ldr	w8, [sp, #12]
  40df90:	cmp	w8, #0x6d
  40df94:	b.eq	40dfb4 <ferror@plt+0xc654>  // b.none
  40df98:	b	40df9c <ferror@plt+0xc63c>
  40df9c:	ldr	w8, [sp, #12]
  40dfa0:	cmp	w8, #0x74
  40dfa4:	cset	w9, eq  // eq = none
  40dfa8:	eor	w9, w9, #0x1
  40dfac:	tbnz	w9, #0, 40e040 <ferror@plt+0xc6e0>
  40dfb0:	b	40dfb4 <ferror@plt+0xc654>
  40dfb4:	ldur	x0, [x29, #-48]
  40dfb8:	mov	w1, #0x30                  	// #48
  40dfbc:	bl	401880 <strchr@plt>
  40dfc0:	cbz	x0, 40e040 <ferror@plt+0xc6e0>
  40dfc4:	ldr	x8, [sp, #64]
  40dfc8:	ldr	x8, [x8]
  40dfcc:	ldrb	w9, [x8, #1]
  40dfd0:	cmp	w9, #0x42
  40dfd4:	str	w9, [sp, #8]
  40dfd8:	b.eq	40e02c <ferror@plt+0xc6cc>  // b.none
  40dfdc:	b	40dfe0 <ferror@plt+0xc680>
  40dfe0:	ldr	w8, [sp, #8]
  40dfe4:	cmp	w8, #0x44
  40dfe8:	b.eq	40e02c <ferror@plt+0xc6cc>  // b.none
  40dfec:	b	40dff0 <ferror@plt+0xc690>
  40dff0:	ldr	w8, [sp, #8]
  40dff4:	cmp	w8, #0x69
  40dff8:	cset	w9, eq  // eq = none
  40dffc:	eor	w9, w9, #0x1
  40e000:	tbnz	w9, #0, 40e040 <ferror@plt+0xc6e0>
  40e004:	b	40e008 <ferror@plt+0xc6a8>
  40e008:	ldr	x8, [sp, #64]
  40e00c:	ldr	x8, [x8]
  40e010:	ldrb	w9, [x8, #2]
  40e014:	cmp	w9, #0x42
  40e018:	b.ne	40e028 <ferror@plt+0xc6c8>  // b.any
  40e01c:	ldr	w8, [sp, #28]
  40e020:	add	w8, w8, #0x2
  40e024:	str	w8, [sp, #28]
  40e028:	b	40e040 <ferror@plt+0xc6e0>
  40e02c:	mov	w8, #0x3e8                 	// #1000
  40e030:	str	w8, [sp, #32]
  40e034:	ldr	w8, [sp, #28]
  40e038:	add	w8, w8, #0x1
  40e03c:	str	w8, [sp, #28]
  40e040:	ldr	x8, [sp, #64]
  40e044:	ldr	x8, [x8]
  40e048:	ldrb	w9, [x8]
  40e04c:	subs	w9, w9, #0x42
  40e050:	mov	w8, w9
  40e054:	ubfx	x8, x8, #0, #32
  40e058:	cmp	x8, #0x35
  40e05c:	str	x8, [sp]
  40e060:	b.hi	40e180 <ferror@plt+0xc820>  // b.pmore
  40e064:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40e068:	add	x8, x8, #0xba0
  40e06c:	ldr	x11, [sp]
  40e070:	ldrsw	x10, [x8, x11, lsl #2]
  40e074:	add	x9, x8, x10
  40e078:	br	x9
  40e07c:	add	x0, sp, #0x38
  40e080:	mov	w1, #0x200                 	// #512
  40e084:	bl	40e200 <ferror@plt+0xc8a0>
  40e088:	str	w0, [sp, #24]
  40e08c:	b	40e19c <ferror@plt+0xc83c>
  40e090:	add	x0, sp, #0x38
  40e094:	mov	w1, #0x400                 	// #1024
  40e098:	bl	40e200 <ferror@plt+0xc8a0>
  40e09c:	str	w0, [sp, #24]
  40e0a0:	b	40e19c <ferror@plt+0xc83c>
  40e0a4:	str	wzr, [sp, #24]
  40e0a8:	b	40e19c <ferror@plt+0xc83c>
  40e0ac:	ldr	w1, [sp, #32]
  40e0b0:	add	x0, sp, #0x38
  40e0b4:	mov	w2, #0x6                   	// #6
  40e0b8:	bl	40e264 <ferror@plt+0xc904>
  40e0bc:	str	w0, [sp, #24]
  40e0c0:	b	40e19c <ferror@plt+0xc83c>
  40e0c4:	ldr	w1, [sp, #32]
  40e0c8:	add	x0, sp, #0x38
  40e0cc:	mov	w2, #0x3                   	// #3
  40e0d0:	bl	40e264 <ferror@plt+0xc904>
  40e0d4:	str	w0, [sp, #24]
  40e0d8:	b	40e19c <ferror@plt+0xc83c>
  40e0dc:	ldr	w1, [sp, #32]
  40e0e0:	add	x0, sp, #0x38
  40e0e4:	mov	w2, #0x1                   	// #1
  40e0e8:	bl	40e264 <ferror@plt+0xc904>
  40e0ec:	str	w0, [sp, #24]
  40e0f0:	b	40e19c <ferror@plt+0xc83c>
  40e0f4:	ldr	w1, [sp, #32]
  40e0f8:	add	x0, sp, #0x38
  40e0fc:	mov	w2, #0x2                   	// #2
  40e100:	bl	40e264 <ferror@plt+0xc904>
  40e104:	str	w0, [sp, #24]
  40e108:	b	40e19c <ferror@plt+0xc83c>
  40e10c:	ldr	w1, [sp, #32]
  40e110:	add	x0, sp, #0x38
  40e114:	mov	w2, #0x5                   	// #5
  40e118:	bl	40e264 <ferror@plt+0xc904>
  40e11c:	str	w0, [sp, #24]
  40e120:	b	40e19c <ferror@plt+0xc83c>
  40e124:	ldr	w1, [sp, #32]
  40e128:	add	x0, sp, #0x38
  40e12c:	mov	w2, #0x4                   	// #4
  40e130:	bl	40e264 <ferror@plt+0xc904>
  40e134:	str	w0, [sp, #24]
  40e138:	b	40e19c <ferror@plt+0xc83c>
  40e13c:	add	x0, sp, #0x38
  40e140:	mov	w1, #0x2                   	// #2
  40e144:	bl	40e200 <ferror@plt+0xc8a0>
  40e148:	str	w0, [sp, #24]
  40e14c:	b	40e19c <ferror@plt+0xc83c>
  40e150:	ldr	w1, [sp, #32]
  40e154:	add	x0, sp, #0x38
  40e158:	mov	w2, #0x8                   	// #8
  40e15c:	bl	40e264 <ferror@plt+0xc904>
  40e160:	str	w0, [sp, #24]
  40e164:	b	40e19c <ferror@plt+0xc83c>
  40e168:	ldr	w1, [sp, #32]
  40e16c:	add	x0, sp, #0x38
  40e170:	mov	w2, #0x7                   	// #7
  40e174:	bl	40e264 <ferror@plt+0xc904>
  40e178:	str	w0, [sp, #24]
  40e17c:	b	40e19c <ferror@plt+0xc83c>
  40e180:	ldr	x8, [sp, #56]
  40e184:	ldur	x9, [x29, #-40]
  40e188:	str	x8, [x9]
  40e18c:	ldr	w10, [sp, #52]
  40e190:	orr	w10, w10, #0x2
  40e194:	stur	w10, [x29, #-4]
  40e198:	b	40e1f0 <ferror@plt+0xc890>
  40e19c:	ldr	w8, [sp, #24]
  40e1a0:	ldr	w9, [sp, #52]
  40e1a4:	orr	w8, w9, w8
  40e1a8:	str	w8, [sp, #52]
  40e1ac:	ldrsw	x10, [sp, #28]
  40e1b0:	ldr	x11, [sp, #64]
  40e1b4:	ldr	x12, [x11]
  40e1b8:	add	x10, x12, x10
  40e1bc:	str	x10, [x11]
  40e1c0:	ldr	x10, [sp, #64]
  40e1c4:	ldr	x10, [x10]
  40e1c8:	ldrb	w8, [x10]
  40e1cc:	cbz	w8, 40e1dc <ferror@plt+0xc87c>
  40e1d0:	ldr	w8, [sp, #52]
  40e1d4:	orr	w8, w8, #0x2
  40e1d8:	str	w8, [sp, #52]
  40e1dc:	ldr	x8, [sp, #56]
  40e1e0:	ldur	x9, [x29, #-40]
  40e1e4:	str	x8, [x9]
  40e1e8:	ldr	w10, [sp, #52]
  40e1ec:	stur	w10, [x29, #-4]
  40e1f0:	ldur	w0, [x29, #-4]
  40e1f4:	ldp	x29, x30, [sp, #128]
  40e1f8:	add	sp, sp, #0x90
  40e1fc:	ret
  40e200:	sub	sp, sp, #0x20
  40e204:	mov	x8, #0xffffffffffffffff    	// #-1
  40e208:	str	x0, [sp, #16]
  40e20c:	str	w1, [sp, #12]
  40e210:	ldrsw	x9, [sp, #12]
  40e214:	udiv	x8, x8, x9
  40e218:	ldr	x9, [sp, #16]
  40e21c:	ldr	x9, [x9]
  40e220:	cmp	x8, x9
  40e224:	b.cs	40e240 <ferror@plt+0xc8e0>  // b.hs, b.nlast
  40e228:	ldr	x8, [sp, #16]
  40e22c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e230:	str	x9, [x8]
  40e234:	mov	w10, #0x1                   	// #1
  40e238:	str	w10, [sp, #28]
  40e23c:	b	40e258 <ferror@plt+0xc8f8>
  40e240:	ldrsw	x8, [sp, #12]
  40e244:	ldr	x9, [sp, #16]
  40e248:	ldr	x10, [x9]
  40e24c:	mul	x8, x10, x8
  40e250:	str	x8, [x9]
  40e254:	str	wzr, [sp, #28]
  40e258:	ldr	w0, [sp, #28]
  40e25c:	add	sp, sp, #0x20
  40e260:	ret
  40e264:	sub	sp, sp, #0x30
  40e268:	stp	x29, x30, [sp, #32]
  40e26c:	add	x29, sp, #0x20
  40e270:	stur	x0, [x29, #-8]
  40e274:	stur	w1, [x29, #-12]
  40e278:	str	w2, [sp, #16]
  40e27c:	str	wzr, [sp, #12]
  40e280:	ldr	w8, [sp, #16]
  40e284:	subs	w9, w8, #0x1
  40e288:	str	w9, [sp, #16]
  40e28c:	cbz	w8, 40e2ac <ferror@plt+0xc94c>
  40e290:	ldur	x0, [x29, #-8]
  40e294:	ldur	w1, [x29, #-12]
  40e298:	bl	40e200 <ferror@plt+0xc8a0>
  40e29c:	ldr	w8, [sp, #12]
  40e2a0:	orr	w8, w8, w0
  40e2a4:	str	w8, [sp, #12]
  40e2a8:	b	40e280 <ferror@plt+0xc920>
  40e2ac:	ldr	w0, [sp, #12]
  40e2b0:	ldp	x29, x30, [sp, #32]
  40e2b4:	add	sp, sp, #0x30
  40e2b8:	ret
  40e2bc:	sub	sp, sp, #0x30
  40e2c0:	stp	x29, x30, [sp, #32]
  40e2c4:	add	x29, sp, #0x20
  40e2c8:	str	x0, [sp, #16]
  40e2cc:	str	wzr, [sp, #12]
  40e2d0:	str	wzr, [sp, #4]
  40e2d4:	ldr	x0, [sp, #16]
  40e2d8:	bl	401680 <fileno@plt>
  40e2dc:	str	w0, [sp, #8]
  40e2e0:	ldr	w8, [sp, #8]
  40e2e4:	cmp	w8, #0x0
  40e2e8:	cset	w8, ge  // ge = tcont
  40e2ec:	tbnz	w8, #0, 40e300 <ferror@plt+0xc9a0>
  40e2f0:	ldr	x0, [sp, #16]
  40e2f4:	bl	4016a0 <fclose@plt>
  40e2f8:	stur	w0, [x29, #-4]
  40e2fc:	b	40e380 <ferror@plt+0xca20>
  40e300:	ldr	x0, [sp, #16]
  40e304:	bl	4018d0 <__freading@plt>
  40e308:	cbz	w0, 40e330 <ferror@plt+0xc9d0>
  40e30c:	ldr	x0, [sp, #16]
  40e310:	bl	401680 <fileno@plt>
  40e314:	mov	x8, xzr
  40e318:	mov	x1, x8
  40e31c:	mov	w2, #0x1                   	// #1
  40e320:	bl	401660 <lseek@plt>
  40e324:	mov	x8, #0xffffffffffffffff    	// #-1
  40e328:	cmp	x0, x8
  40e32c:	b.eq	40e348 <ferror@plt+0xc9e8>  // b.none
  40e330:	ldr	x0, [sp, #16]
  40e334:	bl	40e928 <ferror@plt+0xcfc8>
  40e338:	cbz	w0, 40e348 <ferror@plt+0xc9e8>
  40e33c:	bl	401910 <__errno_location@plt>
  40e340:	ldr	w8, [x0]
  40e344:	str	w8, [sp, #12]
  40e348:	ldr	x0, [sp, #16]
  40e34c:	bl	4016a0 <fclose@plt>
  40e350:	str	w0, [sp, #4]
  40e354:	ldr	w8, [sp, #12]
  40e358:	cbz	w8, 40e378 <ferror@plt+0xca18>
  40e35c:	ldr	w8, [sp, #12]
  40e360:	str	w8, [sp]
  40e364:	bl	401910 <__errno_location@plt>
  40e368:	ldr	w8, [sp]
  40e36c:	str	w8, [x0]
  40e370:	mov	w9, #0xffffffff            	// #-1
  40e374:	str	w9, [sp, #4]
  40e378:	ldr	w8, [sp, #4]
  40e37c:	stur	w8, [x29, #-4]
  40e380:	ldur	w0, [x29, #-4]
  40e384:	ldp	x29, x30, [sp, #32]
  40e388:	add	sp, sp, #0x30
  40e38c:	ret
  40e390:	sub	sp, sp, #0x180
  40e394:	stp	x29, x30, [sp, #352]
  40e398:	str	x28, [sp, #368]
  40e39c:	add	x29, sp, #0x160
  40e3a0:	str	q7, [sp, #224]
  40e3a4:	str	q6, [sp, #208]
  40e3a8:	str	q5, [sp, #192]
  40e3ac:	str	q4, [sp, #176]
  40e3b0:	str	q3, [sp, #160]
  40e3b4:	str	q2, [sp, #144]
  40e3b8:	str	q1, [sp, #128]
  40e3bc:	str	q0, [sp, #112]
  40e3c0:	stur	x7, [x29, #-72]
  40e3c4:	stur	x6, [x29, #-80]
  40e3c8:	stur	x5, [x29, #-88]
  40e3cc:	stur	x4, [x29, #-96]
  40e3d0:	stur	x3, [x29, #-104]
  40e3d4:	stur	x2, [x29, #-112]
  40e3d8:	stur	w0, [x29, #-4]
  40e3dc:	stur	w1, [x29, #-8]
  40e3e0:	mov	w8, #0xffffffff            	// #-1
  40e3e4:	stur	w8, [x29, #-44]
  40e3e8:	mov	w8, #0xffffff80            	// #-128
  40e3ec:	stur	w8, [x29, #-12]
  40e3f0:	mov	w8, #0xffffffd0            	// #-48
  40e3f4:	stur	w8, [x29, #-16]
  40e3f8:	add	x9, sp, #0x70
  40e3fc:	add	x9, x9, #0x80
  40e400:	stur	x9, [x29, #-24]
  40e404:	sub	x9, x29, #0x70
  40e408:	add	x9, x9, #0x30
  40e40c:	stur	x9, [x29, #-32]
  40e410:	add	x9, x29, #0x20
  40e414:	stur	x9, [x29, #-40]
  40e418:	ldur	w8, [x29, #-8]
  40e41c:	mov	w10, w8
  40e420:	str	w10, [sp, #108]
  40e424:	cbz	w8, 40e43c <ferror@plt+0xcadc>
  40e428:	b	40e42c <ferror@plt+0xcacc>
  40e42c:	ldr	w8, [sp, #108]
  40e430:	subs	w9, w8, #0x406
  40e434:	b.eq	40e4c0 <ferror@plt+0xcb60>  // b.none
  40e438:	b	40e544 <ferror@plt+0xcbe4>
  40e43c:	sub	x8, x29, #0x28
  40e440:	add	x8, x8, #0x18
  40e444:	ldur	w9, [x29, #-16]
  40e448:	mov	w10, w9
  40e44c:	str	x8, [sp, #96]
  40e450:	str	w10, [sp, #92]
  40e454:	tbz	w9, #31, 40e48c <ferror@plt+0xcb2c>
  40e458:	b	40e45c <ferror@plt+0xcafc>
  40e45c:	ldr	w8, [sp, #92]
  40e460:	add	w9, w8, #0x8
  40e464:	ldr	x10, [sp, #96]
  40e468:	str	w9, [x10]
  40e46c:	subs	w9, w9, #0x0
  40e470:	b.gt	40e48c <ferror@plt+0xcb2c>
  40e474:	b	40e478 <ferror@plt+0xcb18>
  40e478:	ldur	x8, [x29, #-32]
  40e47c:	ldr	w9, [sp, #92]
  40e480:	add	x8, x8, w9, sxtw
  40e484:	str	x8, [sp, #80]
  40e488:	b	40e4a0 <ferror@plt+0xcb40>
  40e48c:	ldur	x8, [x29, #-40]
  40e490:	add	x9, x8, #0x8
  40e494:	stur	x9, [x29, #-40]
  40e498:	str	x8, [sp, #80]
  40e49c:	b	40e4a0 <ferror@plt+0xcb40>
  40e4a0:	ldr	x8, [sp, #80]
  40e4a4:	ldr	w9, [x8]
  40e4a8:	stur	w9, [x29, #-48]
  40e4ac:	ldur	w0, [x29, #-4]
  40e4b0:	ldur	w1, [x29, #-48]
  40e4b4:	bl	40e788 <ferror@plt+0xce28>
  40e4b8:	stur	w0, [x29, #-44]
  40e4bc:	b	40e774 <ferror@plt+0xce14>
  40e4c0:	sub	x8, x29, #0x28
  40e4c4:	add	x8, x8, #0x18
  40e4c8:	ldur	w9, [x29, #-16]
  40e4cc:	mov	w10, w9
  40e4d0:	str	x8, [sp, #72]
  40e4d4:	str	w10, [sp, #68]
  40e4d8:	tbz	w9, #31, 40e510 <ferror@plt+0xcbb0>
  40e4dc:	b	40e4e0 <ferror@plt+0xcb80>
  40e4e0:	ldr	w8, [sp, #68]
  40e4e4:	add	w9, w8, #0x8
  40e4e8:	ldr	x10, [sp, #72]
  40e4ec:	str	w9, [x10]
  40e4f0:	subs	w9, w9, #0x0
  40e4f4:	b.gt	40e510 <ferror@plt+0xcbb0>
  40e4f8:	b	40e4fc <ferror@plt+0xcb9c>
  40e4fc:	ldur	x8, [x29, #-32]
  40e500:	ldr	w9, [sp, #68]
  40e504:	add	x8, x8, w9, sxtw
  40e508:	str	x8, [sp, #56]
  40e50c:	b	40e524 <ferror@plt+0xcbc4>
  40e510:	ldur	x8, [x29, #-40]
  40e514:	add	x9, x8, #0x8
  40e518:	stur	x9, [x29, #-40]
  40e51c:	str	x8, [sp, #56]
  40e520:	b	40e524 <ferror@plt+0xcbc4>
  40e524:	ldr	x8, [sp, #56]
  40e528:	ldr	w9, [x8]
  40e52c:	stur	w9, [x29, #-52]
  40e530:	ldur	w0, [x29, #-4]
  40e534:	ldur	w1, [x29, #-52]
  40e538:	bl	40e7c4 <ferror@plt+0xce64>
  40e53c:	stur	w0, [x29, #-44]
  40e540:	b	40e774 <ferror@plt+0xce14>
  40e544:	ldur	w8, [x29, #-8]
  40e548:	mov	w9, w8
  40e54c:	str	w9, [sp, #52]
  40e550:	cbz	w8, 40e660 <ferror@plt+0xcd00>
  40e554:	b	40e558 <ferror@plt+0xcbf8>
  40e558:	ldr	w8, [sp, #52]
  40e55c:	subs	w9, w8, #0x1
  40e560:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e564:	b	40e568 <ferror@plt+0xcc08>
  40e568:	ldr	w8, [sp, #52]
  40e56c:	subs	w9, w8, #0x2
  40e570:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e574:	b	40e578 <ferror@plt+0xcc18>
  40e578:	ldr	w8, [sp, #52]
  40e57c:	subs	w9, w8, #0x3
  40e580:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e584:	b	40e588 <ferror@plt+0xcc28>
  40e588:	ldr	w8, [sp, #52]
  40e58c:	subs	w9, w8, #0x4
  40e590:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e594:	b	40e598 <ferror@plt+0xcc38>
  40e598:	ldr	w8, [sp, #52]
  40e59c:	subs	w9, w8, #0x8
  40e5a0:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e5a4:	b	40e5a8 <ferror@plt+0xcc48>
  40e5a8:	ldr	w8, [sp, #52]
  40e5ac:	subs	w9, w8, #0x9
  40e5b0:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e5b4:	b	40e5b8 <ferror@plt+0xcc58>
  40e5b8:	ldr	w8, [sp, #52]
  40e5bc:	subs	w9, w8, #0xa
  40e5c0:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e5c4:	b	40e5c8 <ferror@plt+0xcc68>
  40e5c8:	ldr	w8, [sp, #52]
  40e5cc:	subs	w9, w8, #0xb
  40e5d0:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e5d4:	b	40e5d8 <ferror@plt+0xcc78>
  40e5d8:	ldr	w8, [sp, #52]
  40e5dc:	subs	w9, w8, #0x400
  40e5e0:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e5e4:	b	40e5e8 <ferror@plt+0xcc88>
  40e5e8:	ldr	w8, [sp, #52]
  40e5ec:	subs	w9, w8, #0x401
  40e5f0:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e5f4:	b	40e5f8 <ferror@plt+0xcc98>
  40e5f8:	ldr	w8, [sp, #52]
  40e5fc:	subs	w9, w8, #0x402
  40e600:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e604:	b	40e608 <ferror@plt+0xcca8>
  40e608:	ldr	w8, [sp, #52]
  40e60c:	subs	w9, w8, #0x406
  40e610:	subs	w9, w9, #0x2
  40e614:	b.cc	40e660 <ferror@plt+0xcd00>  // b.lo, b.ul, b.last
  40e618:	b	40e61c <ferror@plt+0xccbc>
  40e61c:	ldr	w8, [sp, #52]
  40e620:	subs	w9, w8, #0x408
  40e624:	b.eq	40e64c <ferror@plt+0xccec>  // b.none
  40e628:	b	40e62c <ferror@plt+0xcccc>
  40e62c:	ldr	w8, [sp, #52]
  40e630:	subs	w9, w8, #0x409
  40e634:	b.eq	40e660 <ferror@plt+0xcd00>  // b.none
  40e638:	b	40e63c <ferror@plt+0xccdc>
  40e63c:	ldr	w8, [sp, #52]
  40e640:	subs	w9, w8, #0x40a
  40e644:	b.ne	40e6e8 <ferror@plt+0xcd88>  // b.any
  40e648:	b	40e64c <ferror@plt+0xccec>
  40e64c:	ldur	w0, [x29, #-4]
  40e650:	ldur	w1, [x29, #-8]
  40e654:	bl	4018a0 <fcntl@plt>
  40e658:	stur	w0, [x29, #-44]
  40e65c:	b	40e770 <ferror@plt+0xce10>
  40e660:	sub	x8, x29, #0x28
  40e664:	add	x8, x8, #0x18
  40e668:	ldur	w9, [x29, #-16]
  40e66c:	mov	w10, w9
  40e670:	str	x8, [sp, #40]
  40e674:	str	w10, [sp, #36]
  40e678:	tbz	w9, #31, 40e6b0 <ferror@plt+0xcd50>
  40e67c:	b	40e680 <ferror@plt+0xcd20>
  40e680:	ldr	w8, [sp, #36]
  40e684:	add	w9, w8, #0x8
  40e688:	ldr	x10, [sp, #40]
  40e68c:	str	w9, [x10]
  40e690:	subs	w9, w9, #0x0
  40e694:	b.gt	40e6b0 <ferror@plt+0xcd50>
  40e698:	b	40e69c <ferror@plt+0xcd3c>
  40e69c:	ldur	x8, [x29, #-32]
  40e6a0:	ldr	w9, [sp, #36]
  40e6a4:	add	x8, x8, w9, sxtw
  40e6a8:	str	x8, [sp, #24]
  40e6ac:	b	40e6c4 <ferror@plt+0xcd64>
  40e6b0:	ldur	x8, [x29, #-40]
  40e6b4:	add	x9, x8, #0x8
  40e6b8:	stur	x9, [x29, #-40]
  40e6bc:	str	x8, [sp, #24]
  40e6c0:	b	40e6c4 <ferror@plt+0xcd64>
  40e6c4:	ldr	x8, [sp, #24]
  40e6c8:	ldr	w9, [x8]
  40e6cc:	stur	w9, [x29, #-56]
  40e6d0:	ldur	w0, [x29, #-4]
  40e6d4:	ldur	w1, [x29, #-8]
  40e6d8:	ldur	w2, [x29, #-56]
  40e6dc:	bl	4018a0 <fcntl@plt>
  40e6e0:	stur	w0, [x29, #-44]
  40e6e4:	b	40e770 <ferror@plt+0xce10>
  40e6e8:	sub	x8, x29, #0x28
  40e6ec:	add	x8, x8, #0x18
  40e6f0:	ldur	w9, [x29, #-16]
  40e6f4:	mov	w10, w9
  40e6f8:	str	x8, [sp, #16]
  40e6fc:	str	w10, [sp, #12]
  40e700:	tbz	w9, #31, 40e738 <ferror@plt+0xcdd8>
  40e704:	b	40e708 <ferror@plt+0xcda8>
  40e708:	ldr	w8, [sp, #12]
  40e70c:	add	w9, w8, #0x8
  40e710:	ldr	x10, [sp, #16]
  40e714:	str	w9, [x10]
  40e718:	subs	w9, w9, #0x0
  40e71c:	b.gt	40e738 <ferror@plt+0xcdd8>
  40e720:	b	40e724 <ferror@plt+0xcdc4>
  40e724:	ldur	x8, [x29, #-32]
  40e728:	ldr	w9, [sp, #12]
  40e72c:	add	x8, x8, w9, sxtw
  40e730:	str	x8, [sp]
  40e734:	b	40e74c <ferror@plt+0xcdec>
  40e738:	ldur	x8, [x29, #-40]
  40e73c:	add	x9, x8, #0x8
  40e740:	stur	x9, [x29, #-40]
  40e744:	str	x8, [sp]
  40e748:	b	40e74c <ferror@plt+0xcdec>
  40e74c:	ldr	x8, [sp]
  40e750:	ldr	x8, [x8]
  40e754:	stur	x8, [x29, #-64]
  40e758:	ldur	w0, [x29, #-4]
  40e75c:	ldur	w1, [x29, #-8]
  40e760:	ldur	x2, [x29, #-64]
  40e764:	bl	4018a0 <fcntl@plt>
  40e768:	stur	w0, [x29, #-44]
  40e76c:	b	40e770 <ferror@plt+0xce10>
  40e770:	b	40e774 <ferror@plt+0xce14>
  40e774:	ldur	w0, [x29, #-44]
  40e778:	ldr	x28, [sp, #368]
  40e77c:	ldp	x29, x30, [sp, #352]
  40e780:	add	sp, sp, #0x180
  40e784:	ret
  40e788:	sub	sp, sp, #0x20
  40e78c:	stp	x29, x30, [sp, #16]
  40e790:	add	x29, sp, #0x10
  40e794:	mov	w8, wzr
  40e798:	stur	w0, [x29, #-4]
  40e79c:	str	w1, [sp, #8]
  40e7a0:	ldur	w0, [x29, #-4]
  40e7a4:	ldr	w2, [sp, #8]
  40e7a8:	mov	w1, w8
  40e7ac:	bl	4018a0 <fcntl@plt>
  40e7b0:	str	w0, [sp, #4]
  40e7b4:	ldr	w0, [sp, #4]
  40e7b8:	ldp	x29, x30, [sp, #16]
  40e7bc:	add	sp, sp, #0x20
  40e7c0:	ret
  40e7c4:	sub	sp, sp, #0x40
  40e7c8:	stp	x29, x30, [sp, #48]
  40e7cc:	add	x29, sp, #0x30
  40e7d0:	adrp	x8, 422000 <ferror@plt+0x206a0>
  40e7d4:	add	x8, x8, #0x448
  40e7d8:	mov	w9, wzr
  40e7dc:	stur	w0, [x29, #-4]
  40e7e0:	stur	w1, [x29, #-8]
  40e7e4:	ldr	w10, [x8]
  40e7e8:	cmp	w9, w10
  40e7ec:	cset	w9, gt
  40e7f0:	str	x8, [sp, #16]
  40e7f4:	tbnz	w9, #0, 40e870 <ferror@plt+0xcf10>
  40e7f8:	ldur	w0, [x29, #-4]
  40e7fc:	ldur	w2, [x29, #-8]
  40e800:	mov	w1, #0x406                 	// #1030
  40e804:	bl	4018a0 <fcntl@plt>
  40e808:	stur	w0, [x29, #-12]
  40e80c:	ldur	w8, [x29, #-12]
  40e810:	mov	w9, wzr
  40e814:	cmp	w9, w8
  40e818:	cset	w8, le
  40e81c:	tbnz	w8, #0, 40e830 <ferror@plt+0xced0>
  40e820:	bl	401910 <__errno_location@plt>
  40e824:	ldr	w8, [x0]
  40e828:	cmp	w8, #0x16
  40e82c:	b.eq	40e840 <ferror@plt+0xcee0>  // b.none
  40e830:	mov	w8, #0x1                   	// #1
  40e834:	ldr	x9, [sp, #16]
  40e838:	str	w8, [x9]
  40e83c:	b	40e86c <ferror@plt+0xcf0c>
  40e840:	ldur	w0, [x29, #-4]
  40e844:	ldur	w1, [x29, #-8]
  40e848:	bl	40e788 <ferror@plt+0xce28>
  40e84c:	stur	w0, [x29, #-12]
  40e850:	ldur	w8, [x29, #-12]
  40e854:	cmp	w8, #0x0
  40e858:	cset	w8, lt  // lt = tstop
  40e85c:	tbnz	w8, #0, 40e86c <ferror@plt+0xcf0c>
  40e860:	mov	w8, #0xffffffff            	// #-1
  40e864:	ldr	x9, [sp, #16]
  40e868:	str	w8, [x9]
  40e86c:	b	40e880 <ferror@plt+0xcf20>
  40e870:	ldur	w0, [x29, #-4]
  40e874:	ldur	w1, [x29, #-8]
  40e878:	bl	40e788 <ferror@plt+0xce28>
  40e87c:	stur	w0, [x29, #-12]
  40e880:	ldur	w8, [x29, #-12]
  40e884:	mov	w9, wzr
  40e888:	cmp	w9, w8
  40e88c:	cset	w8, gt
  40e890:	tbnz	w8, #0, 40e918 <ferror@plt+0xcfb8>
  40e894:	ldr	x8, [sp, #16]
  40e898:	ldr	w9, [x8]
  40e89c:	mov	w10, #0xffffffff            	// #-1
  40e8a0:	cmp	w9, w10
  40e8a4:	b.ne	40e918 <ferror@plt+0xcfb8>  // b.any
  40e8a8:	ldur	w0, [x29, #-12]
  40e8ac:	mov	w1, #0x1                   	// #1
  40e8b0:	bl	4018a0 <fcntl@plt>
  40e8b4:	stur	w0, [x29, #-16]
  40e8b8:	ldur	w8, [x29, #-16]
  40e8bc:	cmp	w8, #0x0
  40e8c0:	cset	w8, lt  // lt = tstop
  40e8c4:	tbnz	w8, #0, 40e8e8 <ferror@plt+0xcf88>
  40e8c8:	ldur	w0, [x29, #-12]
  40e8cc:	ldur	w8, [x29, #-16]
  40e8d0:	orr	w2, w8, #0x1
  40e8d4:	mov	w1, #0x2                   	// #2
  40e8d8:	bl	4018a0 <fcntl@plt>
  40e8dc:	mov	w8, #0xffffffff            	// #-1
  40e8e0:	cmp	w0, w8
  40e8e4:	b.ne	40e918 <ferror@plt+0xcfb8>  // b.any
  40e8e8:	bl	401910 <__errno_location@plt>
  40e8ec:	ldr	w8, [x0]
  40e8f0:	stur	w8, [x29, #-20]
  40e8f4:	ldur	w0, [x29, #-12]
  40e8f8:	bl	401760 <close@plt>
  40e8fc:	ldur	w8, [x29, #-20]
  40e900:	str	w8, [sp, #12]
  40e904:	bl	401910 <__errno_location@plt>
  40e908:	ldr	w8, [sp, #12]
  40e90c:	str	w8, [x0]
  40e910:	mov	w9, #0xffffffff            	// #-1
  40e914:	stur	w9, [x29, #-12]
  40e918:	ldur	w0, [x29, #-12]
  40e91c:	ldp	x29, x30, [sp, #48]
  40e920:	add	sp, sp, #0x40
  40e924:	ret
  40e928:	sub	sp, sp, #0x20
  40e92c:	stp	x29, x30, [sp, #16]
  40e930:	add	x29, sp, #0x10
  40e934:	str	x0, [sp]
  40e938:	ldr	x8, [sp]
  40e93c:	cbz	x8, 40e94c <ferror@plt+0xcfec>
  40e940:	ldr	x0, [sp]
  40e944:	bl	4018d0 <__freading@plt>
  40e948:	cbnz	w0, 40e95c <ferror@plt+0xcffc>
  40e94c:	ldr	x0, [sp]
  40e950:	bl	4018b0 <fflush@plt>
  40e954:	stur	w0, [x29, #-4]
  40e958:	b	40e970 <ferror@plt+0xd010>
  40e95c:	ldr	x0, [sp]
  40e960:	bl	40e980 <ferror@plt+0xd020>
  40e964:	ldr	x0, [sp]
  40e968:	bl	4018b0 <fflush@plt>
  40e96c:	stur	w0, [x29, #-4]
  40e970:	ldur	w0, [x29, #-4]
  40e974:	ldp	x29, x30, [sp, #16]
  40e978:	add	sp, sp, #0x20
  40e97c:	ret
  40e980:	sub	sp, sp, #0x20
  40e984:	stp	x29, x30, [sp, #16]
  40e988:	add	x29, sp, #0x10
  40e98c:	str	x0, [sp, #8]
  40e990:	ldr	x8, [sp, #8]
  40e994:	ldr	w9, [x8]
  40e998:	and	w9, w9, #0x100
  40e99c:	cbz	w9, 40e9b4 <ferror@plt+0xd054>
  40e9a0:	ldr	x0, [sp, #8]
  40e9a4:	mov	x8, xzr
  40e9a8:	mov	x1, x8
  40e9ac:	mov	w2, #0x1                   	// #1
  40e9b0:	bl	40e9c0 <ferror@plt+0xd060>
  40e9b4:	ldp	x29, x30, [sp, #16]
  40e9b8:	add	sp, sp, #0x20
  40e9bc:	ret
  40e9c0:	sub	sp, sp, #0x40
  40e9c4:	stp	x29, x30, [sp, #48]
  40e9c8:	add	x29, sp, #0x30
  40e9cc:	stur	x0, [x29, #-16]
  40e9d0:	str	x1, [sp, #24]
  40e9d4:	str	w2, [sp, #20]
  40e9d8:	ldur	x8, [x29, #-16]
  40e9dc:	ldr	x8, [x8, #16]
  40e9e0:	ldur	x9, [x29, #-16]
  40e9e4:	ldr	x9, [x9, #8]
  40e9e8:	cmp	x8, x9
  40e9ec:	b.ne	40ea6c <ferror@plt+0xd10c>  // b.any
  40e9f0:	ldur	x8, [x29, #-16]
  40e9f4:	ldr	x8, [x8, #40]
  40e9f8:	ldur	x9, [x29, #-16]
  40e9fc:	ldr	x9, [x9, #32]
  40ea00:	cmp	x8, x9
  40ea04:	b.ne	40ea6c <ferror@plt+0xd10c>  // b.any
  40ea08:	ldur	x8, [x29, #-16]
  40ea0c:	ldr	x8, [x8, #72]
  40ea10:	cbnz	x8, 40ea6c <ferror@plt+0xd10c>
  40ea14:	ldur	x0, [x29, #-16]
  40ea18:	bl	401680 <fileno@plt>
  40ea1c:	ldr	x1, [sp, #24]
  40ea20:	ldr	w2, [sp, #20]
  40ea24:	bl	401660 <lseek@plt>
  40ea28:	str	x0, [sp, #8]
  40ea2c:	ldr	x8, [sp, #8]
  40ea30:	mov	x9, #0xffffffffffffffff    	// #-1
  40ea34:	cmp	x8, x9
  40ea38:	b.ne	40ea48 <ferror@plt+0xd0e8>  // b.any
  40ea3c:	mov	w8, #0xffffffff            	// #-1
  40ea40:	stur	w8, [x29, #-4]
  40ea44:	b	40ea80 <ferror@plt+0xd120>
  40ea48:	ldur	x8, [x29, #-16]
  40ea4c:	ldr	w9, [x8]
  40ea50:	and	w9, w9, #0xffffffef
  40ea54:	str	w9, [x8]
  40ea58:	ldr	x8, [sp, #8]
  40ea5c:	ldur	x10, [x29, #-16]
  40ea60:	str	x8, [x10, #144]
  40ea64:	stur	wzr, [x29, #-4]
  40ea68:	b	40ea80 <ferror@plt+0xd120>
  40ea6c:	ldur	x0, [x29, #-16]
  40ea70:	ldr	x1, [sp, #24]
  40ea74:	ldr	w2, [sp, #20]
  40ea78:	bl	401830 <fseeko@plt>
  40ea7c:	stur	w0, [x29, #-4]
  40ea80:	ldur	w0, [x29, #-4]
  40ea84:	ldp	x29, x30, [sp, #48]
  40ea88:	add	sp, sp, #0x40
  40ea8c:	ret
  40ea90:	sub	sp, sp, #0x50
  40ea94:	stp	x29, x30, [sp, #64]
  40ea98:	add	x29, sp, #0x40
  40ea9c:	stur	x0, [x29, #-16]
  40eaa0:	stur	x1, [x29, #-24]
  40eaa4:	str	x2, [sp, #32]
  40eaa8:	str	x3, [sp, #24]
  40eaac:	ldur	x8, [x29, #-16]
  40eab0:	cbnz	x8, 40eabc <ferror@plt+0xd15c>
  40eab4:	add	x8, sp, #0xc
  40eab8:	stur	x8, [x29, #-16]
  40eabc:	ldur	x0, [x29, #-16]
  40eac0:	ldur	x1, [x29, #-24]
  40eac4:	ldr	x2, [sp, #32]
  40eac8:	ldr	x3, [sp, #24]
  40eacc:	bl	4015a0 <mbrtowc@plt>
  40ead0:	str	x0, [sp, #16]
  40ead4:	ldr	x8, [sp, #16]
  40ead8:	mov	x9, #0xfffffffffffffffe    	// #-2
  40eadc:	cmp	x9, x8
  40eae0:	b.hi	40eb20 <ferror@plt+0xd1c0>  // b.pmore
  40eae4:	ldr	x8, [sp, #32]
  40eae8:	cbz	x8, 40eb20 <ferror@plt+0xd1c0>
  40eaec:	mov	w8, wzr
  40eaf0:	mov	w0, w8
  40eaf4:	bl	40eca8 <ferror@plt+0xd348>
  40eaf8:	tbnz	w0, #0, 40eb20 <ferror@plt+0xd1c0>
  40eafc:	ldur	x8, [x29, #-24]
  40eb00:	ldrb	w9, [x8]
  40eb04:	strb	w9, [sp, #11]
  40eb08:	ldrb	w9, [sp, #11]
  40eb0c:	ldur	x8, [x29, #-16]
  40eb10:	str	w9, [x8]
  40eb14:	mov	x8, #0x1                   	// #1
  40eb18:	stur	x8, [x29, #-8]
  40eb1c:	b	40eb28 <ferror@plt+0xd1c8>
  40eb20:	ldr	x8, [sp, #16]
  40eb24:	stur	x8, [x29, #-8]
  40eb28:	ldur	x0, [x29, #-8]
  40eb2c:	ldp	x29, x30, [sp, #64]
  40eb30:	add	sp, sp, #0x50
  40eb34:	ret
  40eb38:	sub	sp, sp, #0x40
  40eb3c:	stp	x29, x30, [sp, #48]
  40eb40:	add	x29, sp, #0x30
  40eb44:	stur	x0, [x29, #-16]
  40eb48:	str	x1, [sp, #24]
  40eb4c:	ldur	x8, [x29, #-16]
  40eb50:	str	x8, [sp, #16]
  40eb54:	ldr	x8, [sp, #24]
  40eb58:	str	x8, [sp, #8]
  40eb5c:	ldr	x8, [sp, #16]
  40eb60:	ldr	x9, [sp, #8]
  40eb64:	cmp	x8, x9
  40eb68:	b.ne	40eb74 <ferror@plt+0xd214>  // b.any
  40eb6c:	stur	wzr, [x29, #-4]
  40eb70:	b	40ebd8 <ferror@plt+0xd278>
  40eb74:	ldr	x8, [sp, #16]
  40eb78:	ldrb	w0, [x8]
  40eb7c:	bl	40f220 <ferror@plt+0xd8c0>
  40eb80:	strb	w0, [sp, #7]
  40eb84:	ldr	x8, [sp, #8]
  40eb88:	ldrb	w0, [x8]
  40eb8c:	bl	40f220 <ferror@plt+0xd8c0>
  40eb90:	strb	w0, [sp, #6]
  40eb94:	ldrb	w9, [sp, #7]
  40eb98:	cbnz	w9, 40eba0 <ferror@plt+0xd240>
  40eb9c:	b	40ebc8 <ferror@plt+0xd268>
  40eba0:	ldr	x8, [sp, #16]
  40eba4:	add	x8, x8, #0x1
  40eba8:	str	x8, [sp, #16]
  40ebac:	ldr	x8, [sp, #8]
  40ebb0:	add	x8, x8, #0x1
  40ebb4:	str	x8, [sp, #8]
  40ebb8:	ldrb	w8, [sp, #7]
  40ebbc:	ldrb	w9, [sp, #6]
  40ebc0:	cmp	w8, w9
  40ebc4:	b.eq	40eb74 <ferror@plt+0xd214>  // b.none
  40ebc8:	ldrb	w8, [sp, #7]
  40ebcc:	ldrb	w9, [sp, #6]
  40ebd0:	subs	w8, w8, w9
  40ebd4:	stur	w8, [x29, #-4]
  40ebd8:	ldur	w0, [x29, #-4]
  40ebdc:	ldp	x29, x30, [sp, #48]
  40ebe0:	add	sp, sp, #0x40
  40ebe4:	ret
  40ebe8:	sub	sp, sp, #0x30
  40ebec:	stp	x29, x30, [sp, #32]
  40ebf0:	add	x29, sp, #0x20
  40ebf4:	str	x0, [sp, #16]
  40ebf8:	ldr	x0, [sp, #16]
  40ebfc:	bl	401670 <__fpending@plt>
  40ec00:	cmp	x0, #0x0
  40ec04:	cset	w8, ne  // ne = any
  40ec08:	mov	w9, #0x1                   	// #1
  40ec0c:	and	w8, w8, w9
  40ec10:	strb	w8, [sp, #15]
  40ec14:	ldr	x0, [sp, #16]
  40ec18:	str	w9, [sp, #8]
  40ec1c:	bl	401630 <ferror_unlocked@plt>
  40ec20:	cmp	w0, #0x0
  40ec24:	cset	w8, ne  // ne = any
  40ec28:	ldr	w9, [sp, #8]
  40ec2c:	and	w8, w8, w9
  40ec30:	strb	w8, [sp, #14]
  40ec34:	ldr	x0, [sp, #16]
  40ec38:	bl	40e2bc <ferror@plt+0xc95c>
  40ec3c:	cmp	w0, #0x0
  40ec40:	cset	w8, ne  // ne = any
  40ec44:	and	w8, w8, #0x1
  40ec48:	strb	w8, [sp, #13]
  40ec4c:	ldrb	w8, [sp, #14]
  40ec50:	tbnz	w8, #0, 40ec78 <ferror@plt+0xd318>
  40ec54:	ldrb	w8, [sp, #13]
  40ec58:	tbnz	w8, #0, 40ec60 <ferror@plt+0xd300>
  40ec5c:	b	40ec94 <ferror@plt+0xd334>
  40ec60:	ldrb	w8, [sp, #15]
  40ec64:	tbnz	w8, #0, 40ec78 <ferror@plt+0xd318>
  40ec68:	bl	401910 <__errno_location@plt>
  40ec6c:	ldr	w8, [x0]
  40ec70:	cmp	w8, #0x9
  40ec74:	b.eq	40ec94 <ferror@plt+0xd334>  // b.none
  40ec78:	ldrb	w8, [sp, #13]
  40ec7c:	tbnz	w8, #0, 40ec88 <ferror@plt+0xd328>
  40ec80:	bl	401910 <__errno_location@plt>
  40ec84:	str	wzr, [x0]
  40ec88:	mov	w8, #0xffffffff            	// #-1
  40ec8c:	stur	w8, [x29, #-4]
  40ec90:	b	40ec98 <ferror@plt+0xd338>
  40ec94:	stur	wzr, [x29, #-4]
  40ec98:	ldur	w0, [x29, #-4]
  40ec9c:	ldp	x29, x30, [sp, #32]
  40eca0:	add	sp, sp, #0x30
  40eca4:	ret
  40eca8:	sub	sp, sp, #0x20
  40ecac:	stp	x29, x30, [sp, #16]
  40ecb0:	add	x29, sp, #0x10
  40ecb4:	mov	w8, #0x1                   	// #1
  40ecb8:	mov	x9, xzr
  40ecbc:	stur	w0, [x29, #-4]
  40ecc0:	sturb	w8, [x29, #-5]
  40ecc4:	ldur	w0, [x29, #-4]
  40ecc8:	mov	x1, x9
  40eccc:	bl	401950 <setlocale@plt>
  40ecd0:	str	x0, [sp]
  40ecd4:	ldr	x9, [sp]
  40ecd8:	cbz	x9, 40ed0c <ferror@plt+0xd3ac>
  40ecdc:	ldr	x0, [sp]
  40ece0:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40ece4:	add	x1, x1, #0xcc7
  40ece8:	bl	401810 <strcmp@plt>
  40ecec:	cbz	w0, 40ed04 <ferror@plt+0xd3a4>
  40ecf0:	ldr	x0, [sp]
  40ecf4:	adrp	x1, 410000 <ferror@plt+0xe6a0>
  40ecf8:	add	x1, x1, #0xcc9
  40ecfc:	bl	401810 <strcmp@plt>
  40ed00:	cbnz	w0, 40ed0c <ferror@plt+0xd3ac>
  40ed04:	mov	w8, #0x0                   	// #0
  40ed08:	sturb	w8, [x29, #-5]
  40ed0c:	ldurb	w8, [x29, #-5]
  40ed10:	and	w0, w8, #0x1
  40ed14:	ldp	x29, x30, [sp, #16]
  40ed18:	add	sp, sp, #0x20
  40ed1c:	ret
  40ed20:	sub	sp, sp, #0x20
  40ed24:	stp	x29, x30, [sp, #16]
  40ed28:	add	x29, sp, #0x10
  40ed2c:	mov	w0, #0xe                   	// #14
  40ed30:	bl	4016b0 <nl_langinfo@plt>
  40ed34:	str	x0, [sp, #8]
  40ed38:	ldr	x8, [sp, #8]
  40ed3c:	cbnz	x8, 40ed4c <ferror@plt+0xd3ec>
  40ed40:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ed44:	add	x8, x8, #0x802
  40ed48:	str	x8, [sp, #8]
  40ed4c:	ldr	x8, [sp, #8]
  40ed50:	ldrb	w9, [x8]
  40ed54:	cbnz	w9, 40ed64 <ferror@plt+0xd404>
  40ed58:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40ed5c:	add	x8, x8, #0xccf
  40ed60:	str	x8, [sp, #8]
  40ed64:	ldr	x0, [sp, #8]
  40ed68:	ldp	x29, x30, [sp, #16]
  40ed6c:	add	sp, sp, #0x20
  40ed70:	ret
  40ed74:	sub	sp, sp, #0x10
  40ed78:	str	w0, [sp, #8]
  40ed7c:	ldr	w8, [sp, #8]
  40ed80:	subs	w9, w8, #0x30
  40ed84:	cmp	w9, #0x9
  40ed88:	str	w8, [sp, #4]
  40ed8c:	b.ls	40edc4 <ferror@plt+0xd464>  // b.plast
  40ed90:	b	40ed94 <ferror@plt+0xd434>
  40ed94:	ldr	w8, [sp, #4]
  40ed98:	subs	w9, w8, #0x41
  40ed9c:	cmp	w9, #0x19
  40eda0:	b.ls	40edc4 <ferror@plt+0xd464>  // b.plast
  40eda4:	b	40eda8 <ferror@plt+0xd448>
  40eda8:	ldr	w8, [sp, #4]
  40edac:	subs	w9, w8, #0x61
  40edb0:	cmp	w9, #0x19
  40edb4:	cset	w9, ls  // ls = plast
  40edb8:	eor	w9, w9, #0x1
  40edbc:	tbnz	w9, #0, 40edd4 <ferror@plt+0xd474>
  40edc0:	b	40edc4 <ferror@plt+0xd464>
  40edc4:	mov	w8, #0x1                   	// #1
  40edc8:	and	w8, w8, #0x1
  40edcc:	strb	w8, [sp, #15]
  40edd0:	b	40ede0 <ferror@plt+0xd480>
  40edd4:	mov	w8, wzr
  40edd8:	and	w8, w8, #0x1
  40eddc:	strb	w8, [sp, #15]
  40ede0:	ldrb	w8, [sp, #15]
  40ede4:	and	w0, w8, #0x1
  40ede8:	add	sp, sp, #0x10
  40edec:	ret
  40edf0:	sub	sp, sp, #0x10
  40edf4:	str	w0, [sp, #8]
  40edf8:	ldr	w8, [sp, #8]
  40edfc:	subs	w9, w8, #0x41
  40ee00:	cmp	w9, #0x19
  40ee04:	str	w8, [sp, #4]
  40ee08:	b.ls	40ee2c <ferror@plt+0xd4cc>  // b.plast
  40ee0c:	b	40ee10 <ferror@plt+0xd4b0>
  40ee10:	ldr	w8, [sp, #4]
  40ee14:	subs	w9, w8, #0x61
  40ee18:	cmp	w9, #0x19
  40ee1c:	cset	w9, ls  // ls = plast
  40ee20:	eor	w9, w9, #0x1
  40ee24:	tbnz	w9, #0, 40ee3c <ferror@plt+0xd4dc>
  40ee28:	b	40ee2c <ferror@plt+0xd4cc>
  40ee2c:	mov	w8, #0x1                   	// #1
  40ee30:	and	w8, w8, #0x1
  40ee34:	strb	w8, [sp, #15]
  40ee38:	b	40ee48 <ferror@plt+0xd4e8>
  40ee3c:	mov	w8, wzr
  40ee40:	and	w8, w8, #0x1
  40ee44:	strb	w8, [sp, #15]
  40ee48:	ldrb	w8, [sp, #15]
  40ee4c:	and	w0, w8, #0x1
  40ee50:	add	sp, sp, #0x10
  40ee54:	ret
  40ee58:	sub	sp, sp, #0x10
  40ee5c:	str	w0, [sp, #8]
  40ee60:	ldr	w8, [sp, #8]
  40ee64:	subs	w8, w8, #0x0
  40ee68:	cmp	w8, #0x7f
  40ee6c:	cset	w8, ls  // ls = plast
  40ee70:	eor	w8, w8, #0x1
  40ee74:	tbnz	w8, #0, 40ee8c <ferror@plt+0xd52c>
  40ee78:	b	40ee7c <ferror@plt+0xd51c>
  40ee7c:	mov	w8, #0x1                   	// #1
  40ee80:	and	w8, w8, #0x1
  40ee84:	strb	w8, [sp, #15]
  40ee88:	b	40ee98 <ferror@plt+0xd538>
  40ee8c:	mov	w8, wzr
  40ee90:	and	w8, w8, #0x1
  40ee94:	strb	w8, [sp, #15]
  40ee98:	ldrb	w8, [sp, #15]
  40ee9c:	and	w0, w8, #0x1
  40eea0:	add	sp, sp, #0x10
  40eea4:	ret
  40eea8:	sub	sp, sp, #0x10
  40eeac:	str	w0, [sp, #12]
  40eeb0:	ldr	w8, [sp, #12]
  40eeb4:	mov	w9, #0x1                   	// #1
  40eeb8:	cmp	w8, #0x20
  40eebc:	str	w9, [sp, #8]
  40eec0:	b.eq	40eed4 <ferror@plt+0xd574>  // b.none
  40eec4:	ldr	w8, [sp, #12]
  40eec8:	cmp	w8, #0x9
  40eecc:	cset	w8, eq  // eq = none
  40eed0:	str	w8, [sp, #8]
  40eed4:	ldr	w8, [sp, #8]
  40eed8:	and	w0, w8, #0x1
  40eedc:	add	sp, sp, #0x10
  40eee0:	ret
  40eee4:	sub	sp, sp, #0x10
  40eee8:	str	w0, [sp, #8]
  40eeec:	ldr	w8, [sp, #8]
  40eef0:	subs	w9, w8, #0x0
  40eef4:	cmp	w9, #0x1f
  40eef8:	str	w8, [sp, #4]
  40eefc:	b.ls	40ef1c <ferror@plt+0xd5bc>  // b.plast
  40ef00:	b	40ef04 <ferror@plt+0xd5a4>
  40ef04:	ldr	w8, [sp, #4]
  40ef08:	cmp	w8, #0x7f
  40ef0c:	cset	w9, eq  // eq = none
  40ef10:	eor	w9, w9, #0x1
  40ef14:	tbnz	w9, #0, 40ef2c <ferror@plt+0xd5cc>
  40ef18:	b	40ef1c <ferror@plt+0xd5bc>
  40ef1c:	mov	w8, #0x1                   	// #1
  40ef20:	and	w8, w8, #0x1
  40ef24:	strb	w8, [sp, #15]
  40ef28:	b	40ef38 <ferror@plt+0xd5d8>
  40ef2c:	mov	w8, wzr
  40ef30:	and	w8, w8, #0x1
  40ef34:	strb	w8, [sp, #15]
  40ef38:	ldrb	w8, [sp, #15]
  40ef3c:	and	w0, w8, #0x1
  40ef40:	add	sp, sp, #0x10
  40ef44:	ret
  40ef48:	sub	sp, sp, #0x10
  40ef4c:	str	w0, [sp, #8]
  40ef50:	ldr	w8, [sp, #8]
  40ef54:	subs	w8, w8, #0x30
  40ef58:	cmp	w8, #0x9
  40ef5c:	cset	w8, ls  // ls = plast
  40ef60:	eor	w8, w8, #0x1
  40ef64:	tbnz	w8, #0, 40ef7c <ferror@plt+0xd61c>
  40ef68:	b	40ef6c <ferror@plt+0xd60c>
  40ef6c:	mov	w8, #0x1                   	// #1
  40ef70:	and	w8, w8, #0x1
  40ef74:	strb	w8, [sp, #15]
  40ef78:	b	40ef88 <ferror@plt+0xd628>
  40ef7c:	mov	w8, wzr
  40ef80:	and	w8, w8, #0x1
  40ef84:	strb	w8, [sp, #15]
  40ef88:	ldrb	w8, [sp, #15]
  40ef8c:	and	w0, w8, #0x1
  40ef90:	add	sp, sp, #0x10
  40ef94:	ret
  40ef98:	sub	sp, sp, #0x10
  40ef9c:	str	w0, [sp, #8]
  40efa0:	ldr	w8, [sp, #8]
  40efa4:	subs	w8, w8, #0x21
  40efa8:	cmp	w8, #0x5d
  40efac:	cset	w8, ls  // ls = plast
  40efb0:	eor	w8, w8, #0x1
  40efb4:	tbnz	w8, #0, 40efcc <ferror@plt+0xd66c>
  40efb8:	b	40efbc <ferror@plt+0xd65c>
  40efbc:	mov	w8, #0x1                   	// #1
  40efc0:	and	w8, w8, #0x1
  40efc4:	strb	w8, [sp, #15]
  40efc8:	b	40efd8 <ferror@plt+0xd678>
  40efcc:	mov	w8, wzr
  40efd0:	and	w8, w8, #0x1
  40efd4:	strb	w8, [sp, #15]
  40efd8:	ldrb	w8, [sp, #15]
  40efdc:	and	w0, w8, #0x1
  40efe0:	add	sp, sp, #0x10
  40efe4:	ret
  40efe8:	sub	sp, sp, #0x10
  40efec:	str	w0, [sp, #8]
  40eff0:	ldr	w8, [sp, #8]
  40eff4:	subs	w8, w8, #0x61
  40eff8:	cmp	w8, #0x19
  40effc:	cset	w8, ls  // ls = plast
  40f000:	eor	w8, w8, #0x1
  40f004:	tbnz	w8, #0, 40f01c <ferror@plt+0xd6bc>
  40f008:	b	40f00c <ferror@plt+0xd6ac>
  40f00c:	mov	w8, #0x1                   	// #1
  40f010:	and	w8, w8, #0x1
  40f014:	strb	w8, [sp, #15]
  40f018:	b	40f028 <ferror@plt+0xd6c8>
  40f01c:	mov	w8, wzr
  40f020:	and	w8, w8, #0x1
  40f024:	strb	w8, [sp, #15]
  40f028:	ldrb	w8, [sp, #15]
  40f02c:	and	w0, w8, #0x1
  40f030:	add	sp, sp, #0x10
  40f034:	ret
  40f038:	sub	sp, sp, #0x10
  40f03c:	str	w0, [sp, #8]
  40f040:	ldr	w8, [sp, #8]
  40f044:	subs	w8, w8, #0x20
  40f048:	cmp	w8, #0x5e
  40f04c:	cset	w8, ls  // ls = plast
  40f050:	eor	w8, w8, #0x1
  40f054:	tbnz	w8, #0, 40f06c <ferror@plt+0xd70c>
  40f058:	b	40f05c <ferror@plt+0xd6fc>
  40f05c:	mov	w8, #0x1                   	// #1
  40f060:	and	w8, w8, #0x1
  40f064:	strb	w8, [sp, #15]
  40f068:	b	40f078 <ferror@plt+0xd718>
  40f06c:	mov	w8, wzr
  40f070:	and	w8, w8, #0x1
  40f074:	strb	w8, [sp, #15]
  40f078:	ldrb	w8, [sp, #15]
  40f07c:	and	w0, w8, #0x1
  40f080:	add	sp, sp, #0x10
  40f084:	ret
  40f088:	sub	sp, sp, #0x10
  40f08c:	str	w0, [sp, #8]
  40f090:	ldr	w8, [sp, #8]
  40f094:	subs	w8, w8, #0x21
  40f098:	mov	w9, w8
  40f09c:	ubfx	x9, x9, #0, #32
  40f0a0:	cmp	x9, #0x5d
  40f0a4:	str	x9, [sp]
  40f0a8:	b.hi	40f0d4 <ferror@plt+0xd774>  // b.pmore
  40f0ac:	adrp	x8, 410000 <ferror@plt+0xe6a0>
  40f0b0:	add	x8, x8, #0xcd8
  40f0b4:	ldr	x11, [sp]
  40f0b8:	ldrsw	x10, [x8, x11, lsl #2]
  40f0bc:	add	x9, x8, x10
  40f0c0:	br	x9
  40f0c4:	mov	w8, #0x1                   	// #1
  40f0c8:	and	w8, w8, #0x1
  40f0cc:	strb	w8, [sp, #15]
  40f0d0:	b	40f0e0 <ferror@plt+0xd780>
  40f0d4:	mov	w8, wzr
  40f0d8:	and	w8, w8, #0x1
  40f0dc:	strb	w8, [sp, #15]
  40f0e0:	ldrb	w8, [sp, #15]
  40f0e4:	and	w0, w8, #0x1
  40f0e8:	add	sp, sp, #0x10
  40f0ec:	ret
  40f0f0:	sub	sp, sp, #0x10
  40f0f4:	str	w0, [sp, #8]
  40f0f8:	ldr	w8, [sp, #8]
  40f0fc:	subs	w9, w8, #0x9
  40f100:	cmp	w9, #0x4
  40f104:	str	w8, [sp, #4]
  40f108:	b.ls	40f128 <ferror@plt+0xd7c8>  // b.plast
  40f10c:	b	40f110 <ferror@plt+0xd7b0>
  40f110:	ldr	w8, [sp, #4]
  40f114:	cmp	w8, #0x20
  40f118:	cset	w9, eq  // eq = none
  40f11c:	eor	w9, w9, #0x1
  40f120:	tbnz	w9, #0, 40f138 <ferror@plt+0xd7d8>
  40f124:	b	40f128 <ferror@plt+0xd7c8>
  40f128:	mov	w8, #0x1                   	// #1
  40f12c:	and	w8, w8, #0x1
  40f130:	strb	w8, [sp, #15]
  40f134:	b	40f144 <ferror@plt+0xd7e4>
  40f138:	mov	w8, wzr
  40f13c:	and	w8, w8, #0x1
  40f140:	strb	w8, [sp, #15]
  40f144:	ldrb	w8, [sp, #15]
  40f148:	and	w0, w8, #0x1
  40f14c:	add	sp, sp, #0x10
  40f150:	ret
  40f154:	sub	sp, sp, #0x10
  40f158:	str	w0, [sp, #8]
  40f15c:	ldr	w8, [sp, #8]
  40f160:	subs	w8, w8, #0x41
  40f164:	cmp	w8, #0x19
  40f168:	cset	w8, ls  // ls = plast
  40f16c:	eor	w8, w8, #0x1
  40f170:	tbnz	w8, #0, 40f188 <ferror@plt+0xd828>
  40f174:	b	40f178 <ferror@plt+0xd818>
  40f178:	mov	w8, #0x1                   	// #1
  40f17c:	and	w8, w8, #0x1
  40f180:	strb	w8, [sp, #15]
  40f184:	b	40f194 <ferror@plt+0xd834>
  40f188:	mov	w8, wzr
  40f18c:	and	w8, w8, #0x1
  40f190:	strb	w8, [sp, #15]
  40f194:	ldrb	w8, [sp, #15]
  40f198:	and	w0, w8, #0x1
  40f19c:	add	sp, sp, #0x10
  40f1a0:	ret
  40f1a4:	sub	sp, sp, #0x10
  40f1a8:	str	w0, [sp, #8]
  40f1ac:	ldr	w8, [sp, #8]
  40f1b0:	subs	w9, w8, #0x30
  40f1b4:	cmp	w9, #0x9
  40f1b8:	str	w8, [sp, #4]
  40f1bc:	b.ls	40f1f4 <ferror@plt+0xd894>  // b.plast
  40f1c0:	b	40f1c4 <ferror@plt+0xd864>
  40f1c4:	ldr	w8, [sp, #4]
  40f1c8:	subs	w9, w8, #0x41
  40f1cc:	cmp	w9, #0x5
  40f1d0:	b.ls	40f1f4 <ferror@plt+0xd894>  // b.plast
  40f1d4:	b	40f1d8 <ferror@plt+0xd878>
  40f1d8:	ldr	w8, [sp, #4]
  40f1dc:	subs	w9, w8, #0x61
  40f1e0:	cmp	w9, #0x5
  40f1e4:	cset	w9, ls  // ls = plast
  40f1e8:	eor	w9, w9, #0x1
  40f1ec:	tbnz	w9, #0, 40f204 <ferror@plt+0xd8a4>
  40f1f0:	b	40f1f4 <ferror@plt+0xd894>
  40f1f4:	mov	w8, #0x1                   	// #1
  40f1f8:	and	w8, w8, #0x1
  40f1fc:	strb	w8, [sp, #15]
  40f200:	b	40f210 <ferror@plt+0xd8b0>
  40f204:	mov	w8, wzr
  40f208:	and	w8, w8, #0x1
  40f20c:	strb	w8, [sp, #15]
  40f210:	ldrb	w8, [sp, #15]
  40f214:	and	w0, w8, #0x1
  40f218:	add	sp, sp, #0x10
  40f21c:	ret
  40f220:	sub	sp, sp, #0x10
  40f224:	str	w0, [sp, #8]
  40f228:	ldr	w8, [sp, #8]
  40f22c:	subs	w8, w8, #0x41
  40f230:	cmp	w8, #0x19
  40f234:	cset	w8, ls  // ls = plast
  40f238:	eor	w8, w8, #0x1
  40f23c:	tbnz	w8, #0, 40f258 <ferror@plt+0xd8f8>
  40f240:	b	40f244 <ferror@plt+0xd8e4>
  40f244:	ldr	w8, [sp, #8]
  40f248:	subs	w8, w8, #0x41
  40f24c:	add	w8, w8, #0x61
  40f250:	str	w8, [sp, #12]
  40f254:	b	40f260 <ferror@plt+0xd900>
  40f258:	ldr	w8, [sp, #8]
  40f25c:	str	w8, [sp, #12]
  40f260:	ldr	w0, [sp, #12]
  40f264:	add	sp, sp, #0x10
  40f268:	ret
  40f26c:	sub	sp, sp, #0x10
  40f270:	str	w0, [sp, #8]
  40f274:	ldr	w8, [sp, #8]
  40f278:	subs	w8, w8, #0x61
  40f27c:	cmp	w8, #0x19
  40f280:	cset	w8, ls  // ls = plast
  40f284:	eor	w8, w8, #0x1
  40f288:	tbnz	w8, #0, 40f2a4 <ferror@plt+0xd944>
  40f28c:	b	40f290 <ferror@plt+0xd930>
  40f290:	ldr	w8, [sp, #8]
  40f294:	subs	w8, w8, #0x61
  40f298:	add	w8, w8, #0x41
  40f29c:	str	w8, [sp, #12]
  40f2a0:	b	40f2ac <ferror@plt+0xd94c>
  40f2a4:	ldr	w8, [sp, #8]
  40f2a8:	str	w8, [sp, #12]
  40f2ac:	ldr	w0, [sp, #12]
  40f2b0:	add	sp, sp, #0x10
  40f2b4:	ret
  40f2b8:	stp	x29, x30, [sp, #-64]!
  40f2bc:	mov	x29, sp
  40f2c0:	stp	x19, x20, [sp, #16]
  40f2c4:	adrp	x20, 421000 <ferror@plt+0x1f6a0>
  40f2c8:	add	x20, x20, #0xdf0
  40f2cc:	stp	x21, x22, [sp, #32]
  40f2d0:	adrp	x21, 421000 <ferror@plt+0x1f6a0>
  40f2d4:	add	x21, x21, #0xde8
  40f2d8:	sub	x20, x20, x21
  40f2dc:	mov	w22, w0
  40f2e0:	stp	x23, x24, [sp, #48]
  40f2e4:	mov	x23, x1
  40f2e8:	mov	x24, x2
  40f2ec:	bl	401568 <mbrtowc@plt-0x38>
  40f2f0:	cmp	xzr, x20, asr #3
  40f2f4:	b.eq	40f320 <ferror@plt+0xd9c0>  // b.none
  40f2f8:	asr	x20, x20, #3
  40f2fc:	mov	x19, #0x0                   	// #0
  40f300:	ldr	x3, [x21, x19, lsl #3]
  40f304:	mov	x2, x24
  40f308:	add	x19, x19, #0x1
  40f30c:	mov	x1, x23
  40f310:	mov	w0, w22
  40f314:	blr	x3
  40f318:	cmp	x20, x19
  40f31c:	b.ne	40f300 <ferror@plt+0xd9a0>  // b.any
  40f320:	ldp	x19, x20, [sp, #16]
  40f324:	ldp	x21, x22, [sp, #32]
  40f328:	ldp	x23, x24, [sp, #48]
  40f32c:	ldp	x29, x30, [sp], #64
  40f330:	ret
  40f334:	nop
  40f338:	ret
  40f33c:	nop
  40f340:	adrp	x2, 422000 <ferror@plt+0x206a0>
  40f344:	mov	x1, #0x0                   	// #0
  40f348:	ldr	x2, [x2, #496]
  40f34c:	b	401640 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040f350 <.fini>:
  40f350:	stp	x29, x30, [sp, #-16]!
  40f354:	mov	x29, sp
  40f358:	ldp	x29, x30, [sp], #16
  40f35c:	ret
