---
layout: default
title: Main Program
---

<style>
table.blueTable {
  border: 1px solid #1C6EA4;
  background-color: #EEEEEE;
  width: 100%;
  text-align: left;
  border-collapse: collapse;
}
table.blueTable td {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable th {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
  text-align: center;
}


table.blueTable .tdb, table.blueTable thd {
  text-align: center;
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable tbody td {
  font-size: 13px;
}
table.blueTable tr:nth-child(even) {
  background: #D0E4F5;
}
table.blueTable thead {
  background: #1C6EA4;
  background: -moz-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: -webkit-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: linear-gradient(to bottom, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  border-bottom: 2px solid #444444;
}
table.blueTable thead th {
  font-size: 15px;
  font-weight: bold;
  color: #FFFFFF;
  border-left: 2px solid #D0E4F5;
}
table.blueTable thead th:first-child {
  border-left: none;
}

table.blueTable tfoot {
  font-size: 14px;
  font-weight: bold;
  color: #FFFFFF;
  background: #D0E4F5;
  background: -moz-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: -webkit-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: linear-gradient(to bottom, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  border-top: 2px solid #444444;
}
table.blueTable tfoot td {
  font-size: 14px;
}
table.blueTable tfoot .links {
  text-align: right;
}
table.blueTable tfoot .links a{
  display: inline-block;
  background: #1C6EA4;
  color: #FFFFFF;
  padding: 2px 8px;
  border-radius: 5px;
}
</style>

<table class="blueTable" border="2"><colgroup> <col style="width:5%;"> <col style="width:40%;"> <col style="width:40%;"> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Monday Oct 16, 2017 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Opening Remarks&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>8:20</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Keynote 1 &nbsp;: TBA&nbsp;</strong></td>
</tr>
<tr>
<td>9:20</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session I (1.5 min/paper)</strong></p>
</td>
</tr>
<tr>
<td>10:20</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;</td>
</tr>
<tr>
<td>10:40</td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-A DRAM</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-B Accelerators</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation
</strong><br>
Xiangyao Yu; Christopher Hughes; Nadathur Satish; Onur Mutlu; Srinivas Devadas
</td>
<td>
<strong>
UDP: A Programmable Accelerator for Extract-Transform-Load Workloads and More
</strong><br>
Yuanwei Fang:University of Chicago ;Chen Zou:University of Chicago ;Aaron J. Elmore:University of Chicago ;Andrew A. Chien:University of Chicago and Argonne National Laboratory
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
ConTutto - A Novel FPGA-based Prototyping Platform Enabling Innovation in the Memory Subsystem of a Server Class Processor
</strong><br>
Bharat Sukhwani:IBM Research ;Thomas Roewer:IBM Research ;Charles L. Haymes:IBM Research ;Kyu-Hyoun Kim:IBM Research ;Adam J. McPadden:IBM ;Daniel M. Dreps:IBM ;Dean Sanner:IBM ;Jan Van Lunteren:IBM Research ;Sameh Asaad:IBM Research
</td>
<td>
<strong>
UNFOLD: A Memory-Efficient Speech Recognizer Using On-The-Fly WFST Composition
</strong><br>
Reza Yazdani:Universitat Politecnica de Catalunya ;Jose-Maria Arnau:Universitat Politecnica de Catalunya ;Antonio Gonzalez:Universitat Politecnica de Catalunya
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content
</strong><br>
Samira Khan:University of Virginia ;Chris Wilkerson:Intel ;Zhe Wang:Intel ;Alaa Alameldeen:Intel ;Donghyuk Lee:NVIDIA ;Onur Mutlu:ETH Zurich
</td>
<td>
<strong>
IDEAL: Image DEnoising AcceLerator
</strong><br>
Mostafa Mahmoud:University of Toronto ;Bojian Zheng:University of Toronto ;Alberto Delmas Lascorz:University of Toronto ; Felix Heide: Stanford University/Algolux; Jonathan Assouline: Algolux; Paul Boucher: Algolux; Emmanuel Onzon: Algolux;Andreas Moshovos:University of Toronto
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Fine-Grained DRAM: Energy Efficient DRAM for Extreme Bandwidth Systems
</strong><br>
Mike O'Connor:NVIDIA / UT-Austin ;Niladrish Chatterjee:NVIDIA ;Donghyuk Lee:NVIDIA ;John Wilson:NVIDIA ;Aditya Agrawal:NVIDIA ;Stephen W. Keckler:NVIDIA / UT-Austin ;William J. Dally:NVIDIA / Stanford
</td>
<td>
<strong>
Pipelining a Triggered Processing Element
</strong><br>
Thomas J. Repetti:Columbia University ;Joao Pedro Cerqueira:Columbia University ;Martha A. Kim:Columbia University ;Mingoo Seok:Columbia University
</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Lunch + Panel&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>14:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-A GPUs-I</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-B Non-Volatile Memory/Storage</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Efficient Exception Handling Support for GPUs 
</strong><br>
Ivan Tanasic:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center ;Isaac Gelado:NVIDIA ;Marc Jorda:Barcelona Supercomputing Center ;Eduard Ayguade:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center ;Nacho Navarro:Universitat Politecnica de Catalunya / Barcelona Supercomputing Center
</td>
<td>
<strong>
Proteus: A Flexible and Fast Software Supported Hardware Logging approach for NVM 
</strong><br>
Seunghee Shin:North Carolina State University ;Satish Kumar Tirukkovalluri:North Carolina State University ;James Tuck:North Carolina State University ;Yan Solihin:North Carolina State University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Beyond the Socket: NUMA-Aware GPUs 
</strong><br>
Ugljesa Milic:Barcelona Supercomputing Center / Universitat Politecnica de Catalunya ;Oreste Villa:Nvidia ;Evgeny Bolotin:Nvidia ;Akhil Arunkumar:Arizona State University ;Eiman Ebrahimi:Nvidia ;Aamer Jaleel:Nvidia ;Alex Ramirez:Google ;David Nellans:Nvidia
</td>
<td>
<strong>
Efficient Support of Position Independence on Non-Volatile Memory 
</strong><br>
Guoyang Chen:Qualcomm ;Lei Zhang:NCSU ;Richa Budhiraja:Qualcomm ;Xipeng Shen:NCSU ;Youfeng Wu:Intel
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
MOSAIC: A Transparent Hardware-Software Cooperative Memory Management in GPU
</strong><br>
Rachata Ausavarungnirun:Carnegie Mellon University ;Christopher J. Rossbach:UT Austin and VMware Research Group ;Joshua Landgraf:UT Austin ;Vance Miller:UT Austin ;Saugata Ghose:Carnegie Mellon University ;Jayneel Gandhi:VMware Research Group ;Onur Mutlu:ETH Zurich / Carnegie Mellon University
</td>
<td>
<strong>
Incidental Computing on IoT Nonvolatile Processors 
</strong><br>
Kaisheng Ma: Penn State; Xuqing Li: Penn State; Jinyang Li:Tsinghua Univ.; Yongpan Liu: Tsinghua Univ.; Yuan Xie:UCSB; Jack Sampson:Penn State; Mahmut Taylan Kandemir:Penn State; Vijaykrishnan Narayanan:Penn State;
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
RegLess: Just-in-Time Operand Staging for GPUs 
</strong><br>
John Kloosterman:University of Michigan ;Jon Beaumont:University of Michigan ;Davoud Anoushe Jamshidi:University of Michigan ;Jonathan Bailey:University of Michigan ;Trevor Mudge:University of Michigan ;Scott Mahlke:University of Michigan
</td>
<td>
<strong>
Summarizer: Trading Communication with Computing Near Storage 
</strong><br>
Gunjae Koo:University of Southern California ;Kiran Kumar Matam:University of Southern California ; Te I:North Carolina State University ;H. V. Krishna Giri Narra:University of Southern California ;Jing Li:University of California. San Diego ;Hung-Wei Tseng:North Carolina State University ;Steven Swanson:University of California. San Diego ;Murali Annavaram:University of Southern California
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
SCRATCH: An End-to-end Application-aware Soft-GPGPU Architecture and Trimming Tool 
</strong><br>
Pedro Duarte:Instituto de Telecomunicacoes. University of Coimbra. Portugal ;Pedro Tomas:INESC-ID. Instituto Superior Tecnico. Universidade de Lisboa. Portugal ;Gabriel Falcao:Instituto de Telecomunicacoes. University of Coimbra. Portugal
</td>
<td>
<strong>
Memory Cocktail Therapy: A General Learning-Based Framework to Optimize Dynamic Tradeoffs in NVMs 
</strong><br>
Zhaoxia Deng:University of California. Santa Barbara ;Lunkai Zhang:University of Chicago ;Nikita Mishra:University of Chicago ;Henry Hoffmann:University of Chicago ;Fred Chong:University of Chicago
</td>
</tr>
<tr>
<td>15:40</td>
<td class="tdb" colspan="2"><strong>&nbsp;Evening event&nbsp;&nbsp;</strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Tuesday Oct 17, 2017 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Keynote II &nbsp;: TBA&nbsp;</strong></td>
</tr>
<tr>
<td>9:00</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session II (1.5 min/paper)</strong></p>
</td>
</tr>
<tr>
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;</td>
</tr>
<tr>
<td>10:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-A In/Near Memory Computing</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-B Security</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
A Many-core Architecture for In-Memory Data Processing 
</strong><br>
Sandeep R Agrawal:Oracle Labs ;Sam Idicula:Oracle Labs ;Arun Raghavan:Oracle Labs ;Evangelos Vlachos:Oracle Labs ;Venkatraman Govindaraju:Oracle Labs ;Venkatanathan Varadarajan:Oracle Labs ;Cagri Balkesen:Oracle Labs ;Georgios Giannikis:Oracle Labs ;Charlie Roth:NXP ;Nipun Agarwal:Oracle Labs ;Eric Sedlar:Oracle Labs
</td>
<td>
<strong>
RHMD: Evasion-Resilient Hardware Malware Detectors 
</strong><br>
Khaled N. Khasawneh:University of California. Riverside ;Nael Abu-Ghazaleh:University of California. Riverside ;Dmitry Ponomarev:Binghamton University ;Lei Yu:Binghamton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Cache Automaton 
</strong><br>
Arun Subramaniyan:University of Michigan ;Jingcheng Wang:University of Michigan ;Ezhil R. M. Balasubramanian:University of Michigan ;David Blaauw:University of Michigan ;Dennis Sylvester:University of Michigan ;Reetuparna Das:University of Michigan
</td>
<td>
<strong>
Software-based Gate-level Information Flow Security for IoT Systems 
</strong><br>
Hari Cherupalli:University of Minnesota ;Henry Duwe:University of Illinois ;Weidong Ye:University of Illinois ;Rakesh Kumar:University of Illinois ;John Sartori:University of Minnesota
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology 
</strong><br>
Vivek Seshadri:Microsoft Research India ;Donghyuk Lee:NVIDIA Research ;Thomas Mullins:Intel ;Hasan Hassan:ETH Zurich ;Amirali Boroumand:CMU ;Jeremie Kim:ETH Zurich ;Michael A. Kozuch:Intel ;Onur Mutlu:ETH Zurich ;Phillip B. Gibbons:CMU ;Todd C. Mowry:CMU
</td>
<td>
<strong>
How secure is your cache against side-channel attacks? 
</strong><br>
Zecheng He:Princeton University ;Ruby B. Lee:Princeton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
DRISA: A DRAM-based Reconfigurable In-Situ Accelerator 
</strong><br>
Shuangchen Li:University of California. Santa Barbara ;Dimin Niu:Samsung ;Krishna T. Malladi:Samsung ;Hongzhong Zheng:Samsung ;Bob Brennan:Samsung ;Yuan Xie:University of California. Santa Barbara
</td>
<td>
<strong>
Constructing and Characterizing Covert Channels on GPGPUs 
</strong><br>
Hoda Naghibijouybari:University of California. Riverside ;Khaled Khasawneh:University of California. Riverside ;Nael Abu-Ghazaleh:University of California. Riverside
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PageForge: A Near-Memory Content-Aware Page-Merging Architecture 
</strong><br>
Dimitrios Skarlatos:University of Illinois at Urbana-Champaign ;Nam Sung Kim:University of Illinois at Urbana-Champaign ;Josep Torrellas:University of Illinois at Urbana-Champaign
</td>
<td>
<strong>

</strong><br>

</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Awards Lunch</strong></td>
</tr>
<tr>
<td>14:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-A Deep Learning</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-B Prediction</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Distributed FPGA Acceleration for Learning
</strong><br>
Jongse Park:Georgia Institute of Technology ;Hardik Sharma:Georgia Institute of Technology ;Divya Mahajan:Georgia Institute of Technology ;Joon Kyung Kim:Georgia Institute of Technology ;Hadi Esmaeilzadeh:University of California, San Diego
<td>
<strong>
Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants 
</strong><br>
Abhishek Bhattacharjee:Rutgers University/Princeton University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Bit-Pragmatic Deep Neural Network Computing 
</strong><br>
Jorge Albericio:NVIDIA ;Patrick Judd:University of Toronto ;Alberto Delmas:University of Toronto ;Sayeh Sharify:University of Toronto ;Gerard O'Leary:University of Toronto ;Roman Genov:University of Toronto ;Andreas Moshovos:University of Toronto
</td>
<td>
<strong>
Load Value Prediction via Path-based Address Prediction: Avoiding Mispredictions due to Conflicting Stores 
</strong><br>
Rami Sheikh:Qualcomm Technologies. Inc. ;Harold W. Cain:Qualcomm Datacenter Technologies. Inc. ;Raguram Damodaran:Qualcomm Technologies. Inc.
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-Circulant Weight Matrices 
</strong><br>
Caiwen Ding:Syracuse University ;Siyu Liao:City University of New York. City College; Yanzhi Wang:Syracuse University;Zhe Li:Syracuse University; Ning Liu:Syracuse University; Youwei Zhuo:University of Southern California ; Chao Wang:University of Southern California;Xuehai Qian:University of Southern California ;Yu Bai:California State University Fullerton ;Geng Yuan:Syracuse University ;Xiaolong Ma:Syracuse University ;Yipeng Zhang:Syracuse University ;Jian Tang:Syracuse University ;Qinru Qiu:Syracuse University ;Xue Lin:Northeastern University ;Bo Yuan:City University of New York. City College
</td>
<td>
<strong>
Multiperspective Reuse Prediction 
</strong><br>
Daniel A. Jim≈Ωnez:Texas A&M ;Elvira Teran:Texas A&M
</td>
</tr>
<tr>
  <td>15:00</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break&nbsp;</strong>
</td>
</tr>
<tr>
  <td>15:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-A Consistency/Coherency Translation</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-B Energy</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CSALT: Context Switch Aware Large TLB 
</strong><br>
Yashwant Marathe:The University of Texas at Austin ;Nagendra Gulur:Texas Instruments ;Jee Ho Ryoo:The University of Texas at Austin ;Shuang Song:The University of Texas at Austin ;Lizy K. John:The University of Texas at Austin
</td>
<td>
<strong>
Harnessing Voltage Margins for Energy Efficiency in Multicore CPUs 
</strong><br>
George Papadimitriou:University of Athens ;Manolis Kaliorakis:University of Athens ;Athanasios Chatzidimitriou:University of Athens ;Dimitris Gizopoulos:University of Athens ;Peter Lawthers:AppliedMicro ;Shidhartha Das:ARM
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
RTLCheck: Verifying the Memory Consistency of RTL Designs 
</strong><br>
Yatin A. Manerkar:Princeton University ;Daniel Lustig:NVIDIA ;Margaret Martonosi:Princeton University ;Michael Pellauer:NVIDIA
</td>
<td>
<strong>
Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds 
</strong><br>
Haibo Zhang:Penn State ;Prasanna Venkatesh Rengasamy:Penn State ;Shulin Zhao:Penn State ;Nachiappan Chidambaram Nachiappan:Penn State ;Anand Sivasubramaniam:Penn State ;Mahmut Kandemir:Penn State ;Ravi Iyer:Intel ;Chita R. Das:Penn State
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Architecting Hierarchical Coherence Protocols for Push-button Parametric Verification 
</strong><br>
Opeoluwa Matthews:Duke University ;Daniel J. Sorin:Duke University
</td>
<td>
<strong>
BVF: Enabling Significant On-Chip Power Savings via Bit-Value-Favor for Throughput Processors 
</strong><br>
Ang Li:Pacific Northwest National Laboratory ;Wenfeng Zhao:University of Minnesota ;Shuaiwen Leon Song:Pacific Northwest National Laboratory
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PARSNIP: Performant Architecture for Race Safety with No Impact on Precision 
</strong><br>
Yuanfeng Peng:University of Pennsylvania ;Benjamin P. Wood:Wellesley College ;Joseph Devietti:University of Pennsylvania
</td>
<td>
<strong>
Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks 
</strong><br>
Aditya Agrawal:UIUC ;Josep Torrellas:UIUC ;Sachin Idgunji:Nvidia
</td>
</tr>
<tr>
<td>16:40</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break and Poster Session&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>18:20</td>
<td class="tdb" colspan="2"><strong>&nbsp;Business Meeting&nbsp;&nbsp;</strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Wednesday Oct 18, 2017 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-A GPUs-II</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-B OS and System Design</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Unleashing the Power of GPU for Physically Based Rendering via Dynamic Ray Shuffling 
</strong><br>
Yashuai Lv:Academy of Equipment ;Libo Huang:National University of Defense Technology ;Li Shen:National University of Defense Technology ;Zhiying Wang:National University of Defense Technology
</td>
<td>
<strong>
SchedTask: A Hardware-Assisted Task Scheduler 
</strong><br>
Prathmesh Kallurkar:IIT Delhi ;Smruti R. Sarangi:IIT Delhi
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution 
</strong><br>
Youngsok Kim:Seoul National University;Jae-Eon Jo:POSTECH;Hanhwi Jang:POSTECH;Minsoo Rhu:POSTECH;Hanjun Kim:POSTECH;Jangwoo Kim:Seoul National University
</td>
<td>
<strong>
Exploiting Heterogeneity for Tail Latency and Energy Efficiency 
</strong><br>
Md E. Haque:Rutgers University ;Yuxiong He:Microsoft Research ;Sameh Elnikety:Microsoft Research ;Thu D. Nguyen:Rutgers University ;Ricardo Bianchini:Microsoft Research ;Kathryn S. McKinley:Google
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
VersaPipe: A Versatile Programming Framework for Pipelined Computing on GPU 
</strong><br>
Zhen Zheng:Tsinghua University ;Chanyoung Oh:University of Seoul ;Jidong Zhai:Tsinghua University ;Xipeng Shen:North Carolina State University ;Youngmin Yi:University of Seoul ;Wenguang Chen:Tsinghua University
</td>
<td>
<strong>
TMI: Thread Memory Isolation for False Sharing Repair 
</strong><br>
Christian DeLozier:University of Pennsylvania ;Ariel Eizenberg:University of Pennsylvania ;Shiliang Hu:Intel ;Gilles Pokam:Intel ;Joseph Devietti:University of Pennsylvania
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
WIREFRAME: Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs 
</strong><br>
AmirAli Abdolrashidi:University of California Riverside ;Devashree Tripathy:University of California Riverside ;Mehmet Esat Belviranli:Oak Ridge National Laboratories ;Daniel Wong:University of California Riverside ;Laxmi Narayan Bhuyan:University of California Riverside
</td>
<td>
<strong>
Estimating and Understanding Architectural Risk 
</strong><br>
Weilong Cui:University of California. Santa Barbara ;Timothy Sherwood:University of California. Santa Barbara
</td>
</tr>
<tr>
<td>9:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Break</strong></td>
</tr>
<tr>
<td>9:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-A Unconventional Architectures</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-B Compilers and Microarchitecture</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations 
</strong><br>
Yipeng Huang:Columbia University ;Ning Guo:Columbia University ;Mingoo Seok:Columbia University ;Yannis Tsividis:Columbia University ;Kyle Mandli:Columbia University ;Simha Sethumadhavan:Columbia University
</td>
<td>
<strong>
Improving the Effectiveness of Searching for Isomorphic Chains in Superword Level Parallelism 
</strong><br>
Joonmoo Huh:North Carolina State University ;James Tuck:North Carolina State University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction 
</strong><br>
Swamit S. Tannu:Georgia Tech ;Zachary A. Myers:Stanford ;Prashant J. Nair:Georgia Tech ;Douglas M. Carmean:Microsoft ;Moinuddin K. Qureshi:Georgia Tech
</td>
<td>
<strong>
Data Movement Aware Computation Partitioning 
</strong><br>
Xulong Tang:Penn State ;Orhan Kislal:Penn State ;Mahmut Kandemir:Penn State ;Mustafa Karakoy:TOBB University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Optimized Surface Code Communication in Superconducting Quantum Computers 
</strong><br>
Ali Javadi-Abhari:Princeton University ;Pranav Gokhale:University of Chicago ;Adam Holmes:University of Chicago ;Diana Franklin:University of Chicago ;Kenneth R. Brown:Georgia Institute of Technology ;Margaret Martonosi:Princeton University ;Frederic T. Chong:University of Chicago
</td>
<td>
<strong>
Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware 
</strong><br>
Shruti Padmanabha:University of Michigan ;Andrew Lukefahr:University of Michigan ;Reetuparna Das:University of Michigan ;Scott Mahlke:University of Michigan
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Architectural Tradeoffs for Biodegradable Computing 
</strong><br>
Ting-Jung Chang:Princeton University ;Zhuozhi Yao:Princeton University ;Paul J. Jackson:Princeton University ;Barry P. Rand:Princeton University ;David Wentzlaff:Princeton University
</td>
<td>
<strong>
Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs
</strong><br>
Ji Kim:Cornell University ;Shunning Jiang:Cornell University ;Christopher Torng:Cornell University ;Moyang Wang:Cornell University ;Shreesha Srinath:Cornell University ;Berkin Ilbeyi:Cornell University ;Khalid Al-Hawaj:Cornell University ;Christopher Batten:Cornell University
</td>
</tr>
<tr>
<td>11:10</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Nominees</strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS).</strong> Daphne I. Gorman:UC Santa Cruz ;Jose Renau:UC Santa Cruz ;Matthew Guthaus:UC Santa Cruz.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>Addressing Compute and Memory Bottlenecks for DNN Execution on GPUs.</strong> Parker Hill:University of Michigan ;Animesh Jain:University of Michigan ;Mason Hill:University of Nevada, Las Vegas ;Babak Zamirai:University of Michigan ;Chang-Hong Hsu:University of Michigan ;Michael Laurenzano:University of Michigan ;Scott Mahlke:University of Michigan ;Lingjia Tang:University of Michigan ;Jason Mars:University of Michigan. </td>
</tr>
<tr>
<tr>
<td></td>
<td colspan="2"> <strong>Hardware Supported Persistent Object Address Translation.</strong> Tiancong Wang:NC State University ;Sakthikumaran Sambasivam:NC State University ;Yan Solihin:NC State University ;James Tuck:NC State University.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>An Experimental Microarchitecture for a Superconducting Quantum Processor.</strong> X. Fu: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; M. A. Rol: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. C. Bultink: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; H. van Someren: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; N. Khammassi: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; I. Ashraf: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; R. F. L. Vermeulen: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; J. C. de Sterke: Topic Embedded Systems / QuTech, Delft University of Technology; W. J. Vlothuizen: Netherlands Organisation for Applied Scienti c Research (TNO) / QuTech, Delft University of Technology; R. N. Schouten: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. G. Almudever: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; L. DiCarlo: QuTech, Delft University of Technology; Kavli Institute of Nanoscience, Delft University of Technology; K. Bertels: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology.  </td>
</tr>
<td>12:10</td>
<td colspan="2" class="tbd"> Best Paper Announcement </td>
</tr>
</tbody>
</table>
