

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:42:15 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_8
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.315 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       16|       16|         4|          -|          -|     4|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1677|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      50|      10|    -|
|Multiplexer      |        -|      -|       -|     114|    -|
|Register         |        -|      -|     177|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     227|    1801|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  50|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  50|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_fu_307_p2          |     +    |      0|  0|  15|           4|           6|
    |add_ln703_10_fu_362_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_11_fu_377_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_12_fu_446_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_13_fu_462_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_14_fu_539_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_15_fu_550_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_16_fu_665_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_17_fu_680_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_18_fu_749_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_19_fu_765_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_1_fu_387_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_20_fu_836_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_21_fu_852_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_22_fu_944_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_23_fu_949_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_2_fu_474_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_3_fu_627_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_4_fu_690_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_5_fu_777_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_6_fu_864_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_7_fu_912_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_8_fu_253_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_9_fu_323_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_242_p2         |     +    |      0|  0|  19|          12|          12|
    |sub_ln703_10_fu_357_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_11_fu_382_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_12_fu_440_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_13_fu_468_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_14_fu_533_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_15_fu_556_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_16_fu_660_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_17_fu_685_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_18_fu_743_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_19_fu_771_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_1_fu_371_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_20_fu_830_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_21_fu_858_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_22_fu_939_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_23_fu_954_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_2_fu_456_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_3_fu_622_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_4_fu_674_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_5_fu_759_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_6_fu_846_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_7_fu_906_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_8_fu_317_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_9_fu_259_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_236_p2         |     -    |      0|  0|  19|          12|          12|
    |ashr_ln1333_10_fu_426_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_11_fu_519_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_12_fu_647_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_13_fu_729_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_14_fu_816_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_15_fu_934_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_1_fu_222_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_2_fu_420_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_3_fu_513_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_4_fu_642_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_5_fu_723_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_6_fu_810_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_7_fu_929_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_8_fu_339_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_9_fu_344_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_fu_216_p2       |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_210_p2         |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_1_fu_296_p2         |    or    |      0|  0|   5|           5|           2|
    |or_ln17_2_fu_504_p2         |    or    |      0|  0|   5|           5|           2|
    |or_ln17_3_fu_578_p2         |    or    |      0|  0|   5|           5|           3|
    |or_ln17_4_fu_588_p2         |    or    |      0|  0|   5|           5|           3|
    |or_ln17_5_fu_598_p2         |    or    |      0|  0|   5|           5|           3|
    |or_ln17_6_fu_608_p2         |    or    |      0|  0|   5|           5|           3|
    |or_ln17_fu_285_p2           |    or    |      0|  0|   5|           5|           1|
    |select_ln1496_10_fu_570_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_11_fu_632_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_12_fu_696_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_13_fu_704_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_14_fu_712_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_15_fu_783_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_16_fu_791_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_17_fu_799_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_18_fu_870_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_19_fu_878_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_1_fu_273_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_20_fu_886_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_21_fu_959_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_22_fu_966_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_23_fu_918_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_2_fu_329_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_3_fu_393_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_4_fu_401_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_5_fu_409_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_6_fu_480_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_7_fu_488_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_8_fu_496_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_9_fu_562_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_265_p3     |  select  |      0|  0|  12|           1|          12|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1677|         837|        1086|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |cordic_phase_V_address0  |  15|          3|    6|         18|
    |cordic_phase_V_address1  |  15|          3|    6|         18|
    |cordic_phase_V_address2  |  15|          3|    6|         18|
    |p_Val2_0_reg_183         |   9|          2|   12|         24|
    |p_Val2_2_0_reg_171       |   9|          2|   12|         24|
    |sh_assign_0_reg_195      |   9|          2|    6|         12|
    |theta_V_buf_0_0_reg_161  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         23|   61|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln17_reg_1034          |   6|   0|    6|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |empty_2_reg_1005           |   5|   0|    5|          0|
    |or_ln17_1_reg_1024         |   4|   0|    5|          1|
    |or_ln17_3_reg_1069         |   4|   0|    5|          1|
    |or_ln17_4_reg_1079         |   3|   0|    5|          2|
    |or_ln17_5_reg_1089         |   3|   0|    5|          2|
    |or_ln17_6_reg_1099         |   2|   0|    5|          3|
    |or_ln17_reg_1014           |   4|   0|    5|          1|
    |p_Val2_0_reg_183           |  12|   0|   12|          0|
    |p_Val2_2_0_reg_171         |  12|   0|   12|          0|
    |select_ln1496_10_reg_1062  |  12|   0|   12|          0|
    |select_ln1496_18_reg_1109  |  12|   0|   12|          0|
    |select_ln1496_19_reg_1116  |  12|   0|   12|          0|
    |select_ln1496_1_reg_998    |  12|   0|   12|          0|
    |select_ln1496_23_reg_1129  |  12|   0|   12|          0|
    |select_ln1496_8_reg_1039   |  12|   0|   12|          0|
    |select_ln1496_9_reg_1055   |  12|   0|   12|          0|
    |select_ln1496_reg_991      |  12|   0|   12|          0|
    |sh_assign_0_reg_195        |   6|   0|    6|          0|
    |theta_V_buf_0_0_reg_161    |  12|   0|   12|          0|
    |tmp_3_reg_1045             |   1|   0|    1|          0|
    |tmp_7_reg_1123             |   1|   0|    1|          0|
    |tmp_reg_981                |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 177|   0|  187|         10|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

