// Seed: 2676602063
typedef reg [1 : id_2  ==  1] id_1;
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2, id_3;
  defparam id_4.id_5 = id_3; type_7(
      id_1, 1, (1'b0), id_1
  );
endmodule
