%TF.GenerationSoftware,KiCad,Pcbnew,(5.99.0-10952-g410dbe17de)*%
%TF.CreationDate,2021-06-16T22:03:03+02:00*%
%TF.ProjectId,reDIP-64,72654449-502d-4363-942e-6b696361645f,0.2*%
%TF.SameCoordinates,PX594fc50PY8e9a590*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.99.0-10952-g410dbe17de)) date 2021-06-16 22:03:03*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10R,1.500000X0.550000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.125000X0.125000X-0.250000X0.125000X0.250000X-0.125000X0.250000X-0.125000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,4.300000X3.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.050000X-0.050000X-0.650000X0.050000X-0.650000X0.050000X0.650000X-0.050000X0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.050000X0.050000X0.650000X-0.050000X0.650000X-0.050000X-0.650000X0.050000X-0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.218750X0.256250X-0.218750X0.256250X0.218750X-0.256250X0.218750X-0.256250X-0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.218750X0.218750X0.256250X-0.218750X0.256250X-0.218750X-0.256250X0.218750X-0.256250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.100000X-0.100000X0.130000X-0.100000X-0.130000X0.100000X-0.130000X0.100000X0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20C,0.250000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.140000X0.140000X0.170000X-0.140000X0.170000X-0.140000X-0.170000X0.140000X-0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.080000X0.320000X-0.445000X0.320000X0.445000X-0.320000X0.445000X-0.320000X-0.445000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.065000X0.335000X-0.260000X0.335000X0.260000X-0.335000X0.260000X-0.335000X-0.260000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.035000X0.152500X-0.140000X0.152500X0.140000X-0.152500X0.140000X-0.152500X-0.140000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.040000X1.010000X-0.160000X1.010000X0.160000X-1.010000X0.160000X-1.010000X-0.160000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26R,1.100000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.100000X-0.130000X-0.100000X0.130000X-0.100000X0.130000X0.100000X-0.130000X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.100000X0.130000X0.100000X-0.130000X0.100000X-0.130000X-0.100000X0.130000X-0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.140000X-0.140000X-0.170000X0.140000X-0.170000X0.140000X0.170000X-0.140000X0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.047000X0.188000X0.253000X-0.188000X0.253000X-0.188000X-0.253000X0.188000X-0.253000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD32O,1.000000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.067500X0.067500X0.382500X-0.067500X0.382500X-0.067500X-0.382500X0.067500X-0.382500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.067500X0.067500X0.332500X-0.067500X0.332500X-0.067500X-0.332500X0.067500X-0.332500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD35O,1.300000X2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36O,1.200000X2.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.060350X0.439650X0.364650X-0.439650X0.364650X-0.439650X-0.364650X0.439650X-0.364650X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.060000X0.240000X0.365000X-0.240000X0.365000X-0.240000X-0.365000X0.240000X-0.365000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.140000X0.210000X-0.210000X0.210000X0.210000X-0.210000X0.210000X-0.210000X-0.210000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40C,0.240000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD41C,1.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD42C,0.250000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD43C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD44C,0.100000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD45C,0.350000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD46C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD48C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD49C,0.080000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,SW1,1,1*%
%TO.N,/Config_Memory/~BTN~*%
X19080000Y3965000D03*
%TO.P,SW1,2,2*%
%TO.N,GND*%
X19080000Y715000D03*
%TD*%
D11*
%TO.P,U18,1,~CS~*%
%TO.N,/Config_Memory/FLASH_~CS~*%
X12905000Y810000D03*
%TO.P,U18,2,DO(IO1)*%
%TO.N,/Config_Memory/MEM_IO1*%
X14175000Y810000D03*
%TO.P,U18,3,~WP~(IO2)*%
%TO.N,/Config_Memory/MEM_IO2*%
X15445000Y810000D03*
%TO.P,U18,4,GND*%
%TO.N,GND*%
X16715000Y810000D03*
%TO.P,U18,5,DI(IO0)*%
%TO.N,/Config_Memory/MEM_IO0*%
X16715000Y6210000D03*
%TO.P,U18,6,CLK*%
%TO.N,/Config_Memory/MEM_CLK*%
X15445000Y6210000D03*
%TO.P,U18,7,~HOLD~(IO3)*%
%TO.N,/Config_Memory/MEM_IO3*%
X14175000Y6210000D03*
%TO.P,U18,8,VCC*%
%TO.N,+3V3*%
X12905000Y6210000D03*
D12*
%TO.P,U18,9,GND*%
%TO.N,GND*%
X14810000Y3510000D03*
%TD*%
D13*
%TO.P,U14,1,NC*%
%TO.N,N/C*%
X8570000Y8700000D03*
%TO.P,U14,2,1A1*%
X8970000Y8700000D03*
%TO.P,U14,3,1A2*%
%TO.N,/FPGA_IO/CIA1_~PC~_TOD*%
X9370000Y8700000D03*
%TO.P,U14,4,1A3*%
%TO.N,/FPGA_IO/CIA1_~FLAG~*%
X9770000Y8700000D03*
%TO.P,U14,5,1A4*%
%TO.N,/FPGA_IO/CIA1_PB7*%
X10170000Y8700000D03*
%TO.P,U14,6,1A5*%
%TO.N,/FPGA_IO/CIA1_PB6*%
X10570000Y8700000D03*
%TO.P,U14,7,1A6*%
%TO.N,/FPGA_IO/CIA1_PB5*%
X10970000Y8700000D03*
%TO.P,U14,8,GND*%
%TO.N,GND*%
X11370000Y8700000D03*
%TO.P,U14,9,1A7*%
%TO.N,/FPGA_IO/CIA1_PB4*%
X11770000Y8700000D03*
%TO.P,U14,10,1A8*%
%TO.N,/FPGA_IO/CIA1_PB3*%
X12170000Y8700000D03*
%TO.P,U14,11,1A9*%
%TO.N,/FPGA_IO/CIA1_PB2*%
X12570000Y8700000D03*
%TO.P,U14,12,1A10*%
%TO.N,/FPGA_IO/A9*%
X12970000Y8700000D03*
%TO.P,U14,13,1A11*%
%TO.N,/FPGA_IO/CIA1_PB1*%
X13370000Y8700000D03*
%TO.P,U14,14,1A12*%
%TO.N,/FPGA_IO/CIA1_PB0*%
X13770000Y8700000D03*
%TO.P,U14,15,2A1*%
%TO.N,/FPGA_IO/A8*%
X14170000Y8700000D03*
%TO.P,U14,16,2A2*%
%TO.N,/FPGA_IO/A7*%
X14570000Y8700000D03*
%TO.P,U14,17,VCC*%
%TO.N,+5V*%
X14970000Y8700000D03*
%TO.P,U14,18,2A3*%
%TO.N,/FPGA_IO/A6*%
X15370000Y8700000D03*
%TO.P,U14,19,GND*%
%TO.N,GND*%
X15770000Y8700000D03*
%TO.P,U14,20,2A4*%
%TO.N,/FPGA_IO/A5*%
X16170000Y8700000D03*
%TO.P,U14,21,2A5*%
%TO.N,/FPGA_IO/P0*%
X16570000Y8700000D03*
%TO.P,U14,22,2A6*%
%TO.N,/FPGA_IO/P1*%
X16970000Y8700000D03*
%TO.P,U14,23,2A7*%
%TO.N,/FPGA_IO/P2*%
X17370000Y8700000D03*
%TO.P,U14,24,2A8*%
%TO.N,/FPGA_IO/P3*%
X17770000Y8700000D03*
%TO.P,U14,25,2A9*%
%TO.N,/FPGA_IO/P4*%
X18170000Y8700000D03*
%TO.P,U14,26,2A10*%
%TO.N,/FPGA_IO/P5*%
X18570000Y8700000D03*
%TO.P,U14,27,2A11*%
%TO.N,/FPGA_IO/~EXROM~*%
X18970000Y8700000D03*
%TO.P,U14,28,2A12*%
%TO.N,/FPGA_IO/~GAME~*%
X19370000Y8700000D03*
%TO.P,U14,29,2B12*%
%TO.N,/FPGA_IO/I_~GAME~*%
X19370000Y14600000D03*
%TO.P,U14,30,2B11*%
%TO.N,/FPGA_IO/I_~EXROM~*%
X18970000Y14600000D03*
%TO.P,U14,31,2B10*%
%TO.N,/FPGA_IO/I_P5*%
X18570000Y14600000D03*
%TO.P,U14,32,2B9*%
%TO.N,/FPGA_IO/I_P4*%
X18170000Y14600000D03*
%TO.P,U14,33,2B8*%
%TO.N,/FPGA_IO/I_P3*%
X17770000Y14600000D03*
%TO.P,U14,34,2B7*%
%TO.N,/FPGA_IO/I_P2*%
X17370000Y14600000D03*
%TO.P,U14,35,2B6*%
%TO.N,/FPGA_IO/I_P1*%
X16970000Y14600000D03*
%TO.P,U14,36,2B5*%
%TO.N,/FPGA_IO/I_P0*%
X16570000Y14600000D03*
%TO.P,U14,37,2B4*%
%TO.N,/FPGA_IO/I_A5*%
X16170000Y14600000D03*
%TO.P,U14,38,GND*%
%TO.N,GND*%
X15770000Y14600000D03*
%TO.P,U14,39,2B3*%
%TO.N,/FPGA_IO/I_A6*%
X15370000Y14600000D03*
%TO.P,U14,40,2B2*%
%TO.N,/FPGA_IO/I_A7*%
X14970000Y14600000D03*
%TO.P,U14,41,2B1*%
%TO.N,/FPGA_IO/I_A8*%
X14570000Y14600000D03*
%TO.P,U14,42,1B12*%
%TO.N,/FPGA_IO/I1_PB0*%
X14170000Y14600000D03*
%TO.P,U14,43,1B11*%
%TO.N,/FPGA_IO/I1_PB1*%
X13770000Y14600000D03*
%TO.P,U14,44,1B10*%
%TO.N,/FPGA_IO/I_A9*%
X13370000Y14600000D03*
%TO.P,U14,45,1B9*%
%TO.N,/FPGA_IO/I1_PB2*%
X12970000Y14600000D03*
%TO.P,U14,46,1B8*%
%TO.N,/FPGA_IO/I1_PB3*%
X12570000Y14600000D03*
%TO.P,U14,47,1B7*%
%TO.N,/FPGA_IO/I1_PB4*%
X12170000Y14600000D03*
%TO.P,U14,48,1B6*%
%TO.N,/FPGA_IO/I1_PB5*%
X11770000Y14600000D03*
%TO.P,U14,49,GND*%
%TO.N,GND*%
X11370000Y14600000D03*
%TO.P,U14,50,1B5*%
%TO.N,/FPGA_IO/I1_PB6*%
X10970000Y14600000D03*
%TO.P,U14,51,1B4*%
%TO.N,/FPGA_IO/I1_PB7*%
X10570000Y14600000D03*
%TO.P,U14,52,1B3*%
%TO.N,/FPGA_IO/I1_~FLAG~*%
X10170000Y14600000D03*
%TO.P,U14,53,1B2*%
%TO.N,/FPGA_IO/I1_~PC~_TOD*%
X9770000Y14600000D03*
%TO.P,U14,54,1B1*%
%TO.N,N/C*%
X9370000Y14600000D03*
%TO.P,U14,55,2~OE~*%
%TO.N,GND*%
X8970000Y14600000D03*
%TO.P,U14,56,1~OE~*%
X8570000Y14600000D03*
%TD*%
D14*
%TO.P,U13,1,NC*%
%TO.N,N/C*%
X19370000Y32900000D03*
%TO.P,U13,2,1A1*%
%TO.N,/FPGA_IO/R_W*%
X18970000Y32900000D03*
%TO.P,U13,3,1A2*%
%TO.N,/FPGA_IO/\u00D82_OUT*%
X18570000Y32900000D03*
%TO.P,U13,4,1A3*%
%TO.N,/FPGA_IO/~RES~*%
X18170000Y32900000D03*
%TO.P,U13,5,1A4*%
%TO.N,/FPGA_IO/POT_X*%
X17770000Y32900000D03*
%TO.P,U13,6,1A5*%
%TO.N,/FPGA_IO/POT_Y*%
X17370000Y32900000D03*
%TO.P,U13,7,1A6*%
%TO.N,/FPGA_IO/BA*%
X16970000Y32900000D03*
%TO.P,U13,8,GND*%
%TO.N,GND*%
X16570000Y32900000D03*
%TO.P,U13,9,1A7*%
%TO.N,/FPGA_IO/COLOR*%
X16170000Y32900000D03*
%TO.P,U13,10,1A8*%
%TO.N,/FPGA_IO/SYNC_LUM*%
X15770000Y32900000D03*
%TO.P,U13,11,1A9*%
%TO.N,/FPGA_IO/A3*%
X15370000Y32900000D03*
%TO.P,U13,12,1A10*%
%TO.N,/FPGA_IO/CIA1_PA7*%
X14970000Y32900000D03*
%TO.P,U13,13,1A11*%
%TO.N,/FPGA_IO/CIA1_PA6*%
X14570000Y32900000D03*
%TO.P,U13,14,1A12*%
%TO.N,/FPGA_IO/CIA1_PA5*%
X14170000Y32900000D03*
%TO.P,U13,15,2A1*%
%TO.N,/FPGA_IO/CIA1_PA4*%
X13770000Y32900000D03*
%TO.P,U13,16,2A2*%
%TO.N,/FPGA_IO/A1*%
X13370000Y32900000D03*
%TO.P,U13,17,VCC*%
%TO.N,+5V*%
X12970000Y32900000D03*
%TO.P,U13,18,2A3*%
%TO.N,/FPGA_IO/CIA1_CNT*%
X12570000Y32900000D03*
%TO.P,U13,19,GND*%
%TO.N,GND*%
X12170000Y32900000D03*
%TO.P,U13,20,2A4*%
%TO.N,/FPGA_IO/CIA1_SP*%
X11770000Y32900000D03*
%TO.P,U13,21,2A5*%
%TO.N,/FPGA_IO/CIA1_PA0*%
X11370000Y32900000D03*
%TO.P,U13,22,2A6*%
%TO.N,/FPGA_IO/A0*%
X10970000Y32900000D03*
%TO.P,U13,23,2A7*%
%TO.N,/FPGA_IO/CIA1_PA1*%
X10570000Y32900000D03*
%TO.P,U13,24,2A8*%
%TO.N,/FPGA_IO/CIA1_PA2*%
X10170000Y32900000D03*
%TO.P,U13,25,2A9*%
%TO.N,/FPGA_IO/CIA1_PA3*%
X9770000Y32900000D03*
%TO.P,U13,26,2A10*%
%TO.N,N/C*%
X9370000Y32900000D03*
%TO.P,U13,27,2A11*%
X8970000Y32900000D03*
%TO.P,U13,28,2A12*%
X8570000Y32900000D03*
%TO.P,U13,29,2B12*%
X8570000Y27000000D03*
%TO.P,U13,30,2B11*%
X8970000Y27000000D03*
%TO.P,U13,31,2B10*%
X9370000Y27000000D03*
%TO.P,U13,32,2B9*%
%TO.N,/FPGA_IO/I1_PA3*%
X9770000Y27000000D03*
%TO.P,U13,33,2B8*%
%TO.N,/FPGA_IO/I1_PA2*%
X10170000Y27000000D03*
%TO.P,U13,34,2B7*%
%TO.N,/FPGA_IO/I1_PA1*%
X10570000Y27000000D03*
%TO.P,U13,35,2B6*%
%TO.N,/FPGA_IO/I_A0*%
X10970000Y27000000D03*
%TO.P,U13,36,2B5*%
%TO.N,/FPGA_IO/I1_PA0*%
X11370000Y27000000D03*
%TO.P,U13,37,2B4*%
%TO.N,/FPGA_IO/I1_SP*%
X11770000Y27000000D03*
%TO.P,U13,38,GND*%
%TO.N,GND*%
X12170000Y27000000D03*
%TO.P,U13,39,2B3*%
%TO.N,/FPGA_IO/I1_CNT*%
X12570000Y27000000D03*
%TO.P,U13,40,2B2*%
%TO.N,/FPGA_IO/I_A1*%
X12970000Y27000000D03*
%TO.P,U13,41,2B1*%
%TO.N,/FPGA_IO/I1_PA4*%
X13370000Y27000000D03*
%TO.P,U13,42,1B12*%
%TO.N,/FPGA_IO/I1_PA5*%
X13770000Y27000000D03*
%TO.P,U13,43,1B11*%
%TO.N,/FPGA_IO/I1_PA6*%
X14170000Y27000000D03*
%TO.P,U13,44,1B10*%
%TO.N,/FPGA_IO/I1_PA7*%
X14570000Y27000000D03*
%TO.P,U13,45,1B9*%
%TO.N,/FPGA_IO/I_A3*%
X14970000Y27000000D03*
%TO.P,U13,46,1B8*%
%TO.N,/FPGA_IO/I_SYNC_LUM*%
X15370000Y27000000D03*
%TO.P,U13,47,1B7*%
%TO.N,/FPGA_IO/I_COLOR*%
X15770000Y27000000D03*
%TO.P,U13,48,1B6*%
%TO.N,/FPGA_IO/I_BA*%
X16170000Y27000000D03*
%TO.P,U13,49,GND*%
%TO.N,GND*%
X16570000Y27000000D03*
%TO.P,U13,50,1B5*%
%TO.N,/FPGA_IO/I_POT_Y*%
X16970000Y27000000D03*
%TO.P,U13,51,1B4*%
%TO.N,/FPGA_IO/I_POT_X*%
X17370000Y27000000D03*
%TO.P,U13,52,1B3*%
%TO.N,/FPGA_IO/I_~RES~*%
X17770000Y27000000D03*
%TO.P,U13,53,1B2*%
%TO.N,/FPGA_IO/I_\u00D82_OUT*%
X18170000Y27000000D03*
%TO.P,U13,54,1B1*%
%TO.N,/FPGA_IO/I_R_W*%
X18570000Y27000000D03*
%TO.P,U13,55,2~OE~*%
%TO.N,GND*%
X18970000Y27000000D03*
%TO.P,U13,56,1~OE~*%
X19370000Y27000000D03*
%TD*%
D15*
%TO.P,FB4,1*%
%TO.N,+1V2*%
X19270000Y36532500D03*
%TO.P,FB4,2*%
%TO.N,Net-(C35-Pad1)*%
X19270000Y38107500D03*
%TD*%
D16*
%TO.P,FB1,1*%
%TO.N,Net-(C32-Pad1)*%
X12157500Y38050000D03*
%TO.P,FB1,2*%
%TO.N,+5V*%
X10582500Y38050000D03*
%TD*%
%TO.P,FB2,1*%
%TO.N,Net-(C33-Pad1)*%
X12157500Y36590000D03*
%TO.P,FB2,2*%
%TO.N,+5V*%
X10582500Y36590000D03*
%TD*%
D15*
%TO.P,FB3,1*%
%TO.N,+3V3*%
X19260000Y39932500D03*
%TO.P,FB3,2*%
%TO.N,Net-(C34-Pad1)*%
X19260000Y41507500D03*
%TD*%
D17*
%TO.P,C33,1*%
%TO.N,Net-(C33-Pad1)*%
X13580000Y35545000D03*
%TO.P,C33,2*%
%TO.N,GND*%
X13580000Y37095000D03*
%TD*%
D18*
%TO.P,C35,1*%
%TO.N,Net-(C35-Pad1)*%
X17800000Y38095000D03*
%TO.P,C35,2*%
%TO.N,GND*%
X17800000Y36545000D03*
%TD*%
%TO.P,C34,1*%
%TO.N,Net-(C34-Pad1)*%
X17800000Y41495000D03*
%TO.P,C34,2*%
%TO.N,GND*%
X17800000Y39945000D03*
%TD*%
D19*
%TO.P,R15,1*%
%TO.N,Net-(R15-Pad1)*%
X8500000Y40770000D03*
%TO.P,R15,2*%
%TO.N,GND*%
X8500000Y40130000D03*
%TD*%
D20*
%TO.P,U6,A1,VOUT*%
%TO.N,+5V*%
X11350000Y40200000D03*
%TO.P,U6,A2,VIN*%
%TO.N,VBUS*%
X11350000Y40700000D03*
%TO.P,U6,B1,VOUT*%
%TO.N,+5V*%
X11850000Y40200000D03*
%TO.P,U6,B2,VIN*%
%TO.N,VBUS*%
X11850000Y40700000D03*
%TO.P,U6,C1,GND*%
%TO.N,GND*%
X12350000Y40200000D03*
%TO.P,U6,C2,ON*%
%TO.N,/Power/EN_SNK*%
X12350000Y40700000D03*
%TD*%
D21*
%TO.P,C19,1*%
%TO.N,VCC*%
X9540000Y39240000D03*
%TO.P,C19,2*%
%TO.N,GND*%
X8580000Y39240000D03*
%TD*%
D22*
%TO.P,D4,1,K*%
%TO.N,+5V*%
X9290000Y36645000D03*
D23*
%TO.P,D4,2,A*%
%TO.N,VCC*%
X9290000Y37695000D03*
%TD*%
D24*
%TO.P,U8,1,LX*%
%TO.N,Net-(U8-Pad1)*%
X16627500Y39670000D03*
%TO.P,U8,2,AGND*%
%TO.N,GND*%
X16627500Y40220000D03*
%TO.P,U8,3,VOUT*%
%TO.N,Net-(C34-Pad1)*%
X16627500Y40770000D03*
%TO.P,U8,4,CE*%
%TO.N,Net-(C32-Pad1)*%
X14752500Y40770000D03*
%TO.P,U8,5,PGND*%
%TO.N,GND*%
X14752500Y40220000D03*
%TO.P,U8,6,VIN*%
%TO.N,Net-(C32-Pad1)*%
X14752500Y39670000D03*
D25*
%TO.P,U8,7,L1*%
%TO.N,Net-(U8-Pad1)*%
X15690000Y38970000D03*
%TO.P,U8,8,L2*%
%TO.N,Net-(C34-Pad1)*%
X15690000Y41470000D03*
D26*
%TO.P,U8,9,GND*%
%TO.N,GND*%
X15690000Y40220000D03*
%TD*%
D24*
%TO.P,U9,1,LX*%
%TO.N,Net-(U9-Pad1)*%
X16627500Y36270000D03*
%TO.P,U9,2,AGND*%
%TO.N,GND*%
X16627500Y36820000D03*
%TO.P,U9,3,VOUT*%
%TO.N,Net-(C35-Pad1)*%
X16627500Y37370000D03*
%TO.P,U9,4,CE*%
%TO.N,Net-(C33-Pad1)*%
X14752500Y37370000D03*
%TO.P,U9,5,PGND*%
%TO.N,GND*%
X14752500Y36820000D03*
%TO.P,U9,6,VIN*%
%TO.N,Net-(C33-Pad1)*%
X14752500Y36270000D03*
D25*
%TO.P,U9,7,L1*%
%TO.N,Net-(U9-Pad1)*%
X15690000Y35570000D03*
%TO.P,U9,8,L2*%
%TO.N,Net-(C35-Pad1)*%
X15690000Y38070000D03*
D26*
%TO.P,U9,9,GND*%
%TO.N,GND*%
X15690000Y36820000D03*
%TD*%
D21*
%TO.P,C12,1*%
%TO.N,VBUS*%
X9550000Y41660000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X8590000Y41660000D03*
%TD*%
D20*
%TO.P,U7,A1,FLAGB*%
%TO.N,/Power/~FAULT~*%
X10350000Y40700000D03*
%TO.P,U7,A2,ON*%
%TO.N,/Power/EN_SRC*%
X10350000Y40200000D03*
%TO.P,U7,B1,VOUT*%
%TO.N,VBUS*%
X9850000Y40700000D03*
%TO.P,U7,B2,VIN*%
%TO.N,VCC*%
X9850000Y40200000D03*
%TO.P,U7,C1,ISET*%
%TO.N,Net-(R15-Pad1)*%
X9350000Y40700000D03*
%TO.P,U7,C2,GND*%
%TO.N,GND*%
X9350000Y40200000D03*
%TD*%
D27*
%TO.P,C11,1*%
%TO.N,+3V3*%
X12210000Y7180000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X12850000Y7180000D03*
%TD*%
%TO.P,C56,1*%
%TO.N,+3V3*%
X13610000Y7180000D03*
%TO.P,C56,2*%
%TO.N,GND*%
X14250000Y7180000D03*
%TD*%
D28*
%TO.P,R17,1*%
%TO.N,/Config_Memory/FLASH_~CS~*%
X17130000Y7180000D03*
%TO.P,R17,2*%
%TO.N,+3V3*%
X16490000Y7180000D03*
%TD*%
D29*
%TO.P,C18,1*%
%TO.N,+5V*%
X11320000Y39240000D03*
%TO.P,C18,2*%
%TO.N,GND*%
X12280000Y39240000D03*
%TD*%
%TO.P,C13,1*%
%TO.N,VBUS*%
X11320000Y41660000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X12280000Y41660000D03*
%TD*%
D30*
%TO.P,D1,1,K*%
%TO.N,VBUS*%
X13875000Y41700000D03*
%TO.P,D1,2,A*%
%TO.N,GND*%
X13145000Y41700000D03*
%TD*%
D31*
%TO.P,J7,1,Pin_1*%
%TO.N,/Config_Memory/TMS*%
X9210000Y3470000D03*
D32*
%TO.P,J7,2,Pin_2*%
%TO.N,/Config_Memory/TCK*%
X10480000Y3470000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/Config_Memory/TDI*%
X9210000Y2200000D03*
%TO.P,J7,4,Pin_4*%
%TO.N,GND*%
X10480000Y2200000D03*
%TO.P,J7,5,Pin_5*%
%TO.N,/Config_Memory/TDO*%
X9210000Y930000D03*
%TO.P,J7,6,Pin_6*%
%TO.N,+3V3*%
X10480000Y930000D03*
%TD*%
D33*
%TO.P,J1,A1,GND*%
%TO.N,GND*%
X16595000Y43250000D03*
%TO.P,J1,A2,TX1+*%
%TO.N,/USB_DisplayPort/TX1+*%
X16095000Y43250000D03*
%TO.P,J1,A3,TX1-*%
%TO.N,/USB_DisplayPort/TX1-*%
X15595000Y43250000D03*
%TO.P,J1,A4,VBUS*%
%TO.N,VBUS*%
X15095000Y43250000D03*
%TO.P,J1,A5,CC1*%
%TO.N,/USB_DisplayPort/CC1*%
X14595000Y43250000D03*
%TO.P,J1,A6,D+*%
%TO.N,/USB_DisplayPort/D+*%
X14095000Y43250000D03*
%TO.P,J1,A7,D-*%
%TO.N,/USB_DisplayPort/D-*%
X13595000Y43250000D03*
%TO.P,J1,A8,SBU1*%
%TO.N,/USB_DisplayPort/SBU1*%
X13095000Y43250000D03*
%TO.P,J1,A9,VBUS*%
%TO.N,VBUS*%
X12595000Y43250000D03*
%TO.P,J1,A10,RX2-*%
%TO.N,/USB_DisplayPort/RX2-*%
X12095000Y43250000D03*
%TO.P,J1,A11,RX2+*%
%TO.N,/USB_DisplayPort/RX2+*%
X11595000Y43250000D03*
%TO.P,J1,A12,GND*%
%TO.N,GND*%
X11095000Y43250000D03*
D34*
%TO.P,J1,B1,GND*%
X11345000Y44850000D03*
%TO.P,J1,B2,TX2+*%
%TO.N,/USB_DisplayPort/TX2+*%
X11845000Y44850000D03*
%TO.P,J1,B3,TX2-*%
%TO.N,/USB_DisplayPort/TX2-*%
X12345000Y44850000D03*
%TO.P,J1,B4,VBUS*%
%TO.N,VBUS*%
X12845000Y44850000D03*
%TO.P,J1,B5,CC2*%
%TO.N,/USB_DisplayPort/CC2*%
X13345000Y44850000D03*
%TO.P,J1,B6,D+*%
%TO.N,/USB_DisplayPort/D+*%
X13845000Y44850000D03*
%TO.P,J1,B7,D-*%
%TO.N,/USB_DisplayPort/D-*%
X14345000Y44850000D03*
%TO.P,J1,B8,SBU2*%
%TO.N,/USB_DisplayPort/SBU2*%
X14845000Y44850000D03*
%TO.P,J1,B9,VBUS*%
%TO.N,VBUS*%
X15345000Y44850000D03*
%TO.P,J1,B10,RX1-*%
%TO.N,/USB_DisplayPort/RX1-*%
X15845000Y44850000D03*
%TO.P,J1,B11,RX1+*%
%TO.N,/USB_DisplayPort/RX1+*%
X16345000Y44850000D03*
%TO.P,J1,B12,GND*%
%TO.N,GND*%
X16845000Y44850000D03*
D35*
%TO.P,J1,S1,SHIELD*%
X18290000Y49000000D03*
D36*
X9650000Y43950000D03*
X18290000Y43950000D03*
D35*
X9650000Y49000000D03*
%TD*%
D37*
%TO.P,U5,1,EN*%
%TO.N,+3V3*%
X11030000Y6920000D03*
D38*
%TO.P,U5,2,NC*%
%TO.N,N/C*%
X9980000Y6920000D03*
D37*
%TO.P,U5,3,GND*%
%TO.N,GND*%
X8930000Y6920000D03*
%TO.P,U5,4,OUT+*%
%TO.N,/USB_DisplayPort/CLK+*%
X8930000Y5320000D03*
D38*
%TO.P,U5,5,OUT-*%
%TO.N,/USB_DisplayPort/CLK-*%
X9980000Y5320000D03*
D37*
%TO.P,U5,6,VDD*%
%TO.N,+3V3*%
X11030000Y5320000D03*
%TD*%
D17*
%TO.P,C32,1*%
%TO.N,Net-(C32-Pad1)*%
X13580000Y38945000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X13580000Y40495000D03*
%TD*%
D28*
%TO.P,C54,1*%
%TO.N,+3V3*%
X18530000Y7180000D03*
%TO.P,C54,2*%
%TO.N,GND*%
X17890000Y7180000D03*
%TD*%
D39*
%TO.P,D5,1,DO*%
%TO.N,N/C*%
X18530000Y5040000D03*
%TO.P,D5,2,VDD*%
%TO.N,+3V3*%
X18530000Y6140000D03*
%TO.P,D5,3,DI*%
%TO.N,/Config_Memory/LED*%
X19630000Y6140000D03*
%TO.P,D5,4,GND*%
%TO.N,GND*%
X19630000Y5040000D03*
%TD*%
D40*
%TO.P,U4,A2,PR41C/GR_PCLK2_0*%
%TO.N,/FPGA_IO/I_R_W*%
X18220000Y24550000D03*
%TO.P,U4,A3,PR41A/GR_PCLK2_1*%
%TO.N,/FPGA_IO/I_D7*%
X18220000Y24050000D03*
%TO.P,U4,A4,PR20B*%
%TO.N,/FPGA_IO/I_D6*%
X18220000Y23550000D03*
%TO.P,U4,A6,PR20A*%
%TO.N,/FPGA_IO/I_D0*%
X18220000Y22550000D03*
%TO.P,U4,A7,PR17B*%
%TO.N,/FPGA_IO/I_D5*%
X18220000Y22050000D03*
%TO.P,U4,A8,PT71B/PCLKC1_0*%
%TO.N,/Audio/I2S_MCLK*%
X18220000Y21550000D03*
%TO.P,U4,A9,PT71A/PCLKT1_0*%
%TO.N,/Audio/I2S_SCLK*%
X18220000Y21050000D03*
%TO.P,U4,A10,PT63B/PCLKC0_1*%
%TO.N,/Config_Memory/LED*%
X18220000Y20550000D03*
%TO.P,U4,A11,PT63A/PCLKT0_1*%
%TO.N,/FPGA_IO/I_~IO2~*%
X18220000Y20050000D03*
%TO.P,U4,A12,PL14A*%
%TO.N,/FPGA_IO/I_~ROMH~*%
X18220000Y19550000D03*
%TO.P,U4,A13,PL35B*%
%TO.N,/FPGA_IO/I_A15*%
X18220000Y19050000D03*
%TO.P,U4,A15,PL35D*%
%TO.N,/FPGA_IO/I_~GAME~*%
X18220000Y18050000D03*
%TO.P,U4,A16,PL41B*%
%TO.N,/FPGA_IO/I_~EXROM~*%
X18220000Y17550000D03*
%TO.P,U4,A17,PL44A/PCLKT7_1*%
%TO.N,/FPGA_IO/I_P5*%
X18220000Y17050000D03*
%TO.P,U4,B1,PR44B/PCLKC2_1*%
%TO.N,/FPGA_IO/I_\u00D82_OUT*%
X17720000Y25050000D03*
%TO.P,U4,B2,PR41B*%
%TO.N,/FPGA_IO/I2_PA7*%
X17720000Y24550000D03*
%TO.P,U4,B3,GND[109]*%
%TO.N,GND*%
X17720000Y24050000D03*
%TO.P,U4,B4,PR35C/VREF1_2*%
%TO.N,/FPGA_IO/I2_PA6*%
X17720000Y23550000D03*
%TO.P,U4,B6,PR17A*%
%TO.N,/FPGA_IO/I_D1*%
X17720000Y22550000D03*
%TO.P,U4,B7,PR11B/URC_GPLL0C_IN*%
%TO.N,/FPGA_IO/I_D4*%
X17720000Y22050000D03*
%TO.P,U4,B8,PT121A/URC_GPLL1T_IN*%
%TO.N,/Audio/I2S_DOUT*%
X17720000Y21550000D03*
%TO.P,U4,B9,PT69A/PCLKT1_1*%
%TO.N,/Audio/I2S_LRCLK*%
X17720000Y21050000D03*
%TO.P,U4,B10,PT65A/PCLKT0_0*%
%TO.N,/FPGA_IO/~ALERT~*%
X17720000Y20550000D03*
%TO.P,U4,B11,PT4A/ULC_GPLL1T_IN*%
%TO.N,/FPGA_IO/I_~ROML~*%
X17720000Y20050000D03*
%TO.P,U4,B12,PL11B/ULC_GPLL0C_IN*%
%TO.N,/FPGA_IO/I_A14*%
X17720000Y19550000D03*
%TO.P,U4,B13,PL35A*%
%TO.N,/FPGA_IO/I_~MENU~*%
X17720000Y19050000D03*
%TO.P,U4,B15,PL41A/GR_PCLK7_1*%
%TO.N,/FPGA_IO/I_~DMA~*%
X17720000Y18050000D03*
%TO.P,U4,B16,GND[109]*%
%TO.N,GND*%
X17720000Y17550000D03*
%TO.P,U4,B17,PL44B/PCLKC7_1*%
%TO.N,/FPGA_IO/I_P4*%
X17720000Y17050000D03*
%TO.P,U4,B18,PL44C/PCLKT7_0*%
%TO.N,/FPGA_IO/I_P3*%
X17720000Y16550000D03*
%TO.P,U4,C1,PR44C/PCLKT2_0*%
%TO.N,/FPGA_IO/I_~RES~*%
X17220000Y25050000D03*
%TO.P,U4,C2,PR38B*%
%TO.N,/FPGA_IO/I_A2*%
X17220000Y24550000D03*
%TO.P,U4,C3,PR35D*%
%TO.N,/FPGA_IO/I2_PA5*%
X17220000Y24050000D03*
%TO.P,U4,C4,PR35B*%
%TO.N,/FPGA_IO/I2_PA4*%
X17220000Y23550000D03*
%TO.P,U4,C6,PR14B*%
%TO.N,/FPGA_IO/I_D3*%
X17220000Y22550000D03*
%TO.P,U4,C7,PR11A/URC_GPLL0T_IN*%
%TO.N,/FPGA_IO/I_D2*%
X17220000Y22050000D03*
%TO.P,U4,C8,PT121B/URC_GPLL1C_IN*%
%TO.N,/Audio/I2S_DIN*%
X17220000Y21550000D03*
%TO.P,U4,C9,PT69B/PCLKC1_1*%
%TO.N,/Audio/I2C_SDA*%
X17220000Y21050000D03*
%TO.P,U4,C10,PT65B/PCLKC0_0*%
%TO.N,/Audio/I2C_SCL*%
X17220000Y20550000D03*
%TO.P,U4,C11,PT4B/ULC_GPLL1C_IN*%
%TO.N,/FPGA_IO/I2_PB3*%
X17220000Y20050000D03*
%TO.P,U4,C12,PL11A/ULC_GPLL0T_IN*%
%TO.N,/FPGA_IO/I_~IO1~*%
X17220000Y19550000D03*
%TO.P,U4,C13,PL17B*%
%TO.N,/FPGA_IO/I2_PB2*%
X17220000Y19050000D03*
%TO.P,U4,C15,PL35C/VREF1_7*%
%TO.N,/FPGA_IO/I_A4*%
X17220000Y18050000D03*
%TO.P,U4,C16,PL41C/GR_PCLK7_0*%
%TO.N,/FPGA_IO/I2_PB0*%
X17220000Y17550000D03*
%TO.P,U4,C17,PL44D/PCLKC7_0*%
%TO.N,/FPGA_IO/I_P1*%
X17220000Y17050000D03*
%TO.P,U4,C18,PL47B/PCLKC6_1*%
%TO.N,/FPGA_IO/I_P2*%
X17220000Y16550000D03*
%TO.P,U4,D1,PR44D/PCLKC2_0*%
%TO.N,/FPGA_IO/I_POT_X*%
X16720000Y25050000D03*
%TO.P,U4,D2,PR44A/PCLKT2_1*%
%TO.N,/FPGA_IO/I_POT_Y*%
X16720000Y24550000D03*
%TO.P,U4,D3,PR38A*%
%TO.N,/FPGA_IO/I2_PA0*%
X16720000Y24050000D03*
%TO.P,U4,D4,PR35A*%
%TO.N,/FPGA_IO/I2_PA1*%
X16720000Y23550000D03*
%TO.P,U4,D6,PR14A*%
%TO.N,/FPGA_IO/I2_PA2*%
X16720000Y22550000D03*
%TO.P,U4,D7,VCCIO1*%
%TO.N,+3V3*%
X16720000Y22050000D03*
%TO.P,U4,D8,VCC[13]*%
%TO.N,+1V2*%
X16720000Y21550000D03*
%TO.P,U4,D9,VCC[13]*%
X16720000Y21050000D03*
%TO.P,U4,D10,VCC[13]*%
X16720000Y20550000D03*
%TO.P,U4,D11,VCC[13]*%
X16720000Y20050000D03*
%TO.P,U4,D12,VCCIO0*%
%TO.N,+3V3*%
X16720000Y19550000D03*
%TO.P,U4,D13,PL17A*%
%TO.N,/FPGA_IO/I2_PB4*%
X16720000Y19050000D03*
%TO.P,U4,D15,PL38A*%
%TO.N,/FPGA_IO/I2_PB1*%
X16720000Y18050000D03*
%TO.P,U4,D16,PL38B*%
%TO.N,/FPGA_IO/I_A5*%
X16720000Y17550000D03*
%TO.P,U4,D17,PL47A/PCLKT6_1*%
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X16720000Y17050000D03*
%TO.P,U4,D18,PL47C/PCLKT6_0*%
%TO.N,/FPGA_IO/I_P0*%
X16720000Y16550000D03*
%TO.P,U4,E5,GND[109]*%
%TO.N,GND*%
X16220000Y23050000D03*
%TO.P,U4,E6,VCCAUX[4]*%
%TO.N,+2V5*%
X16220000Y22550000D03*
%TO.P,U4,E7,GND[109]*%
%TO.N,GND*%
X16220000Y22050000D03*
%TO.P,U4,E8,GND[109]*%
X16220000Y21550000D03*
%TO.P,U4,E9,GND[109]*%
X16220000Y21050000D03*
%TO.P,U4,E10,GND[109]*%
X16220000Y20550000D03*
%TO.P,U4,E11,GND[109]*%
X16220000Y20050000D03*
%TO.P,U4,E12,GND[109]*%
X16220000Y19550000D03*
%TO.P,U4,E13,VCCAUX[4]*%
%TO.N,+2V5*%
X16220000Y19050000D03*
%TO.P,U4,E14,GND[109]*%
%TO.N,GND*%
X16220000Y18550000D03*
%TO.P,U4,F1,PR56C*%
%TO.N,/FPGA_IO/I_COLOR*%
X15720000Y25050000D03*
%TO.P,U4,F2,PR53A*%
%TO.N,/FPGA_IO/I_BA*%
X15720000Y24550000D03*
%TO.P,U4,F3,PR47D/PCLKC3_0*%
%TO.N,/FPGA_IO/DP_AUX-*%
X15720000Y24050000D03*
%TO.P,U4,F4,PR47C/PCLKT3_0*%
%TO.N,/FPGA_IO/DP_AUX+*%
X15720000Y23550000D03*
%TO.P,U4,F5,GND[109]*%
%TO.N,GND*%
X15720000Y23050000D03*
%TO.P,U4,F6,GND[109]*%
X15720000Y22550000D03*
%TO.P,U4,F7,GND[109]*%
X15720000Y22050000D03*
%TO.P,U4,F8,GND[109]*%
X15720000Y21550000D03*
%TO.P,U4,F9,GND[109]*%
X15720000Y21050000D03*
%TO.P,U4,F10,GND[109]*%
X15720000Y20550000D03*
%TO.P,U4,F11,GND[109]*%
X15720000Y20050000D03*
%TO.P,U4,F12,GND[109]*%
X15720000Y19550000D03*
%TO.P,U4,F13,GND[109]*%
X15720000Y19050000D03*
%TO.P,U4,F14,GND[109]*%
X15720000Y18550000D03*
%TO.P,U4,F15,PL50C/GR_PCLK6_1*%
%TO.N,/FPGA_IO/I_A10*%
X15720000Y18050000D03*
%TO.P,U4,F16,PL50B*%
%TO.N,/FPGA_IO/I2_PB5*%
X15720000Y17550000D03*
%TO.P,U4,F17,PL50A/GR_PCLK6_0*%
%TO.N,/FPGA_IO/I_A7*%
X15720000Y17050000D03*
%TO.P,U4,F18,PL47D/PCLKC6_0*%
%TO.N,/FPGA_IO/I_A6*%
X15720000Y16550000D03*
%TO.P,U4,G1,PR53B*%
%TO.N,/FPGA_IO/I_SYNC_LUM*%
X15220000Y25050000D03*
%TO.P,U4,G2,GND[109]*%
%TO.N,GND*%
X15220000Y24550000D03*
%TO.P,U4,G3,PR50B*%
%TO.N,/FPGA_IO/USB_D-*%
X15220000Y24050000D03*
%TO.P,U4,G4,PR47B/PCLKC3_1*%
%TO.N,/FPGA_IO/I2_PA3*%
X15220000Y23550000D03*
%TO.P,U4,G5,VCCIO2[2]*%
%TO.N,+3V3*%
X15220000Y23050000D03*
%TO.P,U4,G6,GND[109]*%
%TO.N,GND*%
X15220000Y22550000D03*
%TO.P,U4,G7,GND[109]*%
X15220000Y22050000D03*
%TO.P,U4,G8,GND[109]*%
X15220000Y21550000D03*
%TO.P,U4,G9,GND[109]*%
X15220000Y21050000D03*
%TO.P,U4,G10,GND[109]*%
X15220000Y20550000D03*
%TO.P,U4,G11,GND[109]*%
X15220000Y20050000D03*
%TO.P,U4,G12,GND[109]*%
X15220000Y19550000D03*
%TO.P,U4,G13,GND[109]*%
X15220000Y19050000D03*
%TO.P,U4,G14,VCCIO7[2]*%
%TO.N,+3V3*%
X15220000Y18550000D03*
%TO.P,U4,G15,PL56A*%
%TO.N,/FPGA_IO/I_A12*%
X15220000Y18050000D03*
%TO.P,U4,G16,PL50D*%
%TO.N,/FPGA_IO/I_A13*%
X15220000Y17550000D03*
%TO.P,U4,G17,GND[109]*%
%TO.N,GND*%
X15220000Y17050000D03*
%TO.P,U4,G18,PL53A*%
%TO.N,/FPGA_IO/I_A8*%
X15220000Y16550000D03*
%TO.P,U4,H1,PR56D*%
%TO.N,/FPGA_IO/I_A3*%
X14720000Y25050000D03*
%TO.P,U4,H2,PR50D*%
%TO.N,/FPGA_IO/I1_PA7*%
X14720000Y24550000D03*
%TO.P,U4,H3,PR50A/GR_PCLK3_0*%
%TO.N,/FPGA_IO/USB_D+*%
X14720000Y24050000D03*
%TO.P,U4,H4,PR47A/PCLKT3_1*%
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X14720000Y23550000D03*
%TO.P,U4,H5,VCCIO2[2]*%
%TO.N,+3V3*%
X14720000Y23050000D03*
%TO.P,U4,H6,GND[109]*%
%TO.N,GND*%
X14720000Y22550000D03*
%TO.P,U4,H7,GND[109]*%
X14720000Y22050000D03*
%TO.P,U4,H8,GND[109]*%
X14720000Y21550000D03*
%TO.P,U4,H9,GND[109]*%
X14720000Y21050000D03*
%TO.P,U4,H10,GND[109]*%
X14720000Y20550000D03*
%TO.P,U4,H11,GND[109]*%
X14720000Y20050000D03*
%TO.P,U4,H12,GND[109]*%
X14720000Y19550000D03*
%TO.P,U4,H13,GND[109]*%
X14720000Y19050000D03*
%TO.P,U4,H14,VCCIO7[2]*%
%TO.N,+3V3*%
X14720000Y18550000D03*
%TO.P,U4,H15,PL56B/VREF1_6*%
%TO.N,/FPGA_IO/I2_~PC~*%
X14720000Y18050000D03*
%TO.P,U4,H16,PL56C*%
%TO.N,/FPGA_IO/I2_~FLAG~*%
X14720000Y17550000D03*
%TO.P,U4,H17,PL53B*%
%TO.N,/FPGA_IO/I1_PB1*%
X14720000Y17050000D03*
%TO.P,U4,H18,PL83D*%
%TO.N,/FPGA_IO/I1_PB0*%
X14720000Y16550000D03*
%TO.P,U4,J1,PR56B/VREF1_3*%
%TO.N,/FPGA_IO/I1_PA6*%
X14220000Y25050000D03*
%TO.P,U4,J2,PR56A*%
%TO.N,/FPGA_IO/I1_PA5*%
X14220000Y24550000D03*
%TO.P,U4,J3,PR50C/GR_PCLK3_1*%
%TO.N,/FPGA_IO/I_RDY*%
X14220000Y24050000D03*
%TO.P,U4,J4,VCC[13]*%
%TO.N,+1V2*%
X14220000Y23550000D03*
%TO.P,U4,J5,VCC[13]*%
X14220000Y23050000D03*
%TO.P,U4,J6,GND[109]*%
%TO.N,GND*%
X14220000Y22550000D03*
%TO.P,U4,J7,GND[109]*%
X14220000Y22050000D03*
%TO.P,U4,J8,GND[109]*%
X14220000Y21550000D03*
%TO.P,U4,J9,GND[109]*%
X14220000Y21050000D03*
%TO.P,U4,J10,GND[109]*%
X14220000Y20550000D03*
%TO.P,U4,J11,GND[109]*%
X14220000Y20050000D03*
%TO.P,U4,J12,GND[109]*%
X14220000Y19550000D03*
%TO.P,U4,J13,GND[109]*%
X14220000Y19050000D03*
%TO.P,U4,J14,VCC[13]*%
%TO.N,+1V2*%
X14220000Y18550000D03*
%TO.P,U4,J15,VCC[13]*%
X14220000Y18050000D03*
%TO.P,U4,J16,PL56D*%
%TO.N,/FPGA_IO/I_A11*%
X14220000Y17550000D03*
%TO.P,U4,J17,PL83C*%
%TO.N,/FPGA_IO/I1_PB2*%
X14220000Y17050000D03*
%TO.P,U4,J18,PL86A*%
%TO.N,/FPGA_IO/I_A9*%
X14220000Y16550000D03*
%TO.P,U4,K1,PR86D*%
%TO.N,/FPGA_IO/I1_PA4*%
X13720000Y25050000D03*
%TO.P,U4,K2,PR89A*%
%TO.N,/FPGA_IO/I_A1*%
X13720000Y24550000D03*
%TO.P,U4,K3,PR86C*%
%TO.N,/FPGA_IO/I_~NMI~*%
X13720000Y24050000D03*
%TO.P,U4,K4,PR83A*%
%TO.N,/FPGA_IO/I_~IRQ~*%
X13720000Y23550000D03*
%TO.P,U4,K5,GND[109]*%
%TO.N,GND*%
X13720000Y23050000D03*
%TO.P,U4,K6,GND[109]*%
X13720000Y22550000D03*
%TO.P,U4,K7,GND[109]*%
X13720000Y22050000D03*
%TO.P,U4,K8,GND[109]*%
X13720000Y21550000D03*
%TO.P,U4,K9,GND[109]*%
X13720000Y21050000D03*
%TO.P,U4,K10,GND[109]*%
X13720000Y20550000D03*
%TO.P,U4,K11,GND[109]*%
X13720000Y20050000D03*
%TO.P,U4,K12,GND[109]*%
X13720000Y19550000D03*
%TO.P,U4,K13,GND[109]*%
X13720000Y19050000D03*
%TO.P,U4,K14,GND[109]*%
X13720000Y18550000D03*
%TO.P,U4,K15,PL86D*%
%TO.N,/FPGA_IO/I2_PB6*%
X13720000Y18050000D03*
%TO.P,U4,K16,PL86C*%
%TO.N,/FPGA_IO/I2_PB7*%
X13720000Y17550000D03*
%TO.P,U4,K17,PL89A*%
%TO.N,/FPGA_IO/I1_PB4*%
X13720000Y17050000D03*
%TO.P,U4,K18,PL86B*%
%TO.N,/FPGA_IO/I1_PB3*%
X13720000Y16550000D03*
%TO.P,U4,L1,PR89B*%
%TO.N,/FPGA_IO/I1_CNT*%
X13220000Y25050000D03*
%TO.P,U4,L2,GND[109]*%
%TO.N,GND*%
X13220000Y24550000D03*
%TO.P,U4,L3,PR86B*%
%TO.N,/FPGA_IO/I_AEC*%
X13220000Y24050000D03*
%TO.P,U4,L4,PR83B*%
%TO.N,/FPGA_IO/I2_SP*%
X13220000Y23550000D03*
%TO.P,U4,L5,GND[109]*%
%TO.N,GND*%
X13220000Y23050000D03*
%TO.P,U4,L6,GND[109]*%
X13220000Y22550000D03*
%TO.P,U4,L7,GND[109]*%
X13220000Y22050000D03*
%TO.P,U4,L8,GND[109]*%
X13220000Y21550000D03*
%TO.P,U4,L9,GND[109]*%
X13220000Y21050000D03*
%TO.P,U4,L10,GND[109]*%
X13220000Y20550000D03*
%TO.P,U4,L11,GND[109]*%
X13220000Y20050000D03*
%TO.P,U4,L12,GND[109]*%
X13220000Y19550000D03*
%TO.P,U4,L13,GND[109]*%
X13220000Y19050000D03*
%TO.P,U4,L14,GND[109]*%
X13220000Y18550000D03*
%TO.P,U4,L15,PL89C*%
%TO.N,/FPGA_IO/I1_~PC~_TOD*%
X13220000Y18050000D03*
%TO.P,U4,L16,PL89D*%
%TO.N,/FPGA_IO/I1_PB6*%
X13220000Y17550000D03*
%TO.P,U4,L17,GND[109]*%
%TO.N,GND*%
X13220000Y17050000D03*
%TO.P,U4,L18,PL89B*%
%TO.N,/FPGA_IO/I1_PB5*%
X13220000Y16550000D03*
%TO.P,U4,M1,PR92C/LRC_GPLL0T_IN*%
%TO.N,/FPGA_IO/I1_SP*%
X12720000Y25050000D03*
%TO.P,U4,M2,PR89C*%
%TO.N,/FPGA_IO/I1_PA0*%
X12720000Y24550000D03*
%TO.P,U4,M3,PR86A*%
%TO.N,/FPGA_IO/I2_CNT*%
X12720000Y24050000D03*
%TO.P,U4,M4,VCC[13]*%
%TO.N,+1V2*%
X12720000Y23550000D03*
%TO.P,U4,M5,VCCIO3[2]*%
%TO.N,+3V3*%
X12720000Y23050000D03*
%TO.P,U4,M6,GND[109]*%
%TO.N,GND*%
X12720000Y22550000D03*
%TO.P,U4,M7,GND[109]*%
X12720000Y22050000D03*
%TO.P,U4,M8,GND[109]*%
X12720000Y21550000D03*
%TO.P,U4,M9,GND[109]*%
X12720000Y21050000D03*
%TO.P,U4,M10,GND[109]*%
X12720000Y20550000D03*
%TO.P,U4,M11,GND[109]*%
X12720000Y20050000D03*
%TO.P,U4,M12,GND[109]*%
X12720000Y19550000D03*
%TO.P,U4,M13,GND[109]*%
X12720000Y19050000D03*
%TO.P,U4,M14,VCCIO6[2]*%
%TO.N,+3V3*%
X12720000Y18550000D03*
%TO.P,U4,M15,VCC[13]*%
%TO.N,+1V2*%
X12720000Y18050000D03*
%TO.P,U4,M16,PL92C/LLC_GPLL0T_IN*%
%TO.N,/FPGA_IO/I1_~FLAG~*%
X12720000Y17550000D03*
%TO.P,U4,M17,PL92D/LLC_GPLL0C_IN*%
%TO.N,/FPGA_IO/I1_PB7*%
X12720000Y17050000D03*
%TO.P,U4,M18,PB6B/D4/MOSI2/IO4*%
%TO.N,/Config_Memory/MEM_IO4*%
X12720000Y16550000D03*
%TO.P,U4,N1,PR92D/LRC_GPLL0C_IN*%
%TO.N,/FPGA_IO/I_A0*%
X12220000Y25050000D03*
%TO.P,U4,N2,PR89D*%
%TO.N,/FPGA_IO/I1_PA1*%
X12220000Y24550000D03*
%TO.P,U4,N3,PR83D*%
%TO.N,/FPGA_IO/I1_PA2*%
X12220000Y24050000D03*
%TO.P,U4,N4,PR83C*%
%TO.N,/FPGA_IO/I1_PA3*%
X12220000Y23550000D03*
%TO.P,U4,N5,VCCIO3[2]*%
%TO.N,+3V3*%
X12220000Y23050000D03*
%TO.P,U4,N6,VCCAUX[4]*%
%TO.N,+2V5*%
X12220000Y22550000D03*
%TO.P,U4,N7,GND[109]*%
%TO.N,GND*%
X12220000Y22050000D03*
%TO.P,U4,N8,GND[109]*%
X12220000Y21550000D03*
%TO.P,U4,N9,GND[109]*%
X12220000Y21050000D03*
%TO.P,U4,N10,GND[109]*%
X12220000Y20550000D03*
%TO.P,U4,N11,GND[109]*%
X12220000Y20050000D03*
%TO.P,U4,N12,GND[109]*%
X12220000Y19550000D03*
%TO.P,U4,N13,VCCIO8[2]*%
%TO.N,+3V3*%
X12220000Y19050000D03*
%TO.P,U4,N14,VCCIO6[2]*%
X12220000Y18550000D03*
%TO.P,U4,N15,PB4A/D7/IO7*%
%TO.N,/Config_Memory/MEM_IO7*%
X12220000Y18050000D03*
%TO.P,U4,N16,PB4B/D6/IO6*%
%TO.N,/Config_Memory/MEM_IO6*%
X12220000Y17550000D03*
%TO.P,U4,N17,PB6A/D5/MISO2/IO5*%
%TO.N,/Config_Memory/MEM_IO5*%
X12220000Y17050000D03*
%TO.P,U4,N18,PB9A/D3/IO3*%
%TO.N,/Config_Memory/MEM_IO3*%
X12220000Y16550000D03*
%TO.P,U4,P5,VCCAUXA0[2]*%
%TO.N,+2V5*%
X11720000Y23050000D03*
%TO.P,U4,P6,GND[109]*%
%TO.N,GND*%
X11720000Y22550000D03*
%TO.P,U4,P7,VCC[13]*%
%TO.N,+1V2*%
X11720000Y22050000D03*
%TO.P,U4,P8,GND[109]*%
%TO.N,GND*%
X11720000Y21550000D03*
%TO.P,U4,P9,VCC[13]*%
%TO.N,+1V2*%
X11720000Y21050000D03*
%TO.P,U4,P10,VCCA0[2]*%
%TO.N,VCCA*%
X11720000Y20550000D03*
%TO.P,U4,P11,VCC[13]*%
%TO.N,+1V2*%
X11720000Y20050000D03*
%TO.P,U4,P12,GND[109]*%
%TO.N,GND*%
X11720000Y19550000D03*
%TO.P,U4,P13,VCCAUX[4]*%
%TO.N,+2V5*%
X11720000Y19050000D03*
%TO.P,U4,P14,VCCIO8[2]*%
%TO.N,+3V3*%
X11720000Y18550000D03*
%TO.P,U4,R1,GND[109]*%
%TO.N,GND*%
X11220000Y25050000D03*
%TO.P,U4,R2,GND[109]*%
X11220000Y24550000D03*
%TO.P,U4,R3,VCCAUXA0[2]*%
%TO.N,+2V5*%
X11220000Y24050000D03*
%TO.P,U4,R10,VCCA0[2]*%
%TO.N,VCCA*%
X11220000Y20550000D03*
%TO.P,U4,R16,PB18A/WRITEN*%
%TO.N,/Config_Memory/~BOOT~*%
X11220000Y17550000D03*
%TO.P,U4,R17,PB13A/SN/CSN*%
%TO.N,/Config_Memory/RWDS*%
X11220000Y17050000D03*
%TO.P,U4,R18,PB9B/D2/IO2*%
%TO.N,/Config_Memory/MEM_IO2*%
X11220000Y16550000D03*
%TO.P,U4,T1,REFCLKN_D0*%
%TO.N,/USB_DisplayPort/CLK-*%
X10720000Y25050000D03*
%TO.P,U4,T2,GND[109]*%
%TO.N,GND*%
X10720000Y24550000D03*
%TO.P,U4,T3,GND[109]*%
X10720000Y24050000D03*
%TO.P,U4,T4,GND[109]*%
X10720000Y23550000D03*
%TO.P,U4,T5,VCCHTX1_D0CH1*%
%TO.N,+1V2*%
X10720000Y23050000D03*
%TO.P,U4,T6,GND[109]*%
%TO.N,GND*%
X10720000Y22550000D03*
%TO.P,U4,T7,GND[109]*%
X10720000Y22050000D03*
%TO.P,U4,T8,GND[109]*%
X10720000Y21550000D03*
%TO.P,U4,T9,GND[109]*%
X10720000Y21050000D03*
%TO.P,U4,T10,GND[109]*%
X10720000Y20550000D03*
%TO.P,U4,T11,GND[109]*%
X10720000Y20050000D03*
%TO.P,U4,T12,GND[109]*%
X10720000Y19550000D03*
%TO.P,U4,T13,TDI*%
%TO.N,/Config_Memory/TDI*%
X10720000Y19050000D03*
%TO.P,U4,T14,CFG_1*%
%TO.N,Net-(R22-Pad1)*%
X10720000Y18550000D03*
%TO.P,U4,T15,PROGRAMN*%
%TO.N,/Config_Memory/~BOOT~*%
X10720000Y18050000D03*
%TO.P,U4,T16,GND[109]*%
%TO.N,GND*%
X10720000Y17550000D03*
%TO.P,U4,T17,PB13B/CS1N*%
%TO.N,/Config_Memory/~BTN~*%
X10720000Y17050000D03*
%TO.P,U4,T18,PB11A/D1/MISO/IO1*%
%TO.N,/Config_Memory/MEM_IO1*%
X10720000Y16550000D03*
%TO.P,U4,U1,REFCLKP_D0*%
%TO.N,/USB_DisplayPort/CLK+*%
X10220000Y25050000D03*
%TO.P,U4,U2,GND[109]*%
%TO.N,GND*%
X10220000Y24550000D03*
%TO.P,U4,U3,GND[109]*%
X10220000Y24050000D03*
%TO.P,U4,U4,GND[109]*%
X10220000Y23550000D03*
%TO.P,U4,U5,GND[109]*%
X10220000Y23050000D03*
%TO.P,U4,U6,VCCHRX1_D0CH1*%
%TO.N,+1V2*%
X10220000Y22550000D03*
%TO.P,U4,U7,GND[109]*%
%TO.N,GND*%
X10220000Y22050000D03*
%TO.P,U4,U8,VCCHRX0_D0CH0*%
%TO.N,+1V2*%
X10220000Y21550000D03*
%TO.P,U4,U9,GND[109]*%
%TO.N,GND*%
X10220000Y21050000D03*
%TO.P,U4,U10,GND[109]*%
X10220000Y20550000D03*
%TO.P,U4,U11,GND[109]*%
X10220000Y20050000D03*
%TO.P,U4,U12,VCCHTX0_D0CH0*%
%TO.N,+1V2*%
X10220000Y19550000D03*
%TO.P,U4,U13,TCK*%
%TO.N,/Config_Memory/TCK*%
X10220000Y19050000D03*
%TO.P,U4,U14,CFG_0*%
%TO.N,GND*%
X10220000Y18550000D03*
%TO.P,U4,U15,DONE*%
%TO.N,N/C*%
X10220000Y18050000D03*
%TO.P,U4,U16,CCLK/MCLK/SCK*%
%TO.N,Net-(R20-Pad1)*%
X10220000Y17550000D03*
%TO.P,U4,U17,PB15A/HOLDN/DI/BUSY/CSSPIN/CEN*%
%TO.N,/Config_Memory/FLASH_~CS~*%
X10220000Y17050000D03*
%TO.P,U4,U18,PB11B/D0/MOSI/IO0*%
%TO.N,/Config_Memory/MEM_IO0*%
X10220000Y16550000D03*
%TO.P,U4,V2,HDTXN0_D0CH1*%
%TO.N,/USB_DisplayPort/ML1-*%
X9720000Y24550000D03*
%TO.P,U4,V3,HDTXP0_D0CH1*%
%TO.N,/USB_DisplayPort/ML1+*%
X9720000Y24050000D03*
%TO.P,U4,V4,GND[109]*%
%TO.N,GND*%
X9720000Y23550000D03*
%TO.P,U4,V5,HDRXN0_D0CH1*%
%TO.N,N/C*%
X9720000Y23050000D03*
%TO.P,U4,V6,HDRXP0_D0CH1*%
X9720000Y22550000D03*
%TO.P,U4,V7,GND[109]*%
%TO.N,GND*%
X9720000Y22050000D03*
%TO.P,U4,V8,HDRXN0_D0CH0*%
%TO.N,N/C*%
X9720000Y21550000D03*
%TO.P,U4,V9,HDRXP0_D0CH0*%
X9720000Y21050000D03*
%TO.P,U4,V10,GND[109]*%
%TO.N,GND*%
X9720000Y20550000D03*
%TO.P,U4,V11,HDTXN0_D0CH0*%
%TO.N,/USB_DisplayPort/ML0-*%
X9720000Y20050000D03*
%TO.P,U4,V12,HDTXP0_D0CH0*%
%TO.N,/USB_DisplayPort/ML0+*%
X9720000Y19550000D03*
%TO.P,U4,V13,TMS*%
%TO.N,/Config_Memory/TMS*%
X9720000Y19050000D03*
%TO.P,U4,V14,TDO*%
%TO.N,/Config_Memory/TDO*%
X9720000Y18550000D03*
%TO.P,U4,V15,CFG_2*%
%TO.N,GND*%
X9720000Y18050000D03*
%TO.P,U4,V16,INITN*%
%TO.N,N/C*%
X9720000Y17550000D03*
%TO.P,U4,V17,PB15B/DOUT/CSON*%
%TO.N,/Config_Memory/RAM_~CS~*%
X9720000Y17050000D03*
%TD*%
D41*
%TO.P,J2,1,Pin_1*%
%TO.N,/FPGA_IO/\u00D81_IN*%
X6350000Y49530000D03*
%TO.P,J2,2,Pin_2*%
%TO.N,/FPGA_IO/RDY*%
X6350000Y46990000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/FPGA_IO/~IRQ~*%
X6350000Y44450000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/FPGA_IO/~NMI~*%
X6350000Y41910000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/FPGA_IO/AEC*%
X6350000Y39370000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,VCC*%
X6350000Y36830000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/FPGA_IO/A0*%
X6350000Y34290000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/FPGA_IO/A1*%
X6350000Y31750000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/FPGA_IO/A2*%
X6350000Y29210000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/FPGA_IO/A3*%
X6350000Y26670000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/FPGA_IO/A4*%
X6350000Y24130000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/FPGA_IO/A5*%
X6350000Y21590000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/FPGA_IO/A6*%
X6350000Y19050000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,/FPGA_IO/A7*%
X6350000Y16510000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/FPGA_IO/A8*%
X6350000Y13970000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,/FPGA_IO/A9*%
X6350000Y11430000D03*
%TO.P,J2,17,Pin_17*%
%TO.N,/FPGA_IO/A10*%
X6350000Y8890000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,/FPGA_IO/A11*%
X6350000Y6350000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,/FPGA_IO/A12*%
X6350000Y3810000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,/FPGA_IO/A13*%
X6350000Y1270000D03*
%TD*%
%TO.P,J6,1,Pin_1*%
%TO.N,/FPGA_IO/~RES~*%
X21590000Y49530000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,/FPGA_IO/\u00D82_OUT*%
X21590000Y46990000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/FPGA_IO/R_W*%
X21590000Y44450000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/FPGA_IO/D0*%
X21590000Y41910000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/FPGA_IO/D1*%
X21590000Y39370000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/FPGA_IO/D2*%
X21590000Y36830000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/FPGA_IO/D3*%
X21590000Y34290000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,/FPGA_IO/D4*%
X21590000Y31750000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/FPGA_IO/D5*%
X21590000Y29210000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/FPGA_IO/D6*%
X21590000Y26670000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/FPGA_IO/D7*%
X21590000Y24130000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/FPGA_IO/P0*%
X21590000Y21590000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/FPGA_IO/P1*%
X21590000Y19050000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/FPGA_IO/P2*%
X21590000Y16510000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/FPGA_IO/P3*%
X21590000Y13970000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,/FPGA_IO/P4*%
X21590000Y11430000D03*
%TO.P,J6,17,Pin_17*%
%TO.N,/FPGA_IO/P5*%
X21590000Y8890000D03*
%TO.P,J6,18,Pin_18*%
%TO.N,/FPGA_IO/A15*%
X21590000Y6350000D03*
%TO.P,J6,19,Pin_19*%
%TO.N,/FPGA_IO/A14*%
X21590000Y3810000D03*
%TO.P,J6,20,Pin_20*%
%TO.N,GND*%
X21590000Y1270000D03*
%TD*%
%TO.P,J4,1,Pin_1*%
%TO.N,+5V*%
X24130000Y49530000D03*
%TO.P,J4,2,Pin_2*%
%TO.N,+3V3*%
X24130000Y46990000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Audio/EXT_IN_2*%
X24130000Y44450000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Audio/AUDIO_OUT_2*%
X24130000Y41910000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/Audio/AUDIO_OUT*%
X24130000Y39370000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/Audio/EXT_IN*%
X24130000Y36830000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/FPGA_IO/POT_X*%
X24130000Y34290000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/FPGA_IO/POT_Y*%
X24130000Y31750000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/FPGA_IO/BA*%
X24130000Y29210000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,/FPGA_IO/COLOR*%
X24130000Y26670000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/FPGA_IO/SYNC_LUM*%
X24130000Y24130000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/FPGA_IO/DOT_CLOCK*%
X24130000Y21590000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/FPGA_IO/~DMA~*%
X24130000Y19050000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/FPGA_IO/~IO1~*%
X24130000Y16510000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/FPGA_IO/~IO2~*%
X24130000Y13970000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/FPGA_IO/~ROML~*%
X24130000Y11430000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,/FPGA_IO/~ROMH~*%
X24130000Y8890000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,/FPGA_IO/~GAME~*%
X24130000Y6350000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,/FPGA_IO/~EXROM~*%
X24130000Y3810000D03*
%TO.P,J4,20,Pin_20*%
%TO.N,/FPGA_IO/~MENU~*%
X24130000Y1270000D03*
%TD*%
%TO.P,J3,1,Pin_1*%
%TO.N,/FPGA_IO/CIA1_CNT*%
X1270000Y49530000D03*
%TO.P,J3,2,Pin_2*%
%TO.N,/FPGA_IO/CIA1_SP*%
X1270000Y46990000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/FPGA_IO/CIA1_PA0*%
X1270000Y44450000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/FPGA_IO/CIA1_PA1*%
X1270000Y41910000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/FPGA_IO/CIA1_PA2*%
X1270000Y39370000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/FPGA_IO/CIA1_PA3*%
X1270000Y36830000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/FPGA_IO/CIA1_PA4*%
X1270000Y34290000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,/FPGA_IO/CIA1_PA5*%
X1270000Y31750000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/FPGA_IO/CIA1_PA6*%
X1270000Y29210000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/FPGA_IO/CIA1_PA7*%
X1270000Y26670000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/FPGA_IO/CIA1_PB0*%
X1270000Y24130000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/FPGA_IO/CIA1_PB1*%
X1270000Y21590000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/FPGA_IO/CIA1_PB2*%
X1270000Y19050000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/FPGA_IO/CIA1_PB3*%
X1270000Y16510000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/FPGA_IO/CIA1_PB4*%
X1270000Y13970000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/FPGA_IO/CIA1_PB5*%
X1270000Y11430000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/FPGA_IO/CIA1_PB6*%
X1270000Y8890000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/FPGA_IO/CIA1_PB7*%
X1270000Y6350000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,/FPGA_IO/CIA1_~PC~_TOD*%
X1270000Y3810000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,/FPGA_IO/CIA1_~FLAG~*%
X1270000Y1270000D03*
%TD*%
%TO.P,J5,1,Pin_1*%
%TO.N,/FPGA_IO/CIA2_CNT*%
X3810000Y49530000D03*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA_IO/CIA2_SP*%
X3810000Y46990000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA_IO/CIA2_PA0*%
X3810000Y44450000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA_IO/CIA2_PA1*%
X3810000Y41910000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA_IO/CIA2_PA2*%
X3810000Y39370000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/FPGA_IO/CIA2_PA3*%
X3810000Y36830000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA_IO/CIA2_PA4*%
X3810000Y34290000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/FPGA_IO/CIA2_PA5*%
X3810000Y31750000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA_IO/CIA2_PA6*%
X3810000Y29210000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA_IO/CIA2_PA7*%
X3810000Y26670000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA_IO/CIA2_PB0*%
X3810000Y24130000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,/FPGA_IO/CIA2_PB1*%
X3810000Y21590000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/FPGA_IO/CIA2_PB2*%
X3810000Y19050000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/FPGA_IO/CIA2_PB3*%
X3810000Y16510000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/FPGA_IO/CIA2_PB4*%
X3810000Y13970000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/FPGA_IO/CIA2_PB5*%
X3810000Y11430000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/FPGA_IO/CIA2_PB6*%
X3810000Y8890000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/FPGA_IO/CIA2_PB7*%
X3810000Y6350000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,/FPGA_IO/CIA2_~PC~*%
X3810000Y3810000D03*
%TO.P,J5,20,Pin_20*%
%TO.N,/FPGA_IO/CIA2_~FLAG~*%
X3810000Y1270000D03*
%TD*%
D42*
%TO.N,GND*%
X13470000Y17300000D03*
X14970000Y16800000D03*
D43*
X17220000Y810000D03*
X8570000Y15550000D03*
X14810000Y4610000D03*
X14250000Y7630000D03*
X19080000Y1240000D03*
D42*
X13470000Y19300000D03*
X14470000Y20300000D03*
X13470000Y22800000D03*
X15970000Y18800000D03*
X12470000Y19300000D03*
X12470000Y22800000D03*
X11970000Y21800000D03*
X12970000Y24800000D03*
X10470000Y21300000D03*
X10470000Y21800000D03*
X9970000Y24300000D03*
X9970000Y23800000D03*
X10470000Y23800000D03*
X10470000Y19800000D03*
X10470000Y20300000D03*
X9470000Y17800000D03*
X9970000Y20800000D03*
X9970000Y20300000D03*
X10970000Y24800000D03*
X9470000Y22300000D03*
D43*
X18140000Y39250000D03*
X12860000Y37100000D03*
X17800000Y35850000D03*
X17800000Y39250000D03*
X16040000Y40220000D03*
X15690000Y40220000D03*
X16040000Y36820000D03*
X15690000Y36820000D03*
X15340000Y36820000D03*
X13000000Y39920000D03*
X8590000Y42220000D03*
X8580000Y38680000D03*
X15770000Y13440000D03*
X12860000Y40500000D03*
X15770000Y9650000D03*
D42*
X14470000Y19300000D03*
D43*
X8180000Y6920000D03*
D42*
X16470000Y21300000D03*
D43*
X20240000Y5040000D03*
D42*
X15470000Y20300000D03*
X9970000Y23300000D03*
X14970000Y21800000D03*
X14970000Y18800000D03*
X9970000Y18300000D03*
X15970000Y22800000D03*
X11470000Y22300000D03*
X10470000Y22800000D03*
X14970000Y19300000D03*
X12470000Y18800000D03*
X14470000Y18800000D03*
D43*
X8060000Y41660000D03*
X12170000Y31950000D03*
D42*
X14470000Y22300000D03*
X13470000Y19800000D03*
X11970000Y20300000D03*
D43*
X17460000Y39250000D03*
X16310000Y3510000D03*
D42*
X15470000Y22800000D03*
D43*
X16570000Y33850000D03*
X12850000Y7630000D03*
D42*
X12470000Y19800000D03*
D43*
X15340000Y40220000D03*
D42*
X14970000Y21300000D03*
X12970000Y21300000D03*
X14470000Y21300000D03*
X12970000Y19300000D03*
X14970000Y20300000D03*
X12470000Y20300000D03*
D43*
X17460000Y35850000D03*
D42*
X12470000Y22300000D03*
D43*
X11370000Y7750000D03*
D42*
X11970000Y21300000D03*
X11970000Y22300000D03*
X15970000Y21800000D03*
X13470000Y22300000D03*
D43*
X14810000Y3510000D03*
D42*
X13470000Y21800000D03*
X13470000Y20300000D03*
X12970000Y21800000D03*
D43*
X17890000Y7630000D03*
D42*
X11970000Y19800000D03*
D43*
X19370000Y27950000D03*
X12170000Y27950000D03*
D42*
X10470000Y24300000D03*
X14970000Y22800000D03*
X12970000Y19800000D03*
X15470000Y19800000D03*
X14970000Y22300000D03*
X9970000Y21300000D03*
D43*
X16570000Y27950000D03*
D42*
X15470000Y22300000D03*
X12970000Y20300000D03*
X12970000Y22800000D03*
X15470000Y18800000D03*
D43*
X8160000Y42100000D03*
D42*
X16470000Y19800000D03*
D43*
X13580000Y39800000D03*
D42*
X12470000Y21800000D03*
X15470000Y21800000D03*
X14970000Y19800000D03*
X15470000Y21300000D03*
D43*
X8150000Y38800000D03*
D42*
X10970000Y17800000D03*
D43*
X13310000Y3510000D03*
D42*
X17970000Y24300000D03*
X16470000Y20300000D03*
X13470000Y18800000D03*
D43*
X13580000Y36400000D03*
D42*
X17970000Y17300000D03*
X15970000Y20300000D03*
X10470000Y22300000D03*
X12970000Y22300000D03*
X14470000Y19800000D03*
D43*
X13000000Y36520000D03*
X18140000Y35850000D03*
D42*
X15470000Y24800000D03*
D43*
X8050000Y39240000D03*
D42*
X15970000Y19800000D03*
X16470000Y21800000D03*
D43*
X14810000Y2310000D03*
D42*
X12470000Y21300000D03*
X14470000Y22800000D03*
X14470000Y21800000D03*
X11970000Y19300000D03*
X13470000Y21300000D03*
X15970000Y21300000D03*
X15970000Y18300000D03*
X15470000Y19300000D03*
D43*
%TO.N,+3V3*%
X18530000Y7630000D03*
X18920000Y39250000D03*
X19600000Y39250000D03*
X16000000Y7180000D03*
X19260000Y39250000D03*
D42*
X11470000Y18800000D03*
D43*
X13610000Y7630000D03*
D42*
X14970000Y23300000D03*
X14970000Y18300000D03*
X11970000Y23300000D03*
X16470000Y22300000D03*
X12970000Y18800000D03*
X16470000Y19300000D03*
X12470000Y23300000D03*
D43*
X12210000Y7630000D03*
D42*
X15470000Y18300000D03*
X15470000Y23300000D03*
X11970000Y18800000D03*
%TO.N,+1V2*%
X12970000Y17800000D03*
X11470000Y21800000D03*
X13970000Y18300000D03*
X9970000Y21800000D03*
X9970000Y19800000D03*
D43*
X18930000Y35850000D03*
X19610000Y35850000D03*
D42*
X11470000Y20300000D03*
D43*
X19270000Y35850000D03*
D42*
X16970000Y19800000D03*
X9970000Y22300000D03*
X14470000Y18300000D03*
X11470000Y21300000D03*
X16970000Y21800000D03*
X14470000Y23300000D03*
X16970000Y20300000D03*
X10470000Y23300000D03*
X16970000Y21300000D03*
X13970000Y23300000D03*
X12970000Y23300000D03*
D43*
%TO.N,VBUS*%
X10030000Y41660000D03*
%TO.N,+5V*%
X8640000Y36970000D03*
X12970000Y33850000D03*
X8640000Y36320000D03*
X14970000Y7750000D03*
X8640000Y36640000D03*
D42*
%TO.N,/Audio/I2C_SDA*%
X17470000Y21300000D03*
%TO.N,/Audio/I2C_SCL*%
X17470000Y20300000D03*
%TO.N,/USB_DisplayPort/RX1+*%
X16340000Y44280000D03*
%TO.N,/USB_DisplayPort/TX2-*%
X12340000Y44280000D03*
%TO.N,/USB_DisplayPort/SBU2*%
X14700000Y44280000D03*
%TO.N,/USB_DisplayPort/CC2*%
X13200000Y44280000D03*
%TO.N,/USB_DisplayPort/TX2+*%
X11840000Y44280000D03*
%TO.N,/USB_DisplayPort/RX1-*%
X15840000Y44280000D03*
%TO.N,/USB_DisplayPort/D-*%
X14340000Y44280000D03*
X13690000Y43870000D03*
%TO.N,/USB_DisplayPort/D+*%
X13840000Y44280000D03*
%TO.N,/USB_DisplayPort/RX2-*%
X12090000Y43870000D03*
%TO.N,/USB_DisplayPort/RX2+*%
X11590000Y43870000D03*
%TO.N,/USB_DisplayPort/TX1+*%
X16090000Y43870000D03*
%TO.N,/USB_DisplayPort/TX1-*%
X15590000Y43870000D03*
%TO.N,/USB_DisplayPort/CC1*%
X14740000Y43870000D03*
%TO.N,/USB_DisplayPort/SBU1*%
X13250000Y43870000D03*
%TO.N,/FPGA_IO/I2_~FLAG~*%
X14970000Y17300000D03*
%TO.N,/FPGA_IO/I2_PB6*%
X13470000Y17800000D03*
%TO.N,/FPGA_IO/I2_~PC~*%
X14970000Y17800000D03*
%TO.N,/FPGA_IO/I2_PB7*%
X13970000Y17300000D03*
%TO.N,/FPGA_IO/I2_PB5*%
X15970000Y17300000D03*
%TO.N,/FPGA_IO/I2_PB4*%
X16970000Y18800000D03*
%TO.N,/FPGA_IO/I2_PB0*%
X17470000Y17300000D03*
%TO.N,/FPGA_IO/I2_PB3*%
X17470000Y19800000D03*
%TO.N,/FPGA_IO/I2_PB2*%
X17470000Y18800000D03*
%TO.N,/FPGA_IO/I2_PA7*%
X17970000Y24800000D03*
%TO.N,/FPGA_IO/I2_PA5*%
X17470000Y24300000D03*
%TO.N,/FPGA_IO/I2_PB1*%
X16970000Y17800000D03*
%TO.N,/FPGA_IO/I2_PA6*%
X17970000Y23800000D03*
%TO.N,/FPGA_IO/I2_PA1*%
X16970000Y23800000D03*
%TO.N,/FPGA_IO/I2_PA2*%
X16970000Y22800000D03*
%TO.N,/FPGA_IO/I2_PA3*%
X14970000Y23800000D03*
%TO.N,/FPGA_IO/I2_PA4*%
X17470000Y23800000D03*
%TO.N,/FPGA_IO/I2_CNT*%
X12470000Y24300000D03*
%TO.N,/FPGA_IO/I2_SP*%
X12970000Y23800000D03*
%TO.N,/FPGA_IO/I2_PA0*%
X16970000Y24300000D03*
%TO.N,/Audio/I2S_LRCLK*%
X19850000Y21220000D03*
%TO.N,/Audio/I2S_MCLK*%
X19850000Y21570000D03*
%TO.N,/Audio/I2S_SCLK*%
X19850000Y20870000D03*
%TO.N,/Audio/I2S_DIN*%
X17470000Y21800000D03*
%TO.N,/Audio/I2S_DOUT*%
X17970000Y21800000D03*
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X14470000Y23800000D03*
%TO.N,/FPGA_IO/I_RDY*%
X14470000Y24300000D03*
%TO.N,/FPGA_IO/I_~IRQ~*%
X13970000Y24300000D03*
%TO.N,/FPGA_IO/I_~NMI~*%
X13470000Y24300000D03*
%TO.N,/FPGA_IO/I_AEC*%
X12970000Y24300000D03*
%TO.N,/FPGA_IO/I_A4*%
X17470000Y17800000D03*
%TO.N,/FPGA_IO/I_A2*%
X17470000Y24800000D03*
%TO.N,/FPGA_IO/I_~IO1~*%
X17470000Y19300000D03*
%TO.N,/FPGA_IO/I_~IO2~*%
X19850000Y19470000D03*
%TO.N,/FPGA_IO/I_~ROML~*%
X19850000Y19120000D03*
%TO.N,/FPGA_IO/I_~ROMH~*%
X19850000Y18770000D03*
%TO.N,/FPGA_IO/I_D3*%
X20470000Y23750000D03*
%TO.N,/FPGA_IO/I_D1*%
X20470000Y23050000D03*
%TO.N,/FPGA_IO/I_D2*%
X20470000Y23400000D03*
%TO.N,/FPGA_IO/I_D0*%
X20470000Y22700000D03*
%TO.N,/FPGA_IO/I_D7*%
X18470000Y24300000D03*
%TO.N,/FPGA_IO/I_D4*%
X20470000Y22350000D03*
%TO.N,/FPGA_IO/I_D5*%
X20470000Y22000000D03*
%TO.N,/FPGA_IO/I_A12*%
X15470000Y17800000D03*
%TO.N,/FPGA_IO/I_A10*%
X15970000Y17800000D03*
%TO.N,/FPGA_IO/I_A11*%
X14470000Y17300000D03*
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X16970000Y17300000D03*
%TO.N,/FPGA_IO/I_~DMA~*%
X17970000Y17800000D03*
%TO.N,/FPGA_IO/I_D6*%
X18470000Y23800000D03*
%TO.N,/FPGA_IO/I_A14*%
X19850000Y18420000D03*
%TO.N,/FPGA_IO/I_A15*%
X19850000Y18070000D03*
%TO.N,/FPGA_IO/I_A13*%
X15470000Y17300000D03*
%TO.N,/USB_DisplayPort/CLK-*%
X10470000Y24800000D03*
D43*
X9980000Y6000000D03*
%TO.N,/USB_DisplayPort/CLK+*%
X8180000Y5320000D03*
D42*
X9970000Y25300000D03*
%TO.N,+2V5*%
X11470000Y23800000D03*
X11470000Y19300000D03*
X11470000Y22800000D03*
X11970000Y22800000D03*
X15970000Y22300000D03*
X15970000Y19300000D03*
%TO.N,/Power/~FAULT~*%
X10590000Y40940000D03*
%TO.N,/Power/EN_SNK*%
X12590000Y40940000D03*
%TO.N,/Power/EN_SRC*%
X10590000Y39960000D03*
%TO.N,/FPGA_IO/~ALERT~*%
X17970000Y20300000D03*
%TO.N,VCCA*%
X11470000Y20800000D03*
X10970000Y20800000D03*
%TO.N,Net-(C32-Pad1)*%
X14310000Y38950000D03*
X14360000Y40770000D03*
%TO.N,Net-(C33-Pad1)*%
X14310000Y35550000D03*
X14360000Y37370000D03*
%TO.N,/USB_DisplayPort/ML0-*%
X9200000Y20820000D03*
%TO.N,/USB_DisplayPort/ML0+*%
X8500000Y20820000D03*
%TO.N,/USB_DisplayPort/ML1-*%
X9470000Y24800000D03*
%TO.N,/USB_DisplayPort/ML1+*%
X9470000Y23800000D03*
%TO.N,/FPGA_IO/USB_D+*%
X14970000Y24300000D03*
%TO.N,/FPGA_IO/USB_D-*%
X15470000Y24300000D03*
%TO.N,/FPGA_IO/DP_AUX+*%
X15970000Y23300000D03*
%TO.N,/FPGA_IO/DP_AUX-*%
X15970000Y24300000D03*
%TO.N,/Config_Memory/TMS*%
X9010000Y18410000D03*
%TO.N,/Config_Memory/TCK*%
X9370000Y18770000D03*
%TO.N,/Config_Memory/TDI*%
X8650000Y18050000D03*
%TO.N,/Config_Memory/TDO*%
X8830000Y17380000D03*
%TO.N,/Config_Memory/RAM_~CS~*%
X9470000Y16800000D03*
D43*
%TO.N,/Config_Memory/MEM_CLK*%
X14940000Y5960000D03*
%TO.N,/Config_Memory/FLASH_~CS~*%
X12400000Y810000D03*
D42*
X9970000Y16800000D03*
%TO.N,/Config_Memory/~BOOT~*%
X10970000Y18300000D03*
D43*
%TO.N,/Config_Memory/~BTN~*%
X19080000Y3440000D03*
D42*
X10470000Y17300000D03*
D43*
%TO.N,/Config_Memory/MEM_IO0*%
X16210000Y6210000D03*
D42*
X9970000Y16300000D03*
D43*
%TO.N,/Config_Memory/MEM_IO1*%
X14680000Y810000D03*
D42*
X10470000Y16800000D03*
D43*
%TO.N,/Config_Memory/MEM_IO2*%
X15950000Y810000D03*
D42*
X10970000Y16800000D03*
%TO.N,/Config_Memory/MEM_IO3*%
X12170000Y16200000D03*
D43*
X14680000Y6460000D03*
D42*
%TO.N,/Config_Memory/MEM_IO4*%
X12500000Y16330000D03*
%TO.N,/Config_Memory/RWDS*%
X10970000Y17300000D03*
%TO.N,/Config_Memory/MEM_IO5*%
X12470000Y17300000D03*
%TO.N,/Config_Memory/MEM_IO6*%
X11970000Y17300000D03*
%TO.N,/Config_Memory/MEM_IO7*%
X11870000Y18010000D03*
D43*
%TO.N,/Config_Memory/LED*%
X19630000Y6740000D03*
D42*
X19850000Y19820000D03*
%TO.N,Net-(R20-Pad1)*%
X9970000Y17300000D03*
%TO.N,/FPGA_IO/I_~MENU~*%
X19850000Y17720000D03*
%TO.N,Net-(R22-Pad1)*%
X10470000Y18800000D03*
%TD*%
D44*
%TO.N,GND*%
X10720000Y21050000D02*
X10470000Y21300000D01*
X10220000Y23550000D02*
X9970000Y23800000D01*
X10220000Y21050000D02*
X9970000Y21300000D01*
X10720000Y23550000D02*
X10470000Y23800000D01*
X10720000Y20550000D02*
X10470000Y20300000D01*
X9720000Y18050000D02*
X9470000Y17800000D01*
X10220000Y18550000D02*
X9970000Y18300000D01*
X10720000Y20050000D02*
X10470000Y19800000D01*
X15470000Y22300000D02*
X15220000Y22550000D01*
D45*
X8150000Y38800000D02*
X8150000Y39140000D01*
D44*
X16220000Y20050000D02*
X16470000Y19800000D01*
D45*
X13855000Y36820000D02*
X13580000Y37095000D01*
X17460000Y39605000D02*
X17800000Y39945000D01*
D44*
X15220000Y19050000D02*
X15470000Y18800000D01*
D46*
X8870000Y15550000D02*
X8970000Y15450000D01*
D44*
X12720000Y22050000D02*
X12470000Y22300000D01*
D47*
X19080000Y1240000D02*
X19080000Y715000D01*
D44*
X16220000Y21050000D02*
X16470000Y21300000D01*
D46*
X16570000Y27950000D02*
X16570000Y27000000D01*
D44*
X14720000Y20550000D02*
X14970000Y20300000D01*
X13220000Y19550000D02*
X12970000Y19300000D01*
D47*
X8570000Y40200000D02*
X8500000Y40130000D01*
D45*
X17460000Y39250000D02*
X17460000Y39605000D01*
D44*
X10220000Y22050000D02*
X10470000Y21800000D01*
D45*
X13575000Y40500000D02*
X13580000Y40495000D01*
D44*
X10720000Y22550000D02*
X10470000Y22300000D01*
D45*
X12860000Y40500000D02*
X13575000Y40500000D01*
D44*
X12220000Y20050000D02*
X11970000Y19800000D01*
D47*
X12812500Y39737500D02*
X12822500Y39737500D01*
D44*
X12220000Y22050000D02*
X11970000Y22300000D01*
D47*
X8500000Y40130000D02*
X8500000Y39320000D01*
D44*
X13220000Y21050000D02*
X12970000Y21300000D01*
D45*
X13000000Y36960000D02*
X12860000Y37100000D01*
X8460000Y38800000D02*
X8580000Y38680000D01*
D44*
X16220000Y18550000D02*
X15970000Y18300000D01*
X13720000Y19050000D02*
X13470000Y19300000D01*
D45*
X8160000Y42100000D02*
X8470000Y42100000D01*
D44*
X12220000Y21050000D02*
X11970000Y21300000D01*
X10220000Y20550000D02*
X9970000Y20800000D01*
D46*
X15770000Y13440000D02*
X15770000Y14600000D01*
D44*
X10720000Y19550000D02*
X10470000Y19800000D01*
D47*
X17890000Y7630000D02*
X17890000Y7180000D01*
X17090000Y43950000D02*
X18290000Y43950000D01*
D48*
X13105000Y41660000D02*
X13145000Y41700000D01*
D46*
X15770000Y9650000D02*
X15770000Y8700000D01*
D44*
X9720000Y20550000D02*
X9970000Y20800000D01*
D45*
X17460000Y36205000D02*
X17800000Y36545000D01*
D44*
X14220000Y22050000D02*
X14470000Y22300000D01*
D45*
X8150000Y39140000D02*
X8050000Y39240000D01*
X8470000Y42100000D02*
X8590000Y42220000D01*
X13000000Y36520000D02*
X13000000Y36960000D01*
X13580000Y36400000D02*
X13580000Y37095000D01*
D44*
X13220000Y24550000D02*
X12970000Y24800000D01*
X13220000Y18550000D02*
X13470000Y18800000D01*
D46*
X16570000Y33850000D02*
X16570000Y32900000D01*
X19370000Y27950000D02*
X19370000Y27000000D01*
D44*
X13220000Y21550000D02*
X12970000Y21800000D01*
D45*
X8590000Y42220000D02*
X8590000Y41660000D01*
X17800000Y39945000D02*
X17525000Y40220000D01*
D44*
X13220000Y20050000D02*
X12970000Y19800000D01*
X11720000Y22550000D02*
X11470000Y22300000D01*
X16220000Y21550000D02*
X16470000Y21800000D01*
X10220000Y24050000D02*
X9970000Y24300000D01*
X14220000Y21050000D02*
X14470000Y21300000D01*
D45*
X13580000Y40495000D02*
X13855000Y40220000D01*
X13000000Y40360000D02*
X12860000Y40500000D01*
D44*
X15720000Y22050000D02*
X15970000Y21800000D01*
D46*
X11220000Y13600000D02*
X11370000Y13750000D01*
D44*
X15720000Y18550000D02*
X15970000Y18300000D01*
X14720000Y19550000D02*
X14970000Y19300000D01*
D48*
X13580000Y40495000D02*
X13145000Y40930000D01*
D45*
X8580000Y38680000D02*
X8580000Y39240000D01*
D44*
X15720000Y22550000D02*
X15470000Y22800000D01*
D45*
X18140000Y39605000D02*
X17800000Y39945000D01*
D44*
X17720000Y24050000D02*
X17970000Y24300000D01*
D45*
X17525000Y36820000D02*
X17800000Y36545000D01*
D44*
X12720000Y19050000D02*
X12470000Y18800000D01*
D47*
X9655000Y43945000D02*
X9650000Y43950000D01*
D44*
X10220000Y20050000D02*
X9970000Y20300000D01*
X11720000Y21550000D02*
X11970000Y21800000D01*
X13220000Y22050000D02*
X12970000Y22300000D01*
X10970000Y24800000D02*
X11220000Y25050000D01*
D45*
X18140000Y36205000D02*
X17800000Y36545000D01*
X12860000Y37100000D02*
X13575000Y37100000D01*
D44*
X12720000Y20550000D02*
X12470000Y20300000D01*
D45*
X13855000Y40220000D02*
X14752500Y40220000D01*
X17800000Y35850000D02*
X17800000Y36545000D01*
D44*
X12720000Y21050000D02*
X12470000Y21300000D01*
D47*
X16845000Y44195000D02*
X17090000Y43950000D01*
D44*
X15720000Y20550000D02*
X15970000Y20300000D01*
D46*
X18970000Y27850000D02*
X18970000Y27000000D01*
D44*
X13720000Y21050000D02*
X13470000Y21300000D01*
X10720000Y24550000D02*
X10470000Y24300000D01*
X12720000Y20050000D02*
X12470000Y19800000D01*
D45*
X8160000Y42100000D02*
X8160000Y41760000D01*
D44*
X16220000Y22050000D02*
X16470000Y21800000D01*
D46*
X11370000Y13750000D02*
X11370000Y14600000D01*
D44*
X10220000Y24550000D02*
X9970000Y24300000D01*
D48*
X13145000Y40930000D02*
X13145000Y41700000D01*
D44*
X15720000Y21550000D02*
X15970000Y21800000D01*
D45*
X16627500Y40220000D02*
X15690000Y40220000D01*
D46*
X19070000Y27950000D02*
X18970000Y27850000D01*
D45*
X16627500Y36820000D02*
X15690000Y36820000D01*
D44*
X12220000Y21550000D02*
X11970000Y21300000D01*
X15220000Y20550000D02*
X15470000Y20300000D01*
X11220000Y24550000D02*
X10970000Y24800000D01*
X17720000Y17550000D02*
X17970000Y17300000D01*
X14720000Y20050000D02*
X14970000Y19800000D01*
D46*
X12170000Y27950000D02*
X12170000Y27000000D01*
D44*
X13720000Y19550000D02*
X13470000Y19300000D01*
X15220000Y24550000D02*
X15470000Y24800000D01*
X13720000Y18550000D02*
X13470000Y18800000D01*
X16220000Y19550000D02*
X16470000Y19800000D01*
D47*
X11095000Y43945000D02*
X11095000Y43250000D01*
D44*
X13220000Y22550000D02*
X12970000Y22800000D01*
D46*
X8970000Y13760000D02*
X9130000Y13600000D01*
X9130000Y13600000D02*
X11220000Y13600000D01*
D44*
X13720000Y20550000D02*
X13470000Y20300000D01*
X10720000Y24050000D02*
X10470000Y24300000D01*
X14970000Y16800000D02*
X15220000Y17050000D01*
D47*
X11095000Y43945000D02*
X9655000Y43945000D01*
D46*
X8570000Y14600000D02*
X8570000Y15550000D01*
D45*
X13005000Y36520000D02*
X13580000Y37095000D01*
X13460000Y36520000D02*
X13580000Y36400000D01*
D44*
X14220000Y19050000D02*
X14470000Y18800000D01*
X12720000Y19550000D02*
X12470000Y19300000D01*
X15720000Y20050000D02*
X15970000Y19800000D01*
D47*
X16595000Y43945000D02*
X16595000Y43250000D01*
D44*
X16220000Y20550000D02*
X16470000Y20300000D01*
D45*
X13580000Y39800000D02*
X13580000Y40495000D01*
D44*
X14720000Y19050000D02*
X14970000Y18800000D01*
D47*
X20240000Y5040000D02*
X19630000Y5040000D01*
D48*
X12280000Y41660000D02*
X13105000Y41660000D01*
D45*
X18140000Y35850000D02*
X18140000Y36205000D01*
D44*
X15220000Y20050000D02*
X15470000Y19800000D01*
D45*
X13000000Y36520000D02*
X13460000Y36520000D01*
D44*
X15720000Y19550000D02*
X15970000Y19800000D01*
X15220000Y21550000D02*
X15470000Y21800000D01*
D47*
X12350000Y40200000D02*
X12812500Y39737500D01*
D48*
X12280000Y39240000D02*
X12325000Y39240000D01*
D47*
X8180000Y6920000D02*
X8930000Y6920000D01*
D46*
X8970000Y14600000D02*
X8970000Y13760000D01*
D44*
X10720000Y22050000D02*
X10470000Y22300000D01*
D45*
X13000000Y39920000D02*
X13000000Y40360000D01*
D44*
X10720000Y21550000D02*
X10470000Y21300000D01*
X14220000Y21550000D02*
X14470000Y21800000D01*
D45*
X17800000Y39250000D02*
X17800000Y39945000D01*
D47*
X16845000Y44850000D02*
X16845000Y44195000D01*
D44*
X16220000Y23050000D02*
X15970000Y22800000D01*
X11720000Y19550000D02*
X11970000Y19300000D01*
X13720000Y20050000D02*
X13470000Y19800000D01*
X15220000Y19550000D02*
X15470000Y19300000D01*
D47*
X12850000Y7630000D02*
X12850000Y7180000D01*
D48*
X12822500Y39737500D02*
X13580000Y40495000D01*
D44*
X13720000Y21550000D02*
X13470000Y21800000D01*
X9720000Y22050000D02*
X9470000Y22300000D01*
X13720000Y22550000D02*
X13470000Y22800000D01*
X13220000Y23050000D02*
X12970000Y22800000D01*
X10720000Y17550000D02*
X10970000Y17800000D01*
X12720000Y22550000D02*
X12470000Y22800000D01*
X14220000Y20550000D02*
X14470000Y20300000D01*
X10220000Y23050000D02*
X10470000Y22800000D01*
X9720000Y23550000D02*
X9970000Y23300000D01*
X15720000Y23050000D02*
X15470000Y22800000D01*
D45*
X8060000Y41660000D02*
X8590000Y41660000D01*
X16627500Y36820000D02*
X17525000Y36820000D01*
X17525000Y40220000D02*
X16627500Y40220000D01*
D44*
X14720000Y21550000D02*
X14970000Y21800000D01*
X15220000Y22050000D02*
X15470000Y22300000D01*
X13220000Y20550000D02*
X12970000Y20300000D01*
X13720000Y22050000D02*
X13470000Y22300000D01*
D46*
X12170000Y31950000D02*
X12170000Y32900000D01*
D44*
X12720000Y21550000D02*
X12470000Y21800000D01*
D45*
X8150000Y38810000D02*
X8580000Y39240000D01*
D44*
X14220000Y20050000D02*
X14470000Y19800000D01*
D45*
X13000000Y39920000D02*
X13460000Y39920000D01*
D44*
X13220000Y19050000D02*
X12970000Y19300000D01*
D45*
X18140000Y39250000D02*
X18140000Y39605000D01*
D44*
X14720000Y22050000D02*
X14970000Y22300000D01*
D47*
X11345000Y44850000D02*
X11345000Y44195000D01*
D45*
X8160000Y42090000D02*
X8590000Y41660000D01*
D47*
X17220000Y810000D02*
X16715000Y810000D01*
D46*
X8570000Y15550000D02*
X8870000Y15550000D01*
X19370000Y27950000D02*
X19070000Y27950000D01*
D47*
X11345000Y44195000D02*
X11095000Y43945000D01*
D44*
X13220000Y17050000D02*
X13470000Y17300000D01*
D45*
X8160000Y41760000D02*
X8060000Y41660000D01*
D47*
X9350000Y40200000D02*
X8570000Y40200000D01*
D46*
X8970000Y15450000D02*
X8970000Y14600000D01*
D44*
X15720000Y19050000D02*
X15970000Y18800000D01*
D45*
X13460000Y39920000D02*
X13580000Y39800000D01*
X17460000Y35850000D02*
X17460000Y36205000D01*
X8050000Y39240000D02*
X8580000Y39240000D01*
D47*
X8500000Y39320000D02*
X8580000Y39240000D01*
D45*
X13145000Y40930000D02*
X13145000Y40785000D01*
D44*
X12220000Y20550000D02*
X11970000Y20300000D01*
D45*
X13575000Y37100000D02*
X13580000Y37095000D01*
D44*
X14720000Y22550000D02*
X14970000Y22800000D01*
X12220000Y19550000D02*
X11970000Y19300000D01*
D45*
X14752500Y36820000D02*
X13855000Y36820000D01*
X8150000Y38800000D02*
X8460000Y38800000D01*
D44*
X15220000Y21050000D02*
X15470000Y21300000D01*
D46*
X11370000Y7750000D02*
X11370000Y8700000D01*
D44*
X15720000Y21050000D02*
X15970000Y21300000D01*
X13720000Y23050000D02*
X13470000Y22800000D01*
D47*
X14250000Y7630000D02*
X14250000Y7180000D01*
D44*
X14220000Y22550000D02*
X14470000Y22800000D01*
X14220000Y19550000D02*
X14470000Y19300000D01*
X14720000Y21050000D02*
X14970000Y21300000D01*
D45*
X13145000Y40785000D02*
X12860000Y40500000D01*
D47*
X16845000Y44195000D02*
X16595000Y43945000D01*
D48*
X12325000Y39240000D02*
X12822500Y39737500D01*
D45*
%TO.N,+3V3*%
X19600000Y39250000D02*
X19600000Y39592500D01*
D47*
X13610000Y7630000D02*
X13610000Y7180000D01*
X16000000Y7180000D02*
X16490000Y7180000D01*
D44*
X11720000Y18550000D02*
X11470000Y18800000D01*
D45*
X18920000Y39250000D02*
X18920000Y39592500D01*
X19260000Y39250000D02*
X19260000Y39932500D01*
D47*
X13610000Y6490000D02*
X13330000Y6210000D01*
X13330000Y6210000D02*
X12905000Y6210000D01*
D45*
X18920000Y39592500D02*
X19260000Y39932500D01*
D44*
X12220000Y23050000D02*
X11970000Y23300000D01*
D47*
X18530000Y7180000D02*
X18530000Y6140000D01*
D44*
X16720000Y19550000D02*
X16470000Y19300000D01*
X12720000Y23050000D02*
X12470000Y23300000D01*
X16720000Y22050000D02*
X16470000Y22300000D01*
D47*
X18530000Y7630000D02*
X18530000Y7180000D01*
D44*
X15220000Y18550000D02*
X15470000Y18300000D01*
D47*
X11030000Y6920000D02*
X11030000Y5320000D01*
X11290000Y7180000D02*
X11030000Y6920000D01*
D44*
X15220000Y23050000D02*
X15470000Y23300000D01*
X14720000Y18550000D02*
X14970000Y18300000D01*
D47*
X12210000Y7180000D02*
X11290000Y7180000D01*
D44*
X11970000Y18800000D02*
X12220000Y18550000D01*
X12720000Y18550000D02*
X12970000Y18800000D01*
X12220000Y19050000D02*
X11970000Y18800000D01*
D45*
X19600000Y39592500D02*
X19260000Y39932500D01*
D47*
X12210000Y7630000D02*
X12210000Y7180000D01*
D44*
X14720000Y23050000D02*
X14970000Y23300000D01*
D47*
X13610000Y7180000D02*
X13610000Y6490000D01*
D44*
%TO.N,+1V2*%
X10220000Y21550000D02*
X9970000Y21800000D01*
X10720000Y23050000D02*
X10470000Y23300000D01*
X16720000Y21550000D02*
X16970000Y21800000D01*
X16720000Y21050000D02*
X16970000Y21300000D01*
X14220000Y18550000D02*
X14470000Y18300000D01*
X11720000Y20050000D02*
X11470000Y20300000D01*
X11720000Y22050000D02*
X11470000Y21800000D01*
X16720000Y20050000D02*
X16970000Y19800000D01*
D45*
X19270000Y35850000D02*
X19270000Y36532500D01*
D44*
X13970000Y23300000D02*
X14220000Y23550000D01*
X14220000Y18050000D02*
X13970000Y18300000D01*
D45*
X19610000Y35850000D02*
X19610000Y36192500D01*
D44*
X12970000Y17800000D02*
X12720000Y18050000D01*
X12720000Y23550000D02*
X12970000Y23300000D01*
X14220000Y18050000D02*
X14160000Y18050000D01*
D45*
X19610000Y36192500D02*
X19270000Y36532500D01*
X18930000Y35850000D02*
X18930000Y36192500D01*
D44*
X10220000Y22550000D02*
X9970000Y22300000D01*
X11720000Y21050000D02*
X11470000Y21300000D01*
D45*
X18930000Y36192500D02*
X19270000Y36532500D01*
D44*
X16720000Y20550000D02*
X16970000Y20300000D01*
X10220000Y19550000D02*
X9970000Y19800000D01*
X14220000Y23050000D02*
X14470000Y23300000D01*
D45*
%TO.N,VBUS*%
X11350000Y40700000D02*
X11350000Y41630000D01*
X9850000Y40700000D02*
X9850000Y41360000D01*
D47*
X12595000Y43975000D02*
X12595000Y43250000D01*
X12845000Y44850000D02*
X12845000Y44225000D01*
X15095000Y42350000D02*
X15045000Y42350000D01*
D45*
X11350000Y40700000D02*
X11850000Y40700000D01*
X10030000Y41660000D02*
X9550000Y41660000D01*
D47*
X12595000Y43250000D02*
X12595000Y42355000D01*
X15095000Y43250000D02*
X15095000Y42350000D01*
X12845000Y44225000D02*
X12595000Y43975000D01*
D45*
X13875000Y41700000D02*
X13875000Y42345000D01*
X13880000Y42350000D02*
X12600000Y42350000D01*
X12600000Y42350000D02*
X11320000Y42350000D01*
X11350000Y41630000D02*
X11320000Y41660000D01*
X11320000Y41660000D02*
X11320000Y42350000D01*
X9850000Y41360000D02*
X9550000Y41660000D01*
X11320000Y42350000D02*
X10240000Y42350000D01*
X15045000Y42350000D02*
X13880000Y42350000D01*
D47*
X15095000Y43965000D02*
X15095000Y43250000D01*
D45*
X13875000Y42345000D02*
X13880000Y42350000D01*
D47*
X12595000Y42355000D02*
X12600000Y42350000D01*
X15345000Y44850000D02*
X15345000Y44215000D01*
D45*
X10240000Y42350000D02*
X9550000Y41660000D01*
D47*
X15345000Y44215000D02*
X15095000Y43965000D01*
D45*
%TO.N,+5V*%
X8640000Y36640000D02*
X9285000Y36640000D01*
D46*
X14970000Y7750000D02*
X14970000Y8700000D01*
D48*
X10582500Y36590000D02*
X10582500Y38050000D01*
D45*
X11350000Y40200000D02*
X11850000Y40200000D01*
D46*
X12970000Y34202500D02*
X12970000Y33850000D01*
D48*
X10840000Y39240000D02*
X10582500Y38982500D01*
D46*
X12970000Y33850000D02*
X12970000Y32900000D01*
D45*
X8965000Y36970000D02*
X9290000Y36645000D01*
D48*
X11320000Y39240000D02*
X10840000Y39240000D01*
D45*
X8965000Y36320000D02*
X9290000Y36645000D01*
D46*
X10582500Y36590000D02*
X12970000Y34202500D01*
D45*
X11350000Y40200000D02*
X11350000Y39270000D01*
X8640000Y36970000D02*
X8965000Y36970000D01*
D48*
X10582500Y38982500D02*
X10582500Y38050000D01*
X9345000Y36590000D02*
X9290000Y36645000D01*
X10582500Y36590000D02*
X9345000Y36590000D01*
D45*
X11350000Y39270000D02*
X11320000Y39240000D01*
X8640000Y36320000D02*
X8965000Y36320000D01*
D44*
%TO.N,/Audio/I2C_SDA*%
X17220000Y21050000D02*
X17470000Y21300000D01*
%TO.N,/Audio/I2C_SCL*%
X17220000Y20550000D02*
X17470000Y20300000D01*
D47*
%TO.N,/USB_DisplayPort/RX1+*%
X16345000Y44850000D02*
X16345000Y44285000D01*
D46*
X16340000Y44855000D02*
X16345000Y44850000D01*
D47*
X16345000Y44285000D02*
X16340000Y44280000D01*
D46*
%TO.N,/USB_DisplayPort/TX2-*%
X12340000Y44855000D02*
X12345000Y44850000D01*
D47*
X12345000Y44850000D02*
X12345000Y44285000D01*
X12345000Y44285000D02*
X12340000Y44280000D01*
%TO.N,/USB_DisplayPort/SBU2*%
X14845000Y44425000D02*
X14845000Y44850000D01*
X14700000Y44280000D02*
X14845000Y44425000D01*
D46*
X14840000Y44855000D02*
X14845000Y44850000D01*
D47*
%TO.N,/USB_DisplayPort/CC2*%
X13200000Y44280000D02*
X13345000Y44425000D01*
X13345000Y44425000D02*
X13345000Y44850000D01*
D46*
X13340000Y44855000D02*
X13345000Y44850000D01*
D47*
%TO.N,/USB_DisplayPort/TX2+*%
X11845000Y44285000D02*
X11840000Y44280000D01*
X11845000Y44850000D02*
X11845000Y44285000D01*
D46*
X11840000Y44855000D02*
X11845000Y44850000D01*
%TO.N,/USB_DisplayPort/RX1-*%
X15840000Y44855000D02*
X15845000Y44850000D01*
D47*
X15845000Y44285000D02*
X15840000Y44280000D01*
X15845000Y44850000D02*
X15845000Y44285000D01*
%TO.N,/USB_DisplayPort/D-*%
X13595000Y43775000D02*
X13690000Y43870000D01*
X14345000Y44285000D02*
X14340000Y44280000D01*
X14345000Y44850000D02*
X14345000Y44285000D01*
X13595000Y43250000D02*
X13595000Y43775000D01*
%TO.N,/USB_DisplayPort/D+*%
X13845000Y44225000D02*
X14095000Y43975000D01*
X13845000Y44850000D02*
X13845000Y44225000D01*
X14095000Y43975000D02*
X14095000Y43250000D01*
%TO.N,/USB_DisplayPort/RX2-*%
X12095000Y43250000D02*
X12095000Y43865000D01*
X12095000Y43865000D02*
X12090000Y43870000D01*
%TO.N,/USB_DisplayPort/RX2+*%
X11595000Y43250000D02*
X11595000Y43865000D01*
X11595000Y43865000D02*
X11590000Y43870000D01*
%TO.N,/USB_DisplayPort/TX1+*%
X16095000Y43250000D02*
X16095000Y43865000D01*
X16095000Y43865000D02*
X16090000Y43870000D01*
%TO.N,/USB_DisplayPort/TX1-*%
X15595000Y43250000D02*
X15595000Y43865000D01*
X15595000Y43865000D02*
X15590000Y43870000D01*
%TO.N,/USB_DisplayPort/CC1*%
X14740000Y43870000D02*
X14595000Y43725000D01*
X14595000Y43725000D02*
X14595000Y43250000D01*
%TO.N,/USB_DisplayPort/SBU1*%
X13095000Y43715000D02*
X13095000Y43250000D01*
X13250000Y43870000D02*
X13095000Y43715000D01*
D44*
%TO.N,/FPGA_IO/A9*%
X11180000Y11430000D02*
X12970000Y9640000D01*
X12970000Y9640000D02*
X12970000Y8700000D01*
X6350000Y11430000D02*
X11180000Y11430000D01*
%TO.N,/FPGA_IO/A8*%
X11789972Y12030028D02*
X14170000Y9650000D01*
X14170000Y9650000D02*
X14170000Y8700000D01*
X8289972Y12030028D02*
X11789972Y12030028D01*
X6350000Y13970000D02*
X8289972Y12030028D01*
%TO.N,/FPGA_IO/A7*%
X7400000Y13202856D02*
X8372818Y12230038D01*
X7400000Y15460000D02*
X7400000Y13202856D01*
X11989962Y12230038D02*
X14570000Y9650000D01*
X8372818Y12230038D02*
X11989962Y12230038D01*
X14570000Y9650000D02*
X14570000Y8700000D01*
X6350000Y16510000D02*
X7400000Y15460000D01*
%TO.N,/FPGA_IO/A6*%
X6350000Y19050000D02*
X7600010Y17799990D01*
X12589952Y12430048D02*
X15370000Y9650000D01*
X7600010Y13285702D02*
X8455664Y12430048D01*
X15370000Y9650000D02*
X15370000Y8700000D01*
X8455664Y12430048D02*
X12589952Y12430048D01*
X7600010Y17799990D02*
X7600010Y13285702D01*
%TO.N,/FPGA_IO/A5*%
X13307944Y12630058D02*
X8538510Y12630058D01*
X8538510Y12630058D02*
X7800020Y13368548D01*
X16170000Y9768002D02*
X13307944Y12630058D01*
X7800020Y20139980D02*
X6350000Y21590000D01*
X7800020Y13368548D02*
X7800020Y20139980D01*
X16170000Y8700000D02*
X16170000Y9768002D01*
%TO.N,/FPGA_IO/A3*%
X13289980Y29869980D02*
X15370000Y31950000D01*
X6350000Y26670000D02*
X9549980Y29869980D01*
X9549980Y29869980D02*
X13289980Y29869980D01*
X15370000Y31950000D02*
X15370000Y32900000D01*
%TO.N,/FPGA_IO/A1*%
X6350000Y31750000D02*
X7229970Y30870030D01*
X7229970Y30870030D02*
X12290030Y30870030D01*
X12290030Y30870030D02*
X13370000Y31950000D01*
X13370000Y31950000D02*
X13370000Y32900000D01*
%TO.N,/FPGA_IO/A0*%
X7200000Y35140000D02*
X9680000Y35140000D01*
X10970000Y33850000D02*
X10970000Y32900000D01*
X6350000Y34290000D02*
X7200000Y35140000D01*
X9680000Y35140000D02*
X10970000Y33850000D01*
%TO.N,/FPGA_IO/P5*%
X21590000Y8890000D02*
X20490000Y9990000D01*
X18910000Y9990000D02*
X18570000Y9650000D01*
X18570000Y9650000D02*
X18570000Y8700000D01*
X20490000Y9990000D02*
X18910000Y9990000D01*
%TO.N,/FPGA_IO/P4*%
X18170000Y9650000D02*
X18170000Y8700000D01*
X19950000Y11430000D02*
X18170000Y9650000D01*
X21590000Y11430000D02*
X19950000Y11430000D01*
%TO.N,/FPGA_IO/P3*%
X21590000Y13970000D02*
X17770000Y10150000D01*
X17770000Y10150000D02*
X17770000Y8700000D01*
%TO.N,/FPGA_IO/P2*%
X20540000Y15460000D02*
X21590000Y16510000D01*
X17370000Y10137144D02*
X17370000Y8700000D01*
X20540000Y13307144D02*
X20540000Y15460000D01*
X20540000Y13307144D02*
X17370000Y10137144D01*
%TO.N,/FPGA_IO/P1*%
X20339990Y17799990D02*
X21590000Y19050000D01*
X20339990Y13509990D02*
X20339990Y17799990D01*
X20339990Y13509990D02*
X16970000Y10140000D01*
X16970000Y10140000D02*
X16970000Y8700000D01*
%TO.N,/FPGA_IO/P0*%
X20139980Y20139980D02*
X21590000Y21590000D01*
X20139980Y13709980D02*
X20139980Y20139980D01*
X20139980Y13709980D02*
X16570000Y10140000D01*
X16570000Y10140000D02*
X16570000Y8700000D01*
%TO.N,/FPGA_IO/R_W*%
X20530000Y43390000D02*
X20530000Y35360000D01*
X18970000Y33800000D02*
X18970000Y32900000D01*
X21590000Y44450000D02*
X20530000Y43390000D01*
X20530000Y35360000D02*
X18970000Y33800000D01*
%TO.N,/FPGA_IO/\u00D82_OUT*%
X20329990Y35559990D02*
X18570000Y33800000D01*
X20329990Y45729990D02*
X20329990Y35559990D01*
X21590000Y46990000D02*
X20329990Y45729990D01*
X18570000Y33800000D02*
X18570000Y32900000D01*
%TO.N,/FPGA_IO/~RES~*%
X20129980Y48099980D02*
X20129980Y35759980D01*
X21560000Y49530000D02*
X20129980Y48099980D01*
X21590000Y49530000D02*
X21560000Y49530000D01*
X20129980Y35759980D02*
X18170000Y33800000D01*
X18170000Y33800000D02*
X18170000Y32900000D01*
%TO.N,/FPGA_IO/CIA1_~FLAG~*%
X7768582Y5528582D02*
X7230000Y4990000D01*
X2530010Y2530010D02*
X1270000Y1270000D01*
X7768582Y7148582D02*
X7768582Y5528582D01*
X9770000Y7750000D02*
X9570000Y7550000D01*
X2530010Y4400010D02*
X2530010Y2530010D01*
X8170000Y7550000D02*
X7768582Y7148582D01*
X7230000Y4990000D02*
X3120000Y4990000D01*
X9770000Y8700000D02*
X9770000Y7750000D01*
X3120000Y4990000D02*
X2530010Y4400010D01*
X9570000Y7550000D02*
X8170000Y7550000D01*
%TO.N,/FPGA_IO/CIA1_~PC~_TOD*%
X7147154Y5190010D02*
X2650010Y5190010D01*
X8070010Y7750010D02*
X7568572Y7248572D01*
X2650010Y5190010D02*
X1270000Y3810000D01*
X9370000Y8700000D02*
X9370000Y7800000D01*
X7568572Y5611428D02*
X7147154Y5190010D01*
X7568572Y7248572D02*
X7568572Y5611428D01*
X9320010Y7750010D02*
X8070010Y7750010D01*
X9370000Y7800000D02*
X9320010Y7750010D01*
%TO.N,/FPGA_IO/CIA1_PB7*%
X1270000Y6350000D02*
X2330000Y7410000D01*
X6942800Y7410000D02*
X7850000Y8317200D01*
X7850000Y8317200D02*
X7850000Y9245720D01*
X10170000Y9650000D02*
X10170000Y8700000D01*
X10070050Y9749950D02*
X10170000Y9650000D01*
X2330000Y7410000D02*
X6942800Y7410000D01*
X7850000Y9245720D02*
X8354230Y9749950D01*
X8354230Y9749950D02*
X10070050Y9749950D01*
%TO.N,/FPGA_IO/CIA1_PB6*%
X10270040Y9949960D02*
X10570000Y9650000D01*
X1270000Y8890000D02*
X2550000Y7610000D01*
X8271384Y9949960D02*
X10270040Y9949960D01*
X10570000Y9650000D02*
X10570000Y8700000D01*
X7649990Y9328566D02*
X8271384Y9949960D01*
X7649990Y8400046D02*
X7649990Y9328566D01*
X6859944Y7610000D02*
X7649990Y8400046D01*
X2550000Y7610000D02*
X6859944Y7610000D01*
%TO.N,/FPGA_IO/CIA1_PB5*%
X7449980Y9411412D02*
X8188538Y10149970D01*
X1270000Y11430000D02*
X2570000Y10130000D01*
X8188538Y10149970D02*
X10470030Y10149970D01*
X10970000Y9650000D02*
X10970000Y8700000D01*
X6777098Y7810010D02*
X7449980Y8482892D01*
X10470030Y10149970D02*
X10970000Y9650000D01*
X2570000Y8390000D02*
X3149990Y7810010D01*
X7449980Y8482892D02*
X7449980Y9411412D01*
X3149990Y7810010D02*
X6777098Y7810010D01*
X2570000Y10130000D02*
X2570000Y8390000D01*
%TO.N,/FPGA_IO/CIA1_PB4*%
X3194288Y9950000D02*
X7705712Y9950000D01*
X11050020Y10349980D02*
X11770000Y9630000D01*
X2350000Y12890000D02*
X2350000Y10794288D01*
X8105692Y10349980D02*
X11050020Y10349980D01*
X7705712Y9950000D02*
X8105692Y10349980D01*
X2350000Y10794288D02*
X3194288Y9950000D01*
X1270000Y13970000D02*
X2350000Y12890000D01*
X11770000Y9630000D02*
X11770000Y8700000D01*
%TO.N,/FPGA_IO/CIA1_PB3*%
X1270000Y16510000D02*
X2550010Y15229990D01*
X2550010Y10877134D02*
X3277134Y10150010D01*
X7622866Y10150010D02*
X8022846Y10549990D01*
X2550010Y15229990D02*
X2550010Y10877134D01*
X8022846Y10549990D02*
X11250010Y10549990D01*
X12170000Y9630000D02*
X12170000Y8700000D01*
X3277134Y10150010D02*
X7622866Y10150010D01*
X11250010Y10549990D02*
X12170000Y9630000D01*
%TO.N,/FPGA_IO/CIA1_PB2*%
X7540020Y10350020D02*
X7940000Y10750000D01*
X3359980Y10350020D02*
X7540020Y10350020D01*
X2750020Y10959980D02*
X3359980Y10350020D01*
X11460000Y10750000D02*
X12570000Y9640000D01*
X1270000Y19050000D02*
X2750020Y17569980D01*
X2750020Y17569980D02*
X2750020Y10959980D01*
X12570000Y9640000D02*
X12570000Y8700000D01*
X7940000Y10750000D02*
X11460000Y10750000D01*
%TO.N,/FPGA_IO/CIA1_PB1*%
X13370000Y9650000D02*
X13370000Y8700000D01*
X7184298Y12569990D02*
X8124278Y11630010D01*
X4999990Y13337154D02*
X5767154Y12569990D01*
X3300000Y17680000D02*
X4367144Y17680000D01*
X11389990Y11630010D02*
X13370000Y9650000D01*
X2440000Y20420000D02*
X2440000Y18540000D01*
X4999990Y17047154D02*
X4999990Y13337154D01*
X8124278Y11630010D02*
X11389990Y11630010D01*
X5767154Y12569990D02*
X7184298Y12569990D01*
X4367144Y17680000D02*
X4999990Y17047154D01*
X2440000Y18540000D02*
X3300000Y17680000D01*
X1270000Y21590000D02*
X2440000Y20420000D01*
%TO.N,/FPGA_IO/CIA1_PB0*%
X3382846Y17880010D02*
X4449990Y17880010D01*
X8207126Y11830018D02*
X11579982Y11830018D01*
X11579982Y11830018D02*
X13770000Y9640000D01*
X2640010Y18622846D02*
X3382846Y17880010D01*
X5200000Y17130000D02*
X5200000Y13420000D01*
X7267144Y12770000D02*
X8207126Y11830018D01*
X13770000Y9640000D02*
X13770000Y8700000D01*
X2640010Y22759990D02*
X2640010Y18622846D01*
X4449990Y17880010D02*
X5200000Y17130000D01*
X1270000Y24130000D02*
X2640010Y22759990D01*
X5850000Y12770000D02*
X7267144Y12770000D01*
X5200000Y13420000D02*
X5850000Y12770000D01*
%TO.N,/FPGA_IO/CIA1_PA7*%
X13089990Y30069990D02*
X14970000Y31950000D01*
X1270000Y26670000D02*
X2550000Y27950000D01*
X14970000Y31950000D02*
X14970000Y32900000D01*
X7347144Y27950000D02*
X9467134Y30069990D01*
X9467134Y30069990D02*
X13089990Y30069990D01*
X2550000Y27950000D02*
X7347144Y27950000D01*
%TO.N,/FPGA_IO/CIA1_PA6*%
X14570000Y31950000D02*
X14570000Y32900000D01*
X1270000Y29210000D02*
X2330000Y30270000D01*
X12890000Y30270000D02*
X14570000Y31950000D01*
X2330000Y30270000D02*
X12890000Y30270000D01*
%TO.N,/FPGA_IO/CIA1_PA5*%
X1270000Y31750000D02*
X2549990Y30470010D01*
X14170000Y31950000D02*
X14170000Y32900000D01*
X12690010Y30470010D02*
X14170000Y31950000D01*
X2549990Y30470010D02*
X12690010Y30470010D01*
%TO.N,/FPGA_IO/CIA1_PA4*%
X1270000Y34290000D02*
X2575000Y32985000D01*
X13770000Y31950000D02*
X13770000Y32900000D01*
X2575000Y32985000D02*
X2575000Y31175000D01*
X3079980Y30670020D02*
X12490020Y30670020D01*
X2575000Y31175000D02*
X3079980Y30670020D01*
X12490020Y30670020D02*
X13770000Y31950000D01*
%TO.N,/FPGA_IO/CIA1_PA3*%
X8547856Y34285000D02*
X9335000Y34285000D01*
X7072856Y32810000D02*
X8547856Y34285000D01*
X3170000Y32810000D02*
X7072856Y32810000D01*
X1270000Y36830000D02*
X2330000Y35770000D01*
X9770000Y33850000D02*
X9770000Y32900000D01*
X2330000Y35770000D02*
X2330000Y33650000D01*
X9335000Y34285000D02*
X9770000Y33850000D01*
X2330000Y33650000D02*
X3170000Y32810000D01*
%TO.N,/FPGA_IO/CIA1_PA2*%
X2530010Y38109990D02*
X2530010Y33732846D01*
X3252846Y33010010D02*
X6990010Y33010010D01*
X1270000Y39370000D02*
X2530010Y38109990D01*
X6990010Y33010010D02*
X8465010Y34485010D01*
X2530010Y33732846D02*
X3252846Y33010010D01*
X9534990Y34485010D02*
X10170000Y33850000D01*
X10170000Y33850000D02*
X10170000Y32900000D01*
X8465010Y34485010D02*
X9534990Y34485010D01*
%TO.N,/FPGA_IO/CIA1_PA1*%
X3335692Y33210020D02*
X6907164Y33210020D01*
X2730020Y40449980D02*
X2730020Y33815692D01*
X6907164Y33210020D02*
X8382164Y34685020D01*
X10570000Y33850000D02*
X10570000Y32900000D01*
X9734980Y34685020D02*
X10570000Y33850000D01*
X8382164Y34685020D02*
X9734980Y34685020D01*
X2730020Y33815692D02*
X3335692Y33210020D01*
X1270000Y41910000D02*
X2730020Y40449980D01*
%TO.N,/FPGA_IO/CIA1_PA0*%
X9870000Y35350000D02*
X11370000Y33850000D01*
X1270000Y44450000D02*
X2330000Y43390000D01*
X4870000Y39890000D02*
X4870000Y36130000D01*
X4330000Y40430000D02*
X4870000Y39890000D01*
X5650000Y35350000D02*
X9870000Y35350000D01*
X3150000Y40430000D02*
X4330000Y40430000D01*
X11370000Y33850000D02*
X11370000Y32900000D01*
X4870000Y36130000D02*
X5650000Y35350000D01*
X2330000Y41250000D02*
X3150000Y40430000D01*
X2330000Y43390000D02*
X2330000Y41250000D01*
%TO.N,/FPGA_IO/CIA1_SP*%
X2530010Y45729990D02*
X2530010Y41332846D01*
X2530010Y41332846D02*
X3232846Y40630010D01*
X5732846Y35550010D02*
X10069990Y35550010D01*
X4412846Y40630010D02*
X5070010Y39972846D01*
X1270000Y46990000D02*
X2530010Y45729990D01*
X11770000Y33850000D02*
X11770000Y32900000D01*
X3232846Y40630010D02*
X4412846Y40630010D01*
X5070010Y36212846D02*
X5732846Y35550010D01*
X5070010Y39972846D02*
X5070010Y36212846D01*
X10069990Y35550010D02*
X11770000Y33850000D01*
%TO.N,/FPGA_IO/CIA1_CNT*%
X10669980Y35750020D02*
X12570000Y33850000D01*
X3315692Y40830020D02*
X4495692Y40830020D01*
X1270000Y49530000D02*
X2730020Y48069980D01*
X5270020Y36295692D02*
X5815692Y35750020D01*
X12570000Y33850000D02*
X12570000Y32900000D01*
X4495692Y40830020D02*
X5270020Y40055692D01*
X2730020Y48069980D02*
X2730020Y41415692D01*
X5270020Y40055692D02*
X5270020Y36295692D01*
X2730020Y41415692D02*
X3315692Y40830020D01*
X5815692Y35750020D02*
X10669980Y35750020D01*
%TO.N,/FPGA_IO/~EXROM~*%
X19303572Y7516428D02*
X22406428Y7516428D01*
X22406428Y7516428D02*
X22990000Y6932856D01*
X22990000Y4950000D02*
X24130000Y3810000D01*
X22990000Y6932856D02*
X22990000Y4950000D01*
X18970000Y8700000D02*
X18970000Y7850000D01*
X18970000Y7850000D02*
X19303572Y7516428D01*
%TO.N,/FPGA_IO/~GAME~*%
X19370000Y7880000D02*
X19370000Y8700000D01*
X22763562Y7716438D02*
X24130000Y6350000D01*
X19533562Y7716438D02*
X22763562Y7716438D01*
X19370000Y7880000D02*
X19533562Y7716438D01*
%TO.N,/FPGA_IO/SYNC_LUM*%
X17430020Y30289980D02*
X22230020Y30289980D01*
X22230020Y30289980D02*
X22749990Y29770010D01*
X22749990Y29770010D02*
X22749990Y25510010D01*
X15770000Y32900000D02*
X15770000Y31950000D01*
X22749990Y25510010D02*
X24130000Y24130000D01*
X15770000Y31950000D02*
X17430020Y30289980D01*
%TO.N,/FPGA_IO/COLOR*%
X22950000Y27850000D02*
X22950000Y29852856D01*
X22950000Y29852856D02*
X22312866Y30489990D01*
X22312866Y30489990D02*
X17630010Y30489990D01*
X16170000Y31950000D02*
X16170000Y32900000D01*
X17630010Y30489990D02*
X16170000Y31950000D01*
X24130000Y26670000D02*
X22950000Y27850000D01*
%TO.N,/FPGA_IO/BA*%
X22650000Y30690000D02*
X18230000Y30690000D01*
X24130000Y29210000D02*
X22650000Y30690000D01*
X18230000Y30690000D02*
X16970000Y31950000D01*
X16970000Y31950000D02*
X16970000Y32900000D01*
%TO.N,/FPGA_IO/POT_Y*%
X24130000Y31750000D02*
X22960010Y32919990D01*
X21062846Y32919990D02*
X19692846Y31549990D01*
X17370000Y31950000D02*
X17370000Y32900000D01*
X19692846Y31549990D02*
X17770010Y31549990D01*
X22960010Y32919990D02*
X21062846Y32919990D01*
X17770010Y31549990D02*
X17370000Y31950000D01*
%TO.N,/FPGA_IO/POT_X*%
X17970000Y31750000D02*
X17770000Y31950000D01*
X17770000Y31950000D02*
X17770000Y32900000D01*
X24130000Y34290000D02*
X22960000Y33120000D01*
X19610000Y31750000D02*
X17970000Y31750000D01*
X20980000Y33120000D02*
X19610000Y31750000D01*
X22960000Y33120000D02*
X20980000Y33120000D01*
%TO.N,/FPGA_IO/I2_~FLAG~*%
X14720000Y17550000D02*
X14970000Y17300000D01*
%TO.N,/FPGA_IO/I1_PB7*%
X12720000Y17050000D02*
X12470000Y16800000D01*
X12470000Y16800000D02*
X12330000Y16800000D01*
X11515293Y15879979D02*
X10899979Y15879979D01*
X12043482Y16800000D02*
X11890021Y16646539D01*
X11890021Y16254707D02*
X11515293Y15879979D01*
X12110000Y16800000D02*
X12043482Y16800000D01*
X10899979Y15879979D02*
X10570000Y15550000D01*
D49*
X12330000Y16800000D02*
X12110000Y16800000D01*
D44*
X10570000Y15550000D02*
X10570000Y14600000D01*
X11890021Y16646539D02*
X11890021Y16254707D01*
%TO.N,/FPGA_IO/I1_PB6*%
X12705756Y16050038D02*
X12439640Y16050038D01*
X12970000Y17300000D02*
X12970000Y17160000D01*
D49*
X12970000Y16660000D02*
X12970000Y16440000D01*
D44*
X12970000Y16314282D02*
X12970000Y16440000D01*
X12970000Y16940000D02*
X12970000Y16660000D01*
X10970000Y14600000D02*
X10970000Y15550000D01*
X12705756Y16050038D02*
X12970000Y16314282D01*
D49*
X12970000Y17160000D02*
X12970000Y16940000D01*
D44*
X12309601Y15919999D02*
X11838169Y15919999D01*
X13220000Y17550000D02*
X12970000Y17300000D01*
X10970000Y15550000D02*
X11099969Y15679969D01*
X11598139Y15679969D02*
X11099969Y15679969D01*
X11838169Y15919999D02*
X11598139Y15679969D01*
X12439640Y16050038D02*
X12309601Y15919999D01*
%TO.N,/FPGA_IO/I1_PB5*%
X12788602Y15850028D02*
X13220000Y16281426D01*
X11770000Y15550000D02*
X11770000Y14600000D01*
X12392447Y15719989D02*
X11939989Y15719989D01*
X11939989Y15719989D02*
X11770000Y15550000D01*
X12788602Y15850028D02*
X12522486Y15850028D01*
X13220000Y16281426D02*
X13220000Y16550000D01*
X12522486Y15850028D02*
X12392447Y15719989D01*
%TO.N,/FPGA_IO/I1_PA6*%
X14170000Y26050000D02*
X14170000Y27000000D01*
X14220000Y25050000D02*
X14220000Y26000000D01*
X14220000Y26000000D02*
X14170000Y26050000D01*
%TO.N,/FPGA_IO/I1_PA1*%
X11515293Y25720021D02*
X10899979Y25720021D01*
X10899979Y25720021D02*
X10570000Y26050000D01*
X10570000Y26050000D02*
X10570000Y27000000D01*
X11890021Y24879979D02*
X12220000Y24550000D01*
X11890021Y25345293D02*
X11515293Y25720021D01*
X11890021Y25345293D02*
X11890021Y24879979D01*
%TO.N,/FPGA_IO/I1_PA0*%
X12470000Y25331026D02*
X12470000Y25160000D01*
X11439959Y26120041D02*
X11680985Y26120041D01*
D49*
X12470000Y24940000D02*
X12470000Y25160000D01*
D44*
X11680985Y26120041D02*
X12470000Y25331026D01*
X12720000Y24550000D02*
X12470000Y24800000D01*
X12470000Y24800000D02*
X12470000Y24940000D01*
X11370000Y27000000D02*
X11370000Y26190000D01*
X11370000Y26190000D02*
X11439959Y26120041D01*
%TO.N,/FPGA_IO/I1_SP*%
X11770000Y26313882D02*
X11770000Y27000000D01*
X12720000Y25050000D02*
X12720000Y25363882D01*
X12720000Y25363882D02*
X11770000Y26313882D01*
%TO.N,/FPGA_IO/I2_PB6*%
X13720000Y18050000D02*
X13470000Y17800000D01*
%TO.N,/FPGA_IO/I2_~PC~*%
X14720000Y18050000D02*
X14970000Y17800000D01*
%TO.N,/FPGA_IO/I1_PB4*%
X12871448Y15650018D02*
X12605332Y15650018D01*
D49*
X13470000Y16660000D02*
X13470000Y16440000D01*
D44*
X13470000Y16248570D02*
X12871448Y15650018D01*
X13720000Y17050000D02*
X13470000Y16800000D01*
X12605332Y15650018D02*
X12170000Y15214686D01*
X12170000Y15214686D02*
X12170000Y14600000D01*
X13470000Y16800000D02*
X13470000Y16660000D01*
X13470000Y16440000D02*
X13470000Y16248570D01*
%TO.N,/FPGA_IO/I1_PA7*%
X14470000Y25950000D02*
X14470000Y25160000D01*
D49*
X14470000Y24940000D02*
X14470000Y25160000D01*
D44*
X14570000Y27000000D02*
X14570000Y26050000D01*
X14720000Y24550000D02*
X14470000Y24800000D01*
X14570000Y26050000D02*
X14470000Y25950000D01*
X14470000Y24800000D02*
X14470000Y24940000D01*
%TO.N,/FPGA_IO/I1_PA2*%
X11690011Y25262447D02*
X11432447Y25520011D01*
X12220000Y24050000D02*
X11690011Y24579989D01*
X11690011Y24579989D02*
X11690011Y25262447D01*
X10699989Y25520011D02*
X10170000Y26050000D01*
X10170000Y26050000D02*
X10170000Y27000000D01*
X11432447Y25520011D02*
X10699989Y25520011D01*
%TO.N,/FPGA_IO/I1_CNT*%
X13220000Y25400000D02*
X12570000Y26050000D01*
X12570000Y26050000D02*
X12570000Y27000000D01*
X13220000Y25050000D02*
X13220000Y25400000D01*
%TO.N,/FPGA_IO/I2_PB7*%
X13720000Y17550000D02*
X13970000Y17300000D01*
%TO.N,/FPGA_IO/I2_PB5*%
X15970000Y17300000D02*
X15720000Y17550000D01*
%TO.N,/FPGA_IO/I2_PB4*%
X16720000Y19050000D02*
X16970000Y18800000D01*
%TO.N,/FPGA_IO/I_POT_Y*%
X16449999Y24820001D02*
X16449999Y25529999D01*
X16970000Y26050000D02*
X16970000Y27000000D01*
X16720000Y24550000D02*
X16449999Y24820001D01*
X16449999Y25529999D02*
X16970000Y26050000D01*
%TO.N,/FPGA_IO/I1_~PC~_TOD*%
X10509999Y16279999D02*
X9770000Y15540000D01*
X11349601Y16279999D02*
X10509999Y16279999D01*
X11490001Y18029603D02*
X11490001Y16420399D01*
D49*
X12830000Y18300000D02*
X12610000Y18300000D01*
D44*
X11810001Y18280001D02*
X11740399Y18280001D01*
X12610000Y18300000D02*
X12330000Y18300000D01*
X11830000Y18300000D02*
X11810001Y18280001D01*
X11740399Y18280001D02*
X11490001Y18029603D01*
X12110000Y18300000D02*
X11830000Y18300000D01*
X13220000Y18050000D02*
X12970000Y18300000D01*
D49*
X12330000Y18300000D02*
X12110000Y18300000D01*
D44*
X12970000Y18300000D02*
X12830000Y18300000D01*
X9770000Y15540000D02*
X9770000Y14600000D01*
X11490001Y16420399D02*
X11349601Y16279999D01*
%TO.N,/FPGA_IO/I1_PB3*%
X12688180Y15450010D02*
X12570000Y15331830D01*
X12954296Y15450010D02*
X13720000Y16215714D01*
X12570000Y15331830D02*
X12570000Y14600000D01*
X13720000Y16215714D02*
X13720000Y16550000D01*
X12954296Y15450010D02*
X12688180Y15450010D01*
%TO.N,/FPGA_IO/I1_PB2*%
X12970000Y15182858D02*
X13970000Y16182858D01*
X13970000Y16182858D02*
X13970000Y16440000D01*
D49*
X13970000Y16660000D02*
X13970000Y16440000D01*
D44*
X12970000Y14600000D02*
X12970000Y15182858D01*
X13970000Y16800000D02*
X13970000Y16660000D01*
X14220000Y17050000D02*
X13970000Y16800000D01*
D49*
%TO.N,/FPGA_IO/I1_PA5*%
X13970000Y24940000D02*
X13970000Y25160000D01*
D44*
X13770000Y27000000D02*
X13770000Y26050000D01*
X14220000Y24550000D02*
X13970000Y24800000D01*
X13970000Y25850000D02*
X13970000Y25160000D01*
X13970000Y24800000D02*
X13970000Y24940000D01*
X13770000Y26050000D02*
X13970000Y25850000D01*
%TO.N,/FPGA_IO/I1_PA3*%
X11490001Y24279999D02*
X11490001Y25179601D01*
X11349601Y25320001D02*
X10499999Y25320001D01*
X11490001Y25179601D02*
X11349601Y25320001D01*
X12220000Y23550000D02*
X11490001Y24279999D01*
X10499999Y25320001D02*
X9770000Y26050000D01*
X9770000Y26050000D02*
X9770000Y27000000D01*
%TO.N,/FPGA_IO/I2_PB0*%
X17220000Y17550000D02*
X17470000Y17300000D01*
%TO.N,/FPGA_IO/I2_PB3*%
X17220000Y20050000D02*
X17470000Y19800000D01*
%TO.N,/FPGA_IO/I2_PB2*%
X17220000Y19050000D02*
X17470000Y18800000D01*
%TO.N,/FPGA_IO/I_POT_X*%
X16720000Y25400000D02*
X17370000Y26050000D01*
X17370000Y26050000D02*
X17370000Y27000000D01*
X16720000Y25050000D02*
X16720000Y25400000D01*
%TO.N,/FPGA_IO/I1_~FLAG~*%
X10170000Y15560000D02*
X10170000Y14600000D01*
X12470000Y17800000D02*
X12340000Y17800000D01*
X11690011Y16337553D02*
X11432447Y16079989D01*
X12050398Y17800000D02*
X11690011Y17439613D01*
X12110000Y17800000D02*
X12050398Y17800000D01*
X11690011Y17439613D02*
X11690011Y16337553D01*
X11432447Y16079989D02*
X10689989Y16079989D01*
X10689989Y16079989D02*
X10170000Y15560000D01*
D49*
X12340000Y17800000D02*
X12110000Y17800000D01*
D44*
X12720000Y17550000D02*
X12470000Y17800000D01*
%TO.N,/FPGA_IO/I1_PB1*%
X13770000Y14600000D02*
X13770000Y15417146D01*
X14720000Y17050000D02*
X14470000Y16800000D01*
X13770000Y15417146D02*
X14470000Y16117146D01*
X14470000Y16800000D02*
X14470000Y16660000D01*
X14470000Y16117146D02*
X14470000Y16440000D01*
D49*
X14470000Y16660000D02*
X14470000Y16440000D01*
D44*
%TO.N,/FPGA_IO/I1_PB0*%
X14720000Y16084290D02*
X14720000Y16550000D01*
X14170000Y14600000D02*
X14170000Y15534290D01*
X14170000Y15534290D02*
X14720000Y16084290D01*
%TO.N,/FPGA_IO/I1_PA4*%
X13370000Y26050000D02*
X13370000Y27000000D01*
X13720000Y25700000D02*
X13370000Y26050000D01*
X13720000Y25050000D02*
X13720000Y25700000D01*
%TO.N,/FPGA_IO/I2_PA7*%
X17720000Y24550000D02*
X17970000Y24800000D01*
%TO.N,/FPGA_IO/I2_PA5*%
X17220000Y24050000D02*
X17470000Y24300000D01*
%TO.N,/FPGA_IO/I2_PB1*%
X16720000Y18050000D02*
X16970000Y17800000D01*
%TO.N,/FPGA_IO/I2_PA6*%
X17720000Y23550000D02*
X17970000Y23800000D01*
%TO.N,/FPGA_IO/I2_PA1*%
X16720000Y23550000D02*
X16970000Y23800000D01*
%TO.N,/FPGA_IO/I2_PA2*%
X16720000Y22550000D02*
X16970000Y22800000D01*
%TO.N,/FPGA_IO/I2_PA3*%
X15220000Y23550000D02*
X14970000Y23800000D01*
%TO.N,/FPGA_IO/I2_PA4*%
X17220000Y23550000D02*
X17470000Y23800000D01*
%TO.N,/FPGA_IO/I2_CNT*%
X12720000Y24050000D02*
X12470000Y24300000D01*
%TO.N,/FPGA_IO/I2_SP*%
X12970000Y23800000D02*
X13220000Y23550000D01*
%TO.N,/FPGA_IO/I2_PA0*%
X16720000Y24050000D02*
X16970000Y24300000D01*
%TO.N,/Audio/I2S_LRCLK*%
X18330000Y21300000D02*
X18912848Y21300000D01*
X18912848Y21300000D02*
X18992848Y21220000D01*
X18992848Y21220000D02*
X19850000Y21220000D01*
X17720000Y21050000D02*
X17970000Y21300000D01*
D49*
X18110000Y21300000D02*
X18330000Y21300000D01*
D44*
X17970000Y21300000D02*
X18110000Y21300000D01*
%TO.N,/Audio/I2S_MCLK*%
X18899992Y21570000D02*
X19850000Y21570000D01*
X18879992Y21550000D02*
X18899992Y21570000D01*
X18220000Y21550000D02*
X18879992Y21550000D01*
%TO.N,/Audio/I2S_SCLK*%
X18980000Y20870000D02*
X19850000Y20870000D01*
X18220000Y21050000D02*
X18800000Y21050000D01*
X18800000Y21050000D02*
X18980000Y20870000D01*
%TO.N,/Audio/I2S_DIN*%
X17220000Y21550000D02*
X17470000Y21800000D01*
%TO.N,/Audio/I2S_DOUT*%
X17720000Y21550000D02*
X17970000Y21800000D01*
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X14720000Y23550000D02*
X14470000Y23800000D01*
%TO.N,/FPGA_IO/I_RDY*%
X14220000Y24050000D02*
X14470000Y24300000D01*
%TO.N,/FPGA_IO/I_A0*%
X12220000Y25050000D02*
X12220000Y25298170D01*
X11598139Y25920031D02*
X11099969Y25920031D01*
X11099969Y25920031D02*
X10970000Y26050000D01*
X10970000Y26050000D02*
X10970000Y27000000D01*
X12220000Y25298170D02*
X11598139Y25920031D01*
%TO.N,/FPGA_IO/I_~IRQ~*%
X13970000Y24300000D02*
X13970000Y24160000D01*
X13970000Y23800000D02*
X13970000Y23940000D01*
X13720000Y23550000D02*
X13970000Y23800000D01*
D49*
X13970000Y23940000D02*
X13970000Y24160000D01*
D44*
%TO.N,/FPGA_IO/I_~NMI~*%
X13470000Y24300000D02*
X13720000Y24050000D01*
%TO.N,/FPGA_IO/I_AEC*%
X12970000Y24300000D02*
X13220000Y24050000D01*
%TO.N,/FPGA_IO/I_A1*%
X12970000Y26050000D02*
X13470000Y25550000D01*
X12970000Y27000000D02*
X12970000Y26050000D01*
X13720000Y24550000D02*
X13470000Y24800000D01*
D49*
X13470000Y24940000D02*
X13470000Y25160000D01*
D44*
X13470000Y24800000D02*
X13470000Y24940000D01*
X13470000Y25550000D02*
X13470000Y25160000D01*
%TO.N,/FPGA_IO/I_P5*%
X18570000Y16700000D02*
X18220000Y17050000D01*
X18570000Y14600000D02*
X18570000Y16700000D01*
%TO.N,/FPGA_IO/I_P4*%
X18170000Y16600000D02*
X17720000Y17050000D01*
X18170000Y14600000D02*
X18170000Y16600000D01*
%TO.N,/FPGA_IO/I_P3*%
X17770000Y15960000D02*
X17770000Y14600000D01*
X17720000Y16550000D02*
X17720000Y16010000D01*
X17720000Y16010000D02*
X17770000Y15960000D01*
%TO.N,/FPGA_IO/I_~RES~*%
X17220000Y25050000D02*
X17220000Y25500000D01*
X17770000Y26050000D02*
X17770000Y27000000D01*
X17220000Y25500000D02*
X17770000Y26050000D01*
%TO.N,/FPGA_IO/I_\u00D82_OUT*%
X17720000Y25050000D02*
X17720000Y25600000D01*
X18170000Y26050000D02*
X18170000Y27000000D01*
X17720000Y25600000D02*
X18170000Y26050000D01*
%TO.N,/FPGA_IO/I_R_W*%
X18570000Y27000000D02*
X18570000Y24900000D01*
X18570000Y24900000D02*
X18220000Y24550000D01*
%TO.N,/FPGA_IO/I_A3*%
X14720000Y25050000D02*
X14720000Y25800000D01*
X14720000Y25800000D02*
X14970000Y26050000D01*
X14970000Y26050000D02*
X14970000Y27000000D01*
%TO.N,/FPGA_IO/I_A4*%
X17220000Y18050000D02*
X17470000Y17800000D01*
%TO.N,/FPGA_IO/I_A5*%
X16170000Y14600000D02*
X16170000Y17000000D01*
X16170000Y17000000D02*
X16720000Y17550000D01*
%TO.N,/FPGA_IO/I_A2*%
X17220000Y24550000D02*
X17470000Y24800000D01*
%TO.N,/FPGA_IO/I_~IO1~*%
X17220000Y19550000D02*
X17470000Y19300000D01*
%TO.N,/FPGA_IO/I_~IO2~*%
X18220000Y20050000D02*
X19040000Y20050000D01*
X19617144Y19470000D02*
X19850000Y19470000D01*
X19040000Y20050000D02*
X19040000Y20047144D01*
X19040000Y20047144D02*
X19617144Y19470000D01*
%TO.N,/FPGA_IO/I_~ROML~*%
X17970000Y19800000D02*
X18110000Y19800000D01*
X17720000Y20050000D02*
X17970000Y19800000D01*
X18330000Y19800000D02*
X18930000Y19800000D01*
X18930000Y19800000D02*
X19610000Y19120000D01*
D49*
X18110000Y19800000D02*
X18330000Y19800000D01*
D44*
X19610000Y19120000D02*
X19850000Y19120000D01*
%TO.N,/FPGA_IO/I_~ROMH~*%
X18830000Y19550000D02*
X19610000Y18770000D01*
X19610000Y18770000D02*
X19850000Y18770000D01*
X18220000Y19550000D02*
X18830000Y19550000D01*
%TO.N,/FPGA_IO/I_D3*%
X18600020Y23250020D02*
X19100000Y23750000D01*
X19100000Y23750000D02*
X20470000Y23750000D01*
X17220000Y22550000D02*
X17250000Y22580000D01*
X17580020Y23250020D02*
X18600020Y23250020D01*
X17220000Y22642998D02*
X17245001Y22667999D01*
X17245001Y22667999D02*
X17245001Y22915001D01*
X17220000Y22550000D02*
X17220000Y22642998D01*
X17245001Y22915001D02*
X17580020Y23250020D01*
%TO.N,/FPGA_IO/I_D1*%
X17720000Y22550000D02*
X18020000Y22850000D01*
X18765712Y22850000D02*
X18965712Y23050000D01*
X18020000Y22850000D02*
X18765712Y22850000D01*
X18965712Y23050000D02*
X20470000Y23050000D01*
%TO.N,/FPGA_IO/I_D2*%
X18682866Y23050010D02*
X19032856Y23400000D01*
X19032856Y23400000D02*
X20470000Y23400000D01*
D49*
X17470000Y22440000D02*
X17470000Y22660000D01*
D44*
X17770010Y23050010D02*
X18682866Y23050010D01*
X17470000Y22660000D02*
X17470000Y22750000D01*
X17470000Y22300000D02*
X17470000Y22440000D01*
X17470000Y22750000D02*
X17770010Y23050010D01*
X17220000Y22050000D02*
X17470000Y22300000D01*
%TO.N,/FPGA_IO/I_D0*%
X18220000Y22550000D02*
X18748568Y22550000D01*
X18898568Y22700000D02*
X20470000Y22700000D01*
X18748568Y22550000D02*
X18898568Y22700000D01*
D49*
%TO.N,/FPGA_IO/I_A7*%
X15470000Y16660000D02*
X15470000Y16440000D01*
D44*
X15470000Y16440000D02*
X15470000Y16050000D01*
X14970000Y15550000D02*
X14970000Y14600000D01*
X15720000Y17050000D02*
X15470000Y16800000D01*
X15470000Y16050000D02*
X14970000Y15550000D01*
X15470000Y16800000D02*
X15470000Y16660000D01*
%TO.N,/FPGA_IO/I_A6*%
X15720000Y15850000D02*
X15720000Y16550000D01*
X15370000Y14600000D02*
X15370000Y15500000D01*
X15370000Y15500000D02*
X15720000Y15850000D01*
%TO.N,/FPGA_IO/I_A9*%
X13370000Y14600000D02*
X13370000Y15300002D01*
X13370000Y15300002D02*
X14220000Y16150002D01*
X14220000Y16150002D02*
X14220000Y16550000D01*
%TO.N,/FPGA_IO/I_COLOR*%
X15720000Y25050000D02*
X15720000Y26000000D01*
X15720000Y26000000D02*
X15770000Y26050000D01*
X15770000Y26050000D02*
X15770000Y27000000D01*
%TO.N,/FPGA_IO/I_BA*%
X16170000Y25000000D02*
X16170000Y27000000D01*
X15720000Y24550000D02*
X16170000Y25000000D01*
%TO.N,/FPGA_IO/I_~EXROM~*%
X18970000Y16800000D02*
X18220000Y17550000D01*
X18970000Y14600000D02*
X18970000Y16800000D01*
%TO.N,/FPGA_IO/I_D7*%
X18220000Y24050000D02*
X18470000Y24300000D01*
%TO.N,/FPGA_IO/I_D4*%
X17720000Y22050000D02*
X17970000Y22300000D01*
D49*
X18110000Y22300000D02*
X18330000Y22300000D01*
D44*
X18831424Y22350000D02*
X20470000Y22350000D01*
X18330000Y22300000D02*
X18781424Y22300000D01*
X18781424Y22300000D02*
X18831424Y22350000D01*
X17970000Y22300000D02*
X18110000Y22300000D01*
%TO.N,/FPGA_IO/I_D5*%
X18814280Y22050000D02*
X18864280Y22000000D01*
X18864280Y22000000D02*
X20470000Y22000000D01*
X18220000Y22050000D02*
X18814280Y22050000D01*
%TO.N,/FPGA_IO/I_A12*%
X15220000Y18050000D02*
X15470000Y17800000D01*
%TO.N,/FPGA_IO/I_A8*%
X15220000Y16550000D02*
X15220000Y16184290D01*
X14570000Y15534290D02*
X14570000Y14600000D01*
X15220000Y16184290D02*
X14570000Y15534290D01*
%TO.N,/FPGA_IO/I_A10*%
X15970000Y17800000D02*
X15720000Y18050000D01*
%TO.N,/FPGA_IO/I_A11*%
X14220000Y17550000D02*
X14470000Y17300000D01*
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X16720000Y17050000D02*
X16970000Y17300000D01*
%TO.N,/FPGA_IO/I_SYNC_LUM*%
X15220000Y25050000D02*
X15220000Y25900000D01*
X15220000Y25900000D02*
X15370000Y26050000D01*
X15370000Y26050000D02*
X15370000Y27000000D01*
%TO.N,/FPGA_IO/I_~DMA~*%
X17720000Y18050000D02*
X17970000Y17800000D01*
%TO.N,/FPGA_IO/I_~GAME~*%
X19370000Y16900000D02*
X18220000Y18050000D01*
X19370000Y14600000D02*
X19370000Y16900000D01*
%TO.N,/FPGA_IO/I_P0*%
X16720000Y15990000D02*
X16570000Y15840000D01*
X16570000Y15840000D02*
X16570000Y14600000D01*
X16720000Y16550000D02*
X16720000Y15990000D01*
%TO.N,/FPGA_IO/I_P2*%
X17220000Y16010000D02*
X17370000Y15860000D01*
X17220000Y16550000D02*
X17220000Y16010000D01*
X17370000Y15860000D02*
X17370000Y14600000D01*
%TO.N,/FPGA_IO/I_D6*%
X18220000Y23550000D02*
X18470000Y23800000D01*
D49*
%TO.N,/FPGA_IO/I_P1*%
X16970000Y16660000D02*
X16970000Y16440000D01*
D44*
X16970000Y16800000D02*
X16970000Y16660000D01*
X16970000Y14600000D02*
X16970000Y16440000D01*
X17220000Y17050000D02*
X16970000Y16800000D01*
D49*
%TO.N,/FPGA_IO/I_A14*%
X18110000Y19300000D02*
X18330000Y19300000D01*
D44*
X18730000Y19300000D02*
X19610000Y18420000D01*
X19610000Y18420000D02*
X19850000Y18420000D01*
X18330000Y19300000D02*
X18730000Y19300000D01*
X17970000Y19300000D02*
X18110000Y19300000D01*
X17720000Y19550000D02*
X17970000Y19300000D01*
%TO.N,/FPGA_IO/I_A15*%
X18220000Y19050000D02*
X18620000Y19050000D01*
X19600000Y18070000D02*
X19850000Y18070000D01*
X18620000Y19050000D02*
X19600000Y18070000D01*
%TO.N,/FPGA_IO/I_A13*%
X15470000Y17300000D02*
X15220000Y17550000D01*
D45*
%TO.N,VCC*%
X9850000Y40200000D02*
X9850000Y39550000D01*
D48*
X7215000Y37695000D02*
X9290000Y37695000D01*
X9540000Y37945000D02*
X9290000Y37695000D01*
D45*
X9850000Y39550000D02*
X9540000Y39240000D01*
D48*
X6350000Y36830000D02*
X7215000Y37695000D01*
X9540000Y39240000D02*
X9540000Y37945000D01*
D47*
%TO.N,/USB_DisplayPort/CLK-*%
X9980000Y6000000D02*
X9980000Y5320000D01*
D44*
X10720000Y25050000D02*
X10470000Y24800000D01*
%TO.N,/USB_DisplayPort/CLK+*%
X10220000Y25050000D02*
X9970000Y25300000D01*
D47*
X8180000Y5320000D02*
X8930000Y5320000D01*
D44*
%TO.N,+2V5*%
X11720000Y23050000D02*
X11470000Y22800000D01*
X11220000Y24050000D02*
X11470000Y23800000D01*
X16220000Y19050000D02*
X15970000Y19300000D01*
X11720000Y19050000D02*
X11470000Y19300000D01*
X12220000Y22550000D02*
X11970000Y22800000D01*
X16220000Y22550000D02*
X15970000Y22300000D01*
D47*
%TO.N,/Power/~FAULT~*%
X10350000Y40700000D02*
X10590000Y40940000D01*
%TO.N,/Power/EN_SNK*%
X12350000Y40700000D02*
X12590000Y40940000D01*
%TO.N,/Power/EN_SRC*%
X10350000Y40200000D02*
X10590000Y39960000D01*
D44*
%TO.N,/FPGA_IO/~ALERT~*%
X17720000Y20550000D02*
X17970000Y20300000D01*
%TO.N,VCCA*%
X11220000Y20550000D02*
X10970000Y20800000D01*
X11720000Y20550000D02*
X11470000Y20800000D01*
D48*
%TO.N,Net-(C32-Pad1)*%
X12157500Y38050000D02*
X13360000Y38050000D01*
D47*
X14360000Y40770000D02*
X14752500Y40770000D01*
D45*
X14752500Y39670000D02*
X14305000Y39670000D01*
D48*
X13580000Y38270000D02*
X13580000Y38945000D01*
X13360000Y38050000D02*
X13580000Y38270000D01*
D47*
X14310000Y38950000D02*
X13585000Y38950000D01*
D45*
X13580000Y38945000D02*
X14305000Y39670000D01*
D48*
%TO.N,Net-(C33-Pad1)*%
X12157500Y36590000D02*
X12157500Y35892500D01*
D47*
X14310000Y35550000D02*
X13585000Y35550000D01*
X14360000Y37370000D02*
X14752500Y37370000D01*
D45*
X14752500Y36270000D02*
X14305000Y36270000D01*
D48*
X12157500Y35892500D02*
X12505000Y35545000D01*
D45*
X13580000Y35545000D02*
X14305000Y36270000D01*
D48*
X12505000Y35545000D02*
X13580000Y35545000D01*
D45*
%TO.N,Net-(C34-Pad1)*%
X16627500Y40770000D02*
X16627500Y41462500D01*
X17775000Y41470000D02*
X17800000Y41495000D01*
D48*
X17800000Y41495000D02*
X19247500Y41495000D01*
D45*
X15690000Y41470000D02*
X17775000Y41470000D01*
X16627500Y41462500D02*
X16620000Y41470000D01*
D48*
X19247500Y41495000D02*
X19260000Y41507500D01*
D45*
%TO.N,Net-(C35-Pad1)*%
X16627500Y37370000D02*
X16627500Y38062500D01*
D48*
X17800000Y38095000D02*
X19257500Y38095000D01*
D45*
X17775000Y38070000D02*
X17800000Y38095000D01*
X15690000Y38070000D02*
X17775000Y38070000D01*
D48*
X19257500Y38095000D02*
X19270000Y38107500D01*
D45*
X16627500Y38062500D02*
X16620000Y38070000D01*
D44*
%TO.N,/USB_DisplayPort/ML0-*%
X9000001Y20620001D02*
X9200000Y20820000D01*
X9332133Y19950001D02*
X9000001Y20282133D01*
X9000001Y20282133D02*
X9000001Y20620001D01*
X9620001Y19950001D02*
X9332133Y19950001D01*
X9720000Y20050000D02*
X9620001Y19950001D01*
%TO.N,/USB_DisplayPort/ML0+*%
X9207867Y19649999D02*
X8699999Y20157867D01*
X9620001Y19649999D02*
X9207867Y19649999D01*
X8699999Y20620001D02*
X8500000Y20820000D01*
X8699999Y20157867D02*
X8699999Y20620001D01*
X9720000Y19550000D02*
X9620001Y19649999D01*
%TO.N,/USB_DisplayPort/ML1-*%
X9720000Y24550000D02*
X9470000Y24800000D01*
%TO.N,/USB_DisplayPort/ML1+*%
X9720000Y24050000D02*
X9470000Y23800000D01*
%TO.N,/FPGA_IO/USB_D+*%
X14720000Y24050000D02*
X14970000Y24300000D01*
%TO.N,/FPGA_IO/USB_D-*%
X15220000Y24050000D02*
X15470000Y24300000D01*
%TO.N,/FPGA_IO/DP_AUX+*%
X15720000Y23550000D02*
X15970000Y23300000D01*
%TO.N,/FPGA_IO/DP_AUX-*%
X15970000Y24300000D02*
X15720000Y24050000D01*
%TO.N,/Config_Memory/TMS*%
X9242998Y19050000D02*
X9010000Y18817002D01*
X9010000Y18817002D02*
X9010000Y18410000D01*
X9720000Y19050000D02*
X9242998Y19050000D01*
%TO.N,/Config_Memory/TCK*%
X10220000Y19050000D02*
X9970000Y18800000D01*
X9970000Y18800000D02*
X9830000Y18800000D01*
X9370000Y18770000D02*
X9400000Y18800000D01*
X9400000Y18800000D02*
X9610000Y18800000D01*
D49*
X9830000Y18800000D02*
X9610000Y18800000D01*
%TO.N,/Config_Memory/TDI*%
X9830000Y19300000D02*
X9610000Y19300000D01*
D44*
X10470000Y19300000D02*
X10330000Y19300000D01*
X8650000Y18820000D02*
X9130000Y19300000D01*
X8650000Y18050000D02*
X8650000Y18820000D01*
X10110000Y19300000D02*
X9830000Y19300000D01*
D49*
X10330000Y19300000D02*
X10110000Y19300000D01*
D44*
X10720000Y19050000D02*
X10470000Y19300000D01*
X9610000Y19300000D02*
X9130000Y19300000D01*
%TO.N,/Config_Memory/TDO*%
X8830000Y17660000D02*
X8830000Y17380000D01*
X9720000Y18550000D02*
X8830000Y17660000D01*
%TO.N,/Config_Memory/RAM_~CS~*%
X9720000Y17050000D02*
X9470000Y16800000D01*
D46*
%TO.N,/Config_Memory/MEM_CLK*%
X14940000Y5960000D02*
X15450000Y5960000D01*
X15445000Y5965000D02*
X15450000Y5960000D01*
X15445000Y6210000D02*
X15445000Y5965000D01*
D44*
%TO.N,/Config_Memory/FLASH_~CS~*%
X17620000Y1990000D02*
X17110000Y1480000D01*
X13290000Y810000D02*
X12905000Y810000D01*
D46*
X12400000Y810000D02*
X12905000Y810000D01*
D44*
X17620000Y6260000D02*
X17620000Y1990000D01*
X17110000Y1480000D02*
X13960000Y1480000D01*
X13960000Y1480000D02*
X13290000Y810000D01*
X17130000Y6750000D02*
X17620000Y6260000D01*
X17130000Y7180000D02*
X17130000Y6750000D01*
X10220000Y17050000D02*
X9970000Y16800000D01*
%TO.N,/Config_Memory/~BOOT~*%
X10720000Y18050000D02*
X10970000Y18300000D01*
X10970000Y18300000D02*
X11245001Y18024999D01*
X11245001Y17575001D02*
X11220000Y17550000D01*
X11245001Y18024999D02*
X11245001Y17575001D01*
D46*
%TO.N,/Config_Memory/~BTN~*%
X19080000Y3965000D02*
X19080000Y3440000D01*
D44*
X10720000Y17050000D02*
X10470000Y17300000D01*
%TO.N,/Config_Memory/MEM_IO0*%
X10220000Y16550000D02*
X9970000Y16300000D01*
D46*
X16210000Y6210000D02*
X16715000Y6210000D01*
D44*
%TO.N,/Config_Memory/MEM_IO1*%
X10720000Y16550000D02*
X10470000Y16800000D01*
D46*
X14175000Y810000D02*
X14680000Y810000D01*
D44*
%TO.N,/Config_Memory/MEM_IO2*%
X11220000Y16550000D02*
X10970000Y16800000D01*
D46*
X15445000Y810000D02*
X15950000Y810000D01*
%TO.N,/Config_Memory/MEM_IO3*%
X14175000Y6455000D02*
X14180000Y6460000D01*
D44*
X12220000Y16550000D02*
X12220000Y16250000D01*
X12220000Y16250000D02*
X12170000Y16200000D01*
D46*
X14175000Y6210000D02*
X14175000Y6455000D01*
X14680000Y6460000D02*
X14180000Y6460000D01*
D44*
%TO.N,/Config_Memory/MEM_IO4*%
X12500000Y16330000D02*
X12720000Y16550000D01*
%TO.N,/Config_Memory/RWDS*%
X11220000Y17050000D02*
X10970000Y17300000D01*
%TO.N,/Config_Memory/MEM_IO5*%
X12220000Y17050000D02*
X12470000Y17300000D01*
%TO.N,/Config_Memory/MEM_IO6*%
X12220000Y17550000D02*
X11970000Y17300000D01*
%TO.N,/Config_Memory/MEM_IO7*%
X12220000Y18050000D02*
X11910000Y18050000D01*
X11910000Y18050000D02*
X11870000Y18010000D01*
D47*
%TO.N,Net-(R15-Pad1)*%
X8570000Y40700000D02*
X8500000Y40770000D01*
X9350000Y40700000D02*
X8570000Y40700000D01*
D44*
%TO.N,/Config_Memory/LED*%
X19630000Y19820000D02*
X19850000Y19820000D01*
X18900000Y20550000D02*
X19630000Y19820000D01*
X18220000Y20550000D02*
X18900000Y20550000D01*
D47*
X19630000Y6140000D02*
X19630000Y6740000D01*
D44*
%TO.N,Net-(R20-Pad1)*%
X10220000Y17550000D02*
X9970000Y17300000D01*
%TO.N,/FPGA_IO/I_~MENU~*%
X19850000Y17720000D02*
X19590000Y17720000D01*
X19590000Y17720000D02*
X18570000Y18740000D01*
X18030000Y18740000D02*
X17720000Y19050000D01*
X18570000Y18740000D02*
X18030000Y18740000D01*
D45*
%TO.N,Net-(U8-Pad1)*%
X16627500Y39670000D02*
X16627500Y38977500D01*
X15690000Y38970000D02*
X16620000Y38970000D01*
X16627500Y38977500D02*
X16620000Y38970000D01*
%TO.N,Net-(U9-Pad1)*%
X16627500Y35577500D02*
X16620000Y35570000D01*
X16627500Y36270000D02*
X16627500Y35577500D01*
X15690000Y35570000D02*
X16620000Y35570000D01*
D44*
%TO.N,Net-(R22-Pad1)*%
X10720000Y18550000D02*
X10470000Y18800000D01*
%TD*%
M02*
