info:
  vlsir:
    l: 0.0
    model: nmoscl_2
    ng: 10
    port_map: {}
    port_order:
    - VDD
    - VSS
    spice_lib: sg13g2_moslv_mod.lib
    spice_type: SUBCKT
    w: 0.0
name: esd_nmos_W50_L0p5_N10_Mnmoscl_2_LPPWelldrawing_LAActivd_fa755f41
settings:
  layer_activ: Activdrawing
  layer_cont: Contdrawing
  layer_esd: Recogesd
  layer_gatpoly: GatPolydrawing
  layer_metal1: Metal1drawing
  layer_metal2: Metal2drawing
  layer_nsd: nSDdrawing
  layer_pwell: PWelldrawing
  length: 0.5
  model: nmoscl_2
  nf: 10
  width: 50
