{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.27233,
	"cts__clock__skew__setup__pre_repair": 0.0627251,
	"cts__clock__skew__hold__pre_repair": 0.0627251,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.213312,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.1099,
	"cts__timing__drv__max_cap__pre_repair": 5,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0451301,
	"cts__power__switching__total__pre_repair": 0.0184198,
	"cts__power__leakage__total__pre_repair": 0.00932183,
	"cts__power__total__pre_repair": 0.0728717,
	"cts__design__io__pre_repair": 3029,
	"cts__design__die__area__pre_repair": 560000,
	"cts__design__core__area__pre_repair": 528365,
	"cts__design__instance__count__pre_repair": 50873,
	"cts__design__instance__area__pre_repair": 249999,
	"cts__design__instance__count__stdcell__pre_repair": 50863,
	"cts__design__instance__area__stdcell__pre_repair": 106729,
	"cts__design__instance__count__macros__pre_repair": 10,
	"cts__design__instance__area__macros__pre_repair": 143269,
	"cts__design__instance__utilization__pre_repair": 0.473155,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.27715,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.27233,
	"cts__clock__skew__setup__post_repair": 0.0627251,
	"cts__clock__skew__hold__post_repair": 0.0627251,
	"cts__timing__drv__max_slew_limit__post_repair": 0.213312,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.1099,
	"cts__timing__drv__max_cap__post_repair": 5,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0451301,
	"cts__power__switching__total__post_repair": 0.0184198,
	"cts__power__leakage__total__post_repair": 0.00932183,
	"cts__power__total__post_repair": 0.0728717,
	"cts__design__io__post_repair": 3029,
	"cts__design__die__area__post_repair": 560000,
	"cts__design__core__area__post_repair": 528365,
	"cts__design__instance__count__post_repair": 50873,
	"cts__design__instance__area__post_repair": 249999,
	"cts__design__instance__count__stdcell__post_repair": 50863,
	"cts__design__instance__area__stdcell__post_repair": 106729,
	"cts__design__instance__count__macros__post_repair": 10,
	"cts__design__instance__area__macros__post_repair": 143269,
	"cts__design__instance__utilization__post_repair": 0.473155,
	"cts__design__instance__utilization__stdcell__post_repair": 0.27715,
	"cts__design__instance__displacement__total": 406.04,
	"cts__design__instance__displacement__mean": 0.0075,
	"cts__design__instance__displacement__max": 3.98,
	"cts__route__wirelength__estimated": 1.90281e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.90281e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.26905,
	"cts__clock__skew__setup": 0.0631825,
	"cts__clock__skew__hold": 0.0631825,
	"cts__timing__drv__max_slew_limit": 0.214069,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.114644,
	"cts__timing__drv__max_cap": 5,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0451362,
	"cts__power__switching__total": 0.0184891,
	"cts__power__leakage__total": 0.00932183,
	"cts__power__total": 0.0729471,
	"cts__design__io": 3029,
	"cts__design__die__area": 560000,
	"cts__design__core__area": 528365,
	"cts__design__instance__count": 50873,
	"cts__design__instance__area": 249999,
	"cts__design__instance__count__stdcell": 50863,
	"cts__design__instance__area__stdcell": 106729,
	"cts__design__instance__count__macros": 10,
	"cts__design__instance__area__macros": 143269,
	"cts__design__instance__utilization": 0.473155,
	"cts__design__instance__utilization__stdcell": 0.27715
}