#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 19 19:57:10 2020
# Process ID: 10436
# Current directory: C:/Users/unicornt/Desktop/ass4/OoO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8304 C:\Users\unicornt\Desktop\ass4\OoO\Pipeline.xpr
# Log file: C:/Users/unicornt/Desktop/ass4/OoO/vivado.log
# Journal file: C:/Users/unicornt/Desktop/ass4/OoO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 663.316 ; gain = 102.262
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 11	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0xfffffffc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 699.227 ; gain = 31.410
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 11	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0xfffffffc
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0xfffffffc
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 713.754 ; gain = 0.000
save_wave_config {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 734.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 734.074 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 734.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 734.074 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0xfffffffc
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 734.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 747.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 747.336 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 747.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 747.336 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0xfffffffc
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 747.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0x00000006
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 747.336 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.util.NoSuchElementException: Vector Enumeration (See C:/Users/unicornt/Desktop/ass4/OoO/vivado_pid10436.debug)
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0x00000006
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0x00000006
save_wave_config {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 12	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0x00000006
save_wave_config {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 121
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 121
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 121
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
25 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000044 [0x0000007c]=0x00000005
00000040 [0x00000078]=0x00000010
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000044 [0x0000007c]=0x00000005
00000040 [0x00000078]=0x00000010
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000044 [0x0000007c]=0x00000005
00000040 [0x00000078]=0x00000010
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000044 [0x0000007c]=0x00000005
00000040 [0x00000078]=0x00000010
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000048 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 817.910 ; gain = 0.000
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000028 [0x00000000]=0x00000000
[Error] PC: 0x00000028 Cycle: 8	Expected: [0x0000007c]=0x00000005, Got: [0x00000000]=0x00000000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
00000028 [0x00000000]=0x00000000
[Error] PC: 0x00000028 Cycle: 8	Expected: [0x0000007c]=0x00000005, Got: [0x00000000]=0x00000000
