{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "zsys_SC0720_0_0",
    "cell_name": "SC0720_0",
    "component_reference": "trenz.biz:user:SC0720:1.0",
    "ip_revision": "9",
    "gen_directory": "../../../../../../te0720-rd.gen/sources_1/bd/zsys/ip/zsys_SC0720_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "zsys_SC0720_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "trenz.biz:te0720_20_1q:part0:1.0", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xa7z020", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "clg484", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-1Q", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "Q", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "9" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../te0720-rd.gen/sources_1/bd/zsys/ip/zsys_SC0720_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ext_sda_i": [ { "direction": "in", "driver_value": "1" } ],
        "ext_sda_o": [ { "direction": "out" } ],
        "ext_sda_t": [ { "direction": "out" } ],
        "ext_scl_i": [ { "direction": "in", "driver_value": "1" } ],
        "ext_scl_o": [ { "direction": "out" } ],
        "ext_scl_t": [ { "direction": "out" } ],
        "PHY_LED0": [ { "direction": "out" } ],
        "PHY_LED1": [ { "direction": "out" } ],
        "PHY_LED2": [ { "direction": "out" } ],
        "PL_pin_K16": [ { "direction": "in", "driver_value": "0" } ],
        "PL_pin_K19": [ { "direction": "in", "driver_value": "0" } ],
        "PL_pin_L16": [ { "direction": "out" } ],
        "PL_pin_M15": [ { "direction": "in", "driver_value": "0" } ],
        "PL_pin_N15": [ { "direction": "in", "driver_value": "0" } ],
        "PL_pin_P16": [ { "direction": "in", "driver_value": "0" } ],
        "PL_pin_P22": [ { "direction": "in", "driver_value": "1" } ],
        "PL_pin_K20": [ { "direction": "out" } ],
        "PL_pin_N22": [ { "direction": "out" } ],
        "sda_i": [ { "direction": "out" } ],
        "sda_o": [ { "direction": "in" } ],
        "sda_t": [ { "direction": "in" } ],
        "scl_i": [ { "direction": "out" } ],
        "scl_o": [ { "direction": "in" } ],
        "scl_t": [ { "direction": "in" } ]
      },
      "interfaces": {
        "EMIO_I2C1": {
          "vlnv": "xilinx.com:interface:iic:1.0",
          "abstraction_type": "xilinx.com:interface:iic_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "SDA_I": [ { "physical_name": "sda_i" } ],
            "SCL_I": [ { "physical_name": "scl_i" } ],
            "SDA_O": [ { "physical_name": "sda_o" } ],
            "SCL_O": [ { "physical_name": "scl_o" } ],
            "SDA_T": [ { "physical_name": "sda_t" } ],
            "SCL_T": [ { "physical_name": "scl_t" } ]
          }
        },
        "EXT_I2C": {
          "vlnv": "xilinx.com:interface:iic:1.0",
          "abstraction_type": "xilinx.com:interface:iic_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "SCL_T": [ { "physical_name": "ext_scl_t" } ],
            "SDA_O": [ { "physical_name": "ext_sda_o" } ],
            "SDA_I": [ { "physical_name": "ext_sda_i" } ],
            "SDA_T": [ { "physical_name": "ext_sda_t" } ],
            "SCL_O": [ { "physical_name": "ext_scl_o" } ],
            "SCL_I": [ { "physical_name": "ext_scl_i" } ]
          }
        }
      }
    }
  },
  "checksum": "7fdd2ed5"
}