<profile>

<section name = "Vitis HLS Report for 'rx_sar_table'" level="0">
<item name = "Date">Tue Jul 19 06:13:58 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.033 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 16.000 ns, 16.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 456, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">10, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 137, -</column>
<column name="Register">-, -, 1004, 288, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="rx_table_appd_V_U">rx_sar_table_rx_table_appd_V, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="rx_table_gap_U">rx_sar_table_rx_table_gap, 1, 0, 0, 0, 1000, 1, 1, 1000</column>
<column name="rx_table_recvd_V_U">rx_sar_table_rx_table_recvd_V, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="rx_table_head_V_U">rx_sar_table_rx_table_recvd_V, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="rx_table_offset_V_U">rx_sar_table_rx_table_recvd_V, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="rx_table_win_shift_V_U">rx_sar_table_rx_table_win_shift_V, 1, 0, 0, 0, 1000, 4, 1, 4000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="actualWindowSize_fu_482_p2">+, 0, 0, 25, 18, 18</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_341">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_377">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_676">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_679">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op100_load_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_load_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op114_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op118_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op78_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op89_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op90_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_6_i_nbreadreq_fu_154_p3">and, 0, 0, 65, 1, 0</column>
<column name="tmp_i_250_nbreadreq_fu_140_p3">and, 0, 0, 65, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_126_p3">and, 0, 0, 65, 1, 0</column>
<column name="lshr_ln799_fu_535_p2">lshr, 0, 0, 78, 31, 31</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="rxSar2rxApp_upd_rsp_din">or, 0, 0, 96, 96, 65</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln213_fu_476_p2">xor, 0, 0, 18, 18, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="rxApp2rxSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="rxEng2rxSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="rxSar2rxApp_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="rxSar2rxEng_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="rxSar2txEng_rsp_blk_n">9, 2, 1, 2</column>
<column name="rx_table_appd_V_address0">26, 5, 10, 50</column>
<column name="rx_table_appd_V_d0">14, 3, 18, 54</column>
<column name="rx_table_recvd_V_address0">14, 3, 10, 30</column>
<column name="rx_table_win_shift_V_address0">20, 4, 10, 40</column>
<column name="txEng2rxSar_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="actualWindowSize_reg_716">18, 0, 18, 0</column>
<column name="addr_V_reg_566">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="in_recvd_gap_reg_641">1, 0, 1, 0</column>
<column name="reg_315">32, 0, 32, 0</column>
<column name="reg_319">18, 0, 18, 0</column>
<column name="reg_323">4, 0, 4, 0</column>
<column name="rx_table_gap_load_reg_711">1, 0, 1, 0</column>
<column name="rx_table_head_V_load_reg_701">32, 0, 32, 0</column>
<column name="rx_table_offset_V_load_reg_706">32, 0, 32, 0</column>
<column name="tmp_6_i_reg_604">1, 0, 1, 0</column>
<column name="tmp_appd_V_reg_585">18, 0, 18, 0</column>
<column name="tmp_appd_V_reg_585_pp0_iter2_reg">18, 0, 18, 0</column>
<column name="tmp_head_V_reg_631">32, 0, 32, 0</column>
<column name="tmp_i_250_reg_571">1, 0, 1, 0</column>
<column name="tmp_i_reg_562">1, 0, 1, 0</column>
<column name="tmp_init_V_reg_627">1, 0, 1, 0</column>
<column name="tmp_offset_V_reg_636">32, 0, 32, 0</column>
<column name="tmp_recvd_V_reg_613">32, 0, 32, 0</column>
<column name="tmp_reg_594">31, 0, 31, 0</column>
<column name="tmp_s_reg_599">14, 0, 14, 0</column>
<column name="tmp_sessionID_V_3_reg_608">10, 0, 10, 0</column>
<column name="tmp_sessionID_V_reg_580">10, 0, 10, 0</column>
<column name="tmp_sessionID_V_reg_580_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="tmp_win_shift_V_reg_618">4, 0, 4, 0</column>
<column name="tmp_write_V_2_reg_623">1, 0, 1, 0</column>
<column name="tmp_write_V_reg_590">1, 0, 1, 0</column>
<column name="trunc_ln145_reg_575">32, 0, 32, 0</column>
<column name="trunc_ln208_6_reg_646">18, 0, 18, 0</column>
<column name="addr_V_reg_566">64, 32, 16, 0</column>
<column name="tmp_6_i_reg_604">64, 32, 1, 0</column>
<column name="tmp_i_250_reg_571">64, 32, 1, 0</column>
<column name="tmp_i_reg_562">64, 32, 1, 0</column>
<column name="tmp_reg_594">64, 32, 31, 0</column>
<column name="tmp_s_reg_599">64, 32, 14, 0</column>
<column name="tmp_write_V_2_reg_623">64, 32, 1, 0</column>
<column name="tmp_write_V_reg_590">64, 32, 1, 0</column>
<column name="trunc_ln145_reg_575">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_sar_table, return value</column>
<column name="txEng2rxSar_req_dout">in, 16, ap_fifo, txEng2rxSar_req, pointer</column>
<column name="txEng2rxSar_req_empty_n">in, 1, ap_fifo, txEng2rxSar_req, pointer</column>
<column name="txEng2rxSar_req_read">out, 1, ap_fifo, txEng2rxSar_req, pointer</column>
<column name="rxApp2rxSar_upd_req_dout">in, 96, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="rxApp2rxSar_upd_req_empty_n">in, 1, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="rxApp2rxSar_upd_req_read">out, 1, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="rxEng2rxSar_upd_req_dout">in, 192, ap_fifo, rxEng2rxSar_upd_req, pointer</column>
<column name="rxEng2rxSar_upd_req_empty_n">in, 1, ap_fifo, rxEng2rxSar_upd_req, pointer</column>
<column name="rxEng2rxSar_upd_req_read">out, 1, ap_fifo, rxEng2rxSar_upd_req, pointer</column>
<column name="rxSar2rxEng_upd_rsp_din">out, 192, ap_fifo, rxSar2rxEng_upd_rsp, pointer</column>
<column name="rxSar2rxEng_upd_rsp_full_n">in, 1, ap_fifo, rxSar2rxEng_upd_rsp, pointer</column>
<column name="rxSar2rxEng_upd_rsp_write">out, 1, ap_fifo, rxSar2rxEng_upd_rsp, pointer</column>
<column name="rxSar2rxApp_upd_rsp_din">out, 96, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxSar2rxApp_upd_rsp_full_n">in, 1, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxSar2rxApp_upd_rsp_write">out, 1, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxSar2txEng_rsp_din">out, 96, ap_fifo, rxSar2txEng_rsp, pointer</column>
<column name="rxSar2txEng_rsp_full_n">in, 1, ap_fifo, rxSar2txEng_rsp, pointer</column>
<column name="rxSar2txEng_rsp_write">out, 1, ap_fifo, rxSar2txEng_rsp, pointer</column>
</table>
</item>
</section>
</profile>
