
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version P-2019.03-SP1-1 for linux64 - May 06, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {
       ./        ../01_RTL/        ../08_TECH/LIB/ }  

       ./        ../01_RTL/        ../08_TECH/LIB/ 
set link_library {dw_foundation.sldb }
dw_foundation.sldb 
set synthetic_library { asap7sc7p5t_AO_LVT_TT_08302018.db asap7sc7p5t_OA_LVT_TT_08302018.db asap7sc7p5t_INVBUF_LVT_TT_08302018.db asap7sc7p5t_SEQ_LVT_TT_08302018.db asap7sc7p5t_SIMPLE_LVT_TT_08302018.db}
 asap7sc7p5t_AO_LVT_TT_08302018.db asap7sc7p5t_OA_LVT_TT_08302018.db asap7sc7p5t_INVBUF_LVT_TT_08302018.db asap7sc7p5t_SEQ_LVT_TT_08302018.db asap7sc7p5t_SIMPLE_LVT_TT_08302018.db
set target_library {asap7sc7p5t_INVBUF_LVT_TT_08302018.db asap7sc7p5t_SIMPLE_LVT_TT_08302018.db asap7sc7p5t_SEQ_LVT_TT_08302018.db }         
asap7sc7p5t_INVBUF_LVT_TT_08302018.db asap7sc7p5t_SIMPLE_LVT_TT_08302018.db asap7sc7p5t_SEQ_LVT_TT_08302018.db 
#======================================================
#  Global Parameters
#======================================================
set DESIGN "Accumulator"
Accumulator
set MAX_Delay 200
200
#======================================================
#  Read RTL Code
#======================================================
#read_sverilog {$DESIGN\.v}
#current_design $DESIGN
analyze -f verilog $DESIGN\.v
Running PRESTO HDLC
Compiling source file ../01_RTL/Accumulator.v
Presto compilation completed successfully.
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/dw_foundation.sldb'
1
elaborate $DESIGN
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine Accumulator line 9 in file
		'../01_RTL/Accumulator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Accumulator)
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_AO_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_OA_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_INVBUF_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SEQ_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SIMPLE_LVT_TT_08302018.db'
Elaborated 1 design.
Current design is now 'Accumulator'.
1
current_design $DESIGN
Current design is 'Accumulator'.
{Accumulator}
#======================================================
#  Global Setting
#======================================================
#set_operating_conditions -max slow -min fast
#======================================================
#  Set Design Constraints
#======================================================
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
1
#======================================================
#  Optimization
#======================================================
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
| asap7sc7p5t_AO_LVT_TT_08302018     | 1.0                     |           |
| asap7sc7p5t_OA_LVT_TT_08302018     | 1.0                     |           |
| asap7sc7p5t_INVBUF_LVT_TT_08302018 | 1.0                     |           |
| asap7sc7p5t_SEQ_LVT_TT_08302018    | 1.0                     |           |
| asap7sc7p5t_SIMPLE_LVT_TT_08302018 | 1.0                     |           |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Accumulator'

  Loading target library 'asap7sc7p5t_SIMPLE_LVT_TT_08302018'
  Loading target library 'asap7sc7p5t_SEQ_LVT_TT_08302018'
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_L.
Loaded alib file './alib-52/asap7sc7p5t_INVBUF_LVT_TT_08302018.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_SIMPLE_LVT_TT_08302018.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_SEQ_LVT_TT_08302018.db.alib' (placeholder)
Warning: Only placeholder alibs were found. Proceeding with library analysis. (OPT-1311)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Accumulator'
 Implement Synthetic for 'Accumulator'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELOx1_ASAP7_75t_L' in the library 'asap7sc7p5t_SIMPLE_LVT_TT_08302018' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHIx1_ASAP7_75t_L' in the library 'asap7sc7p5t_SIMPLE_LVT_TT_08302018' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Accumulator'. (DDB-72)
Information: There is no timing violation in design Accumulator. Delay-based auto_ungroup will not be performed. (OPT-780)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43     179.9      0.00       0.0    1134.3                           12036.6309
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:43     271.8      0.00       0.0     403.3                           172317.3750
    0:00:43     271.8      0.00       0.0     403.3                           172317.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43     271.8      0.00       0.0     403.3                           172317.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:44     269.4      0.00       0.0     403.3                           167286.5469
    0:00:44     269.4      0.00       0.0     403.3                           167286.5469
    0:00:44     269.4      0.00       0.0     403.3                           167286.5469
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.3                           145001.2031
    0:00:44     258.2      0.00       0.0     402.2                           145001.2031
    0:00:44     258.2      0.00       0.0     402.2                           145001.2031
    0:00:44     258.2      0.00       0.0     402.2                           145001.2031
    0:00:44     258.2      0.00       0.0     402.2                           145001.2031
    0:00:44     255.7      0.00       0.0     400.5                           139467.2969
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_INVBUF_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SIMPLE_LVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SEQ_LVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'asap7sc7p5t_SIMPLE_LVT_TT_08302018'
  Loading target library 'asap7sc7p5t_SEQ_LVT_TT_08302018'
Warning: Unable to resolve reference 'ASYNC_DFFHx1_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx1_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx2_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx4_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'BUFx3_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'AND2x2_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'BUFx5_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx8_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx6_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'NAND2xp33_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVx3_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'TIELOx1_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'INVxp33_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'NOR2xp33_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'NOR3xp33_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'HAxp5_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'MAJIxp5_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'XOR2xp5_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Warning: Unable to resolve reference 'FAx1_ASAP7_75t_L' in 'Accumulator'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/02_SYN/Netlist/Accumulator_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/02_SYN/Netlist/Accumulator_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : Accumulator
Version: P-2019.03-SP1-1
Date   : Tue Dec 31 08:40:51 2024
****************************************

Library(s) Used:

    asap7sc7p5t_SIMPLE_LVT_TT_08302018 (File: /RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SIMPLE_LVT_TT_08302018.db)
    asap7sc7p5t_INVBUF_LVT_TT_08302018 (File: /RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_INVBUF_LVT_TT_08302018.db)
    asap7sc7p5t_SEQ_LVT_TT_08302018 (File: /RAID2/COURSE/2024_Fall/icst_dic/icst_dic113/2024_NYCU_DIC_FINAL/08_TECH/LIB/asap7sc7p5t_SEQ_LVT_TT_08302018.db)

Number of ports:                           29
Number of nets:                           157
Number of cells:                          141
Number of combinational cells:            128
Number of sequential cells:                13
Number of macros/black boxes:               0
Number of buf/inv:                         60
Number of references:                      19

Combinational area:                176.826241
Buf/Inv area:                       89.112961
Noncombinational area:              78.848639
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   255.674880
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Accumulator
Version: P-2019.03-SP1-1
Date   : Tue Dec 31 08:40:51 2024
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_INVBUF_LVT_TT_08302018
Wire Load Model Mode: top

  Startpoint: result_reg_9_
              (rising edge-triggered flip-flop)
  Endpoint: result[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  result_reg_9_/CLK (ASYNC_DFFHx1_ASAP7_75t_L)            0.00       0.00 r
  result_reg_9_/QN (ASYNC_DFFHx1_ASAP7_75t_L)            48.74      48.74 r
  U46/Y (BUFx5_ASAP7_75t_L)                              18.23      66.97 r
  U34/Y (INVx1_ASAP7_75t_L)                               4.16      71.12 f
  result[9] (out)                                         0.00      71.12 f
  data arrival time                                                 71.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
exit

Thank you...
