module time_divider #(
parameter N=2,
	WIDTH=8)
(
	input clk,
	input rst,
	output reg clk_out);		//N是分频比，WIDTH计数器位宽
reg [WIDTH-1:0] cnt;
always @(posedge clk)
begin
	if(rst)
	cnt<=0;
	else if(cnt==(N>>1)-1)
	begin
		clk_out<=~clk_out;
		cnt<=0;
	end
	else cnt<=cnt+1;
end
