Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Aug 15 11:36:45 2023
| Host         : weinijuan-A29R running 64-bit Ubuntu 23.04
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1090 |
|    Minimum number of control sets                        |  1004 |
|    Addition due to synthesis replication                 |    86 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1090 |
| >= 0 to < 4        |   105 |
| >= 4 to < 6        |   181 |
| >= 6 to < 8        |    91 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |    88 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |    28 |
| >= 16              |   444 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5292 |         1695 |
| No           | No                    | Yes                    |             920 |          288 |
| No           | Yes                   | No                     |            4870 |         1824 |
| Yes          | No                    | No                     |            8103 |         3142 |
| Yes          | No                    | Yes                    |             737 |          168 |
| Yes          | Yes                   | No                     |            6413 |         2540 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                                                           Set/Reset Signal                                                                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                         |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_RD__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rid[3]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_EN__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_WR__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                              |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_ALE_i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                         |                1 |              1 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_CLE_i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                     |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                    |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/storage_data1[5]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                        |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                        |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              2 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]      |                2 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]        |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              3 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |              3 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                3 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                  |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                   | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                3 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                                                         |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                              |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              4 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/rd_fifo/rvalid_reg[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[0]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                4 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                     |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                                                               |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                         |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr6_pm                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                                                                   |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                  | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/rcs128                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/rtcnt[3]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isReading_reg_1[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/tcs128                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/axi_s_req_addr_reg[4]                                                                                                                                                                                                                                                                    | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[4]_0                                                                                                                                                                                                                                                 |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/ttcnt[3]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                3 |              4 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/awlen_ddr[3]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[4]_1[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/ttcnt[7]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/arlen_ddr[3]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[7]_i_1_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[11]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/fifo_rx/bottom[3]_i_1__0_n_0                                                                                                                                                                                                                                             | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[15]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[19]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[23]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[27]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[31]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[3]_i_1_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/d_cache/table_write_mux/write_buf_way_reg[0]                                                                                                                                                                                                                                   |                4 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[0]                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[7]                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[11]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[15]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[19]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[23]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/fifo_tx/bottom[3]_i_1_n_0                                                                                                                                                                                                                                             | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/state[0]_i_1__2_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/AA_axi2apb_bridge_cpu/apb_s_wstrb[3]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/msr[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | CONFREG/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                      |                1 |              4 |
|  clk_pll_1/inst/clk_out1                            | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                     |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                4 |              4 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                              |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/state[0]_i_1__4_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                                                                                                                                                                | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                3 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ncnt[3]_i_2_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ncnt[3]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | SPI/p_61_in                                                                                                                                                                                                                                                                                          | SPI/cswcnt0                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_2_n_0                                                                                                                                                                                                                                                | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                       |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/nand_command[23]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                3 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[39]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[31]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/ccnt0                                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[43]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/lcr_reg[7]_3[0]                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                1 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[35]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[47]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[4]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[27]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[8]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_ADDR[11]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              4 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[15]                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                1 |              4 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              4 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_2                                                                                                                                                                              |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg_1                                                                                                                                                                                 |                3 |              5 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr7_aie                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                4 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1__3_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/bcnt[5]_i_1__0_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state[0]_i_1__0_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                      |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___70_n_0                                                                                                                                                                                                                                 |                3 |              5 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[6]_i_1__0_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                   |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state[0]_i_1__5_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/FSM_onehot_state[3]_i_1__6_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/fifo_rx/count[4]_i_1__1_n_0                                                                                                                                                                                                                                              | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                                                                  |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                                                                  |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/count_fifo_r00_out                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state[3]_i_1__8_n_0                                                                                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/SS[0]                                                                                                                                                             |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                              |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot                                                                                                                                                                          | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                        | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot                                                                                                                                                                          | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                                                                                                                                                                                           | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                                                                       |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/counter[4]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                                                                                 |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                          |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  clk_pll_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/write_num                                                                                                                                                                                                                                                                                | DMA_MASTER0/write_num[4]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              5 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_3                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                5 |              5 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/mem/wb_tmp_valid0                                                                                                                                                                                                                                                                 | cpu_mid/cpu_sram_u/mem/csrmsg_data_reg[is_exc]_0                                                                                                                                                                                                                                                     |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                2 |              5 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                       |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                3 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/rshift[4]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                1 |              5 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/PRE_STATE                                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              5 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/b_push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1[9]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              6 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/ex/cpu_aresetn_2_reg_28[0]                                                                                                                                                                                                                                                        |                2 |              6 |
|  cpu_mid/cpu_sram_u/tlb/s1_index_reg[3]_i_2_n_0     |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  cpu_mid/cpu_sram_u/tlb/s0_index_reg[3]_i_2_n_0     |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                5 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                4 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                  | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                4 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                               |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                                                                                 |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                                                                                 |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                                                                  |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                 |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                                                                       |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                   |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                    |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                4 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                1 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                3 |              6 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/axi_s_req_addr_reg[4]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/axi_s_req_addr_reg[4]                                                                                                                                                                                                                                                                    | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[4]                                                                                                                                                                                                                                                   |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/bad1                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_STATE                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              6 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/p_0_in13_in                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              6 |
|  clk_pll_33/inst/clk_out2                           | SPI/adbit_cnt0                                                                                                                                                                                                                                                                                       | SPI/adbit_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                             |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/AA_apb_mux16/arb_2_1/SR                                                                                                                                                                                                                                                                      |                5 |              6 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/apb_rd_size[2]_i_1_n_0                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ifwe_reg_0[0]                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ifaddr                                                                                                                                                                                                                                               |                1 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr7_rue                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              6 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_ADDR[21]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rid[3]_i_1_n_0                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                1 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/wr_valid                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              6 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[4]_2[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              6 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_1                                                                                                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                               |                3 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              7 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_2_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                              |                3 |              7 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/write_buf_wstrb_reg[2]                                                                                                                                                                                                                 |                1 |              7 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                3 |              7 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[1]_1[0]                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              7 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                |                2 |              7 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/write_buf_wstrb_reg[3]                                                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                          |                2 |              7 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/nand_command[23]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              7 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/write_buf_wstrb_reg[1]                                                                                                                                                                                                                 |                1 |              7 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsr_r2                                                                                                                                                                                                                                            |                1 |              7 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/spcr                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              7 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/write_buf_wstrb_reg[0]                                                                                                                                                                                                                 |                1 |              7 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/COMMAND                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                5 |              7 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_state_change_en                                                                                                                                                                                                                                                                      | DMA_MASTER0/dma_read_state0                                                                                                                                                                                                                                                                          |                6 |              7 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              7 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[4]_3[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                5 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg[1]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg_0[1]                                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[6]_1[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                              |                4 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg[0]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/softcs[7]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | SPI/simple_spi/rfifo/rp__0                                                                                                                                                                                                                                                                           |                4 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/rd_fifo/buf_busy_reg_0[0]                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/param2[7]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/param[7]_i_1_n_0                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                          |                6 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[47]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[39]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[23]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[15]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_O[7]_i_1_n_0                                                                                                                                                                                                                                                           | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                6 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/WAIT_NUM                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/tf_data_bak[7]_i_1_n_0                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[55]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[31]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[23]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[15]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[7]                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep_21[0]                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                 |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_1[1]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[7]_i_1_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/p_9_in                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                6 |              8 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                  |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                              |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg_0[3]                                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg_0[2]                                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/status                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                5 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg_0[0]                                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/E[0]                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg[3]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_1[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/wr_fifo/isReading_reg[2]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[39]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/lcr_reg[7]_2[0]                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/lcr_reg[7]_1[0]                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/lcr_reg[7][0]                                                                                                                                                                                                                                                           | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/E[0]                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai[7]_i_2_n_0                                                                                                                                                                                                                                                   | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai[7]_i_1_n_0                                                                                                                                                                                                                                                   |                4 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[7]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[47]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[31]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              8 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/block_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[7]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/HOLD_NUM[7]_i_1_n_0                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/sclk_count[7]_i_1_n_0                                                                                                                                                                                                                                                             |                2 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[15]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[31]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/ID_INFORM[23]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/rd_state_reg[3][1]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/nxt_addr_reg[0][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/E[0]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/treg[7]_i_1_n_0                                                                                                                                                                                                                                                                       | SPI/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                                                                          |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/sper                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/nxt_addr_reg[0]_0[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/nxt_addr_reg[1][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_ADDR[7]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[15]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/lcr_reg[7]_4[0]                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                2 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[23]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              8 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/dl[23]_i_1_n_0                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                          |                5 |              9 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crchash0                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/sad0                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                4 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                3 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/bcnt[10]_i_1__0_n_0                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                3 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                          |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/dlc1                                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                       |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                              |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                          |                2 |              9 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_2                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                8 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                       |                3 |              9 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in1_in                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                2 |              9 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              9 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0                                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                3 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                     |                5 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                4 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/cpu_aresetn_2_reg_4[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                5 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                4 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                4 |             10 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                4 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                           |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                     |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                             |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                3 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/bcnt[11]_i_1_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                6 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                4 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | SPI/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                                                                          |                5 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                3 |             10 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                             |                3 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                        |                2 |             10 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/isofad                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                4 |             10 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |                6 |             11 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/focnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/SR[0]                                                                                                                                                                                                                                                |                3 |             11 |
|  clk_pll_1/inst/clk_out1                            | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                          |                3 |             11 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                4 |             11 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/E[0]                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                3 |             12 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |
|  clk_pll_1/inst/clk_out1                            | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                2 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               12 |             12 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/clkcnt[0]_i_1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  clk_pll_33/inst/clk_out2                           | SPI/rvalid1                                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                3 |             12 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                                             |                3 |             12 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                2 |             12 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                2 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                                                                                  |                3 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                5 |             12 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                   |                5 |             12 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                6 |             12 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                         |                2 |             12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                3 |             12 |
|  clk_pll_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                2 |             13 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/WRITE_MAX_COUNT[13]_i_1_n_0                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                5 |             14 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[3]_3                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                5 |             14 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[3]_2[0]                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                7 |             14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                8 |             14 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt                                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             14 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/READ_MAX_COUNT[13]_i_1_n_0                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                5 |             14 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                                                                                                                            |                8 |             14 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/data_count                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                8 |             14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                7 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |
|  clk_pll_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                        |                5 |             15 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_DMA/msmbcnt[14]_i_1_n_0                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                5 |             15 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                            |                8 |             15 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/rfwe_reg_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                             |                                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                    |               10 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                     |                3 |             16 |
|  clk_pll_33/inst/clk_out2                           | SPI/cs_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                              | SPI/simple_spi/rd_state_reg[8]                                                                                                                                                                                                                                                                       |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                     |                3 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc_reg_0                                                                                                                                                                                                                                          |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                4 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                9 |             16 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                4 |             16 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/p_0_in[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/wfifo/wfwe                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                                             |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                     |                5 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/gcnt[15]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                6 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                     |                5 |             16 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                   |                6 |             16 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/count_fifo_w0                                                                                                                                                                                                                                                                            | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |                4 |             17 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                5 |             17 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                3 |             18 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                5 |             18 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/wad                                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                6 |             18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                6 |             18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                5 |             18 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                4 |             18 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/rd_fifo/busy_reg_1[0]                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                5 |             18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                3 |             18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                4 |             18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                                                                                  |                6 |             20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |               11 |             20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |               14 |             20 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | CONFREG/step0_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       |                5 |             20 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | CONFREG/key_count[0]_i_1_n_0                                                                                                                                                                                                                                                                         |                5 |             20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                                                                  |                4 |             20 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/csrmsg_data_reg[is_exc]_5                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/csr/cpu_aresetn_2_reg                                                                                                                                                                                                                                                             |               14 |             20 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/axi_s_req_addr[19]_i_1_n_0                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                8 |             20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                      |                5 |             20 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | CONFREG/step1_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       |                5 |             20 |
|  mrxclk_0_IBUF_BUFG                                 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             21 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |               14 |             22 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |               14 |             23 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[2][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             23 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |               20 |             23 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[3][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             23 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[1][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                8 |             23 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |               10 |             23 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[0][22]_i_1__0_n_0                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               10 |             23 |
|  mtxclk_0_IBUF_BUFG                                 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                      |                3 |             24 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                5 |             24 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/buf_busy_reg                                                                                                                                                                                                                                                                          | SPI/simple_spi/nxt_addr0                                                                                                                                                                                                                                                                             |                6 |             24 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                      |                3 |             24 |
|  clk_pll_33/inst/clk_out2                           | SPI/simple_spi/rd_state_reg[3][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                8 |             24 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/rer0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |             24 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |                7 |             24 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr[23]_i_1_n_0                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             24 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                6 |             25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                      |                6 |             25 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                      |                5 |             25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                                                            |               14 |             25 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep_12[0]                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               13 |             25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                9 |             25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                9 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                      |                5 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                6 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               11 |             26 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |               15 |             27 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |               14 |             27 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |               16 |             28 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                  | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               12 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                4 |             28 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               12 |             28 |
|  clk_pll_33/inst/clk_out1                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                5 |             28 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_sel_wr_reg                                                                                                                                                                                                                                                        | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_sel_wr_reg_0                                                                                                                                                                                                                                                      |               15 |             29 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr8read_reg[0]                                                                                                                                                                                                                            | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                7 |             29 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][4]_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               25 |             29 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/tls0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             30 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][4]_1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               29 |             30 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][4]_2                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               28 |             30 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/buf_addr_reg[9]_0[0]                                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                               |               11 |             31 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/count_length[31]_i_2_n_0                                                                                                                                                                                                                                                                 | DMA_MASTER0/count_length0_in[11]                                                                                                                                                                                                                                                                     |                5 |             31 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               30 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][1]_1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               29 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/mem/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               12 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][2]_1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               27 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][0]_1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               26 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               30 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[5]_0[0]                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_5                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               29 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_7                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               31 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_8                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               31 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_9                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               32 |             32 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/ex/minuend                                                                                                                                                                                                                                                                        |               11 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][4]_3                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               31 |             32 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                     |               13 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[wb_control_data][regWriteEn]_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               28 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[tlbctrl][is_fetch_again]_1[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               12 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/alu/myDiv/remainder_u                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               14 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_11                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               26 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_10                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               25 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg_2                                                                                                                                                                                                                                                            | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg_1[0]                                                                                                                                                                                                                                                         |               10 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/pipeline_data_reg[rdNo][3]_1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               28 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/instr_temp_valid_reg[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/ex/pipeline_data_reg[aluctrl_bits][2]_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[0].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/ex/pipeline_data_reg[aluctrl_bits][2]_0                                                                                                                                                                                                                                           | cpu_mid/cpu_sram_u/ex/minuend                                                                                                                                                                                                                                                                        |               10 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[1].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[2].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[19][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               19 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[2][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               21 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[29][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               25 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[28][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               17 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[27][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               19 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[26][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               22 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[25][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               20 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[24][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               17 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[23][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               24 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[22][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               19 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[21][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               21 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[20][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               14 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[1][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               22 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[30][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               22 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[18][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               16 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[17][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               22 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[16][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               24 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[15][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               26 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[14][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               23 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[13][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               20 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[12][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               26 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[11][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               21 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[10][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               24 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[0][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               15 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_step_times                                                                                                                                                                                                                                                                           | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_step_length[31]_i_1_n_0                                                                                                                                                                                                                                                              | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/adwrite                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |               10 |             32 |
|  mrxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_c                                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |                9 |             32 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/SS[0]                                                                                                                                                                                                                                                |                9 |             32 |
|  mtxclk_0_IBUF_BUFG                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re                                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                 |               10 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACDATA2AXI/dataAddr_c_r_en__0                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                9 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/statad0                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/dad[31]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               18 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/adwrite                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/statad0                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/own_c1                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/dad[31]_i_1__0_n_0                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               19 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_DMA/addr[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               14 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/reg_ac971                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               15 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[9][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               28 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[8][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               30 |             32 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |               11 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[7][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               27 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[6][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               27 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[5][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               24 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[4][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               21 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[3][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               24 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/mem[31][31]_i_2_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/count_fifo_r0                                                                                                                                                                                                                                                                            |               16 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[3].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[2].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_mem_addr[31]_i_2_n_0                                                                                                                                                                                                                                                                 | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[1].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].bank[0].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/we_reg_reg_n_0_[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/p_2_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]_0[0]                                                                                                                                                             |               11 |             32 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_reg[2]_0[0]                                                                                                                                                             |               12 |             32 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[0].bank[3].bank/p_1_in0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/NAND_OP_NUM                                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               10 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/write_num                                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                9 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/s_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               18 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr07[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr06[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                9 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr05[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               13 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr04[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               11 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr03[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/awaddr_ddr                                                                                                                                                                                                                                                                               | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr02[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr01[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               13 |             32 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/cr00[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/nand_module/NAND/E[0]                                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_order_addr                                                                                                                                                                                                                                                                           | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai_32                                                                                                                                                                                                                                                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai_32[31]_i_1_n_0                                                                                                                                                                                                                                               |               12 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/axi_s_req_addr_reg[3]_1[0]                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               14 |             32 |
|  clk_pll_33/inst/clk_out2                           | APB_DEV/AA_apb_mux16/arb_2_1/E[0]                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                8 |             32 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |               16 |             33 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                7 |             33 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/E[0]                                                                                                                                                                                                                                                                           | cpu_mid/cpu_sram_u/csr/cpu_aresetn_2_reg                                                                                                                                                                                                                                                             |               15 |             33 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               11 |             33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                7 |             33 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                          |                                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                                                      |               15 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |               10 |             34 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               19 |             34 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/write_led_rg1                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               12 |             34 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/write_led_rg0                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               10 |             34 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               17 |             34 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1[65]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                8 |             35 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1[65]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                9 |             35 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                6 |             36 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                6 |             36 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               30 |             36 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_ready_i_reg[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                7 |             36 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                6 |             36 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |                7 |             36 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                6 |             36 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |                7 |             36 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                6 |             36 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].tag_v/req_buf_cacheop_wb                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               22 |             37 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                6 |             37 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |               14 |             37 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/p_32_in                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |                9 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |               10 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |               11 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                                                                      |               13 |             37 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                9 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                8 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                5 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  clk_pll_33/inst/clk_out2                           | AXI_SLAVE_MUX/rd_fifo/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                9 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                6 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                      |                9 |             37 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               10 |             37 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             37 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               13 |             38 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               10 |             38 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |               14 |             38 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             39 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                7 |             39 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/replace_way_gen/lfsr/state_reg[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               18 |             39 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |                8 |             39 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             39 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].bank[0].bank/replace_buf_cacheop_reg                                                                                                                                                                                                                |               26 |             40 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1[65]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             41 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1[65]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               14 |             41 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |               24 |             41 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/csmem[0][42]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             43 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                                                                      |               10 |             43 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                7 |             43 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/cswad                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               19 |             43 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/s_ready_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               10 |             43 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |               11 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                6 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                8 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                9 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                9 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |               10 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |               11 |             44 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               16 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[64]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               11 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |               13 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[64]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               12 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                9 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                9 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |               12 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                8 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               15 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               11 |             46 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1[67]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             46 |
|  clk_pll_33/inst/clk_out2                           | CONFREG/write_led                                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |               21 |             48 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                6 |             48 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |               19 |             48 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                6 |             48 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                6 |             48 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                6 |             48 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                6 |             48 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ccwad_reg[0][0]                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               14 |             48 |
|  clk_pll_33/inst/clk_out2                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ccwad_reg[0]_0[0]                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               14 |             48 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                   |               17 |             49 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             49 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             49 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                        |               19 |             49 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |               22 |             49 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |               16 |             49 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                      |               13 |             50 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               11 |             50 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               14 |             50 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               13 |             50 |
|  clk_pll_33/inst/clk_out2                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                          |                                                                                                                                                                                                                                                                                                      |               18 |             50 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               12 |             50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |               18 |             52 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               29 |             63 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               18 |             64 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                                   |               15 |             64 |
|  clk_pll_33/inst/clk_out2                           | DMA_MASTER0/dma_dev_addr                                                                                                                                                                                                                                                                             | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |               23 |             64 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/id/pipeline_data[pc][31]_i_1__2_n_0                                                                                                                                                                                                                                               |               21 |             64 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               25 |             64 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               17 |             64 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               18 |             64 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg_0                                                                                                                                                                                                                                                            | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg                                                                                                                                                                                                                                                              |               15 |             66 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               17 |             67 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |               18 |             67 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |               17 |             67 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/If/pipeline_valid_reg_0                                                                                                                                                                                                                                                           | cpu_mid/cpu_sram_u/id/csrmsg_data[badvaddr][31]_i_1__0_n_0                                                                                                                                                                                                                                           |               10 |             69 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/id/cpu_aresetn_2_reg_2                                                                                                                                                                                                                                                            | cpu_mid/cpu_sram_u/mem/cpu_aresetn_2_reg_0                                                                                                                                                                                                                                                           |               27 |             69 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/mem/csrmsg_data[badvaddr][31]_i_2__3_n_0                                                                                                                                                                                                                                          | cpu_mid/cpu_sram_u/mem/csrmsg_data[badvaddr][31]_i_1__3_n_0                                                                                                                                                                                                                                          |               17 |             71 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |               16 |             72 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |               18 |             72 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               17 |             73 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               19 |             73 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               20 |             74 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                         | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               22 |             74 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/wb/csrmsg_data[badvaddr][31]_i_2_n_0                                                                                                                                                                                                                                              | cpu_mid/cpu_sram_u/wb/csrmsg_data[badvaddr][31]_i_1__2_n_0                                                                                                                                                                                                                                           |               18 |             75 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/cache_table/way[1].tag_v/req_buf_cacheop_wb                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               24 |             76 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               10 |             80 |
|  clk_pll_33/inst/clk_out1                           | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               10 |             80 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |               27 |             82 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][3]_2[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               70 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][2]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               60 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_8[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               52 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_7[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               49 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_2[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               48 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][3]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               53 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               47 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               54 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][0]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               47 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_6[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               56 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][3]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               53 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][2]_2[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               54 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_5[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               48 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_3[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               60 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][1]_4[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               63 |             88 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               11 |             88 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/csr/csr_reg[TLBIDX][2]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               59 |             88 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/mem/csrmsg_data                                                                                                                                                                                                                                                                   |               33 |             92 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                         |               30 |             95 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |               12 |             96 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/cpu_sram_u/ex/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               31 |             96 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                           |                                                                                                                                                                                                                                                                                                      |               12 |             96 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                           |                                                                                                                                                                                                                                                                                                      |               12 |             96 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                         |               34 |             98 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                         |               33 |             99 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                            |               30 |             99 |
|  clk_pll_33/inst/clk_out1                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               30 |            103 |
|  clk_pll_33/inst/clk_out2                           | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |               13 |            104 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               14 |            112 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               14 |            112 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               14 |            112 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |               51 |            114 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/mem/SR[0]                                                                                                                                                                                                                                                                         |               56 |            114 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               49 |            128 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               33 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].bank[3].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].bank[0].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].bank[1].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].bank[2].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[0].bank[3].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].bank[0].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].bank[1].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/i_cache/cache_table/way[1].bank[2].bank/p_1_in_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               32 |            128 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               36 |            135 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               44 |            135 |
|  mrxclk_0_IBUF_BUFG                                 |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrc                                                                                                                                                                                                                                                |               48 |            141 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               58 |            144 |
|  mtxclk_0_IBUF_BUFG                                 |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |               54 |            150 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/wr_req                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |              104 |            167 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                                             |                                                                                                                                                                                                                                                                                                      |               22 |            176 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               24 |            192 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/id/SR[0]                                                                                                                                                                                                                                                                          |              118 |            255 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               95 |            299 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/SR[0]                                                                                                                                                                                                                                                                       |              146 |            327 |
|  clk_pll_33/inst/clk_out1                           | cpu_mid/sram_to_axi_u/d_cache/table_tag_mux/state_reg[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |              118 |            377 |
|  clk_pll_33/inst/clk_out2                           |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              209 |            667 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      | cpu_mid/cpu_sram_u/csr/cpu_aresetn_2_reg                                                                                                                                                                                                                                                             |              506 |           1599 |
|  clk_pll_33/inst/clk_out1                           |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              580 |           1840 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              852 |           2762 |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


