{
    "paperId": "c83a7513d0287bee4e4b026f78dafc417fccba8f",
    "title": "Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology",
    "year": 2023,
    "venue": "IEEE Journal of Solid-State Circuits",
    "authors": [
        "Yusung Kim",
        "Clifford Ong",
        "A. M. Pillai",
        "Harish Jagadeesh",
        "Gwanghyeon Baek",
        "Iqbal Rajwani",
        "Z. Guo",
        "E. Karl"
    ],
    "doi": "10.1109/JSSC.2022.3230046",
    "arxivId": null,
    "url": "https://www.semanticscholar.org/paper/c83a7513d0287bee4e4b026f78dafc417fccba8f",
    "isOpenAccess": false,
    "openAccessPdf": "",
    "publicationTypes": [
        "JournalArticle"
    ],
    "s2FieldsOfStudy": [
        {
            "category": "Computer Science",
            "source": "external"
        },
        {
            "category": "Engineering",
            "source": "s2-fos-model"
        },
        {
            "category": "Computer Science",
            "source": "s2-fos-model"
        }
    ],
    "abstract": "In this article, we present an energy-efficient high bandwidth array design using 0.0300-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu \\text{m}^{2}$ </tex-math></inline-formula> high-performance SRAM bitcell on Intel 4 CMOS technology. By employing a unique combination of design techniques–column mux (CM) of 1, flying BL (FBL), passive write assist scheme, and energy-efficient column design–the proposed 6T SRAM array design demonstrates >80% access energy improvement over a conventional four-way interleaved 6T SRAM array design and 30% macro density improvement compared to a hierarchical bitline (BL) 8T SRAM design for high bandwidth memory applications.",
    "citationCount": 3,
    "referenceCount": 20
}