digraph "CFG for '_Z10ge_erf_inviiPKfiiPfii' function" {
	label="CFG for '_Z10ge_erf_inviiPKfiiPfii' function";

	Node0x4d26c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %0\l  %27 = icmp slt i32 %25, %1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %118\l|{<s0>T|<s1>F}}"];
	Node0x4d26c10:s0 -> Node0x4d2a650;
	Node0x4d26c10:s1 -> Node0x4d2a6e0;
	Node0x4d2a650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %17, %3\l  %31 = mul nsw i32 %25, %4\l  %32 = add nsw i32 %30, %31\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = tail call float @llvm.fabs.f32(float %35)\l  %37 = fcmp olt float %36, 3.750000e-01\l  br i1 %37, label %38, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4d2a650:s0 -> Node0x4d2baa0;
	Node0x4d2a650:s1 -> Node0x4d2bb30;
	Node0x4d2baa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%38:\l38:                                               \l  %39 = fmul float %35, %35\l  %40 = tail call float @llvm.fmuladd.f32(float %39, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %41 = tail call float @llvm.fmuladd.f32(float %39, float %40, float\l... 0x3FB65B0B40000000)\l  %42 = tail call float @llvm.fmuladd.f32(float %39, float %41, float\l... 0x3FB5581AE0000000)\l  %43 = tail call float @llvm.fmuladd.f32(float %39, float %42, float\l... 0x3FC05AA560000000)\l  %44 = tail call float @llvm.fmuladd.f32(float %39, float %43, float\l... 0x3FCDB27480000000)\l  %45 = tail call float @llvm.fmuladd.f32(float %39, float %44, float\l... 0x3FEC5BF8A0000000)\l  br label %105\l}"];
	Node0x4d2baa0 -> Node0x4d2c790;
	Node0x4d2bb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%46:\l46:                                               \l  %47 = fneg float %36\l  %48 = tail call float @llvm.fma.f32(float %47, float %36, float 1.000000e+00)\l  %49 = tail call i1 @llvm.amdgcn.class.f32(float %48, i32 144)\l  %50 = select i1 %49, float 0x41F0000000000000, float 1.000000e+00\l  %51 = fmul float %48, %50\l  %52 = tail call float @llvm.log2.f32(float %51)\l  %53 = fmul float %52, 0x3FE62E42E0000000\l  %54 = tail call i1 @llvm.amdgcn.class.f32(float %52, i32 519)\l  %55 = fneg float %53\l  %56 = tail call float @llvm.fma.f32(float %52, float 0x3FE62E42E0000000,\l... float %55)\l  %57 = tail call float @llvm.fma.f32(float %52, float 0x3E6EFA39E0000000,\l... float %56)\l  %58 = fadd float %53, %57\l  %59 = select i1 %54, float %52, float %58\l  %60 = select i1 %49, float 0x40362E4300000000, float 0.000000e+00\l  %61 = fsub float %59, %60\l  %62 = fcmp ogt float %61, -5.000000e+00\l  br i1 %62, label %63, label %73\l|{<s0>T|<s1>F}}"];
	Node0x4d2bb30:s0 -> Node0x4d2da50;
	Node0x4d2bb30:s1 -> Node0x4d2dae0;
	Node0x4d2da50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%63:\l63:                                               \l  %64 = fsub float -2.500000e+00, %61\l  %65 = tail call float @llvm.fmuladd.f32(float %64, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %66 = tail call float @llvm.fmuladd.f32(float %64, float %65, float\l... 0xBECD8E6AE0000000)\l  %67 = tail call float @llvm.fmuladd.f32(float %64, float %66, float\l... 0xBED26B5820000000)\l  %68 = tail call float @llvm.fmuladd.f32(float %64, float %67, float\l... 0x3F2CA65B60000000)\l  %69 = tail call float @llvm.fmuladd.f32(float %64, float %68, float\l... 0xBF548A8100000000)\l  %70 = tail call float @llvm.fmuladd.f32(float %64, float %69, float\l... 0xBF711C9DE0000000)\l  %71 = tail call float @llvm.fmuladd.f32(float %64, float %70, float\l... 0x3FCF91EC60000000)\l  %72 = tail call float @llvm.fmuladd.f32(float %64, float %71, float\l... 0x3FF805C5E0000000)\l  br label %105\l}"];
	Node0x4d2da50 -> Node0x4d2c790;
	Node0x4d2dae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%73:\l73:                                               \l  %74 = fneg float %61\l  %75 = fcmp ogt float %61, 0xB9F0000000000000\l  %76 = select i1 %75, float 0x41F0000000000000, float 1.000000e+00\l  %77 = fmul float %76, %74\l  %78 = tail call float @llvm.sqrt.f32(float %77)\l  %79 = bitcast float %78 to i32\l  %80 = add nsw i32 %79, -1\l  %81 = bitcast i32 %80 to float\l  %82 = add nsw i32 %79, 1\l  %83 = bitcast i32 %82 to float\l  %84 = fneg float %83\l  %85 = tail call float @llvm.fma.f32(float %84, float %78, float %77)\l  %86 = fcmp ogt float %85, 0.000000e+00\l  %87 = fneg float %81\l  %88 = tail call float @llvm.fma.f32(float %87, float %78, float %77)\l  %89 = fcmp ole float %88, 0.000000e+00\l  %90 = select i1 %89, float %81, float %78\l  %91 = select i1 %86, float %83, float %90\l  %92 = select i1 %75, float 0x3EF0000000000000, float 1.000000e+00\l  %93 = fmul float %92, %91\l  %94 = tail call i1 @llvm.amdgcn.class.f32(float %77, i32 608)\l  %95 = select i1 %94, float %77, float %93\l  %96 = fadd float %95, -3.000000e+00\l  %97 = tail call float @llvm.fmuladd.f32(float %96, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %98 = tail call float @llvm.fmuladd.f32(float %96, float %97, float\l... 0x3F561B8E40000000)\l  %99 = tail call float @llvm.fmuladd.f32(float %96, float %98, float\l... 0xBF6E17BCE0000000)\l  %100 = tail call float @llvm.fmuladd.f32(float %96, float %99, float\l... 0x3F77824F60000000)\l  %101 = tail call float @llvm.fmuladd.f32(float %96, float %100, float\l... 0xBF7F38BAE0000000)\l  %102 = tail call float @llvm.fmuladd.f32(float %96, float %101, float\l... 0x3F8354AFC0000000)\l  %103 = tail call float @llvm.fmuladd.f32(float %96, float %102, float\l... 0x3FF006DB60000000)\l  %104 = tail call float @llvm.fmuladd.f32(float %96, float %103, float\l... 0x4006A9EFC0000000)\l  br label %105\l}"];
	Node0x4d2dae0 -> Node0x4d2c790;
	Node0x4d2c790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%105:\l105:                                              \l  %106 = phi float [ %45, %38 ], [ %72, %63 ], [ %104, %73 ]\l  %107 = fmul float %36, %106\l  %108 = fcmp ogt float %36, 1.000000e+00\l  %109 = select i1 %108, float 0x7FF8000000000000, float %107\l  %110 = fcmp oeq float %36, 1.000000e+00\l  %111 = select i1 %110, float 0x7FF0000000000000, float %109\l  %112 = tail call float @llvm.copysign.f32(float %111, float %35)\l  %113 = add nsw i32 %17, %6\l  %114 = mul nsw i32 %25, %7\l  %115 = add nsw i32 %113, %114\l  %116 = sext i32 %115 to i64\l  %117 = getelementptr inbounds float, float addrspace(1)* %5, i64 %116\l  store float %112, float addrspace(1)* %117, align 4, !tbaa !7\l  br label %118\l}"];
	Node0x4d2c790 -> Node0x4d2a6e0;
	Node0x4d2a6e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%118:\l118:                                              \l  ret void\l}"];
}
