Classic Timing Analyzer report for key_st
Sun Nov 04 20:52:15 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.592 ns                         ; codingin[0] ; temp[2]   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.917 ns                        ; flag        ; outing    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.284 ns                        ; codingin[2] ; coding[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 151.68 MHz ( period = 6.593 ns ) ; temp[0]     ; temp[2]   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 151.68 MHz ( period = 6.593 ns )               ; temp[0]   ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.884 ns                ;
; N/A   ; 151.70 MHz ( period = 6.592 ns )               ; temp[0]   ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.883 ns                ;
; N/A   ; 151.77 MHz ( period = 6.589 ns )               ; temp[0]   ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 151.98 MHz ( period = 6.580 ns )               ; temp[0]   ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 5.871 ns                ;
; N/A   ; 161.73 MHz ( period = 6.183 ns )               ; temp[1]   ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.474 ns                ;
; N/A   ; 161.76 MHz ( period = 6.182 ns )               ; temp[1]   ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.473 ns                ;
; N/A   ; 161.84 MHz ( period = 6.179 ns )               ; temp[1]   ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.470 ns                ;
; N/A   ; 162.07 MHz ( period = 6.170 ns )               ; temp[1]   ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 165.02 MHz ( period = 6.060 ns )               ; coding[1] ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.351 ns                ;
; N/A   ; 165.04 MHz ( period = 6.059 ns )               ; coding[1] ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.350 ns                ;
; N/A   ; 165.13 MHz ( period = 6.056 ns )               ; coding[1] ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.347 ns                ;
; N/A   ; 165.37 MHz ( period = 6.047 ns )               ; coding[1] ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 5.338 ns                ;
; N/A   ; 165.92 MHz ( period = 6.027 ns )               ; temp[3]   ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 165.95 MHz ( period = 6.026 ns )               ; temp[3]   ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.317 ns                ;
; N/A   ; 166.03 MHz ( period = 6.023 ns )               ; temp[3]   ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.314 ns                ;
; N/A   ; 166.28 MHz ( period = 6.014 ns )               ; temp[3]   ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 5.305 ns                ;
; N/A   ; 168.21 MHz ( period = 5.945 ns )               ; temp[2]   ; coding[3] ; clk        ; clk      ; None                        ; None                      ; 5.236 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns )               ; temp[2]   ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 5.119 ns                ;
; N/A   ; 171.61 MHz ( period = 5.827 ns )               ; temp[2]   ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 5.118 ns                ;
; N/A   ; 171.70 MHz ( period = 5.824 ns )               ; temp[2]   ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 5.115 ns                ;
; N/A   ; 171.97 MHz ( period = 5.815 ns )               ; temp[2]   ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 5.106 ns                ;
; N/A   ; 172.74 MHz ( period = 5.789 ns )               ; temp[0]   ; coding[3] ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A   ; 179.31 MHz ( period = 5.577 ns )               ; temp[1]   ; coding[3] ; clk        ; clk      ; None                        ; None                      ; 4.868 ns                ;
; N/A   ; 179.40 MHz ( period = 5.574 ns )               ; coding[1] ; flag      ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A   ; 181.79 MHz ( period = 5.501 ns )               ; now_state ; coding[3] ; clk        ; clk      ; None                        ; None                      ; 4.792 ns                ;
; N/A   ; 186.22 MHz ( period = 5.370 ns )               ; coding[3] ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 4.661 ns                ;
; N/A   ; 186.25 MHz ( period = 5.369 ns )               ; coding[3] ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A   ; 186.36 MHz ( period = 5.366 ns )               ; coding[3] ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 4.657 ns                ;
; N/A   ; 186.67 MHz ( period = 5.357 ns )               ; coding[3] ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 4.648 ns                ;
; N/A   ; 190.22 MHz ( period = 5.257 ns )               ; temp[0]   ; flag      ; clk        ; clk      ; None                        ; None                      ; 4.548 ns                ;
; N/A   ; 190.33 MHz ( period = 5.254 ns )               ; temp[3]   ; coding[3] ; clk        ; clk      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 200.80 MHz ( period = 4.980 ns )               ; temp[2]   ; coding[1] ; clk        ; clk      ; None                        ; None                      ; 4.271 ns                ;
; N/A   ; 200.80 MHz ( period = 4.980 ns )               ; temp[2]   ; coding[0] ; clk        ; clk      ; None                        ; None                      ; 4.271 ns                ;
; N/A   ; 200.80 MHz ( period = 4.980 ns )               ; temp[2]   ; coding[2] ; clk        ; clk      ; None                        ; None                      ; 4.271 ns                ;
; N/A   ; 206.31 MHz ( period = 4.847 ns )               ; temp[1]   ; flag      ; clk        ; clk      ; None                        ; None                      ; 4.138 ns                ;
; N/A   ; 207.30 MHz ( period = 4.824 ns )               ; temp[0]   ; coding[1] ; clk        ; clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A   ; 207.30 MHz ( period = 4.824 ns )               ; temp[0]   ; coding[0] ; clk        ; clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A   ; 207.30 MHz ( period = 4.824 ns )               ; temp[0]   ; coding[2] ; clk        ; clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A   ; 209.25 MHz ( period = 4.779 ns )               ; coding[3] ; flag      ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A   ; 213.17 MHz ( period = 4.691 ns )               ; temp[3]   ; flag      ; clk        ; clk      ; None                        ; None                      ; 3.982 ns                ;
; N/A   ; 216.83 MHz ( period = 4.612 ns )               ; temp[1]   ; coding[1] ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A   ; 216.83 MHz ( period = 4.612 ns )               ; temp[1]   ; coding[0] ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A   ; 216.83 MHz ( period = 4.612 ns )               ; temp[1]   ; coding[2] ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns )               ; now_state ; coding[1] ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns )               ; now_state ; coding[0] ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns )               ; now_state ; coding[2] ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A   ; 222.62 MHz ( period = 4.492 ns )               ; temp[2]   ; flag      ; clk        ; clk      ; None                        ; None                      ; 3.783 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; temp[3]   ; coding[1] ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; temp[3]   ; coding[0] ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; temp[3]   ; coding[2] ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 250.56 MHz ( period = 3.991 ns )               ; coding[0] ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 250.63 MHz ( period = 3.990 ns )               ; coding[0] ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 3.281 ns                ;
; N/A   ; 250.82 MHz ( period = 3.987 ns )               ; coding[0] ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 3.278 ns                ;
; N/A   ; 251.38 MHz ( period = 3.978 ns )               ; coding[0] ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns )               ; coding[2] ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 276.24 MHz ( period = 3.620 ns )               ; coding[2] ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 276.47 MHz ( period = 3.617 ns )               ; coding[2] ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 2.908 ns                ;
; N/A   ; 277.16 MHz ( period = 3.608 ns )               ; coding[2] ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 2.899 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; coding[0] ; flag      ; clk        ; clk      ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state ; temp[2]   ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state ; temp[1]   ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state ; temp[0]   ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state ; temp[3]   ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; coding[2] ; flag      ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; flag      ; now_state ; clk        ; clk      ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state ; now_state ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To        ; To Clock ;
+-------+--------------+------------+-------------+-----------+----------+
; N/A   ; None         ; 4.592 ns   ; codingin[0] ; temp[2]   ; clk      ;
; N/A   ; None         ; 4.591 ns   ; codingin[0] ; temp[1]   ; clk      ;
; N/A   ; None         ; 4.588 ns   ; codingin[0] ; temp[3]   ; clk      ;
; N/A   ; None         ; 4.579 ns   ; codingin[0] ; temp[0]   ; clk      ;
; N/A   ; None         ; 4.286 ns   ; codingin[1] ; temp[2]   ; clk      ;
; N/A   ; None         ; 4.285 ns   ; codingin[1] ; temp[1]   ; clk      ;
; N/A   ; None         ; 4.282 ns   ; codingin[1] ; temp[3]   ; clk      ;
; N/A   ; None         ; 4.273 ns   ; codingin[1] ; temp[0]   ; clk      ;
; N/A   ; None         ; 4.171 ns   ; codingin[3] ; temp[2]   ; clk      ;
; N/A   ; None         ; 4.170 ns   ; codingin[3] ; temp[1]   ; clk      ;
; N/A   ; None         ; 4.167 ns   ; codingin[3] ; temp[3]   ; clk      ;
; N/A   ; None         ; 4.158 ns   ; codingin[3] ; temp[0]   ; clk      ;
; N/A   ; None         ; 4.106 ns   ; codingin[0] ; flag      ; clk      ;
; N/A   ; None         ; 4.019 ns   ; codingin[2] ; temp[2]   ; clk      ;
; N/A   ; None         ; 4.018 ns   ; codingin[2] ; temp[1]   ; clk      ;
; N/A   ; None         ; 4.015 ns   ; codingin[2] ; temp[3]   ; clk      ;
; N/A   ; None         ; 4.006 ns   ; codingin[2] ; temp[0]   ; clk      ;
; N/A   ; None         ; 3.974 ns   ; isout       ; coding[3] ; clk      ;
; N/A   ; None         ; 3.800 ns   ; codingin[1] ; flag      ; clk      ;
; N/A   ; None         ; 3.580 ns   ; codingin[3] ; flag      ; clk      ;
; N/A   ; None         ; 3.428 ns   ; codingin[2] ; flag      ; clk      ;
; N/A   ; None         ; 3.009 ns   ; isout       ; coding[1] ; clk      ;
; N/A   ; None         ; 3.009 ns   ; isout       ; coding[0] ; clk      ;
; N/A   ; None         ; 3.009 ns   ; isout       ; coding[2] ; clk      ;
; N/A   ; None         ; 2.406 ns   ; codingin[0] ; coding[0] ; clk      ;
; N/A   ; None         ; 2.208 ns   ; isout       ; now_state ; clk      ;
; N/A   ; None         ; 1.927 ns   ; codingin[1] ; coding[1] ; clk      ;
; N/A   ; None         ; 1.900 ns   ; codingin[3] ; coding[3] ; clk      ;
; N/A   ; None         ; 1.838 ns   ; codingin[2] ; coding[2] ; clk      ;
+-------+--------------+------------+-------------+-----------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+-----------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To           ; From Clock ;
+-------+--------------+------------+-----------+--------------+------------+
; N/A   ; None         ; 10.917 ns  ; flag      ; outing       ; clk        ;
; N/A   ; None         ; 10.504 ns  ; coding[0] ; outcoding[0] ; clk        ;
; N/A   ; None         ; 9.593 ns   ; coding[2] ; outcoding[2] ; clk        ;
; N/A   ; None         ; 9.133 ns   ; coding[1] ; outcoding[1] ; clk        ;
; N/A   ; None         ; 8.608 ns   ; coding[3] ; outcoding[3] ; clk        ;
+-------+--------------+------------+-----------+--------------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To        ; To Clock ;
+---------------+-------------+-----------+-------------+-----------+----------+
; N/A           ; None        ; -1.284 ns ; codingin[2] ; coding[2] ; clk      ;
; N/A           ; None        ; -1.346 ns ; codingin[3] ; coding[3] ; clk      ;
; N/A           ; None        ; -1.373 ns ; codingin[1] ; coding[1] ; clk      ;
; N/A           ; None        ; -1.654 ns ; isout       ; now_state ; clk      ;
; N/A           ; None        ; -1.852 ns ; codingin[0] ; coding[0] ; clk      ;
; N/A           ; None        ; -2.455 ns ; isout       ; coding[1] ; clk      ;
; N/A           ; None        ; -2.455 ns ; isout       ; coding[0] ; clk      ;
; N/A           ; None        ; -2.455 ns ; isout       ; coding[2] ; clk      ;
; N/A           ; None        ; -2.874 ns ; codingin[2] ; flag      ; clk      ;
; N/A           ; None        ; -3.026 ns ; codingin[3] ; flag      ; clk      ;
; N/A           ; None        ; -3.246 ns ; codingin[1] ; flag      ; clk      ;
; N/A           ; None        ; -3.420 ns ; isout       ; coding[3] ; clk      ;
; N/A           ; None        ; -3.452 ns ; codingin[2] ; temp[0]   ; clk      ;
; N/A           ; None        ; -3.461 ns ; codingin[2] ; temp[3]   ; clk      ;
; N/A           ; None        ; -3.464 ns ; codingin[2] ; temp[1]   ; clk      ;
; N/A           ; None        ; -3.465 ns ; codingin[2] ; temp[2]   ; clk      ;
; N/A           ; None        ; -3.552 ns ; codingin[0] ; flag      ; clk      ;
; N/A           ; None        ; -3.604 ns ; codingin[3] ; temp[0]   ; clk      ;
; N/A           ; None        ; -3.613 ns ; codingin[3] ; temp[3]   ; clk      ;
; N/A           ; None        ; -3.616 ns ; codingin[3] ; temp[1]   ; clk      ;
; N/A           ; None        ; -3.617 ns ; codingin[3] ; temp[2]   ; clk      ;
; N/A           ; None        ; -3.719 ns ; codingin[1] ; temp[0]   ; clk      ;
; N/A           ; None        ; -3.728 ns ; codingin[1] ; temp[3]   ; clk      ;
; N/A           ; None        ; -3.731 ns ; codingin[1] ; temp[1]   ; clk      ;
; N/A           ; None        ; -3.732 ns ; codingin[1] ; temp[2]   ; clk      ;
; N/A           ; None        ; -4.025 ns ; codingin[0] ; temp[0]   ; clk      ;
; N/A           ; None        ; -4.034 ns ; codingin[0] ; temp[3]   ; clk      ;
; N/A           ; None        ; -4.037 ns ; codingin[0] ; temp[1]   ; clk      ;
; N/A           ; None        ; -4.038 ns ; codingin[0] ; temp[2]   ; clk      ;
+---------------+-------------+-----------+-------------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 04 20:52:15 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_st -c key_st
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 151.68 MHz between source register "temp[0]" and destination register "temp[2]" (period= 6.593 ns)
    Info: + Longest register to register delay is 5.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y8_N1; Fanout = 6; REG Node = 'temp[0]'
        Info: 2: + IC(1.921 ns) + CELL(0.740 ns) = 2.661 ns; Loc. = LC_X1_Y8_N4; Fanout = 2; COMB Node = 'flag~0'
        Info: 3: + IC(1.099 ns) + CELL(0.740 ns) = 4.500 ns; Loc. = LC_X2_Y8_N2; Fanout = 4; COMB Node = 'temp[3]~2'
        Info: 4: + IC(0.793 ns) + CELL(0.591 ns) = 5.884 ns; Loc. = LC_X2_Y8_N6; Fanout = 4; REG Node = 'temp[2]'
        Info: Total cell delay = 2.071 ns ( 35.20 % )
        Info: Total interconnect delay = 3.813 ns ( 64.80 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y8_N6; Fanout = 4; REG Node = 'temp[2]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y8_N1; Fanout = 6; REG Node = 'temp[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "temp[2]" (data pin = "codingin[0]", clock pin = "clk") is 4.592 ns
    Info: + Longest pin to register delay is 8.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'codingin[0]'
        Info: 2: + IC(3.345 ns) + CELL(0.914 ns) = 5.391 ns; Loc. = LC_X2_Y8_N5; Fanout = 2; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.792 ns) + CELL(0.511 ns) = 6.694 ns; Loc. = LC_X2_Y8_N2; Fanout = 4; COMB Node = 'temp[3]~2'
        Info: 4: + IC(0.793 ns) + CELL(0.591 ns) = 8.078 ns; Loc. = LC_X2_Y8_N6; Fanout = 4; REG Node = 'temp[2]'
        Info: Total cell delay = 3.148 ns ( 38.97 % )
        Info: Total interconnect delay = 4.930 ns ( 61.03 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y8_N6; Fanout = 4; REG Node = 'temp[2]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk" to destination pin "outing" through register "flag" is 10.917 ns
    Info: + Longest clock path from clock "clk" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y8_N6; Fanout = 2; REG Node = 'flag'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N6; Fanout = 2; REG Node = 'flag'
        Info: 2: + IC(4.400 ns) + CELL(2.322 ns) = 6.722 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'outing'
        Info: Total cell delay = 2.322 ns ( 34.54 % )
        Info: Total interconnect delay = 4.400 ns ( 65.46 % )
Info: th for register "coding[2]" (data pin = "codingin[2]", clock pin = "clk") is -1.284 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y8_N8; Fanout = 2; REG Node = 'coding[2]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.324 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'codingin[2]'
        Info: 2: + IC(3.912 ns) + CELL(0.280 ns) = 5.324 ns; Loc. = LC_X2_Y8_N8; Fanout = 2; REG Node = 'coding[2]'
        Info: Total cell delay = 1.412 ns ( 26.52 % )
        Info: Total interconnect delay = 3.912 ns ( 73.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Nov 04 20:52:15 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


