[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2018-12-19 12:27:40","objective":"1. Concurrent Code \n2. Sequential Code\n3. Signal and Variable\n4. Package and Component\n5. Simulation with Testbench\n6. Design of State Machines\n7. Design of Altera Qsys and NIOS-SoC\n8. Serial Parallel Multiplier System\n9. Parallel Multiplier System\n10. Multiply-Accumulate System\n11. FIR Digital Filter\n12. Introduction to Neural Networks","schedule":"Week- 1  No Class (2/20)\nWeek- 2  Introduction to Digital System Design (2/27)\nWeek- 3  Concurrent Code and Devices Design (3/6)\nWeek- 4  Simulation with VHDL Testbench (3/13) \nWeek- 5  Testing with Pattern Generator and Digital Analyzer(3/20) \nWeek- 6  Sequential Code and Devices Design(3/27) \nWeek- 7  Signal and Variables (4/3 )\nWeek- 8  Package and Component for System design(4/10) \nWeek- 9　　Function and Procedure in System Design(4/17)　　\nWeek- 10 Mid Term Test (4/24)  \nWeek- 11 Design with State Machines (5/1)\nWeek- 12 Design of Altera Qsys and NIOS-SoC (5/8) \nWeek- 13 Design of Altera Qsys and NIOS-SoC (5/15)\nWeek- 14 Serial Parallel Multiplier System (5/22)\nWeek- 15 Parallel Multiplier System (5/29)  \nWeek- 16 Multiply-Accumulate System (6/5)  \nWeek- 17 FIR Digital Filter (6/12)      \nWeek- 18 Final Test (6/19)","scorePolicy":"1. Two Quizes　　    20%\n2. Mid term test　　20%\n3. Final test　　    20%\n4. Home works　　40%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Finite State Machine in Hardware\n       Volnei A.pedroni / The MIT Press 　　2013　　　　\n3. Reference Book: Digital System Design Using Verilog\n       Charles Roth / CENGAGE Learning　　　　2016\n4. Lab Book: iLAB-FPGA 數位系統設計摸擬測試與硬體除錯\n       陳雲潮 / 東華書局　　　　　　　　    2016","foreignLanguageTextbooks":true}]
