Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Mar  6 14:04:05 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.029ns  (logic 5.713ns (43.849%)  route 7.316ns (56.151%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.323 r  io_led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.806     5.129    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I2_O)        0.152     5.281 r  io_led_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.499     6.781    io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.326     7.107 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.421     9.528    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    13.029 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.029    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.721ns  (logic 5.967ns (46.909%)  route 6.753ns (53.091%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.323 r  io_led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.806     5.129    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I2_O)        0.152     5.281 r  io_led_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.499     6.781    io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I2_O)        0.352     7.133 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.992    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.729    12.721 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.721    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.482ns  (logic 5.715ns (45.788%)  route 6.767ns (54.212%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.323 r  io_led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.806     5.129    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I2_O)        0.152     5.281 r  io_led_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.695     5.976    io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X64Y71         LUT3 (Prop_lut3_I2_O)        0.326     6.302 r  io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.677     8.979    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.482 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.482    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 5.412ns (51.682%)  route 5.059ns (48.318%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.323 r  io_led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.806     5.129    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I3_O)        0.124     5.253 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.918    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    10.471 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.471    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 5.402ns (51.629%)  route 5.062ns (48.371%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.323 r  io_led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.805     5.128    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.124     5.252 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.920    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    10.464 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.464    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 5.521ns (55.671%)  route 4.396ns (44.329%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.786     4.199    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I3_O)        0.150     4.349 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.808     6.156    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.761     9.917 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.917    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 5.284ns (54.235%)  route 4.459ns (45.765%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124     3.413 r  io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.791     4.204    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I2_O)        0.124     4.328 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.193    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550     9.743 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.743    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 5.389ns (58.250%)  route 3.863ns (41.750%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.803     3.289    io_dip_IBUF[16]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.152     3.441 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.501    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.751     9.252 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.252    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 5.357ns (59.950%)  route 3.578ns (40.050%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           1.483     2.953    io_dip_IBUF[1]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.152     3.105 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.096     5.201    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.734     8.935 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.935    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 5.158ns (58.217%)  route 3.702ns (41.783%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.802     3.288    io_dip_IBUF[16]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124     3.412 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.900     5.312    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547     8.860 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.860    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.562ns (67.078%)  route 0.767ns (32.922%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=2, routed)           0.435     0.698    io_dip_IBUF[13]
    SLICE_X65Y79         LUT5 (Prop_lut5_I0_O)        0.045     0.743 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.074    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.328 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.328    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.552ns (65.465%)  route 0.819ns (34.535%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=3, routed)           0.482     0.744    io_dip_IBUF[12]
    SLICE_X65Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.789 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.125    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.370 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.370    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.623ns (66.692%)  route 0.811ns (33.308%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=2, routed)           0.322     0.585    io_dip_IBUF[9]
    SLICE_X65Y77         LUT5 (Prop_lut5_I0_O)        0.048     0.633 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.489     1.122    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.312     2.434 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.434    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.567ns (64.106%)  route 0.877ns (35.894%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_dip_IBUF[10]_inst/O
                         net (fo=3, routed)           0.473     0.745    io_dip_IBUF[10]
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.790 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.194    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     2.444 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.444    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.641ns (66.712%)  route 0.819ns (33.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_dip_IBUF[10]_inst/O
                         net (fo=3, routed)           0.420     0.692    io_dip_IBUF[10]
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.048     0.740 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.138    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.321     2.459 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.459    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.535ns (61.802%)  route 0.949ns (38.198%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           0.500     0.742    io_dip_IBUF[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.787 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.449     1.235    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.484 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.484    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.621ns (61.965%)  route 0.995ns (38.035%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.581     0.867    io_dip_IBUF[6]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.043     0.910 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.325    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.292     2.616 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.616    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.584ns (60.398%)  route 1.039ns (39.602%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           0.500     0.742    io_dip_IBUF[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I1_O)        0.049     0.791 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.329    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.294     2.623 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.623    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.533ns (55.581%)  route 1.225ns (44.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.581     0.867    io_dip_IBUF[6]
    SLICE_X64Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.912 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.644     1.557    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.759 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.759    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





