set ::env(PROJECT_NAME) cf_cordic
set ::env(DESIGN_TOP) cf_cordic_v_32_32_32
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/cf_cordic/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/cf_cordic/rtl/cf_cordic_v_32_32_32.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
