<!doctype html><html lang=en-us><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="IE=edge"><style type=text/css>body{font-family:monospace}</style><title>FPGA设计流程与EDA工具架构解析——以Vivado为例</title><link href="https://fonts.googleapis.com/css2?family=Noto+Sans+SC:wght@400;700&display=swap" rel=stylesheet><link rel=stylesheet href=/css/style.css></head><body><header>===================<br>== <a href=https://lxulxu.github.io/>lxulxu's blog</a> ==<br>===================<div style=float:right>Hello there</div><br><p><nav><a href=/><b>Start</b></a>.
<a href=/posts/><b>Posts</b></a>.
<a href=/categories/><b>Categories</b></a>.
<a href=/tags/><b>Tags</b></a>.
<a href=/about/><b>About</b></a>.</nav></p></header><main><article><h1>FPGA设计流程与EDA工具架构解析——以Vivado为例</h1><b><time>04.03.2025 00:00</time></b>
<a href=/tags/eda>eda</a>
<a href=/tags/xilinx>Xilinx</a><div><h2 id=fpga设计流程概览>FPGA设计流程概览</h2><p>FPGA设计遵循一个由上至下的流程，主要包括以下阶段：</p><ol><li><strong>功能设计/RTL</strong>：使用HDL(Verilog/VHDL)编写代码，进行功能仿真验证</li><li><strong>逻辑综合</strong>：RTL转换为门级网表，进行逻辑优化</li><li><strong>物理设计</strong>：包括布局（确定各单元具体位置）和布线（实现单元间互连）</li><li><strong>物理验证</strong>：设计规则检查、时序分析、功耗评估</li><li><strong>比特流生成</strong>：生成FPGA配置文件</li><li><strong>硬件配置与调试</strong>：将设计烧录到FPGA并进行系统测试</li></ol><p>一个典型的Vivado项目管理tcl脚本示例：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 1</span><span><span style=color:#928374;font-style:italic># 创建并配置项目
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 2</span><span><span style=color:#928374;font-style:italic></span>create_project myproject .<span style=color:#fe8019>/</span>myproject <span style=color:#fe8019>-</span>part xc7a100tcsg324-1
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 3</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 4</span><span><span style=color:#928374;font-style:italic># 添加设计文件
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 5</span><span><span style=color:#928374;font-style:italic></span>add_files <span style=color:#fe8019>-</span>fileset sources_1 .<span style=color:#fe8019>/</span>src<span style=color:#fe8019>/</span>design<span style=color:#fe8019>/</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 6</span><span>add_files <span style=color:#fe8019>-</span>fileset constrs_1 .<span style=color:#fe8019>/</span>src<span style=color:#fe8019>/</span>constraints<span style=color:#fe8019>/</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 7</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 8</span><span><span style=color:#928374;font-style:italic># 设置顶层模块
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 9</span><span><span style=color:#928374;font-style:italic></span>set_property top top_module <span style=color:#fe8019>[</span>current_fileset<span style=color:#fe8019>]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">10</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">11</span><span><span style=color:#928374;font-style:italic># 创建综合运行
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">12</span><span><span style=color:#928374;font-style:italic></span>create_run <span style=color:#fe8019>-</span>flow <span style=color:#fe8019>{</span>Vivado Synthesis <span style=color:#d3869b>2022</span><span style=color:#fe8019>}</span> synth_1
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">13</span><span>set_property strategy <span style=color:#b8bb26>&#34;Flow_PerfOptimized_high&#34;</span> <span style=color:#fe8019>[</span>get_runs synth_1<span style=color:#fe8019>]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">14</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">15</span><span><span style=color:#928374;font-style:italic># 创建实现运行
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">16</span><span><span style=color:#928374;font-style:italic></span>create_run <span style=color:#fe8019>-</span>flow <span style=color:#fe8019>{</span>Vivado Implementation <span style=color:#d3869b>2022</span><span style=color:#fe8019>}</span> <span style=color:#fe8019>-</span>parent_run synth_1 impl_1
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">17</span><span>set_property strategy <span style=color:#b8bb26>&#34;Performance_Explore&#34;</span> <span style=color:#fe8019>[</span>get_runs impl_1<span style=color:#fe8019>]</span>
</span></span></code></pre></div><h2 id=核心功能模块>核心功能模块</h2><h3 id=逻辑综合模块>逻辑综合模块</h3><p>将RTL代码转换为适合目标FPGA架构的门级网表，主要包括三个子功能：</p><ul><li><p><strong>前端解析</strong>：读取RTL源代码(Verilog/VHDL)并将其转换为综合工具的内部数据结构。</p></li><li><p><strong>逻辑优化</strong>：对前端解析生成的电路表示进行一系列变换，以提高设计的性能、减少资源使用或降低功耗。</p></li><li><p><strong>技术映射</strong>：将优化后的逻辑网表转换为目标FPGA架构的基本构建单元，映射到查找表(LUT)、触发器(FF)、数字信号处理块(DSP)、嵌入式存储器(BRAM)等FPGA特定资源上。</p></li></ul><p><figure><img src="https://raw.githubusercontent.com/lxulxu/lxulxu.github.io/master/assets/images/Y2025Q1/1.png?raw=true" alt=1></figure></p><h3 id=物理设计模块>物理设计模块</h3><p>将逻辑网表转换为实际物理实现。</p><h4 id=布局>布局</h4><p>决定逻辑单元在FPGA上的精确位置，根据连接关系、时序要求和物理约束，为每个逻辑单元分配最优位置。</p><p><figure><img src="https://raw.githubusercontent.com/lxulxu/lxulxu.github.io/master/assets/images/Y2025Q1/3.jpg?raw=true" alt=3></figure></p><h4 id=布线>布线</h4><p>将所有逻辑单元按照网表连接起来，决定信号在FPGA内部的实际传输路径。这一阶段需要解决资源竞争、信号延迟和拥塞问题，确保设计满足时序要求。</p><p><figure><img src="https://raw.githubusercontent.com/lxulxu/lxulxu.github.io/master/assets/images/Y2025Q1/2.png?raw=true" alt=3></figure></p><h3 id=分析与验证模块>分析与验证模块</h3><p>负责确保设计满足所有功能和性能要求，验证时序性能、功耗特性和物理实现正确性。</p><ul><li><strong>静态时序分析(STA)</strong>：验证设计是否满足时序要求</li><li><strong>功耗分析</strong>：评估设计在各种工作条件下的功耗性能</li><li><strong>形式验证</strong>：确保设计的逻辑正确性，验证设计流程各阶段的逻辑等价性</li><li><strong>物理验证</strong>：确保设计满足FPGA的物理实现规则，避免资源冲突和不合规的结构</li></ul><h2 id=eda模块间数据交互>EDA模块间数据交互</h2><p>以Vivado为例，EDA工具内部使用多种数据结构进行模块间交互：</p><h3 id=内部数据结构>内部数据结构</h3><p><strong>设计数据库</strong>：包含设计网表存储、约束数据库、属性数据库</p><p><strong>物理数据</strong>：包含布局信息、布线数据库、资源分配表</p><p><strong>时序数据</strong>：包含时序图、延迟计算模型、时序约束数据库</p><h3 id=设计流程中的数据流动>设计流程中的数据流动</h3><p><figure><img src="https://raw.githubusercontent.com/lxulxu/lxulxu.github.io/master/assets/images/Y2025Q1/4.png?raw=true" alt=4></figure></p><p>设计流程中的关键转换点：</p><table><thead><tr><th>转换点</th><th>输入文件</th><th>输出文件</th><th>Vivado命令/工具</th></tr></thead><tbody><tr><td>RTL→综合</td><td>.v/.vhd/.sv</td><td>.dcp(综合检查点)</td><td>synth_design</td></tr><tr><td>综合→实现</td><td>.dcp(综合)</td><td>.dcp(实现)</td><td>place_design, route_design</td></tr><tr><td>实现→比特流</td><td>.dcp(实现)</td><td>.bit/.bin</td><td>write_bitstream</td></tr><tr><td>比特流→硬件</td><td>.bit/.bin</td><td>FPGA配置</td><td>program_hw_devices</td></tr></tbody></table><h2 id=设计文件格式详解>设计文件格式详解</h2><p>Vivado设计流程中涉及多种文件格式，每种文件在设计流程中扮演特定角色：</p><h3 id=设计输入文件>设计输入文件</h3><h4 id=rtl源文件>RTL源文件</h4><ul><li><strong>Verilog/SystemVerilog</strong>:<ul><li><code>.v</code> - Verilog设计文件</li><li><code>.sv</code> - SystemVerilog设计文件</li><li><code>.vh</code> - Verilog头文件</li></ul></li><li><strong>VHDL</strong>:<ul><li><code>.vhd</code> - VHDL设计文件</li><li><code>.vhi</code> - VHDL包和组件声明</li></ul></li></ul><p>Verilog源文件示例：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 1</span><span><span style=color:#928374;font-style:italic>// 计数器模块示例
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 2</span><span><span style=color:#928374;font-style:italic></span><span style=color:#fe8019>module</span> counter #(
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 3</span><span>    <span style=color:#fe8019>parameter</span> WIDTH <span style=color:#fe8019>=</span> <span style=color:#d3869b>8</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 4</span><span>)(
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 5</span><span>    <span style=color:#fe8019>input</span> <span style=color:#fabd2f>wire</span> clk,
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 6</span><span>    <span style=color:#fe8019>input</span> <span style=color:#fabd2f>wire</span> rst_n,
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 7</span><span>    <span style=color:#fe8019>output</span> <span style=color:#fabd2f>reg</span> [WIDTH<span style=color:#fe8019>-</span><span style=color:#d3869b>1</span><span style=color:#fe8019>:</span><span style=color:#d3869b>0</span>] count
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 8</span><span>);
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 9</span><span>    <span style=color:#fe8019>always</span> @(<span style=color:#fe8019>posedge</span> clk <span style=color:#fe8019>or</span> <span style=color:#fe8019>negedge</span> rst_n) <span style=color:#fe8019>begin</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">10</span><span>        <span style=color:#fe8019>if</span> (<span style=color:#fe8019>!</span>rst_n)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">11</span><span>            count <span style=color:#fe8019>&lt;=</span> {WIDTH{<span style=color:#d3869b>1</span><span style=color:#d3869b>&#39;b0</span>}};
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">12</span><span>        <span style=color:#fe8019>else</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">13</span><span>            count <span style=color:#fe8019>&lt;=</span> count <span style=color:#fe8019>+</span> <span style=color:#d3869b>1</span><span style=color:#d3869b>&#39;b1</span>;
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">14</span><span>    <span style=color:#fe8019>end</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">15</span><span><span style=color:#fe8019>endmodule</span>
</span></span></code></pre></div><h4 id=约束文件>约束文件</h4><ul><li><code>.xdc</code> - Xilinx设计约束文件，包含物理位置约束、时序约束、IO标准定义、时钟定义等</li></ul><p>示例：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 1</span><span><span style=color:#928374;font-style:italic># 时钟约束
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 2</span><span><span style=color:#928374;font-style:italic></span>create_clock <span style=color:#fe8019>-</span>period <span style=color:#d3869b>10.000</span> <span style=color:#fe8019>-</span>name sys_clk_pin <span style=color:#fe8019>-</span>waveform <span style=color:#fe8019>{</span>0.000 <span style=color:#d3869b>5.000</span><span style=color:#fe8019>}</span> <span style=color:#fe8019>[</span>get_ports clk<span style=color:#fe8019>]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 3</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 4</span><span><span style=color:#928374;font-style:italic># IO引脚分配
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 5</span><span><span style=color:#928374;font-style:italic></span>set_property PACKAGE_PIN W5 <span style=color:#fe8019>[</span>get_ports clk<span style=color:#fe8019>]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 6</span><span>set_property IOSTANDARD LVCMOS33 <span style=color:#fe8019>[</span>get_ports clk<span style=color:#fe8019>]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 7</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 8</span><span><span style=color:#928374;font-style:italic># 位置约束
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 9</span><span><span style=color:#928374;font-style:italic></span>set_property LOC SLICE_X0Y0 <span style=color:#fe8019>[</span>get_cells counter_reg<span style=color:#fe8019>[</span>0<span style=color:#fe8019>]]</span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">10</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">11</span><span><span style=color:#928374;font-style:italic># 时序路径组
</span></span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">12</span><span><span style=color:#928374;font-style:italic></span>set_false_path <span style=color:#fe8019>-</span>from <span style=color:#fe8019>[</span>get_clocks clk_slow<span style=color:#fe8019>]</span> <span style=color:#fe8019>-</span>to <span style=color:#fe8019>[</span>get_clocks clk_fast<span style=color:#fe8019>]</span>
</span></span></code></pre></div><h4 id=ip相关文件>IP相关文件</h4><ul><li><code>.xci</code> - IP核配置文件</li><li><code>.xco</code> - IP核定制文件</li><li><code>.mif</code>/<code>.coe</code> - 存储器初始化文件</li></ul><h3 id=综合阶段文件>综合阶段文件</h3><h4 id=综合前文件>综合前文件</h4><ul><li><code>.prj</code> - 项目文件，列出所有源文件</li><li><code>.tcl</code> - Tcl脚本文件，控制综合流程</li><li><code>.xpr</code> - Vivado项目文件，包含项目配置</li></ul><p>项目文件组织：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">1</span><span>project_1/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">2</span><span>├── project_1.cache/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">3</span><span>├── project_1.hw/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">4</span><span>├── project_1.ip_user_files/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">5</span><span>├── project_1.runs/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">6</span><span>├── project_1.srcs/
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">7</span><span>└── project_1.xpr
</span></span></code></pre></div><h4 id=综合后文件>综合后文件</h4><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">1</span><span>源文件(.v/.vhd) → 综合工具
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">2</span><span>                  ↓
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">3</span><span>   检查点文件(.dcp) ← 可重新加载的数据点
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">4</span><span>                  ↓
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">5</span><span>      网表文件(.edf)
</span></span></code></pre></div><ul><li><code>.dcp</code> - 保存综合后的设计状态，包含网表和约束信息，可用于增量设计</li><li><code>.edf/.edif</code> - 综合后的网表表示，可与第三方工具交互的标准格式，包含逻辑单元和连接关系</li></ul><h3 id=实现阶段文件>实现阶段文件</h3><h4 id=布局布线文件>布局布线文件</h4><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">1</span><span>综合网表(.dcp) + 约束(.xdc) → 
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">2</span><span>                              ↓
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">3</span><span>               实现检查点(.dcp) ← 关键数据点
</span></span></code></pre></div><ul><li><code>.dcp</code> - 保存布局布线后的设计状态，可用于增量设计和ECO</li><li><code>.xdef</code> - Xilinx设计交换格式，主要用于Xilinx工具内部，包含详细的布局布线信息</li></ul><h4 id=时序报告文件>时序报告文件</h4><ul><li><code>.rpt</code> - 文本格式报告文件</li><li><code>.rpx</code> - Vivado原生报告文件</li></ul><p>内容示例：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 1</span><span>Clock Summary
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 2</span><span>  Clock Source                         Period (ns)  Waveform (ns)    Attributes   Uncertainty (ns)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 3</span><span>  ---------------                      ------------  ---------------  -----------  --------------
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 4</span><span>  clk                                  10.000       {0.000 5.000}    {P}          0.100
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 5</span><span>
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 6</span><span>Timing Path Analysis
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 7</span><span>Path Type: Setup (Max at Slow Process Corner)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 8</span><span>From: reg1/C
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 9</span><span>To: reg2/D
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">10</span><span>Path Group: clk
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">11</span><span>Path Type: max
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">12</span><span>Requirement: 10.000ns
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">13</span><span>Data Path Delay: 4.326ns (Logic: 1.742ns, Net: 2.584ns)
</span></span></code></pre></div><h3 id=生成与调试文件>生成与调试文件</h3><h4 id=比特流文件>比特流文件</h4><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">1</span><span>实现结果(.dcp) → 
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">2</span><span>                 ↓
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">3</span><span>     比特流文件(.bit) ← 关键数据点
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">4</span><span>                 ↓
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">5</span><span>      存储格式(.mcs/.bin)
</span></span></code></pre></div><ul><li><code>.bit</code> - 比特流文件，包含FPGA配置数据和完整实现信息</li><li><code>.mcs</code>/<code>.bin</code> - 存储器格式，<code>.bin</code>用于JTAG编程，<code>.mcs</code>用于Flash编程</li></ul><h4 id=仿真与调试文件>仿真与调试文件</h4><ul><li><code>.tb.v</code>/<code>.tb.sv</code> - 测试台文件</li><li><code>.wcfg</code> - 波形配置文件</li><li><code>.wdb</code> - 波形数据库</li><li><code>.ltx</code> - 逻辑分析器文件</li><li><code>.sdf</code> - 标准延迟格式文件，包含详细时序延迟信息，用于门级时序仿真</li></ul><p>SDF文件示例片段：</p><div class=highlight><pre tabindex=0 style=color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 1</span><span>(DELAYFILE
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 2</span><span>  (SDFVERSION &#34;3.0&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 3</span><span>  (DESIGN &#34;counter&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 4</span><span>  (DATE &#34;Wed Jun 28 12:00:00 2023&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 5</span><span>  (VENDOR &#34;Xilinx&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 6</span><span>  (PROGRAM &#34;Vivado&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 7</span><span>  (VERSION &#34;2022.2&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 8</span><span>  (DIVIDER /)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59"> 9</span><span>  (CELL
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">10</span><span>    (CELLTYPE &#34;FDRE&#34;)
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">11</span><span>    (INSTANCE counter_reg\[0\])
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">12</span><span>    (DELAY
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">13</span><span>      (ABSOLUTE
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">14</span><span>        (IOPATH C Q (0.282:0.348:0.414) (0.282:0.348:0.414))
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">15</span><span>      )
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">16</span><span>    )
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">17</span><span>  )
</span></span><span style=display:flex><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#756d59">18</span><span>)
</span></span></code></pre></div><h3 id=其他文件格式>其他文件格式</h3><ul><li><code>.twx</code> - 时序交叉限制文件（XML格式）</li></ul><ul><li><code>.pdi</code> - 可部分可重构设计接口文件（用于动态部分重构）</li><li><code>.ll</code> - 逻辑位置文件</li><li><code>.xpe</code> - Xilinx功耗估算文件</li><li><code>.svf</code> - 串行向量格式（用于JTAG编程）</li></ul></div></article></main><aside><div><div><h3>LATEST POSTS</h3></div><div><ul><li><a href=/posts/y2025q3-media-summary/>Y2025Q3 影视音总结</a></li><li><a href=/posts/y2025q2-media-summary/>Y2025Q2 影视音总结</a></li><li><a href=/posts/eda-tool-functionality-modules/>FPGA设计流程与EDA工具架构解析——以Vivado为例</a></li><li><a href=/posts/y2025q1-media-summary/>Y2025Q1 影视音总结</a></li><li><a href=/posts/dfx_key_concepts_and_rules/>DFX中的关键概念与规则</a></li></ul></div></div></aside><footer><p>&copy; 2025 <a href=https://lxulxu.github.io/><b>lxulxu's blog</b></a>.
<a href=https://github.com/lxulxu><b>Github</b></a>.
<a href=https://space.bilibili.com/7739434><b>Bilibili</b></a>.</p></footer></body></html>