{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730904033369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730904033372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 15:40:33 2024 " "Processing started: Wed Nov  6 15:40:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730904033372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904033372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labo3 -c labo3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off labo3 -c labo3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904033372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730904033711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730904033711 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "newmodel.qsys " "Elaborating Platform Designer system entity \"newmodel.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904044417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:49 Progress: Loading quartus/newmodel.qsys " "2024.11.06.15:40:49 Progress: Loading quartus/newmodel.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904049436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:49 Progress: Reading input file " "2024.11.06.15:40:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904049818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:49 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2024.11.06.15:40:49 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904049942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Parameterizing module CPU " "2024.11.06.15:40:51 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Adding DMA_controller_0 \[DMA_controller 1.0\] " "2024.11.06.15:40:51 Progress: Adding DMA_controller_0 \[DMA_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Parameterizing module DMA_controller_0 " "2024.11.06.15:40:51 Progress: Parameterizing module DMA_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Adding GPIO_controller_0 \[GPIO_controller 1.0\] " "2024.11.06.15:40:51 Progress: Adding GPIO_controller_0 \[GPIO_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Parameterizing module GPIO_controller_0 " "2024.11.06.15:40:51 Progress: Parameterizing module GPIO_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2024.11.06.15:40:51 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Parameterizing module SDRAM_controller " "2024.11.06.15:40:51 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.11.06.15:40:51 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Parameterizing module clk_0 " "2024.11.06.15:40:51 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.11.06.15:40:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904051999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Parameterizing module jtag_uart_0 " "2024.11.06.15:40:52 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.11.06.15:40:52 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Parameterizing module sys_sdram_pll_0 " "2024.11.06.15:40:52 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.11.06.15:40:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Parameterizing module sysid_qsys_0 " "2024.11.06.15:40:52 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.11.06.15:40:52 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Parameterizing module timer_0 " "2024.11.06.15:40:52 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Building connections " "2024.11.06.15:40:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Parameterizing connections " "2024.11.06.15:40:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Validating " "2024.11.06.15:40:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.15:40:52 Progress: Done reading input file " "2024.11.06.15:40:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904052866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Newmodel.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904053303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Newmodel.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904053303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel.sys_sdram_pll_0: Refclk Freq: 50.0 " "Newmodel.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904053303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Newmodel.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904053303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Newmodel.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904053304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel: Generating newmodel \"newmodel\" for QUARTUS_SYNTH " "Newmodel: Generating newmodel \"newmodel\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904054136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"newmodel\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"newmodel\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_controller_0: \"newmodel\" instantiated DMA_controller \"DMA_controller_0\" " "DMA_controller_0: \"newmodel\" instantiated DMA_controller \"DMA_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO_controller_0: \"newmodel\" instantiated GPIO_controller \"GPIO_controller_0\" " "GPIO_controller_0: \"newmodel\" instantiated GPIO_controller \"GPIO_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'newmodel_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'newmodel_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=newmodel_SDRAM_controller --dir=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen//newmodel_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=newmodel_SDRAM_controller --dir=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0004_SDRAM_controller_gen//newmodel_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'newmodel_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'newmodel_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"newmodel\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"newmodel\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'newmodel_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'newmodel_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=newmodel_jtag_uart_0 --dir=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen//newmodel_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=newmodel_jtag_uart_0 --dir=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0005_jtag_uart_0_gen//newmodel_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'newmodel_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'newmodel_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"newmodel\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"newmodel\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"newmodel\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"newmodel\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"newmodel\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"newmodel\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'newmodel_timer_0' " "Timer_0: Starting RTL generation for module 'newmodel_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=newmodel_timer_0 --dir=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen//newmodel_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=newmodel_timer_0 --dir=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0033_9066572807055954585.dir/0007_timer_0_gen//newmodel_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'newmodel_timer_0' " "Timer_0: Done RTL generation for module 'newmodel_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"newmodel\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"newmodel\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904058950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904059957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"newmodel\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"newmodel\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"newmodel\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"newmodel\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"newmodel\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"newmodel\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'newmodel_CPU_cpu' " "Cpu: Starting RTL generation for module 'newmodel_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=newmodel_CPU_cpu --dir=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen//newmodel_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=newmodel_CPU_cpu --dir=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0033_9066572807055954585.dir/0010_cpu_gen//newmodel_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904060680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*) Starting Nios II generation " "Cpu: # 2024.11.06 15:41:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   Checking for plaintext license. " "Cpu: # 2024.11.06 15:41:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.06 15:41:01 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.06 15:41:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.06 15:41:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   Plaintext license not found. " "Cpu: # 2024.11.06 15:41:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:01 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.06 15:41:01 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.06 15:41:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.06 15:41:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.06 15:41:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.06 15:41:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.06 15:41:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)   Creating all objects for CPU " "Cpu: # 2024.11.06 15:41:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)     Testbench " "Cpu: # 2024.11.06 15:41:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)     Instruction decoding " "Cpu: # 2024.11.06 15:41:02 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)       Instruction fields " "Cpu: # 2024.11.06 15:41:02 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:02 (*)       Instruction decodes " "Cpu: # 2024.11.06 15:41:02 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.06 15:41:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:03 (*)       Instruction controls " "Cpu: # 2024.11.06 15:41:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:03 (*)     Pipeline frontend " "Cpu: # 2024.11.06 15:41:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:03 (*)     Pipeline backend " "Cpu: # 2024.11.06 15:41:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:05 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.06 15:41:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:07 (*)   Creating encrypted RTL " "Cpu: # 2024.11.06 15:41:07 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 15:41:08 (*) Done Nios II generation " "Cpu: # 2024.11.06 15:41:08 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'newmodel_CPU_cpu' " "Cpu: Done RTL generation for module 'newmodel_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_controller_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_controller_0_avalon_master_translator\" " "DMA_controller_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"DMA_controller_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DMA_controller_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_controller_0_avalon_master_agent\" " "DMA_controller_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"DMA_controller_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Newmodel: Done \"newmodel\" with 45 modules, 72 files " "Newmodel: Done \"newmodel\" with 45 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904068530 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "newmodel.qsys " "Finished elaborating Platform Designer system entity \"newmodel.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904069448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labo3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labo3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 labo3 " "Found entity 1: labo3" {  } { { "labo3.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus/labo3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904069619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904069619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/newmodel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/newmodel.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel " "Found entity 1: newmodel" {  } { { "db/ip/newmodel/newmodel.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904069622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904069622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD_ctrl-rtl " "Found design unit 1: DMA_LCD_ctrl-rtl" {  } { { "db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070036 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD_ctrl " "Found entity 1: DMA_LCD_ctrl" {  } { { "db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/DMA_LCD_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/newmodel/submodules/GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/newmodel/submodules/altera_default_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/newmodel/submodules/altera_incr_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/newmodel/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070044 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070048 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070048 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070048 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070048 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/newmodel/submodules/altera_merlin_master_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/newmodel/submodules/altera_merlin_master_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070058 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/newmodel/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/newmodel/submodules/altera_reset_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/newmodel/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/newmodel/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/newmodel/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/newmodel/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU " "Found entity 1: newmodel_CPU" {  } { { "db/ip/newmodel/submodules/newmodel_CPU.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_ic_data_module " "Found entity 1: newmodel_CPU_cpu_ic_data_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_CPU_cpu_ic_tag_module " "Found entity 2: newmodel_CPU_cpu_ic_tag_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "3 newmodel_CPU_cpu_bht_module " "Found entity 3: newmodel_CPU_cpu_bht_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "4 newmodel_CPU_cpu_register_bank_a_module " "Found entity 4: newmodel_CPU_cpu_register_bank_a_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "5 newmodel_CPU_cpu_register_bank_b_module " "Found entity 5: newmodel_CPU_cpu_register_bank_b_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "6 newmodel_CPU_cpu_dc_tag_module " "Found entity 6: newmodel_CPU_cpu_dc_tag_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "7 newmodel_CPU_cpu_dc_data_module " "Found entity 7: newmodel_CPU_cpu_dc_data_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "8 newmodel_CPU_cpu_dc_victim_module " "Found entity 8: newmodel_CPU_cpu_dc_victim_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "9 newmodel_CPU_cpu_nios2_oci_debug " "Found entity 9: newmodel_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "10 newmodel_CPU_cpu_nios2_oci_break " "Found entity 10: newmodel_CPU_cpu_nios2_oci_break" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "11 newmodel_CPU_cpu_nios2_oci_xbrk " "Found entity 11: newmodel_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "12 newmodel_CPU_cpu_nios2_oci_dbrk " "Found entity 12: newmodel_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "13 newmodel_CPU_cpu_nios2_oci_itrace " "Found entity 13: newmodel_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "14 newmodel_CPU_cpu_nios2_oci_td_mode " "Found entity 14: newmodel_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "15 newmodel_CPU_cpu_nios2_oci_dtrace " "Found entity 15: newmodel_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "16 newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "17 newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "18 newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "19 newmodel_CPU_cpu_nios2_oci_fifo " "Found entity 19: newmodel_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "20 newmodel_CPU_cpu_nios2_oci_pib " "Found entity 20: newmodel_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "21 newmodel_CPU_cpu_nios2_oci_im " "Found entity 21: newmodel_CPU_cpu_nios2_oci_im" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "22 newmodel_CPU_cpu_nios2_performance_monitors " "Found entity 22: newmodel_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "23 newmodel_CPU_cpu_nios2_avalon_reg " "Found entity 23: newmodel_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "24 newmodel_CPU_cpu_ociram_sp_ram_module " "Found entity 24: newmodel_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "25 newmodel_CPU_cpu_nios2_ocimem " "Found entity 25: newmodel_CPU_cpu_nios2_ocimem" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "26 newmodel_CPU_cpu_nios2_oci " "Found entity 26: newmodel_CPU_cpu_nios2_oci" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""} { "Info" "ISGN_ENTITY_NAME" "27 newmodel_CPU_cpu " "Found entity 27: newmodel_CPU_cpu" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_debug_slave_sysclk " "Found entity 1: newmodel_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_debug_slave_tck " "Found entity 1: newmodel_CPU_cpu_debug_slave_tck" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_debug_slave_wrapper " "Found entity 1: newmodel_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_mult_cell " "Found entity 1: newmodel_CPU_cpu_mult_cell" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_CPU_cpu_test_bench " "Found entity 1: newmodel_CPU_cpu_test_bench" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_SDRAM_controller_input_efifo_module " "Found entity 1: newmodel_SDRAM_controller_input_efifo_module" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070930 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_SDRAM_controller " "Found entity 2: newmodel_SDRAM_controller" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_irq_mapper " "Found entity 1: newmodel_irq_mapper" {  } { { "db/ip/newmodel/submodules/newmodel_irq_mapper.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_jtag_uart_0_sim_scfifo_w " "Found entity 1: newmodel_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070933 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_jtag_uart_0_scfifo_w " "Found entity 2: newmodel_jtag_uart_0_scfifo_w" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070933 ""} { "Info" "ISGN_ENTITY_NAME" "3 newmodel_jtag_uart_0_sim_scfifo_r " "Found entity 3: newmodel_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070933 ""} { "Info" "ISGN_ENTITY_NAME" "4 newmodel_jtag_uart_0_scfifo_r " "Found entity 4: newmodel_jtag_uart_0_scfifo_r" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070933 ""} { "Info" "ISGN_ENTITY_NAME" "5 newmodel_jtag_uart_0 " "Found entity 5: newmodel_jtag_uart_0" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0 " "Found entity 1: newmodel_mm_interconnect_0" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_demux " "Found entity 1: newmodel_mm_interconnect_0_cmd_demux" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: newmodel_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_demux_002 " "Found entity 1: newmodel_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_mux " "Found entity 1: newmodel_mm_interconnect_0_cmd_mux" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_mux_001 " "Found entity 1: newmodel_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_cmd_mux_002 " "Found entity 1: newmodel_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070951 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router " "Found entity 2: newmodel_mm_interconnect_0_router" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_001_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070953 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router_001 " "Found entity 2: newmodel_mm_interconnect_0_router_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_002_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070954 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router_002 " "Found entity 2: newmodel_mm_interconnect_0_router_002" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_003_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070955 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router_003 " "Found entity 2: newmodel_mm_interconnect_0_router_003" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_004_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070957 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router_004 " "Found entity 2: newmodel_mm_interconnect_0_router_004" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel newmodel_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel newmodel_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at newmodel_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730904070957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_router_005_default_decode " "Found entity 1: newmodel_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070958 ""} { "Info" "ISGN_ENTITY_NAME" "2 newmodel_mm_interconnect_0_router_005 " "Found entity 2: newmodel_mm_interconnect_0_router_005" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_demux " "Found entity 1: newmodel_mm_interconnect_0_rsp_demux" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_demux_001 " "Found entity 1: newmodel_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_demux_002 " "Found entity 1: newmodel_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_mux " "Found entity 1: newmodel_mm_interconnect_0_rsp_mux" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: newmodel_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_mm_interconnect_0_rsp_mux_002 " "Found entity 1: newmodel_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_sys_sdram_pll_0 " "Found entity 1: newmodel_sys_sdram_pll_0" {  } { { "db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_sysid_qsys_0 " "Found entity 1: newmodel_sysid_qsys_0" {  } { { "db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/newmodel/submodules/newmodel_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/newmodel/submodules/newmodel_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmodel_timer_0 " "Found entity 1: newmodel_timer_0" {  } { { "db/ip/newmodel/submodules/newmodel_timer_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904070966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904070966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "newmodel_SDRAM_controller.v(318) " "Verilog HDL or VHDL warning at newmodel_SDRAM_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730904070999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "newmodel_SDRAM_controller.v(328) " "Verilog HDL or VHDL warning at newmodel_SDRAM_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730904070999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "newmodel_SDRAM_controller.v(338) " "Verilog HDL or VHDL warning at newmodel_SDRAM_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730904070999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "newmodel_SDRAM_controller.v(682) " "Verilog HDL or VHDL warning at newmodel_SDRAM_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730904071000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labo3 " "Elaborating entity \"labo3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730904071102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel newmodel:inst " "Elaborating entity \"newmodel\" for hierarchy \"newmodel:inst\"" {  } { { "labo3.bdf" "inst" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus/labo3.bdf" { { 136 480 1024 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU newmodel:inst\|newmodel_CPU:cpu " "Elaborating entity \"newmodel_CPU\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\"" {  } { { "db/ip/newmodel/newmodel.v" "cpu" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu " "Elaborating entity \"newmodel_CPU_cpu\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU.v" "cpu" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_test_bench newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_test_bench:the_newmodel_CPU_cpu_test_bench " "Elaborating entity \"newmodel_CPU_cpu_test_bench\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_test_bench:the_newmodel_CPU_cpu_test_bench\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_test_bench" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_ic_data_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data " "Elaborating entity \"newmodel_CPU_cpu_ic_data_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_ic_data" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904071799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904071799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_data_module:newmodel_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_ic_tag_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag " "Elaborating entity \"newmodel_CPU_cpu_ic_tag_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_ic_tag" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904071918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904071918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_ic_tag_module:newmodel_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_bht_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht " "Elaborating entity \"newmodel_CPU_cpu_bht_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_bht" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904071972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904072018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904072018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_bht_module:newmodel_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_register_bank_a_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a " "Elaborating entity \"newmodel_CPU_cpu_register_bank_a_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_register_bank_a" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904072116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904072116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_a_module:newmodel_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_register_bank_b_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b " "Elaborating entity \"newmodel_CPU_cpu_register_bank_b_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_register_bank_b_module:newmodel_CPU_cpu_register_bank_b\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_register_bank_b" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_mult_cell newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell " "Elaborating entity \"newmodel_CPU_cpu_mult_cell\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_mult_cell" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904072242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904072242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904072664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_dc_tag_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag " "Elaborating entity \"newmodel_CPU_cpu_dc_tag_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_dc_tag" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904073232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904073232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_tag_module:newmodel_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_dc_data_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data " "Elaborating entity \"newmodel_CPU_cpu_dc_data_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_dc_data" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904073337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904073337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_data_module:newmodel_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_dc_victim_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim " "Elaborating entity \"newmodel_CPU_cpu_dc_victim_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_dc_victim" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904073450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904073450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_dc_victim_module:newmodel_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_debug newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_debug\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_debug" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_debug:the_newmodel_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_break newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_break\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_break:the_newmodel_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_break" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_xbrk newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_xbrk:the_newmodel_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_xbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_dbrk newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dbrk:the_newmodel_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_dbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_itrace newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_itrace:the_newmodel_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_itrace\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_itrace:the_newmodel_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_dtrace newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_dtrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_td_mode newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace\|newmodel_CPU_cpu_nios2_oci_td_mode:newmodel_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_dtrace:the_newmodel_CPU_cpu_nios2_oci_dtrace\|newmodel_CPU_cpu_nios2_oci_td_mode:newmodel_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_fifo newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_fifo\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904073989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_fifo:the_newmodel_CPU_cpu_nios2_oci_fifo\|newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc:the_newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_pib newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_pib:the_newmodel_CPU_cpu_nios2_oci_pib " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_pib\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_pib:the_newmodel_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_pib" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_oci_im newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im " "Elaborating entity \"newmodel_CPU_cpu_nios2_oci_im\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_oci_im:the_newmodel_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_im" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_avalon_reg newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"newmodel_CPU_cpu_nios2_avalon_reg\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_avalon_reg:the_newmodel_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_avalon_reg" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_nios2_ocimem newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem " "Elaborating entity \"newmodel_CPU_cpu_nios2_ocimem\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_ocimem" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_ociram_sp_ram_module newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram " "Elaborating entity \"newmodel_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "newmodel_CPU_cpu_ociram_sp_ram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904074432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904074432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_nios2_ocimem:the_newmodel_CPU_cpu_nios2_ocimem\|newmodel_CPU_cpu_ociram_sp_ram_module:newmodel_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_debug_slave_wrapper newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"newmodel_CPU_cpu_debug_slave_wrapper\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_debug_slave_wrapper" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_debug_slave_tck newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck " "Elaborating entity \"newmodel_CPU_cpu_debug_slave_tck\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|newmodel_CPU_cpu_debug_slave_tck:the_newmodel_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" "the_newmodel_CPU_cpu_debug_slave_tck" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_CPU_cpu_debug_slave_sysclk newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"newmodel_CPU_cpu_debug_slave_sysclk\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|newmodel_CPU_cpu_debug_slave_sysclk:the_newmodel_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" "the_newmodel_CPU_cpu_debug_slave_sysclk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" "newmodel_CPU_cpu_debug_slave_phy" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci\|newmodel_CPU_cpu_debug_slave_wrapper:the_newmodel_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:newmodel_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_LCD_ctrl newmodel:inst\|DMA_LCD_ctrl:dma_controller_0 " "Elaborating entity \"DMA_LCD_ctrl\" for hierarchy \"newmodel:inst\|DMA_LCD_ctrl:dma_controller_0\"" {  } { { "db/ip/newmodel/newmodel.v" "dma_controller_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort newmodel:inst\|ParallelPort:gpio_controller_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"newmodel:inst\|ParallelPort:gpio_controller_0\"" {  } { { "db/ip/newmodel/newmodel.v" "gpio_controller_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_SDRAM_controller newmodel:inst\|newmodel_SDRAM_controller:sdram_controller " "Elaborating entity \"newmodel_SDRAM_controller\" for hierarchy \"newmodel:inst\|newmodel_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/newmodel/newmodel.v" "sdram_controller" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904074902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_SDRAM_controller_input_efifo_module newmodel:inst\|newmodel_SDRAM_controller:sdram_controller\|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module " "Elaborating entity \"newmodel_SDRAM_controller_input_efifo_module\" for hierarchy \"newmodel:inst\|newmodel_SDRAM_controller:sdram_controller\|newmodel_SDRAM_controller_input_efifo_module:the_newmodel_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "the_newmodel_SDRAM_controller_input_efifo_module" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_jtag_uart_0 newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"newmodel_jtag_uart_0\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/newmodel/newmodel.v" "jtag_uart_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_jtag_uart_0_scfifo_w newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w " "Elaborating entity \"newmodel_jtag_uart_0_scfifo_w\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "the_newmodel_jtag_uart_0_scfifo_w" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "wfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075200 ""}  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730904075200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_w:the_newmodel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_jtag_uart_0_scfifo_r newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r " "Elaborating entity \"newmodel_jtag_uart_0_scfifo_r\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|newmodel_jtag_uart_0_scfifo_r:the_newmodel_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "the_newmodel_jtag_uart_0_scfifo_r" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "newmodel_jtag_uart_0_alt_jtag_atlantic" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075697 ""}  } { { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730904075697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"newmodel:inst\|newmodel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:newmodel_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_sys_sdram_pll_0 newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"newmodel_sys_sdram_pll_0\" for hierarchy \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/newmodel/newmodel.v" "sys_sdram_pll_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" "sys_pll" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/newmodel/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/newmodel/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904075785 ""}  } { { "db/ip/newmodel/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730904075785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904075827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904075827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_sysid_qsys_0 newmodel:inst\|newmodel_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"newmodel_sysid_qsys_0\" for hierarchy \"newmodel:inst\|newmodel_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/newmodel/newmodel.v" "sysid_qsys_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_timer_0 newmodel:inst\|newmodel_timer_0:timer_0 " "Elaborating entity \"newmodel_timer_0\" for hierarchy \"newmodel:inst\|newmodel_timer_0:timer_0\"" {  } { { "db/ip/newmodel/newmodel.v" "timer_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"newmodel_mm_interconnect_0\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/newmodel/newmodel.v" "mm_interconnect_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904075849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_controller_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_controller_0_avalon_master_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "dma_controller_0_avalon_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_controller_0_avalon_slave_0_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "dma_controller_0_avalon_slave_0_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_controller_0_avalon_slave_0_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "gpio_controller_0_avalon_slave_0_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_controller_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_controller_0_avalon_master_agent\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "dma_controller_0_avalon_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router:router " "Elaborating entity \"newmodel_mm_interconnect_0_router\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router:router\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router:router\|newmodel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router:router\|newmodel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"newmodel_mm_interconnect_0_router_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_001_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_001:router_001\|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_001:router_001\|newmodel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_002 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"newmodel_mm_interconnect_0_router_002\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_002_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_002:router_002\|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_002:router_002\|newmodel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_003 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"newmodel_mm_interconnect_0_router_003\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router_003" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_003_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_003:router_003\|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_003_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_003:router_003\|newmodel_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_004 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"newmodel_mm_interconnect_0_router_004\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router_004" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_004_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_004:router_004\|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_004_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_004:router_004\|newmodel_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_005 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"newmodel_mm_interconnect_0_router_005\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "router_005" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_router_005_default_decode newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_005:router_005\|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"newmodel_mm_interconnect_0_router_005_default_decode\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_router_005:router_005\|newmodel_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_demux newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_demux\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_demux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_demux_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_demux_002 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_demux_002\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_mux newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_mux\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_mux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_mux_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_mux_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_cmd_mux_002 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"newmodel_mm_interconnect_0_cmd_mux_002\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_demux newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_demux\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_demux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_demux_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_demux_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_demux_002 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_demux_002\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_mux newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_mux\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_mux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_mux_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_rsp_mux_002 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"newmodel_mm_interconnect_0_rsp_mux_002\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730904076893 "|labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730904076894 "|labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730904076894 "|labo3|newmodel:inst|newmodel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_avalon_st_adapter newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"newmodel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|newmodel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_avalon_st_adapter_001 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"newmodel_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|newmodel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|newmodel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmodel_irq_mapper newmodel:inst\|newmodel_irq_mapper:irq_mapper " "Elaborating entity \"newmodel_irq_mapper\" for hierarchy \"newmodel:inst\|newmodel_irq_mapper:irq_mapper\"" {  } { { "db/ip/newmodel/newmodel.v" "irq_mapper" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller newmodel:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"newmodel:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/newmodel/newmodel.v" "rst_controller" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer newmodel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"newmodel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/newmodel/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer newmodel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"newmodel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/newmodel/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller newmodel:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"newmodel:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/newmodel/newmodel.v" "rst_controller_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904076973 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/newmodel/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1730904078952 "|labo3|newmodel:inst|newmodel_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_newmodel_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_newmodel_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "the_newmodel_CPU_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1730904078968 "|labo3|newmodel:inst|newmodel_CPU:cpu|newmodel_CPU_cpu:cpu|newmodel_CPU_cpu_nios2_oci:the_newmodel_CPU_cpu_nios2_oci|newmodel_CPU_cpu_nios2_oci_itrace:the_newmodel_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730904079763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.06.15:41:23 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2024.11.06.15:41:23 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904083816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904085767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904085971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904086875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904086975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904087086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904087218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904087221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904087222 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730904088216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904088807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904088807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"newmodel:inst\|newmodel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1730904092414 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1730904092414 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730904094990 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730904094990 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730904094990 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730904094990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904095024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095024 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730904095024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904095072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904095072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904095095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"newmodel:inst\|newmodel_CPU:cpu\|newmodel_CPU_cpu:cpu\|newmodel_CPU_cpu_mult_cell:the_newmodel_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730904095095 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730904095095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730904095138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904095138 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1730904095902 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1730904095902 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1730904095968 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1730904095968 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1730904095968 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1730904095969 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1730904095969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730904096000 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[31\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[31\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[31\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[31\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[30\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[30\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[30\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[30\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[29\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[29\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[29\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[29\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[28\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[28\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[28\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[28\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[27\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[27\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[27\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[27\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[26\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[26\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[26\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[26\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[25\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[25\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[25\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[25\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[24\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[24\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[24\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[24\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[23\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[23\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[23\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[23\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[22\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[22\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[22\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[22\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[21\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[21\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[21\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[21\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[20\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[20\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[20\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[20\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[19\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[19\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[19\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[19\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[18\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[18\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[18\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[18\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[17\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[17\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[17\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[17\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[16\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[16\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[16\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[16\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[15\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[15\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[15\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[15\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[14\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[14\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[14\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[14\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[13\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[13\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[13\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[13\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[12\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[12\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[12\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[12\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[11\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[11\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[11\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[11\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[10\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[10\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[10\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[10\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[9\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[9\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[9\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[9\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[8\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[8\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[8\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[8\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[7\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[7\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[7\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[7\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[6\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[6\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[6\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[6\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[5\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[5\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[5\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[5\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[4\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[4\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[4\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[4\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[3\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[3\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[3\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[3\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[2\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[2\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[2\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[2\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[1\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[1\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[1\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[1\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[0\] newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[0\] " "Converted the fan-out from the tri-state buffer \"newmodel:inst\|ParallelPort:gpio_controller_0\|ParPort\[0\]\" to the node \"newmodel:inst\|ParallelPort:gpio_controller_0\|ReadData\[0\]\" into an OR gate" {  } { { "db/ip/newmodel/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/GPIO.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730904096192 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730904096192 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 442 -1 0 } } { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_SDRAM_controller.v" 306 -1 0 } } { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 7658 -1 0 } } { "db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_jtag_uart_0.v" 398 -1 0 } } { "db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 2618 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 5910 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 7667 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 4045 -1 0 } } { "db/ip/newmodel/submodules/newmodel_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_CPU_cpu.v" 5829 -1 0 } } { "db/ip/newmodel/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730904096216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730904096216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "labo3.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus/labo3.bdf" { { 440 160 336 456 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730904098426 "|labo3|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730904098426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904098807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "378 " "378 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730904102891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904103176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/deremos/Documents/Master/EmbHard/embHard/quartus/output_files/labo3.map.smsg " "Generated suppressed messages file /home/deremos/Documents/Master/EmbHard/embHard/quartus/output_files/labo3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904103837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730904105431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730904105431 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"newmodel:inst\|newmodel_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/newmodel/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/submodules/newmodel_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/newmodel/newmodel.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus/db/ip/newmodel/newmodel.v" 207 0 0 } } { "labo3.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus/labo3.bdf" { { 136 480 1024 560 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1730904105683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6066 " "Implemented 6066 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5715 " "Implemented 5715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_RAMS" "249 " "Implemented 249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730904106034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1730904106034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730904106034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730904106092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 15:41:46 2024 " "Processing ended: Wed Nov  6 15:41:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730904106092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730904106092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730904106092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730904106092 ""}
