

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_s'
================================================================
* Date:           Mon Apr 28 18:56:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.121 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      170|      170|  5.100 us|  5.100 us|  169|  169|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      168|      168|         1|          1|          1|   169|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    567|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|    621|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_6_fu_451_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_7_fu_629_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_8_fu_807_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_9_fu_985_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_273_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_1098_p2                      |         +|   0|  0|  15|           8|           1|
    |and_ln52_10_fu_797_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_11_fu_975_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_8_fu_441_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_9_fu_619_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_263_p2                |       and|   0|  0|   2|           1|           1|
    |empty_43_fu_493_p2                |       and|   0|  0|   2|           1|           1|
    |empty_44_fu_671_p2                |       and|   0|  0|   2|           1|           1|
    |empty_45_fu_849_p2                |       and|   0|  0|   2|           1|           1|
    |empty_46_fu_1027_p2               |       and|   0|  0|   2|           1|           1|
    |empty_fu_315_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_1104_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln51_6_fu_371_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_7_fu_549_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_8_fu_727_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_9_fu_905_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_fu_199_p2               |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln52_12_fu_289_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_13_fu_413_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_14_fu_467_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_15_fu_591_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_16_fu_645_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_17_fu_769_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_18_fu_823_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_19_fu_947_p2            |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_20_fu_1001_p2           |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_235_p2               |      icmp|   0|  0|  11|           3|           1|
    |and_ln52_15_fu_309_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_17_fu_487_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_19_fu_665_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_21_fu_843_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_22_fu_1021_p2            |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_18_fu_321_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_19_fu_333_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_20_fu_435_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_21_fu_499_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_22_fu_511_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_23_fu_613_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_24_fu_677_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_25_fu_689_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_26_fu_791_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_27_fu_855_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_28_fu_867_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_29_fu_969_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_30_fu_1033_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_31_fu_1045_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_257_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_6_fu_541_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_7_fu_719_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_8_fu_897_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_9_fu_1075_p3             |    select|   0|  0|   6|           1|           6|
    |out_data_fu_363_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_18_fu_347_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_19_fu_355_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_20_fu_517_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_21_fu_525_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_22_fu_533_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_23_fu_695_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_24_fu_703_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_25_fu_711_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_26_fu_873_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln52_27_fu_881_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_28_fu_889_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_29_fu_1051_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln52_30_fu_1059_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_31_fu_1067_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_339_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_44_fu_303_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_51_fu_481_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_58_fu_659_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_65_fu_837_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_72_fu_1015_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_6_fu_505_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_7_fu_683_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_8_fu_861_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_9_fu_1039_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_327_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 567|         262|         200|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|    8|         16|
    |i1_fu_130                 |   9|          2|    8|         16|
    |layer5_out_blk_n          |   9|          2|    1|          2|
    |layer7_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_fu_130       |  8|   0|    8|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config7>|  return value|
|layer5_out_dout            |   in|   95|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer5_out|       pointer|
|layer7_out_din             |  out|   30|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_full_n          |   in|    1|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_write           |  out|    1|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer7_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

