{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 23:46:53 2018 " "Info: Processing started: Thu Jan 04 23:46:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "b\[0\] " "Warning: Node \"b\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[0\] " "Warning: Node \"d\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[1\] " "Warning: Node \"b\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[1\] " "Warning: Node \"d\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[2\] " "Warning: Node \"b\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[2\] " "Warning: Node \"d\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[3\] " "Warning: Node \"b\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[3\] " "Warning: Node \"d\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[4\] " "Warning: Node \"d\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[4\] " "Warning: Node \"b\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[5\] " "Warning: Node \"d\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[5\] " "Warning: Node \"b\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[6\] " "Warning: Node \"b\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[6\] " "Warning: Node \"d\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[7\] " "Warning: Node \"d\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[7\] " "Warning: Node \"b\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[0\] " "Warning: Node \"e\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[1\] " "Warning: Node \"e\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[2\] " "Warning: Node \"e\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[3\] " "Warning: Node \"e\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[4\] " "Warning: Node \"e\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[5\] " "Warning: Node \"e\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[6\] " "Warning: Node \"e\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[7\] " "Warning: Node \"e\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "e\[8\] " "Warning: Node \"e\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[0\]\$latch " "Warning: Node \"A\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[1\]\$latch " "Warning: Node \"A\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[2\]\$latch " "Warning: Node \"A\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[3\]\$latch " "Warning: Node \"A\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[4\]\$latch " "Warning: Node \"A\[4\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[5\]\$latch " "Warning: Node \"A\[5\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[6\]\$latch " "Warning: Node \"A\[6\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[7\]\$latch " "Warning: Node \"A\[7\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C\$latch " "Warning: Node \"C\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z\$latch " "Warning: Node \"Z\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[1\] " "Info: Assuming node \"R1\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[2\] " "Info: Assuming node \"R2\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[1\] " "Info: Assuming node \"R2\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[3\] " "Info: Assuming node \"R1\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[3\] " "Info: Assuming node \"R2\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[0\] " "Info: Assuming node \"R2\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[0\] " "Info: Assuming node \"R1\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[2\] " "Info: Assuming node \"R1\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[7\] " "Info: Assuming node \"R1\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[7\] " "Info: Assuming node \"R2\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[6\] " "Info: Assuming node \"R1\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[6\] " "Info: Assuming node \"R2\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[5\] " "Info: Assuming node \"R2\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[4\] " "Info: Assuming node \"R1\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R2\[4\] " "Info: Assuming node \"R2\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R1\[5\] " "Info: Assuming node \"R1\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Z~5 " "Info: Detected gated clock \"Z~5\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Z~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A\[7\]~27 " "Info: Detected gated clock \"A\[7\]~27\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Z~7 " "Info: Detected gated clock \"Z~7\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Z~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan1~1 " "Info: Detected gated clock \"LessThan1~1\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan1~0 " "Info: Detected gated clock \"LessThan1~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Z~9 " "Info: Detected gated clock \"Z~9\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Z~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Z~6 " "Info: Detected gated clock \"Z~6\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Z~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~3 " "Info: Detected gated clock \"Equal2~3\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~4 " "Info: Detected gated clock \"LessThan0~4\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~2 " "Info: Detected gated clock \"Equal2~2\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~12 " "Info: Detected gated clock \"process_0~12\" as buffer" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~0 " "Info: Detected gated clock \"process_0~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~2 " "Info: Detected gated clock \"LessThan0~2\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~3 " "Info: Detected gated clock \"LessThan0~3\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S\[1\] register d\[1\] register e\[4\] 416.15 MHz 2.403 ns Internal " "Info: Clock \"S\[1\]\" has Internal fmax of 416.15 MHz between source register \"d\[1\]\" and destination register \"e\[4\]\" (period= 2.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns + Longest register register " "Info: + Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 REG LCCOMB_X35_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.309 ns) 1.023 ns Add0~6 2 COMB LCCOMB_X27_Y1_N2 2 " "Info: 2: + IC(0.714 ns) + CELL(0.309 ns) = 1.023 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d[1] Add0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~10 3 COMB LCCOMB_X27_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.093 ns Add0~14 4 COMB LCCOMB_X27_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.093 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.218 ns Add0~17 5 COMB LCCOMB_X27_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.218 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.228 ns) 1.814 ns e\[4\] 6 REG LCCOMB_X26_Y1_N26 1 " "Info: 6: + IC(0.368 ns) + CELL(0.228 ns) = 1.814 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Add0~17 e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.35 % ) " "Info: Total cell delay = 0.732 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.082 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 4.197 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[1\]\" to destination register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_W1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 4; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.053 ns) 1.953 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(1.070 ns) + CELL(0.053 ns) = 1.953 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { S[1] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.245 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.245 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.053 ns) 4.197 ns e\[4\] 4 REG LCCOMB_X26_Y1_N26 1 " "Info: 4: + IC(0.899 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { process_0~0clkctrl e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.30 % ) " "Info: Total cell delay = 0.936 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.261 ns ( 77.70 % ) " "Info: Total interconnect delay = 3.261 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { S[1] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.899ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 4.198 ns - Longest register " "Info: - Longest clock path from clock \"S\[1\]\" to source register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[1\] 1 CLK PIN_W1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 4; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.053 ns) 1.953 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(1.070 ns) + CELL(0.053 ns) = 1.953 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { S[1] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.245 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.245 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.198 ns d\[1\] 4 REG LCCOMB_X35_Y1_N16 2 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.198 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { process_0~0clkctrl d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.30 % ) " "Info: Total cell delay = 0.936 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.262 ns ( 77.70 % ) " "Info: Total interconnect delay = 3.262 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { S[1] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.900ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { S[1] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.899ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { S[1] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.900ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.588 ns + " "Info: + Micro setup delay of destination is 0.588 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { S[1] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.899ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { S[1] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { S[1] {} S[1]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.070ns 1.292ns 0.900ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S\[3\] register d\[1\] register e\[4\] 416.15 MHz 2.403 ns Internal " "Info: Clock \"S\[3\]\" has Internal fmax of 416.15 MHz between source register \"d\[1\]\" and destination register \"e\[4\]\" (period= 2.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns + Longest register register " "Info: + Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 REG LCCOMB_X35_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.309 ns) 1.023 ns Add0~6 2 COMB LCCOMB_X27_Y1_N2 2 " "Info: 2: + IC(0.714 ns) + CELL(0.309 ns) = 1.023 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d[1] Add0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~10 3 COMB LCCOMB_X27_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.093 ns Add0~14 4 COMB LCCOMB_X27_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.093 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.218 ns Add0~17 5 COMB LCCOMB_X27_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.218 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.228 ns) 1.814 ns e\[4\] 6 REG LCCOMB_X26_Y1_N26 1 " "Info: 6: + IC(0.368 ns) + CELL(0.228 ns) = 1.814 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Add0~17 e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.35 % ) " "Info: Total cell delay = 0.732 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.082 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 4.893 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[3\]\" to destination register is 4.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S\[3\] 1 CLK PIN_A6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 6; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.154 ns) 2.649 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(1.638 ns) + CELL(0.154 ns) = 2.649 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { S[3] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.941 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.053 ns) 4.893 ns e\[4\] 4 REG LCCOMB_X26_Y1_N26 1 " "Info: 4: + IC(0.899 ns) + CELL(0.053 ns) = 4.893 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { process_0~0clkctrl e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 21.75 % ) " "Info: Total cell delay = 1.064 ns ( 21.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.829 ns ( 78.25 % ) " "Info: Total interconnect delay = 3.829 ns ( 78.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { S[3] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.893 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 4.894 ns - Longest register " "Info: - Longest clock path from clock \"S\[3\]\" to source register is 4.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S\[3\] 1 CLK PIN_A6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 6; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.154 ns) 2.649 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(1.638 ns) + CELL(0.154 ns) = 2.649 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { S[3] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.941 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.894 ns d\[1\] 4 REG LCCOMB_X35_Y1_N16 2 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.894 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { process_0~0clkctrl d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 21.74 % ) " "Info: Total cell delay = 1.064 ns ( 21.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.830 ns ( 78.26 % ) " "Info: Total interconnect delay = 3.830 ns ( 78.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { S[3] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { S[3] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.893 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { S[3] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.588 ns + " "Info: + Micro setup delay of destination is 0.588 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { S[3] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.893 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { S[3] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { S[3] {} S[3]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 1.638ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S\[2\] register d\[1\] register e\[4\] 416.15 MHz 2.403 ns Internal " "Info: Clock \"S\[2\]\" has Internal fmax of 416.15 MHz between source register \"d\[1\]\" and destination register \"e\[4\]\" (period= 2.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns + Longest register register " "Info: + Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 REG LCCOMB_X35_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.309 ns) 1.023 ns Add0~6 2 COMB LCCOMB_X27_Y1_N2 2 " "Info: 2: + IC(0.714 ns) + CELL(0.309 ns) = 1.023 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d[1] Add0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~10 3 COMB LCCOMB_X27_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.093 ns Add0~14 4 COMB LCCOMB_X27_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.093 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.218 ns Add0~17 5 COMB LCCOMB_X27_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.218 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.228 ns) 1.814 ns e\[4\] 6 REG LCCOMB_X26_Y1_N26 1 " "Info: 6: + IC(0.368 ns) + CELL(0.228 ns) = 1.814 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Add0~17 e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.35 % ) " "Info: Total cell delay = 0.732 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.082 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.213 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[2\]\" to destination register is 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S\[2\] 1 CLK PIN_U10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 4; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.272 ns) 1.969 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.880 ns) + CELL(0.272 ns) = 1.969 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { S[2] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.261 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.261 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.053 ns) 4.213 ns e\[4\] 4 REG LCCOMB_X26_Y1_N26 1 " "Info: 4: + IC(0.899 ns) + CELL(0.053 ns) = 4.213 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { process_0~0clkctrl e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.142 ns ( 27.11 % ) " "Info: Total cell delay = 1.142 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 72.89 % ) " "Info: Total interconnect delay = 3.071 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { S[2] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.899ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.214 ns - Longest register " "Info: - Longest clock path from clock \"S\[2\]\" to source register is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S\[2\] 1 CLK PIN_U10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 4; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.272 ns) 1.969 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.880 ns) + CELL(0.272 ns) = 1.969 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { S[2] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.261 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.261 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.214 ns d\[1\] 4 REG LCCOMB_X35_Y1_N16 2 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.214 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { process_0~0clkctrl d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.142 ns ( 27.10 % ) " "Info: Total cell delay = 1.142 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.072 ns ( 72.90 % ) " "Info: Total interconnect delay = 3.072 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { S[2] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.900ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { S[2] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.899ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { S[2] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.900ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.588 ns + " "Info: + Micro setup delay of destination is 0.588 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { S[2] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.213 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.899ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { S[2] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { S[2] {} S[2]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.880ns 1.292ns 0.900ns } { 0.000ns 0.817ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S\[0\] register d\[1\] register e\[4\] 416.15 MHz 2.403 ns Internal " "Info: Clock \"S\[0\]\" has Internal fmax of 416.15 MHz between source register \"d\[1\]\" and destination register \"e\[4\]\" (period= 2.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns + Longest register register " "Info: + Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 REG LCCOMB_X35_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.309 ns) 1.023 ns Add0~6 2 COMB LCCOMB_X27_Y1_N2 2 " "Info: 2: + IC(0.714 ns) + CELL(0.309 ns) = 1.023 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d[1] Add0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~10 3 COMB LCCOMB_X27_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.093 ns Add0~14 4 COMB LCCOMB_X27_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.093 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.218 ns Add0~17 5 COMB LCCOMB_X27_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.218 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.228 ns) 1.814 ns e\[4\] 6 REG LCCOMB_X26_Y1_N26 1 " "Info: 6: + IC(0.368 ns) + CELL(0.228 ns) = 1.814 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Add0~17 e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.35 % ) " "Info: Total cell delay = 0.732 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.082 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 4.236 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[0\]\" to destination register is 4.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns S\[0\] 1 CLK PIN_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 4; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.272 ns) 1.992 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.873 ns) + CELL(0.272 ns) = 1.992 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { S[0] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.284 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.284 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.053 ns) 4.236 ns e\[4\] 4 REG LCCOMB_X26_Y1_N26 1 " "Info: 4: + IC(0.899 ns) + CELL(0.053 ns) = 4.236 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { process_0~0clkctrl e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 27.67 % ) " "Info: Total cell delay = 1.172 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 72.33 % ) " "Info: Total interconnect delay = 3.064 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { S[0] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.899ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 4.237 ns - Longest register " "Info: - Longest clock path from clock \"S\[0\]\" to source register is 4.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns S\[0\] 1 CLK PIN_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 4; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.272 ns) 1.992 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.873 ns) + CELL(0.272 ns) = 1.992 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { S[0] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.284 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.284 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.237 ns d\[1\] 4 REG LCCOMB_X35_Y1_N16 2 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.237 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { process_0~0clkctrl d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 27.66 % ) " "Info: Total cell delay = 1.172 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.065 ns ( 72.34 % ) " "Info: Total interconnect delay = 3.065 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[0] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.900ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { S[0] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.899ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[0] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.900ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.588 ns + " "Info: + Micro setup delay of destination is 0.588 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { S[0] process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.899ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[0] process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[0] {} S[0]~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.873ns 1.292ns 0.900ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "M register d\[1\] register e\[4\] 416.15 MHz 2.403 ns Internal " "Info: Clock \"M\" has Internal fmax of 416.15 MHz between source register \"d\[1\]\" and destination register \"e\[4\]\" (period= 2.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns + Longest register register " "Info: + Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 REG LCCOMB_X35_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.309 ns) 1.023 ns Add0~6 2 COMB LCCOMB_X27_Y1_N2 2 " "Info: 2: + IC(0.714 ns) + CELL(0.309 ns) = 1.023 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d[1] Add0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~10 3 COMB LCCOMB_X27_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.093 ns Add0~14 4 COMB LCCOMB_X27_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.093 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.218 ns Add0~17 5 COMB LCCOMB_X27_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.218 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.228 ns) 1.814 ns e\[4\] 6 REG LCCOMB_X26_Y1_N26 1 " "Info: 6: + IC(0.368 ns) + CELL(0.228 ns) = 1.814 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Add0~17 e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.35 % ) " "Info: Total cell delay = 0.732 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.082 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 4.374 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns M 1 CLK PIN_AA6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 4; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.357 ns) 2.130 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.916 ns) + CELL(0.357 ns) = 2.130 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { M process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.422 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.422 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.053 ns) 4.374 ns e\[4\] 4 REG LCCOMB_X26_Y1_N26 1 " "Info: 4: + IC(0.899 ns) + CELL(0.053 ns) = 4.374 ns; Loc. = LCCOMB_X26_Y1_N26; Fanout = 1; REG Node = 'e\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { process_0~0clkctrl e[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.97 % ) " "Info: Total cell delay = 1.267 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.107 ns ( 71.03 % ) " "Info: Total interconnect delay = 3.107 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { M process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 4.375 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 4.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns M 1 CLK PIN_AA6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 4; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.357 ns) 2.130 ns process_0~0 2 COMB LCCOMB_X30_Y2_N14 19 " "Info: 2: + IC(0.916 ns) + CELL(0.357 ns) = 2.130 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 19; COMB Node = 'process_0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { M process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.422 ns process_0~0clkctrl 3 COMB CLKCTRL_G5 25 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.422 ns; Loc. = CLKCTRL_G5; Fanout = 25; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.375 ns d\[1\] 4 REG LCCOMB_X35_Y1_N16 2 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.375 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; REG Node = 'd\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { process_0~0clkctrl d[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.96 % ) " "Info: Total cell delay = 1.267 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 71.04 % ) " "Info: Total interconnect delay = 3.108 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { M process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { M process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { M process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.588 ns + " "Info: + Micro setup delay of destination is 0.588 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { d[1] Add0~6 Add0~10 Add0~14 Add0~17 e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { d[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~17 {} e[4] {} } { 0.000ns 0.714ns 0.000ns 0.000ns 0.000ns 0.368ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { M process_0~0 process_0~0clkctrl e[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} e[4] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.899ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { M process_0~0 process_0~0clkctrl d[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { M {} M~combout {} process_0~0 {} process_0~0clkctrl {} d[1] {} } { 0.000ns 0.000ns 0.916ns 1.292ns 0.900ns } { 0.000ns 0.857ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Z\$latch S\[3\] M 4.084 ns register " "Info: tsu for register \"Z\$latch\" (data pin = \"S\[3\]\", clock pin = \"M\") is 4.084 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.344 ns + Longest pin register " "Info: + Longest pin to register delay is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S\[3\] 1 CLK PIN_A6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 6; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.612 ns) + CELL(0.366 ns) 5.835 ns Z~8 2 COMB LCCOMB_X30_Y2_N0 1 " "Info: 2: + IC(4.612 ns) + CELL(0.366 ns) = 5.835 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Z~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { S[3] Z~8 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.272 ns) 6.344 ns Z\$latch 3 REG LCCOMB_X30_Y2_N24 1 " "Info: 3: + IC(0.237 ns) + CELL(0.272 ns) = 6.344 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { Z~8 Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 23.57 % ) " "Info: Total cell delay = 1.495 ns ( 23.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.849 ns ( 76.43 % ) " "Info: Total interconnect delay = 4.849 ns ( 76.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { S[3] Z~8 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { S[3] {} S[3]~combout {} Z~8 {} Z$latch {} } { 0.000ns 0.000ns 4.612ns 0.237ns } { 0.000ns 0.857ns 0.366ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.420 ns + " "Info: + Micro setup delay of destination is 0.420 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns M 1 CLK PIN_AA6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 4; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.154 ns) 1.895 ns process_0~12 2 COMB LCCOMB_X30_Y2_N18 19 " "Info: 2: + IC(0.884 ns) + CELL(0.154 ns) = 1.895 ns; Loc. = LCCOMB_X30_Y2_N18; Fanout = 19; COMB Node = 'process_0~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { M process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.272 ns) 2.419 ns Z~5 3 COMB LCCOMB_X30_Y2_N10 1 " "Info: 3: + IC(0.252 ns) + CELL(0.272 ns) = 2.419 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 1; COMB Node = 'Z~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { process_0~12 Z~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.680 ns Z\$latch 4 REG LCCOMB_X30_Y2_N24 1 " "Info: 4: + IC(0.208 ns) + CELL(0.053 ns) = 2.680 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Z~5 Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 49.85 % ) " "Info: Total cell delay = 1.336 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 50.15 % ) " "Info: Total interconnect delay = 1.344 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { M process_0~12 Z~5 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { M {} M~combout {} process_0~12 {} Z~5 {} Z$latch {} } { 0.000ns 0.000ns 0.884ns 0.252ns 0.208ns } { 0.000ns 0.857ns 0.154ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { S[3] Z~8 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { S[3] {} S[3]~combout {} Z~8 {} Z$latch {} } { 0.000ns 0.000ns 4.612ns 0.237ns } { 0.000ns 0.857ns 0.366ns 0.272ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { M process_0~12 Z~5 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { M {} M~combout {} process_0~12 {} Z~5 {} Z$latch {} } { 0.000ns 0.000ns 0.884ns 0.252ns 0.208ns } { 0.000ns 0.857ns 0.154ns 0.272ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "R1\[4\] A\[1\] A\[1\]\$latch 11.892 ns register " "Info: tco from clock \"R1\[4\]\" to destination pin \"A\[1\]\" through register \"A\[1\]\$latch\" is 11.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R1\[4\] source 7.580 ns + Longest register " "Info: + Longest clock path from clock \"R1\[4\]\" to source register is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns R1\[4\] 1 CLK PIN_V8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 7; CLK Node = 'R1\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.228 ns) 2.357 ns Z~9 2 COMB LCCOMB_X26_Y1_N6 1 " "Info: 2: + IC(1.302 ns) + CELL(0.228 ns) = 2.357 ns; Loc. = LCCOMB_X26_Y1_N6; Fanout = 1; COMB Node = 'Z~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { R1[4] Z~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.378 ns) 3.280 ns Z~6 3 COMB LCCOMB_X30_Y1_N12 1 " "Info: 3: + IC(0.545 ns) + CELL(0.378 ns) = 3.280 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 1; COMB Node = 'Z~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Z~9 Z~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 3.917 ns Z~7 4 COMB LCCOMB_X30_Y1_N4 2 " "Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 3.917 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 2; COMB Node = 'Z~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Z~6 Z~7 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.272 ns) 4.772 ns A\[7\]~27 5 COMB LCCOMB_X30_Y2_N20 1 " "Info: 5: + IC(0.583 ns) + CELL(0.272 ns) = 4.772 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'A\[7\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Z~7 A[7]~27 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.589 ns A\[7\]~27clkctrl 6 COMB CLKCTRL_G9 9 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 6.589 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'A\[7\]~27clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { A[7]~27 A[7]~27clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.053 ns) 7.580 ns A\[1\]\$latch 7 REG LCCOMB_X31_Y1_N10 1 " "Info: 7: + IC(0.938 ns) + CELL(0.053 ns) = 7.580 ns; Loc. = LCCOMB_X31_Y1_N10; Fanout = 1; REG Node = 'A\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { A[7]~27clkctrl A[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.136 ns ( 28.18 % ) " "Info: Total cell delay = 2.136 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.444 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.444 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { R1[4] Z~9 Z~6 Z~7 A[7]~27 A[7]~27clkctrl A[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { R1[4] {} R1[4]~combout {} Z~9 {} Z~6 {} Z~7 {} A[7]~27 {} A[7]~27clkctrl {} A[1]$latch {} } { 0.000ns 0.000ns 1.302ns 0.545ns 0.259ns 0.583ns 1.817ns 0.938ns } { 0.000ns 0.827ns 0.228ns 0.378ns 0.378ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns + Longest register pin " "Info: + Longest register to pin delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A\[1\]\$latch 1 REG LCCOMB_X31_Y1_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y1_N10; Fanout = 1; REG Node = 'A\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(1.992 ns) 4.312 ns A\[1\] 2 PIN PIN_A5 0 " "Info: 2: + IC(2.320 ns) + CELL(1.992 ns) = 4.312 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'A\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.992 ns ( 46.20 % ) " "Info: Total cell delay = 1.992 ns ( 46.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.320 ns ( 53.80 % ) " "Info: Total interconnect delay = 2.320 ns ( 53.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { A[1]$latch {} A[1] {} } { 0.000ns 2.320ns } { 0.000ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { R1[4] Z~9 Z~6 Z~7 A[7]~27 A[7]~27clkctrl A[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { R1[4] {} R1[4]~combout {} Z~9 {} Z~6 {} Z~7 {} A[7]~27 {} A[7]~27clkctrl {} A[1]$latch {} } { 0.000ns 0.000ns 1.302ns 0.545ns 0.259ns 0.583ns 1.817ns 0.938ns } { 0.000ns 0.827ns 0.228ns 0.378ns 0.378ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { A[1]$latch {} A[1] {} } { 0.000ns 2.320ns } { 0.000ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C\$latch M R1\[4\] 4.764 ns register " "Info: th for register \"C\$latch\" (data pin = \"M\", clock pin = \"R1\[4\]\") is 4.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R1\[4\] destination 7.558 ns + Longest register " "Info: + Longest clock path from clock \"R1\[4\]\" to destination register is 7.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns R1\[4\] 1 CLK PIN_V8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 7; CLK Node = 'R1\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.228 ns) 2.357 ns Z~9 2 COMB LCCOMB_X26_Y1_N6 1 " "Info: 2: + IC(1.302 ns) + CELL(0.228 ns) = 2.357 ns; Loc. = LCCOMB_X26_Y1_N6; Fanout = 1; COMB Node = 'Z~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { R1[4] Z~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.378 ns) 3.280 ns Z~6 3 COMB LCCOMB_X30_Y1_N12 1 " "Info: 3: + IC(0.545 ns) + CELL(0.378 ns) = 3.280 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 1; COMB Node = 'Z~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Z~9 Z~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 3.917 ns Z~7 4 COMB LCCOMB_X30_Y1_N4 2 " "Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 3.917 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 2; COMB Node = 'Z~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Z~6 Z~7 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.272 ns) 4.772 ns A\[7\]~27 5 COMB LCCOMB_X30_Y2_N20 1 " "Info: 5: + IC(0.583 ns) + CELL(0.272 ns) = 4.772 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'A\[7\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Z~7 A[7]~27 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 6.589 ns A\[7\]~27clkctrl 6 COMB CLKCTRL_G9 9 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 6.589 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'A\[7\]~27clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { A[7]~27 A[7]~27clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.053 ns) 7.558 ns C\$latch 7 REG LCCOMB_X30_Y2_N28 1 " "Info: 7: + IC(0.916 ns) + CELL(0.053 ns) = 7.558 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 1; REG Node = 'C\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { A[7]~27clkctrl C$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.136 ns ( 28.26 % ) " "Info: Total cell delay = 2.136 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.422 ns ( 71.74 % ) " "Info: Total interconnect delay = 5.422 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.558 ns" { R1[4] Z~9 Z~6 Z~7 A[7]~27 A[7]~27clkctrl C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.558 ns" { R1[4] {} R1[4]~combout {} Z~9 {} Z~6 {} Z~7 {} A[7]~27 {} A[7]~27clkctrl {} C$latch {} } { 0.000ns 0.000ns 1.302ns 0.545ns 0.259ns 0.583ns 1.817ns 0.916ns } { 0.000ns 0.827ns 0.228ns 0.378ns 0.378ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.794 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns M 1 CLK PIN_AA6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 4; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.154 ns) 1.895 ns process_0~12 2 COMB LCCOMB_X30_Y2_N18 19 " "Info: 2: + IC(0.884 ns) + CELL(0.154 ns) = 1.895 ns; Loc. = LCCOMB_X30_Y2_N18; Fanout = 19; COMB Node = 'process_0~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { M process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 2.331 ns C~2 3 COMB LCCOMB_X30_Y2_N30 1 " "Info: 3: + IC(0.383 ns) + CELL(0.053 ns) = 2.331 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 1; COMB Node = 'C~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { process_0~12 C~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.228 ns) 2.794 ns C\$latch 4 REG LCCOMB_X30_Y2_N28 1 " "Info: 4: + IC(0.235 ns) + CELL(0.228 ns) = 2.794 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 1; REG Node = 'C\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { C~2 C$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/CPU/ALU/ALU.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.292 ns ( 46.24 % ) " "Info: Total cell delay = 1.292 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 53.76 % ) " "Info: Total interconnect delay = 1.502 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { M process_0~12 C~2 C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { M {} M~combout {} process_0~12 {} C~2 {} C$latch {} } { 0.000ns 0.000ns 0.884ns 0.383ns 0.235ns } { 0.000ns 0.857ns 0.154ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.558 ns" { R1[4] Z~9 Z~6 Z~7 A[7]~27 A[7]~27clkctrl C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.558 ns" { R1[4] {} R1[4]~combout {} Z~9 {} Z~6 {} Z~7 {} A[7]~27 {} A[7]~27clkctrl {} C$latch {} } { 0.000ns 0.000ns 1.302ns 0.545ns 0.259ns 0.583ns 1.817ns 0.916ns } { 0.000ns 0.827ns 0.228ns 0.378ns 0.378ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { M process_0~12 C~2 C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { M {} M~combout {} process_0~12 {} C~2 {} C$latch {} } { 0.000ns 0.000ns 0.884ns 0.383ns 0.235ns } { 0.000ns 0.857ns 0.154ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 38 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 23:46:54 2018 " "Info: Processing ended: Thu Jan 04 23:46:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
