# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1_2_INTERCONNECTION_16_4.srcs/sources_1/new/dmux1_4.vhd" \
"../../../../1_2_INTERCONNECTION_16_4.srcs/sources_1/new/interconnection16_4.vhd" \
"../../../../1_2_INTERCONNECTION_16_4.srcs/sources_1/imports/new/mux16_1.vhd" \
"../../../../1_2_INTERCONNECTION_16_4.srcs/sources_1/imports/new/mux4_1.vhd" \
"../../../../1_2_INTERCONNECTION_16_4.srcs/sim_1/new/interconnection16_4_tb.vhd" \

# Do not sort compile order
nosort
