#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000273244ba470 .scope module, "Q2_tb" "Q2_tb" 2 1;
 .timescale 0 0;
v0000027324529f90_0 .net "address", 15 0, L_000002732452fa90;  1 drivers
v0000027324529e50_0 .var "c", 0 0;
v0000027324529770_0 .var "d", 15 0;
v000002732452ac10_0 .var "s", 0 0;
S_00000273244ba600 .scope module, "q2" "Q2" 2 8, 3 1 0, S_00000273244ba470;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /INPUT 1 "c";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "address";
    .port_info 4 /OUTPUT 1 "testbit";
L_00000273244b2c90 .functor XNOR 15, L_00000273245299f0, L_0000027324529a90, C4<000000000000000>, C4<000000000000000>;
L_000002732452bcb0 .functor XNOR 1, L_0000027324529c70, L_000002732452ba80, C4<0>, C4<0>;
L_000002732452bd20/0/0 .functor OR 1, L_00000273245294f0, L_000002732452ad50, L_000002732452a530, L_0000027324529d10;
L_000002732452bd20/0/4 .functor OR 1, L_000002732452a5d0, L_0000027324529270, L_000002732452a670, L_000002732452a990;
L_000002732452bd20 .functor NOR 1, L_000002732452bd20/0/0, L_000002732452bd20/0/4, C4<0>, C4<0>;
L_000002732452baf0 .functor XNOR 1, L_000002732452d410, L_000002732452bee0, C4<0>, C4<0>;
L_000002732452b460/0/0 .functor OR 1, L_000002732452b4d0, L_000002732452d370, L_000002732452e810, L_000002732452d2d0;
L_000002732452b460/0/4 .functor OR 1, L_000002732452df50, L_000002732452e450, C4<0>, C4<0>;
L_000002732452b460 .functor NOR 1, L_000002732452b460/0/0, L_000002732452b460/0/4, C4<0>, C4<0>;
L_000002732452b4d0 .functor NOT 1, L_000002732452bd20, C4<0>, C4<0>, C4<0>;
L_000002732452b850 .functor XNOR 1, L_000002732452edb0, L_000002732452b540, C4<0>, C4<0>;
L_000002732452b8c0 .functor NOR 1, L_000002732452ff60, L_000002732452d4b0, L_000002732452d230, L_000002732452d550;
L_000002732452ff60 .functor NOT 1, L_000002732452b460, C4<0>, C4<0>, C4<0>;
L_0000027324530350 .functor XNOR 1, L_000002732452deb0, L_000002732452b8c0, C4<0>, C4<0>;
L_000002732452fa90 .functor NOT 16, L_000002732452e630, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000027324527580_0 .net *"_ivl_1", 0 0, L_000002732452a030;  1 drivers
v0000027324528ca0_0 .net *"_ivl_101", 0 0, L_000002732452d370;  1 drivers
v0000027324527f80_0 .net *"_ivl_103", 0 0, L_000002732452e810;  1 drivers
v0000027324528c00_0 .net *"_ivl_105", 0 0, L_000002732452d2d0;  1 drivers
v0000027324527760_0 .net *"_ivl_107", 0 0, L_000002732452df50;  1 drivers
v0000027324526fe0_0 .net *"_ivl_109", 0 0, L_000002732452e450;  1 drivers
v00000273245273a0_0 .net *"_ivl_123", 0 0, L_000002732452b850;  1 drivers
v0000027324527d00_0 .net *"_ivl_126", 0 0, L_000002732452edb0;  1 drivers
v0000027324528d40_0 .net *"_ivl_128", 0 0, L_000002732452ff60;  1 drivers
v0000027324528de0_0 .net *"_ivl_131", 0 0, L_000002732452d4b0;  1 drivers
v0000027324528340_0 .net *"_ivl_133", 0 0, L_000002732452d230;  1 drivers
v00000273245274e0_0 .net *"_ivl_135", 0 0, L_000002732452d550;  1 drivers
v0000027324527120_0 .net *"_ivl_137", 0 0, L_0000027324530350;  1 drivers
v0000027324528e80_0 .net *"_ivl_141", 0 0, L_000002732452deb0;  1 drivers
v0000027324528660_0 .net *"_ivl_3", 14 0, L_00000273245299f0;  1 drivers
v0000027324527940_0 .net *"_ivl_4", 14 0, L_0000027324529a90;  1 drivers
v0000027324527800_0 .net *"_ivl_47", 0 0, L_000002732452bcb0;  1 drivers
v00000273245271c0_0 .net *"_ivl_50", 0 0, L_0000027324529c70;  1 drivers
v00000273245278a0_0 .net *"_ivl_53", 0 0, L_00000273245294f0;  1 drivers
v0000027324527260_0 .net *"_ivl_55", 0 0, L_000002732452ad50;  1 drivers
v0000027324527b20_0 .net *"_ivl_57", 0 0, L_000002732452a530;  1 drivers
v0000027324527bc0_0 .net *"_ivl_59", 0 0, L_0000027324529d10;  1 drivers
v0000027324527da0_0 .net *"_ivl_6", 14 0, L_00000273244b2c90;  1 drivers
v0000027324527e40_0 .net *"_ivl_61", 0 0, L_000002732452a5d0;  1 drivers
v0000027324527ee0_0 .net *"_ivl_63", 0 0, L_0000027324529270;  1 drivers
v0000027324528020_0 .net *"_ivl_65", 0 0, L_000002732452a670;  1 drivers
v00000273245280c0_0 .net *"_ivl_67", 0 0, L_000002732452a990;  1 drivers
v0000027324528160_0 .net *"_ivl_93", 0 0, L_000002732452baf0;  1 drivers
v0000027324528200_0 .net *"_ivl_96", 0 0, L_000002732452d410;  1 drivers
v00000273245282a0_0 .net *"_ivl_98", 0 0, L_000002732452b4d0;  1 drivers
v00000273245283e0_0 .net "address", 15 0, L_000002732452fa90;  alias, 1 drivers
v0000027324528480_0 .net "b1_top_out", 0 0, L_00000273244b30f0;  1 drivers
v000002732452a2b0_0 .net "b2_top_out", 0 0, L_00000273244b2fa0;  1 drivers
v0000027324529450_0 .net "b3_top_out", 0 0, L_000002732452ba80;  1 drivers
v0000027324529db0_0 .net "b4_top_out", 0 0, L_000002732452b230;  1 drivers
v000002732452acb0_0 .net "b5_top_out", 0 0, L_000002732452bee0;  1 drivers
v000002732452a170_0 .net "b6_top_out", 0 0, L_000002732452b540;  1 drivers
v00000273245298b0_0 .net "c", 0 0, v0000027324529e50_0;  1 drivers
v00000273245291d0_0 .net "d", 15 0, v0000027324529770_0;  1 drivers
v0000027324529950_0 .net "nor1", 0 0, L_000002732452bd20;  1 drivers
v000002732452a710_0 .net "nor2", 0 0, L_000002732452b460;  1 drivers
v000002732452a7b0_0 .net "nor3", 0 0, L_000002732452b8c0;  1 drivers
v000002732452a8f0_0 .net "out_temp", 15 0, L_0000027324529590;  1 drivers
v000002732452a0d0_0 .net "out_temp2", 15 0, L_000002732452e630;  1 drivers
v000002732452a350_0 .net "s", 0 0, v000002732452ac10_0;  1 drivers
o00000273244d5578 .functor BUFZ 1, C4<z>; HiZ drive
v000002732452ab70_0 .net "testbit", 0 0, o00000273244d5578;  0 drivers
L_000002732452a030 .part v0000027324529770_0, 15, 1;
L_00000273245299f0 .part v0000027324529770_0, 0, 15;
LS_0000027324529a90_0_0 .concat [ 1 1 1 1], v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0;
LS_0000027324529a90_0_4 .concat [ 1 1 1 1], v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0;
LS_0000027324529a90_0_8 .concat [ 1 1 1 1], v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0;
LS_0000027324529a90_0_12 .concat [ 1 1 1 0], v000002732452ac10_0, v000002732452ac10_0, v000002732452ac10_0;
L_0000027324529a90 .concat [ 4 4 4 3], LS_0000027324529a90_0_0, LS_0000027324529a90_0_4, LS_0000027324529a90_0_8, LS_0000027324529a90_0_12;
L_0000027324529590 .concat [ 15 1 0 0], L_00000273244b2c90, L_000002732452a030;
L_000002732452a490 .part L_0000027324529590, 1, 1;
L_0000027324529810 .part v0000027324529770_0, 1, 1;
L_000002732452a210 .part L_0000027324529590, 0, 1;
L_0000027324529b30 .part v0000027324529770_0, 0, 1;
L_000002732452a3f0 .part L_0000027324529590, 3, 1;
L_000002732452a850 .part v0000027324529770_0, 3, 1;
L_0000027324529310 .part L_0000027324529590, 2, 1;
L_000002732452aa30 .part v0000027324529770_0, 2, 1;
L_0000027324529ef0 .part L_0000027324529590, 5, 1;
L_0000027324528ff0 .part v0000027324529770_0, 5, 1;
L_0000027324529bd0 .part L_0000027324529590, 4, 1;
L_00000273245293b0 .part v0000027324529770_0, 4, 1;
L_0000027324529c70 .part v0000027324529770_0, 6, 1;
L_00000273245294f0 .reduce/nor v0000027324529e50_0;
L_000002732452ad50 .part L_0000027324529590, 6, 1;
L_000002732452a530 .part L_0000027324529590, 5, 1;
L_0000027324529d10 .part L_0000027324529590, 4, 1;
L_000002732452a5d0 .part L_0000027324529590, 3, 1;
L_0000027324529270 .part L_0000027324529590, 2, 1;
L_000002732452a670 .part L_0000027324529590, 1, 1;
L_000002732452a990 .part L_0000027324529590, 0, 1;
L_0000027324529630 .part L_0000027324529590, 8, 1;
L_000002732452aad0 .part v0000027324529770_0, 8, 1;
L_00000273245296d0 .part L_0000027324529590, 7, 1;
L_000002732452adf0 .part v0000027324529770_0, 7, 1;
L_000002732452ae90 .part L_0000027324529590, 10, 1;
L_0000027324529090 .part v0000027324529770_0, 10, 1;
L_0000027324529130 .part L_0000027324529590, 9, 1;
L_000002732452dff0 .part v0000027324529770_0, 9, 1;
L_000002732452d410 .part v0000027324529770_0, 11, 1;
L_000002732452d370 .part L_0000027324529590, 11, 1;
L_000002732452e810 .part L_0000027324529590, 10, 1;
L_000002732452d2d0 .part L_0000027324529590, 9, 1;
L_000002732452df50 .part L_0000027324529590, 8, 1;
L_000002732452e450 .part L_0000027324529590, 7, 1;
L_000002732452e950 .part L_0000027324529590, 13, 1;
L_000002732452e9f0 .part v0000027324529770_0, 13, 1;
L_000002732452eb30 .part L_0000027324529590, 12, 1;
L_000002732452f030 .part v0000027324529770_0, 12, 1;
L_000002732452edb0 .part v0000027324529770_0, 14, 1;
L_000002732452d4b0 .part L_0000027324529590, 14, 1;
L_000002732452d230 .part L_0000027324529590, 13, 1;
L_000002732452d550 .part L_0000027324529590, 12, 1;
LS_000002732452e630_0_0 .concat8 [ 1 1 1 1], L_00000273244b2f30, L_00000273244b2ec0, L_000002732452b000, L_000002732452be00;
LS_000002732452e630_0_4 .concat8 [ 1 1 1 1], L_000002732452b070, L_000002732452ba10, L_000002732452bcb0, L_000002732452b2a0;
LS_000002732452e630_0_8 .concat8 [ 1 1 1 1], L_000002732452b770, L_000002732452b3f0, L_000002732452b380, L_000002732452baf0;
LS_000002732452e630_0_12 .concat8 [ 1 1 1 1], L_000002732452b930, L_000002732452b7e0, L_000002732452b850, L_0000027324530350;
L_000002732452e630 .concat8 [ 4 4 4 4], LS_000002732452e630_0_0, LS_000002732452e630_0_4, LS_000002732452e630_0_8, LS_000002732452e630_0_12;
L_000002732452deb0 .part v0000027324529770_0, 15, 1;
S_0000027324472ce0 .scope module, "b1" "test" 3 14, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_00000273244b30f0 .functor NOR 1, L_000002732452a210, L_000002732452a490, L_00000273244b2d00, C4<0>;
L_00000273244b2d00 .functor NOT 1, v0000027324529e50_0, C4<0>, C4<0>, C4<0>;
L_00000273244b2d70 .functor NOR 1, L_00000273244b2de0, L_000002732452a210, C4<0>, C4<0>;
L_00000273244b2de0 .functor NOT 1, v0000027324529e50_0, C4<0>, C4<0>, C4<0>;
L_00000273244b2ec0 .functor XNOR 1, L_0000027324529810, L_00000273244b2d70, C4<0>, C4<0>;
L_00000273244b2f30 .functor XNOR 1, v0000027324529e50_0, L_0000027324529b30, C4<0>, C4<0>;
v00000273244c6c80_0 .net *"_ivl_1", 0 0, L_00000273244b2d00;  1 drivers
v00000273244c6280_0 .net *"_ivl_4", 0 0, L_00000273244b2de0;  1 drivers
v00000273244c7180_0 .net "a", 0 0, L_000002732452a490;  1 drivers
v00000273244c7860_0 .net "b", 0 0, L_0000027324529810;  1 drivers
v00000273244c7ea0_0 .net "c", 0 0, L_000002732452a210;  1 drivers
v00000273244c6d20_0 .net "d", 0 0, L_0000027324529b30;  1 drivers
v00000273244c7ae0_0 .net "e", 0 0, v0000027324529e50_0;  alias, 1 drivers
v00000273244c66e0_0 .net "o1", 0 0, L_00000273244b30f0;  alias, 1 drivers
v00000273244c6aa0_0 .net "o2", 0 0, L_00000273244b2ec0;  1 drivers
v00000273244c7fe0_0 .net "o3", 0 0, L_00000273244b2f30;  1 drivers
v00000273244c75e0_0 .net "pre", 0 0, L_00000273244b2d70;  1 drivers
S_0000027324472e70 .scope module, "b2" "test" 3 15, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_00000273244b2fa0 .functor NOR 1, L_0000027324529310, L_000002732452a3f0, L_00000273244b31d0, C4<0>;
L_00000273244b31d0 .functor NOT 1, L_00000273244b30f0, C4<0>, C4<0>, C4<0>;
L_000002732452b150 .functor NOR 1, L_000002732452bc40, L_0000027324529310, C4<0>, C4<0>;
L_000002732452bc40 .functor NOT 1, L_00000273244b30f0, C4<0>, C4<0>, C4<0>;
L_000002732452be00 .functor XNOR 1, L_000002732452a850, L_000002732452b150, C4<0>, C4<0>;
L_000002732452b000 .functor XNOR 1, L_00000273244b30f0, L_000002732452aa30, C4<0>, C4<0>;
v00000273244c6780_0 .net *"_ivl_1", 0 0, L_00000273244b31d0;  1 drivers
v00000273244c7cc0_0 .net *"_ivl_4", 0 0, L_000002732452bc40;  1 drivers
v00000273244c74a0_0 .net "a", 0 0, L_000002732452a3f0;  1 drivers
v00000273244c72c0_0 .net "b", 0 0, L_000002732452a850;  1 drivers
v00000273244c7a40_0 .net "c", 0 0, L_0000027324529310;  1 drivers
v00000273244c7d60_0 .net "d", 0 0, L_000002732452aa30;  1 drivers
v00000273244c7e00_0 .net "e", 0 0, L_00000273244b30f0;  alias, 1 drivers
v00000273244c77c0_0 .net "o1", 0 0, L_00000273244b2fa0;  alias, 1 drivers
v00000273244c6b40_0 .net "o2", 0 0, L_000002732452be00;  1 drivers
v00000273244c7360_0 .net "o3", 0 0, L_000002732452b000;  1 drivers
v00000273244c7540_0 .net "pre", 0 0, L_000002732452b150;  1 drivers
S_0000027324526ae0 .scope module, "b3" "test" 3 16, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_000002732452ba80 .functor NOR 1, L_0000027324529bd0, L_0000027324529ef0, L_000002732452b700, C4<0>;
L_000002732452b700 .functor NOT 1, L_00000273244b2fa0, C4<0>, C4<0>, C4<0>;
L_000002732452bbd0 .functor NOR 1, L_000002732452b1c0, L_0000027324529bd0, C4<0>, C4<0>;
L_000002732452b1c0 .functor NOT 1, L_00000273244b2fa0, C4<0>, C4<0>, C4<0>;
L_000002732452ba10 .functor XNOR 1, L_0000027324528ff0, L_000002732452bbd0, C4<0>, C4<0>;
L_000002732452b070 .functor XNOR 1, L_00000273244b2fa0, L_00000273245293b0, C4<0>, C4<0>;
v00000273244c7680_0 .net *"_ivl_1", 0 0, L_000002732452b700;  1 drivers
v00000273244c7f40_0 .net *"_ivl_4", 0 0, L_000002732452b1c0;  1 drivers
v00000273244c7720_0 .net "a", 0 0, L_0000027324529ef0;  1 drivers
v00000273244c7900_0 .net "b", 0 0, L_0000027324528ff0;  1 drivers
v00000273244c79a0_0 .net "c", 0 0, L_0000027324529bd0;  1 drivers
v00000273244c6e60_0 .net "d", 0 0, L_00000273245293b0;  1 drivers
v00000273244c6320_0 .net "e", 0 0, L_00000273244b2fa0;  alias, 1 drivers
v00000273244c8080_0 .net "o1", 0 0, L_000002732452ba80;  alias, 1 drivers
v00000273244c8120_0 .net "o2", 0 0, L_000002732452ba10;  1 drivers
v00000273244c63c0_0 .net "o3", 0 0, L_000002732452b070;  1 drivers
v00000273244c6460_0 .net "pre", 0 0, L_000002732452bbd0;  1 drivers
S_0000027324526c70 .scope module, "b4" "test" 3 21, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_000002732452b230 .functor NOR 1, L_00000273245296d0, L_0000027324529630, L_000002732452bd90, C4<0>;
L_000002732452bd90 .functor NOT 1, L_000002732452bd20, C4<0>, C4<0>, C4<0>;
L_000002732452b9a0 .functor NOR 1, L_000002732452be70, L_00000273245296d0, C4<0>, C4<0>;
L_000002732452be70 .functor NOT 1, L_000002732452bd20, C4<0>, C4<0>, C4<0>;
L_000002732452b770 .functor XNOR 1, L_000002732452aad0, L_000002732452b9a0, C4<0>, C4<0>;
L_000002732452b2a0 .functor XNOR 1, L_000002732452bd20, L_000002732452adf0, C4<0>, C4<0>;
v00000273244c6500_0 .net *"_ivl_1", 0 0, L_000002732452bd90;  1 drivers
v00000273244c6820_0 .net *"_ivl_4", 0 0, L_000002732452be70;  1 drivers
v00000273244c68c0_0 .net "a", 0 0, L_0000027324529630;  1 drivers
v00000273244c6960_0 .net "b", 0 0, L_000002732452aad0;  1 drivers
v00000273244c6dc0_0 .net "c", 0 0, L_00000273245296d0;  1 drivers
v00000273244a2050_0 .net "d", 0 0, L_000002732452adf0;  1 drivers
v00000273244a1830_0 .net "e", 0 0, L_000002732452bd20;  alias, 1 drivers
v00000273244a22d0_0 .net "o1", 0 0, L_000002732452b230;  alias, 1 drivers
v00000273244a13d0_0 .net "o2", 0 0, L_000002732452b770;  1 drivers
v00000273244a1470_0 .net "o3", 0 0, L_000002732452b2a0;  1 drivers
v00000273244c02e0_0 .net "pre", 0 0, L_000002732452b9a0;  1 drivers
S_0000027324526e00 .scope module, "b5" "test" 3 22, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_000002732452bee0 .functor NOR 1, L_0000027324529130, L_000002732452ae90, L_000002732452b0e0, C4<0>;
L_000002732452b0e0 .functor NOT 1, L_000002732452b230, C4<0>, C4<0>, C4<0>;
L_000002732452b690 .functor NOR 1, L_000002732452b310, L_0000027324529130, C4<0>, C4<0>;
L_000002732452b310 .functor NOT 1, L_000002732452b230, C4<0>, C4<0>, C4<0>;
L_000002732452b380 .functor XNOR 1, L_0000027324529090, L_000002732452b690, C4<0>, C4<0>;
L_000002732452b3f0 .functor XNOR 1, L_000002732452b230, L_000002732452dff0, C4<0>, C4<0>;
v00000273244bfca0_0 .net *"_ivl_1", 0 0, L_000002732452b0e0;  1 drivers
v00000273244bf520_0 .net *"_ivl_4", 0 0, L_000002732452b310;  1 drivers
v00000273244c09c0_0 .net "a", 0 0, L_000002732452ae90;  1 drivers
v00000273244c0ce0_0 .net "b", 0 0, L_0000027324529090;  1 drivers
v0000027324527c60_0 .net "c", 0 0, L_0000027324529130;  1 drivers
v0000027324527440_0 .net "d", 0 0, L_000002732452dff0;  1 drivers
v00000273245276c0_0 .net "e", 0 0, L_000002732452b230;  alias, 1 drivers
v0000027324528ac0_0 .net "o1", 0 0, L_000002732452bee0;  alias, 1 drivers
v0000027324528980_0 .net "o2", 0 0, L_000002732452b380;  1 drivers
v0000027324527a80_0 .net "o3", 0 0, L_000002732452b3f0;  1 drivers
v0000027324528520_0 .net "pre", 0 0, L_000002732452b690;  1 drivers
S_00000273244caee0 .scope module, "b6" "test" 3 27, 3 39 0, S_00000273244ba600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "o1";
    .port_info 6 /OUTPUT 1 "o2";
    .port_info 7 /OUTPUT 1 "o3";
L_000002732452b540 .functor NOR 1, L_000002732452eb30, L_000002732452e950, L_000002732452b5b0, C4<0>;
L_000002732452b5b0 .functor NOT 1, L_000002732452b460, C4<0>, C4<0>, C4<0>;
L_000002732452b620 .functor NOR 1, L_000002732452bb60, L_000002732452eb30, C4<0>, C4<0>;
L_000002732452bb60 .functor NOT 1, L_000002732452b460, C4<0>, C4<0>, C4<0>;
L_000002732452b7e0 .functor XNOR 1, L_000002732452e9f0, L_000002732452b620, C4<0>, C4<0>;
L_000002732452b930 .functor XNOR 1, L_000002732452b460, L_000002732452f030, C4<0>, C4<0>;
v0000027324527620_0 .net *"_ivl_1", 0 0, L_000002732452b5b0;  1 drivers
v0000027324527080_0 .net *"_ivl_4", 0 0, L_000002732452bb60;  1 drivers
v0000027324528840_0 .net "a", 0 0, L_000002732452e950;  1 drivers
v0000027324528a20_0 .net "b", 0 0, L_000002732452e9f0;  1 drivers
v0000027324528700_0 .net "c", 0 0, L_000002732452eb30;  1 drivers
v0000027324527300_0 .net "d", 0 0, L_000002732452f030;  1 drivers
v0000027324528b60_0 .net "e", 0 0, L_000002732452b460;  alias, 1 drivers
v00000273245285c0_0 .net "o1", 0 0, L_000002732452b540;  alias, 1 drivers
v00000273245279e0_0 .net "o2", 0 0, L_000002732452b7e0;  1 drivers
v00000273245287a0_0 .net "o3", 0 0, L_000002732452b930;  1 drivers
v00000273245288e0_0 .net "pre", 0 0, L_000002732452b620;  1 drivers
    .scope S_00000273244ba470;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "Q2.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 27 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 34 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 6, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 7, 0;
    %vpi_call 2 41 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 9, 0;
    %vpi_call 2 49 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 11, 0;
    %vpi_call 2 56 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 12, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 13, 0;
    %vpi_call 2 63 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 14, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 70 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 22682, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 17, 0;
    %vpi_call 2 77 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 18, 0;
    %pushi/vec4 29171, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 19, 0;
    %vpi_call 2 84 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 49594, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 21, 0;
    %vpi_call 2 91 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %delay 22, 0;
    %pushi/vec4 19363, 0, 16;
    %store/vec4 v0000027324529770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027324529e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002732452ac10_0, 0, 1;
    %delay 23, 0;
    %vpi_call 2 98 "$display", "d:%h , c:%b , s:%b , address = %h", v0000027324529770_0, v0000027324529e50_0, v000002732452ac10_0, v0000027324529f90_0 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Q2_tb.v";
    "./Q2.v";
