--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1551 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.243ns.
--------------------------------------------------------------------------------
Slack:                  14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_lightdbg_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 0)
  Clock Path Skew:      0.539ns (1.278 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_lightdbg_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X0Y44.SR      net (fanout=39)       4.200   M_reset_cond_out
    OLOGIC_X0Y44.CLK0    Tosrck                1.022   M_lightdbg_q[6]
                                                       M_lightdbg_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.547ns logic, 4.200ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  15.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y50.SR       net (fanout=39)       4.005   M_reset_cond_out
    SLICE_X1Y50.CLK      Tsrck                 0.468   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (0.993ns logic, 4.005ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  15.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y50.SR       net (fanout=39)       4.005   M_reset_cond_out
    SLICE_X1Y50.CLK      Tsrck                 0.438   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.968ns (0.963ns logic, 4.005ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  15.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y50.SR       net (fanout=39)       4.005   M_reset_cond_out
    SLICE_X1Y50.CLK      Tsrck                 0.413   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.938ns logic, 4.005ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  15.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.468   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.993ns logic, 3.947ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  15.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.438   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (0.963ns logic, 3.947ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  15.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X2Y50.CLK      Tsrck                 0.429   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.954ns logic, 3.947ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  15.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.423   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (0.948ns logic, 3.947ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X2Y50.CLK      Tsrck                 0.418   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (0.943ns logic, 3.947ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  15.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.413   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.938ns logic, 3.947ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  15.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X3Y50.CLK      Tsrck                 0.410   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (0.935ns logic, 3.947ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  15.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X2Y50.CLK      Tsrck                 0.395   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (0.920ns logic, 3.947ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  15.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.793 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y50.SR       net (fanout=39)       3.947   M_reset_cond_out
    SLICE_X2Y50.CLK      Tsrck                 0.383   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (0.908ns logic, 3.947ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.725 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y47.SR       net (fanout=39)       3.315   M_reset_cond_out
    SLICE_X7Y47.CLK      Tsrck                 0.438   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (0.963ns logic, 3.315ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.725 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y47.SR       net (fanout=39)       3.315   M_reset_cond_out
    SLICE_X7Y47.CLK      Tsrck                 0.423   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.948ns logic, 3.315ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.725 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y47.SR       net (fanout=39)       3.315   M_reset_cond_out
    SLICE_X7Y47.CLK      Tsrck                 0.413   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (0.938ns logic, 3.315ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.725 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y47.SR       net (fanout=39)       3.315   M_reset_cond_out
    SLICE_X7Y47.CLK      Tsrck                 0.410   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.935ns logic, 3.315ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.088ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.689 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y47.SR      net (fanout=39)       3.093   M_reset_cond_out
    SLICE_X16Y47.CLK     Tsrck                 0.470   M_ctr_q_19
                                                       slow2clk/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (0.995ns logic, 3.093ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.689 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y47.SR      net (fanout=39)       3.093   M_reset_cond_out
    SLICE_X16Y47.CLK     Tsrck                 0.461   M_ctr_q_19
                                                       slow2clk/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.986ns logic, 3.093ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.751 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y48.SR      net (fanout=39)       3.050   M_reset_cond_out
    SLICE_X16Y48.CLK     Tsrck                 0.470   M_slow2clk_value
                                                       slow2clk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (0.995ns logic, 3.050ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.751 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y48.SR      net (fanout=39)       3.050   M_reset_cond_out
    SLICE_X16Y48.CLK     Tsrck                 0.461   M_slow2clk_value
                                                       slow2clk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.986ns logic, 3.050ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.751 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y48.SR      net (fanout=39)       3.050   M_reset_cond_out
    SLICE_X16Y48.CLK     Tsrck                 0.450   M_slow2clk_value
                                                       slow2clk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.975ns logic, 3.050ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.750 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y48.SR      net (fanout=39)       3.066   M_reset_cond_out
    SLICE_X14Y48.CLK     Tsrck                 0.418   M_slowclk_value
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (0.943ns logic, 3.066ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slow2clk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.751 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slow2clk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y48.SR      net (fanout=39)       3.050   M_reset_cond_out
    SLICE_X16Y48.CLK     Tsrck                 0.428   M_slow2clk_value
                                                       slow2clk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.953ns logic, 3.050ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y44.B2      net (fanout=39)       3.001   M_reset_cond_out
    SLICE_X15Y44.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (0.898ns logic, 3.001ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  16.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y45.B1      net (fanout=39)       2.821   M_reset_cond_out
    SLICE_X13Y45.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (0.898ns logic, 2.821ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y44.C2      net (fanout=39)       2.771   M_reset_cond_out
    SLICE_X13Y44.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (0.898ns logic, 2.771ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.294 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X12Y42.A2      net (fanout=4)        0.765   M_ctr_q_0
    SLICE_X12Y42.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y43.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y44.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y45.CMUX    Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X13Y45.D1      net (fanout=1)        1.178   seg/ctr/Result<14>6
    SLICE_X13Y45.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.742ns logic, 1.952ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  16.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_lightdbg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.095 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_lightdbg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y28.SR     net (fanout=39)       2.600   M_reset_cond_out
    OLOGIC_X12Y28.CLK0   Tosrck                1.022   M_lightdbg_q[0]
                                                       M_lightdbg_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.547ns logic, 2.600ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_lightdbg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.095 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_lightdbg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y29.SR     net (fanout=39)       2.600   M_reset_cond_out
    OLOGIC_X12Y29.CLK0   Tosrck                1.022   M_lightdbg_q[1]
                                                       M_lightdbg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.547ns logic, 2.600ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[2]/CLK0
  Logical resource: M_lightdbg_q_2/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[3]/CLK0
  Logical resource: M_lightdbg_q_3/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[4]/CLK0
  Logical resource: M_lightdbg_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[5]/CLK0
  Logical resource: M_lightdbg_q_5/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[6]/CLK0
  Logical resource: M_lightdbg_q_6/CK0
  Location pin: OLOGIC_X0Y44.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[7]/CLK0
  Logical resource: M_lightdbg_q_7/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[0]/CLK0
  Logical resource: M_lightdbg_q_0/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[1]/CLK0
  Logical resource: M_lightdbg_q_1/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: xcount/button_cond/M_sync_out/CLK
  Logical resource: xcount/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[3]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[3]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[3]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[7]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[7]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[7]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[7]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[11]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[11]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[11]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[11]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[15]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[15]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[15]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[15]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[19]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[19]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[19]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[19]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slow2clk/M_ctr_q_18/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1551 paths, 0 nets, and 394 connections

Design statistics:
   Minimum period:   5.243ns{1}   (Maximum frequency: 190.730MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 15:47:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



