[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_3_parity",
    "sources":[
      "~interface_connect|interface_connect>io_in_3_parity"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_3_valid",
    "sources":[
      "~interface_connect|interface_connect>io_in_3_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_1_parity",
    "sources":[
      "~interface_connect|interface_connect>io_in_1_parity"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_1_valid",
    "sources":[
      "~interface_connect|interface_connect>io_in_1_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_4_valid",
    "sources":[
      "~interface_connect|interface_connect>io_in_4_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_0_parity",
    "sources":[
      "~interface_connect|interface_connect>io_in_0_parity"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_0_valid",
    "sources":[
      "~interface_connect|interface_connect>io_in_0_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_0_data",
    "sources":[
      "~interface_connect|interface_connect>io_in_0_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_4_parity",
    "sources":[
      "~interface_connect|interface_connect>io_in_4_parity"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_4_data",
    "sources":[
      "~interface_connect|interface_connect>io_in_4_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_2_data",
    "sources":[
      "~interface_connect|interface_connect>io_in_2_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_2_parity",
    "sources":[
      "~interface_connect|interface_connect>io_in_2_parity"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_1_data",
    "sources":[
      "~interface_connect|interface_connect>io_in_1_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_3_data",
    "sources":[
      "~interface_connect|interface_connect>io_in_3_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interface_connect|interface_connect>io_out_2_valid",
    "sources":[
      "~interface_connect|interface_connect>io_in_2_valid"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]