# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1-mux16to1.srcs/sources_1/new/rete_on_board.vhd" \
"../../../../1-mux16to1.srcs/sources_1/new/rom.vhd" \
"../../../../1-mux16to1.srcs/sim_1/new/rete_on_board_tb.vhd" \

# Do not sort compile order
nosort
