----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Debug Version 12.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from SinDPStratixVf400
-- VHDL created on Wed Sep 05 17:55:17 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;
USE work.SinDPStratixVf400_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from d:/qshell64/p4/ip/aion/src/mip_common/hw_model.cpp:1240
entity SinDPStratixVf400 is
    port (
        xIn_v : in std_logic_vector(0 downto 0);
        xIn_c : in std_logic_vector(7 downto 0);
        xIn_0 : in std_logic_vector(63 downto 0);
        xOut_v : out std_logic_vector(0 downto 0);
        xOut_c : out std_logic_vector(7 downto 0);
        xOut_0 : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic;
        bus_clk : in std_logic;
        h_areset : in std_logic
        );
end;

architecture normal of SinDPStratixVf400 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid6_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid7_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid8_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShift_uid23_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid24_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid25_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal cstZwShiftP1_uid26_fpSinPiTest_q : std_logic_vector (28 downto 0);
    signal cPi_uid53_fpSinPiTest_q : std_logic_vector (54 downto 0);
    signal biasM1_uid56_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal fracNaN_uid82_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal biasS_uid101_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal biasP1_uid102_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal fracBaseS_uid110_rrx_uid29_fpSinPiTest_q : std_logic_vector(64 downto 0);
    signal constWF_uid118_rrx_uid29_fpSinPiTest_q : std_logic_vector (5 downto 0);
    signal mExp1O2Pi_uid120_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal oOver2pi_uid124_rrx_uid29_fpSinPiTest_q : std_logic_vector (113 downto 0);
    signal zz_uid132_rrx_uid29_fpSinPiTest_q : std_logic_vector (52 downto 0);
    signal two_uid134_rrx_uid29_fpSinPiTest_q : std_logic_vector (5 downto 0);
    signal ZerosGB_uid151_rrx_uid29_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest_q : std_logic_vector (5 downto 0);
    signal zs_uid190_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal mO_uid193_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (36 downto 0);
    signal zs_uid198_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage0Idx3_uid240_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal memoryC4_uid275_sinPiZTableGenerator_q : std_logic_vector(26 downto 0);
    signal memoryC5_uid276_sinPiZTableGenerator_q : std_logic_vector(17 downto 0);
    signal rndBit_uid285_sinPiZPolyEval_q : std_logic_vector (1 downto 0);
    signal rndBit_uid303_sinPiZPolyEval_q : std_logic_vector (2 downto 0);
    signal mO_uid311_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx3Pad48_uid352_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (47 downto 0);
    signal leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (2 downto 0);
    signal leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (127 downto 0);
    signal leftShiftStage0Idx3Pad192_uid387_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (191 downto 0);
    signal mO_uid429_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage0Idx3_uid476_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal prodXY_uid507_pT1_uid278_sinPiZPolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid507_pT1_uid278_sinPiZPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid507_pT1_uid278_sinPiZPolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid507_pT1_uid278_sinPiZPolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid507_pT1_uid278_sinPiZPolyEval_q : std_logic_vector (35 downto 0);
    signal topProd_uid512_pT2_uid284_sinPiZPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid512_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid512_pT2_uid284_sinPiZPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid512_pT2_uid284_sinPiZPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid512_pT2_uid284_sinPiZPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid515_pT2_uid284_sinPiZPolyEval_a : std_logic_vector (1 downto 0);
    signal sm0_uid515_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (4 downto 0);
    signal sm0_uid515_pT2_uid284_sinPiZPolyEval_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid515_pT2_uid284_sinPiZPolyEval_pr : UNSIGNED (6 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid515_pT2_uid284_sinPiZPolyEval_pr: signal is "logic";
    signal sm0_uid515_pT2_uid284_sinPiZPolyEval_q : std_logic_vector (6 downto 0);
    signal topProd_uid523_pT3_uid290_sinPiZPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid523_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid523_pT3_uid290_sinPiZPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid523_pT3_uid290_sinPiZPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid523_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid540_pT4_uid296_sinPiZPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid540_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid540_pT4_uid296_sinPiZPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid540_pT4_uid296_sinPiZPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid540_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid555_pT5_uid302_sinPiZPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid555_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid555_pT5_uid302_sinPiZPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid555_pT5_uid302_sinPiZPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid555_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid567_pT5_uid302_sinPiZPolyEval_a : std_logic_vector (2 downto 0);
    signal sm0_uid567_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (2 downto 0);
    signal sm0_uid567_pT5_uid302_sinPiZPolyEval_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid567_pT5_uid302_sinPiZPolyEval_pr : UNSIGNED (5 downto 0);
    attribute multstyle of sm0_uid567_pT5_uid302_sinPiZPolyEval_pr: signal is "logic";
    signal sm0_uid567_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (5 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b0_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b0_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b0_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b0_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b0_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b0_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b0_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b0_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b0_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b0_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b0_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b0_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b0_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b0_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b0_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b0_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b1_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b1_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b1_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b1_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b1_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b1_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b1_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b1_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b1_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b1_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b1_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b1_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b1_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b1_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b1_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b1_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b2_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b2_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b2_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b2_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b2_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b2_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b2_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b2_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b2_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b2_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b2_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b2_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b2_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b2_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b2_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b2_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b3_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b3_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b3_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a0_b3_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b3_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b3_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b3_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a1_b3_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b3_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b3_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b3_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a2_b3_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b3_a : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b3_s1 : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b3_pr : UNSIGNED (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a3_b3_q : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_q : std_logic_vector(127 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a : std_logic_vector(12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b : std_logic_vector(12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_i : std_logic_vector (12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a1 : std_logic_vector(12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b1 : std_logic_vector(12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_o : std_logic_vector (12 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_cin : std_logic_vector (0 downto 0);
    signal expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_q : std_logic_vector (10 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_q : std_logic_vector(188 downto 0);
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_w : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_w_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_x : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_x_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_y : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_y_type;
    type multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s : multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s_type;
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y_type;
    type multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s : multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s_type;
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y_type;
    type multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s : multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s_type;
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_q : std_logic_vector (54 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_a : std_logic_vector(90 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_b : std_logic_vector(90 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_o : std_logic_vector (90 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_c : std_logic_vector (0 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p1_of_2_q : std_logic_vector (88 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p2_of_2_a : std_logic_vector(6 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p2_of_2_b : std_logic_vector(6 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p2_of_2_o : std_logic_vector (6 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_p2_of_2_q : std_logic_vector (4 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_a : std_logic_vector(90 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_b : std_logic_vector(90 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_o : std_logic_vector (90 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_c : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_a : std_logic_vector(7 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b : std_logic_vector(7 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_o : std_logic_vector (7 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_c : std_logic_vector (0 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_a : std_logic_vector(90 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_b : std_logic_vector(90 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_o : std_logic_vector (90 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_c : std_logic_vector (0 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q : std_logic_vector (88 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_a : std_logic_vector(41 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b : std_logic_vector(41 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_o : std_logic_vector (41 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_q : std_logic_vector (39 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_a : std_logic_vector(90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_b : std_logic_vector(90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_o : std_logic_vector (90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_c : std_logic_vector (0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a : std_logic_vector(90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b : std_logic_vector(90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_o : std_logic_vector (90 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_c : std_logic_vector (0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a : std_logic_vector(13 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b : std_logic_vector(13 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_o : std_logic_vector (13 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_q : std_logic_vector (11 downto 0);
    signal reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (1 downto 0);
    signal reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (1 downto 0);
    signal reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (9 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2_q : std_logic_vector (188 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1_q : std_logic_vector (188 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1_q : std_logic_vector (188 downto 0);
    signal reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1_q : std_logic_vector (188 downto 0);
    signal reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1_q : std_logic_vector (5 downto 0);
    signal reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_q : std_logic_vector (0 downto 0);
    signal reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (9 downto 0);
    signal reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (12 downto 0);
    signal reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (209 downto 0);
    signal reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (9 downto 0);
    signal reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (64 downto 0);
    signal reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (31 downto 0);
    signal reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q : std_logic_vector (1 downto 0);
    signal reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (1 downto 0);
    signal reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4_q : std_logic_vector (72 downto 0);
    signal reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (72 downto 0);
    signal reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (72 downto 0);
    signal reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3_q : std_logic_vector (64 downto 0);
    signal reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1_q : std_logic_vector (6 downto 0);
    signal reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_q : std_logic_vector (10 downto 0);
    signal reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0_q : std_logic_vector (10 downto 0);
    signal reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3_q : std_logic_vector (93 downto 0);
    signal reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2_q : std_logic_vector (93 downto 0);
    signal reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0_q : std_logic_vector (7 downto 0);
    signal reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2_q : std_logic_vector (7 downto 0);
    signal reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5_q : std_logic_vector (90 downto 0);
    signal reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4_q : std_logic_vector (90 downto 0);
    signal reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3_q : std_logic_vector (90 downto 0);
    signal reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2_q : std_logic_vector (90 downto 0);
    signal reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_q : std_logic_vector (6 downto 0);
    signal reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1_q : std_logic_vector (4 downto 0);
    signal reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1_q : std_logic_vector (6 downto 0);
    signal reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1_q : std_logic_vector (30 downto 0);
    signal reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0_q : std_logic_vector (37 downto 0);
    signal reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1_q : std_logic_vector (28 downto 0);
    signal reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0_q : std_logic_vector (53 downto 0);
    signal reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1_q : std_logic_vector (37 downto 0);
    signal reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0_q : std_logic_vector (45 downto 0);
    signal reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1_q : std_logic_vector (28 downto 0);
    signal reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0_q : std_logic_vector (53 downto 0);
    signal reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1_q : std_logic_vector (46 downto 0);
    signal reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0_q : std_logic_vector (52 downto 0);
    signal reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_q : std_logic_vector (2 downto 0);
    signal reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1_q : std_logic_vector (34 downto 0);
    signal reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q : std_logic_vector (59 downto 0);
    signal reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1_q : std_logic_vector (54 downto 0);
    signal reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0_q : std_logic_vector (15 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1_q : std_logic_vector (127 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0_q : std_logic_vector (88 downto 0);
    signal reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_q : std_logic_vector (39 downto 0);
    signal reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1_q : std_logic_vector (6 downto 0);
    signal reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0_q : std_logic_vector (63 downto 0);
    signal reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1_q : std_logic_vector (54 downto 0);
    signal reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2_q : std_logic_vector (51 downto 0);
    signal reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2_q : std_logic_vector (10 downto 0);
    signal ld_xIn_v_to_xOut_v_q : std_logic_vector (0 downto 0);
    signal ld_fracXRR_uid34_fpSinPiTest_b_to_oFracXRR_uid37_uid37_fpSinPiTest_a_q : std_logic_vector (63 downto 0);
    signal ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_q : std_logic_vector (90 downto 0);
    signal ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d_q : std_logic_vector (90 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_expP_uid59_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_zPPolyEval_uid62_fpSinPiTest_a_q : std_logic_vector (90 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_q : std_logic_vector (2 downto 0);
    signal ld_InvSinXIsXRR_uid90_fpSinPiTest_q_to_signComp_uid91_fpSinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_q : std_logic_vector (10 downto 0);
    signal ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_normFrac_uid117_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q_to_zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_a_q : std_logic_vector (156 downto 0);
    signal ld_lowRangeA_uid139_rrx_uid29_fpSinPiTest_b_to_basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_a_q : std_logic_vector (7 downto 0);
    signal ld_finalExp_uid158_rrx_uid29_fpSinPiTest_q_to_RRangeRed_uid159_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (10 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_cStage_uid195_lzcZ_uid51_fpSinPiTest_b_q : std_logic_vector (26 downto 0);
    signal ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d_q : std_logic_vector (15 downto 0);
    signal ld_vCount_uid206_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid200_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid192_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_g_q : std_logic_vector (0 downto 0);
    signal ld_reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_f_q : std_logic_vector (0 downto 0);
    signal ld_X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (3 downto 0);
    signal ld_leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (8 downto 0);
    signal ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_g_q : std_logic_vector (0 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b_to_add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_a_q : std_logic_vector (19 downto 0);
    signal ld_lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b_to_add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_a_q : std_logic_vector (1 downto 0);
    signal ld_yT4_uid295_sinPiZPolyEval_b_to_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_a_q : std_logic_vector (43 downto 0);
    signal ld_reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_a_q : std_logic_vector (18 downto 0);
    signal ld_lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b_to_add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_a_q : std_logic_vector (18 downto 0);
    signal ld_yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b_to_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_b_q : std_logic_vector (25 downto 0);
    signal ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a_q : std_logic_vector (59 downto 0);
    signal ld_lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b_to_add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_a_q : std_logic_vector (18 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_d_q : std_logic_vector (15 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_e_q : std_logic_vector (15 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a_q : std_logic_vector (127 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a_q : std_logic_vector (188 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a_q : std_logic_vector (188 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a_q : std_logic_vector (188 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b_q : std_logic_vector (188 downto 0);
    signal ld_oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c_to_oneMinusY_uid44_fpSinPiTest_p2_of_2_b_q : std_logic_vector (4 downto 0);
    signal ld_oneMinusY_uid44_fpSinPiTest_p1_of_2_q_to_oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_a_q : std_logic_vector (88 downto 0);
    signal ld_y_uid43_fpSinPiTest_b_to_cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_a_q : std_logic_vector (91 downto 0);
    signal ld_cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b_q : std_logic_vector (5 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b_q : std_logic_vector (39 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q_to_mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_a_q : std_logic_vector (88 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_a_q : std_logic_vector (188 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a_q : std_logic_vector (88 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b_q : std_logic_vector (88 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a_q : std_logic_vector (11 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b_q : std_logic_vector (11 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_a_q : std_logic_vector (88 downto 0);
    signal ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_b_q : std_logic_vector (88 downto 0);
    signal ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_a_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_a_q : std_logic_vector (6 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q_to_reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_a_q : std_logic_vector (127 downto 0);
    signal ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c_to_reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_a_q : std_logic_vector (39 downto 0);
    signal ld_xIn_v_to_xOut_v_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_outputreg_q : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_reset0 : std_logic;
    signal ld_xIn_c_to_xOut_c_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_xIn_c_to_xOut_c_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_xIn_c_to_xOut_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg_q : std_logic_vector (90 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg_q : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_eq : std_logic;
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg_q : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg_q : std_logic_vector (2 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_aa : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ab : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_q : std_logic_vector(6 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i : unsigned(6 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_eq : std_logic;
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg_q : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_mem_top_q : std_logic_vector (7 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_eq : std_logic;
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ir : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg_q : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_iq : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ia : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ir : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_q : std_logic_vector (64 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ir : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_q : std_logic_vector (58 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg_q : std_logic_vector (90 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_eq : std_logic;
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_outputreg_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_iq : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ia : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ir : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_outputreg_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_iq : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ia : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ir : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_outputreg_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_iq : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ia : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ir : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_q : std_logic_vector (47 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (35 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (19 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_inputreg_q : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (40 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ir : std_logic_vector (8 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_outputreg_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ir : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_outputreg_q : std_logic_vector (20 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_iq : std_logic_vector (20 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ia : std_logic_vector (20 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ir : std_logic_vector (20 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_q : std_logic_vector (20 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_reset0 : std_logic;
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_outputreg_q : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ir : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_eq : std_logic;
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_inputreg_q : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0 : std_logic;
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ir : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_q : std_logic_vector (72 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0 : std_logic;
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_reset0 : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_eq : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_reset0 : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_reset0 : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_eq : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_reset0 : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_eq : std_logic;
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_outputreg_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_outputreg_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0 : std_logic;
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_reset0 : std_logic;
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_q : std_logic_vector (10 downto 0);
    signal sinXIsXRR_uid36_fpSinPiTest_a : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid36_fpSinPiTest_b : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid36_fpSinPiTest_o : std_logic_vector (13 downto 0);
    signal sinXIsXRR_uid36_fpSinPiTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsXRR_uid36_fpSinPiTest_n : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (19 downto 0);
    signal pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (26 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_in : std_logic_vector (87 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_b : std_logic_vector (87 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_in : std_logic_vector (2 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_b : std_logic_vector (2 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andEF_join_q : std_logic_vector (127 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_b_q : std_logic_vector (88 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (4 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (5 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_q : std_logic_vector (189 downto 0);
    signal fxpXShiftValExt_uid38_fpSinPiTest_a : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid38_fpSinPiTest_b : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid38_fpSinPiTest_o : std_logic_vector (11 downto 0);
    signal fxpXShiftValExt_uid38_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal z_uid49_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal z_uid49_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal p_uid55_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal p_uid55_fpSinPiTest_q : std_logic_vector (54 downto 0);
    signal expHardCase_uid57_fpSinPiTest_a : std_logic_vector(11 downto 0);
    signal expHardCase_uid57_fpSinPiTest_b : std_logic_vector(11 downto 0);
    signal expHardCase_uid57_fpSinPiTest_o : std_logic_vector (11 downto 0);
    signal expHardCase_uid57_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal expRCompFracRComp_uid76_fpSinPiTest_a : std_logic_vector(64 downto 0);
    signal expRCompFracRComp_uid76_fpSinPiTest_b : std_logic_vector(64 downto 0);
    signal expRCompFracRComp_uid76_fpSinPiTest_o : std_logic_vector (64 downto 0);
    signal expRCompFracRComp_uid76_fpSinPiTest_q : std_logic_vector (64 downto 0);
    signal excSel_uid81_fpSinPiTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid84_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid84_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid88_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid88_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_b : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_o : std_logic_vector (11 downto 0);
    signal expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal expIncrementS_uid111_rrx_uid29_fpSinPiTest_q : std_logic_vector(10 downto 0);
    signal fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q : std_logic_vector(113 downto 0);
    signal normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_q : std_logic_vector (52 downto 0);
    signal expPhase2_uid123_rrx_uid29_fpSinPiTest_a : std_logic_vector(11 downto 0);
    signal expPhase2_uid123_rrx_uid29_fpSinPiTest_b : std_logic_vector(11 downto 0);
    signal expPhase2_uid123_rrx_uid29_fpSinPiTest_o : std_logic_vector (11 downto 0);
    signal expPhase2_uid123_rrx_uid29_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal multOp2_uid125_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal multOp2_uid125_rrx_uid29_fpSinPiTest_q : std_logic_vector (113 downto 0);
    signal expShiftVal_uid135_rrx_uid29_fpSinPiTest_a : std_logic_vector(13 downto 0);
    signal expShiftVal_uid135_rrx_uid29_fpSinPiTest_b : std_logic_vector(13 downto 0);
    signal expShiftVal_uid135_rrx_uid29_fpSinPiTest_o : std_logic_vector (13 downto 0);
    signal expShiftVal_uid135_rrx_uid29_fpSinPiTest_q : std_logic_vector (13 downto 0);
    signal sumHighA_B_uid141_rrx_uid29_fpSinPiTest_a : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid141_rrx_uid29_fpSinPiTest_b : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid141_rrx_uid29_fpSinPiTest_o : std_logic_vector (65 downto 0);
    signal sumHighA_B_uid141_rrx_uid29_fpSinPiTest_q : std_logic_vector (65 downto 0);
    signal finalExpExt_uid147_rrx_uid29_fpSinPiTest_a : std_logic_vector(11 downto 0);
    signal finalExpExt_uid147_rrx_uid29_fpSinPiTest_b : std_logic_vector(11 downto 0);
    signal finalExpExt_uid147_rrx_uid29_fpSinPiTest_o : std_logic_vector (11 downto 0);
    signal finalExpExt_uid147_rrx_uid29_fpSinPiTest_q : std_logic_vector (11 downto 0);
    signal finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_q : std_logic_vector (64 downto 0);
    signal leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal memoryC0_uid271_sinPiZTableGenerator_q : std_logic_vector(58 downto 0);
    signal memoryC1_uid272_sinPiZTableGenerator_q : std_logic_vector(50 downto 0);
    signal memoryC2_uid273_sinPiZTableGenerator_q : std_logic_vector(43 downto 0);
    signal memoryC3_uid274_sinPiZTableGenerator_q : std_logic_vector(35 downto 0);
    signal ts2_uid287_sinPiZPolyEval_a : std_logic_vector(38 downto 0);
    signal ts2_uid287_sinPiZPolyEval_b : std_logic_vector(38 downto 0);
    signal ts2_uid287_sinPiZPolyEval_o : std_logic_vector (38 downto 0);
    signal ts2_uid287_sinPiZPolyEval_q : std_logic_vector (38 downto 0);
    signal ts3_uid293_sinPiZPolyEval_a : std_logic_vector(46 downto 0);
    signal ts3_uid293_sinPiZPolyEval_b : std_logic_vector(46 downto 0);
    signal ts3_uid293_sinPiZPolyEval_o : std_logic_vector (46 downto 0);
    signal ts3_uid293_sinPiZPolyEval_q : std_logic_vector (46 downto 0);
    signal ts4_uid299_sinPiZPolyEval_a : std_logic_vector(53 downto 0);
    signal ts4_uid299_sinPiZPolyEval_b : std_logic_vector(53 downto 0);
    signal ts4_uid299_sinPiZPolyEval_o : std_logic_vector (53 downto 0);
    signal ts4_uid299_sinPiZPolyEval_q : std_logic_vector (53 downto 0);
    signal ts5_uid305_sinPiZPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid305_sinPiZPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid305_sinPiZPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid305_sinPiZPolyEval_q : std_logic_vector (62 downto 0);
    signal leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_a : std_logic_vector(34 downto 0);
    signal sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_b : std_logic_vector(34 downto 0);
    signal sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_o : std_logic_vector (34 downto 0);
    signal sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_q : std_logic_vector (34 downto 0);
    signal sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (60 downto 0);
    signal oFracXRR_uid37_uid37_fpSinPiTest_q : std_logic_vector (64 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_xIn_c_to_xOut_c_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal exp_uid9_fpSinPiTest_in : std_logic_vector (62 downto 0);
    signal exp_uid9_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal frac_uid13_fpSinPiTest_in : std_logic_vector (51 downto 0);
    signal frac_uid13_fpSinPiTest_b : std_logic_vector (51 downto 0);
    signal signX_uid32_fpSinPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid32_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal expFracX_uid95_px_uid28_fpSinPiTest_in : std_logic_vector (62 downto 0);
    signal expFracX_uid95_px_uid28_fpSinPiTest_b : std_logic_vector (62 downto 0);
    signal expXIsMax_uid12_fpSinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid14_fpSinPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid10_fpSinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal sinXIsX_uid35_fpSinPiTest_a : std_logic_vector(13 downto 0);
    signal sinXIsX_uid35_fpSinPiTest_b : std_logic_vector(13 downto 0);
    signal sinXIsX_uid35_fpSinPiTest_o : std_logic_vector (13 downto 0);
    signal sinXIsX_uid35_fpSinPiTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsX_uid35_fpSinPiTest_n : std_logic_vector (0 downto 0);
    signal extendedFracX_uid40_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal fracXRExt_uid152_rrx_uid29_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal vCount_uid212_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid212_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid212_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid206_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid206_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid206_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q : std_logic_vector (127 downto 0);
    signal vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid192_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid192_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid192_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal cStage_uid195_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal vCount_uid200_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid200_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid200_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal cIncludingRoundingBit_uid286_sinPiZPolyEval_q : std_logic_vector (37 downto 0);
    signal cIncludingRoundingBit_uid292_sinPiZPolyEval_q : std_logic_vector (45 downto 0);
    signal cIncludingRoundingBit_uid298_sinPiZPolyEval_q : std_logic_vector (52 downto 0);
    signal cIncludingRoundingBit_uid304_sinPiZPolyEval_q : std_logic_vector (61 downto 0);
    signal leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_q : std_logic_vector (94 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q : std_logic_vector(127 downto 0);
    signal cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_b : std_logic_vector (18 downto 0);
    signal lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (19 downto 0);
    signal lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (19 downto 0);
    signal highABits_uid517_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (53 downto 0);
    signal highABits_uid517_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (33 downto 0);
    signal TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (59 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_g : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_h : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_i : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_j : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_k : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_l : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_m : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_n : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_o : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_h : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_k : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_l : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_m : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_n : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_q : std_logic_vector(127 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_q : std_logic_vector(188 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (30 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (47 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (53 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_q : std_logic_vector (93 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_q : std_logic_vector (128 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_q : std_logic_vector (189 downto 0);
    signal vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q : std_logic_vector(188 downto 0);
    signal vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (31 downto 0);
    signal vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (1 downto 0);
    signal vStagei_uid215_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid215_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (7 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_q : std_logic_vector(127 downto 0);
    signal zPPolyEval_uid62_fpSinPiTest_in : std_logic_vector (83 downto 0);
    signal zPPolyEval_uid62_fpSinPiTest_b : std_logic_vector (47 downto 0);
    signal basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_q : std_logic_vector (73 downto 0);
    signal vStagei_uid197_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid197_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid203_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid203_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (31 downto 0);
    signal vStagei_uid209_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid209_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (15 downto 0);
    signal vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (15 downto 0);
    signal vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (7 downto 0);
    signal vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (15 downto 0);
    signal vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (7 downto 0);
    signal add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_q : std_logic_vector (54 downto 0);
    signal add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (56 downto 0);
    signal xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (73 downto 0);
    signal add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_q : std_logic_vector (79 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q : std_logic_vector(127 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_a : std_logic_vector(2 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_b : std_logic_vector(2 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_a : std_logic_vector(7 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_b : std_logic_vector(7 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_q : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid89_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid89_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal sinXR_uid93_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_a : std_logic_vector(2 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_b : std_logic_vector(2 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid283_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal yT2_uid283_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal yT3_uid289_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal yT3_uid289_sinPiZPolyEval_b : std_logic_vector (35 downto 0);
    signal yT4_uid295_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal yT4_uid295_sinPiZPolyEval_b : std_logic_vector (43 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_q : std_logic_vector(0 downto 0);
    signal InvSinXIsXRR_uid90_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsXRR_uid90_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_in : std_logic_vector (189 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_b : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d : std_logic_vector (11 downto 0);
    signal fxpXShiftVal_uid39_fpSinPiTest_in : std_logic_vector (4 downto 0);
    signal fxpXShiftVal_uid39_fpSinPiTest_b : std_logic_vector (4 downto 0);
    signal zAddr_uid61_fpSinPiTest_in : std_logic_vector (90 downto 0);
    signal zAddr_uid61_fpSinPiTest_b : std_logic_vector (6 downto 0);
    signal rVStage_uid191_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (90 downto 0);
    signal rVStage_uid191_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid194_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (26 downto 0);
    signal vStage_uid194_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (26 downto 0);
    signal X58dto0_uid235_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (58 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_2_in : std_logic_vector (47 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_3_in : std_logic_vector (63 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_a_3_b : std_logic_vector (15 downto 0);
    signal expPH_uid58_fpSinPiTest_in : std_logic_vector (10 downto 0);
    signal expPH_uid58_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal fracRComp_uid77_fpSinPiTest_in : std_logic_vector (52 downto 0);
    signal fracRComp_uid77_fpSinPiTest_b : std_logic_vector (51 downto 0);
    signal expRComp_uid78_fpSinPiTest_in : std_logic_vector (63 downto 0);
    signal expRComp_uid78_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal expXTableAddr_uid109_rrx_uid29_fpSinPiTest_in : std_logic_vector (9 downto 0);
    signal expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b : std_logic_vector (9 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_in : std_logic_vector (80 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_in : std_logic_vector (107 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_in : std_logic_vector (134 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_b : std_logic_vector (26 downto 0);
    signal expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal expRR_uid155_rrx_uid29_fpSinPiTest_in : std_logic_vector (10 downto 0);
    signal expRR_uid155_rrx_uid29_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_in : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_b : std_logic_vector (63 downto 0);
    signal intXParity_uid42_fpSinPiTest_in : std_logic_vector (93 downto 0);
    signal intXParity_uid42_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal y_uid43_fpSinPiTest_in : std_logic_vector (92 downto 0);
    signal y_uid43_fpSinPiTest_b : std_logic_vector (91 downto 0);
    signal LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (89 downto 0);
    signal s2_uid288_sinPiZPolyEval_in : std_logic_vector (38 downto 0);
    signal s2_uid288_sinPiZPolyEval_b : std_logic_vector (37 downto 0);
    signal s3_uid294_sinPiZPolyEval_in : std_logic_vector (46 downto 0);
    signal s3_uid294_sinPiZPolyEval_b : std_logic_vector (45 downto 0);
    signal s4_uid300_sinPiZPolyEval_in : std_logic_vector (53 downto 0);
    signal s4_uid300_sinPiZPolyEval_b : std_logic_vector (52 downto 0);
    signal s5_uid306_sinPiZPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid306_sinPiZPolyEval_b : std_logic_vector (61 downto 0);
    signal truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_in : std_logic_vector (209 downto 0);
    signal truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_b : std_logic_vector (72 downto 0);
    signal LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (64 downto 0);
    signal LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (64 downto 0);
    signal LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (56 downto 0);
    signal LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (56 downto 0);
    signal LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (48 downto 0);
    signal oFracXRRSmallXRR_uid65_fpSinPiTest_in : std_logic_vector (64 downto 0);
    signal oFracXRRSmallXRR_uid65_fpSinPiTest_b : std_logic_vector (54 downto 0);
    signal R_uid96_px_uid28_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal X85dto0_uid163_fxpX_uid41_fpSinPiTest_in : std_logic_vector (85 downto 0);
    signal X85dto0_uid163_fxpX_uid41_fpSinPiTest_b : std_logic_vector (85 downto 0);
    signal X77dto0_uid166_fxpX_uid41_fpSinPiTest_in : std_logic_vector (77 downto 0);
    signal X77dto0_uid166_fxpX_uid41_fpSinPiTest_b : std_logic_vector (77 downto 0);
    signal X69dto0_uid169_fxpX_uid41_fpSinPiTest_in : std_logic_vector (69 downto 0);
    signal X69dto0_uid169_fxpX_uid41_fpSinPiTest_b : std_logic_vector (69 downto 0);
    signal X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (145 downto 0);
    signal X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (145 downto 0);
    signal X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (81 downto 0);
    signal X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (81 downto 0);
    signal X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (17 downto 0);
    signal X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (17 downto 0);
    signal finalFrac_uid154_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal finalFrac_uid154_rrx_uid29_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q : std_logic_vector(127 downto 0);
    signal LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (82 downto 0);
    signal LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (82 downto 0);
    signal LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (74 downto 0);
    signal LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (66 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_in : std_logic_vector (94 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_b : std_logic_vector (88 downto 0);
    signal cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c : std_logic_vector (5 downto 0);
    signal lowRangeB_uid279_sinPiZPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid279_sinPiZPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid280_sinPiZPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid280_sinPiZPolyEval_b : std_logic_vector (17 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_e : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_in : std_logic_vector (187 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_b : std_logic_vector (187 downto 0);
    signal lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (1 downto 0);
    signal highBBits_uid534_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (30 downto 0);
    signal highBBits_uid534_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (18 downto 0);
    signal highBBits_uid549_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal highBBits_uid549_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (18 downto 0);
    signal highBBits_uid570_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (53 downto 0);
    signal highBBits_uid570_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (34 downto 0);
    signal oMyBottom_uid47_fpSinPiTest_in : std_logic_vector (90 downto 0);
    signal oMyBottom_uid47_fpSinPiTest_b : std_logic_vector (90 downto 0);
    signal normBit_uid68_fpSinPiTest_in : std_logic_vector (109 downto 0);
    signal normBit_uid68_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal highRes_uid69_fpSinPiTest_in : std_logic_vector (108 downto 0);
    signal highRes_uid69_fpSinPiTest_b : std_logic_vector (52 downto 0);
    signal lowRes_uid70_fpSinPiTest_in : std_logic_vector (107 downto 0);
    signal lowRes_uid70_fpSinPiTest_b : std_logic_vector (52 downto 0);
    signal fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_b : std_logic_vector (156 downto 0);
    signal fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_in : std_logic_vector (165 downto 0);
    signal fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_b : std_logic_vector (156 downto 0);
    signal rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (47 downto 0);
    signal LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (47 downto 0);
    signal LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (43 downto 0);
    signal LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (43 downto 0);
    signal LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (39 downto 0);
    signal LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (39 downto 0);
    signal rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid217_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid217_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid219_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid219_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_a_q : std_logic_vector (128 downto 0);
    signal yT1_uid277_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal yT1_uid277_sinPiZPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (20 downto 0);
    signal xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (20 downto 0);
    signal xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (47 downto 0);
    signal xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid566_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (20 downto 0);
    signal sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (2 downto 0);
    signal basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_in : std_logic_vector (72 downto 0);
    signal basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b : std_logic_vector (72 downto 0);
    signal rVStage_uid199_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid199_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid201_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid201_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (31 downto 0);
    signal rVStage_uid205_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid205_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid207_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid207_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid211_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid211_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid213_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid213_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (31 downto 0);
    signal rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal R_uid520_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (53 downto 0);
    signal R_uid520_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (30 downto 0);
    signal R_uid537_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (55 downto 0);
    signal R_uid537_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (37 downto 0);
    signal R_uid552_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (72 downto 0);
    signal R_uid552_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (46 downto 0);
    signal R_uid573_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (78 downto 0);
    signal R_uid573_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (54 downto 0);
    signal signComp_uid91_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal signComp_uid91_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal signComp_uid91_fpSinPiTest_c : std_logic_vector(0 downto 0);
    signal signComp_uid91_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal sSM0W_uid514_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid514_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (4 downto 0);
    signal xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (8 downto 0);
    signal xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (8 downto 0);
    signal xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (16 downto 0);
    signal leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal expP_uid59_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal expP_uid59_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal yBottom_uid48_fpSinPiTest_in : std_logic_vector (90 downto 0);
    signal yBottom_uid48_fpSinPiTest_b : std_logic_vector (90 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitExpansion_for_b_q : std_logic_vector (93 downto 0);
    signal leftShiftStage3Idx1_uid267_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (10 downto 0);
    signal yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (10 downto 0);
    signal yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (45 downto 0);
    signal yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_in : std_logic_vector (18 downto 0);
    signal yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b : std_logic_vector (18 downto 0);
    signal yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid565_pT5_uid302_sinPiZPolyEval_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid565_pT5_uid302_sinPiZPolyEval_b : std_logic_vector (2 downto 0);
    signal fxpSinRes_uid64_fpSinPiTest_in : std_logic_vector (59 downto 0);
    signal fxpSinRes_uid64_fpSinPiTest_b : std_logic_vector (54 downto 0);
    signal lowRangeA_uid139_rrx_uid29_fpSinPiTest_in : std_logic_vector (7 downto 0);
    signal lowRangeA_uid139_rrx_uid29_fpSinPiTest_b : std_logic_vector (7 downto 0);
    signal highABits_uid140_rrx_uid29_fpSinPiTest_in : std_logic_vector (72 downto 0);
    signal highABits_uid140_rrx_uid29_fpSinPiTest_b : std_logic_vector (64 downto 0);
    signal leftShiftStage1Idx1_uid481_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx2_uid484_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx3_uid487_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal expX_uid98_rrx_uid29_fpSinPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid98_rrx_uid29_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid99_rrx_uid29_fpSinPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid99_rrx_uid29_fpSinPiTest_b : std_logic_vector (51 downto 0);
    signal And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid164_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx2_uid167_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx3_uid170_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx1_uid383_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx2_uid386_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx3_uid389_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal RRangeRed_uid159_rrx_uid29_fpSinPiTest_q : std_logic_vector (75 downto 0);
    signal leftShiftStage1Idx1_uid245_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx2_uid248_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx3_uid251_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal sumAHighB_uid281_sinPiZPolyEval_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid281_sinPiZPolyEval_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid281_sinPiZPolyEval_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid281_sinPiZPolyEval_q : std_logic_vector (27 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_BJ_q : std_logic_vector (127 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_e : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_g : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_h : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_i : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_j : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_k : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_l : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_m : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_n : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_o : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_e : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_g : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_h : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_i : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_j : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_k : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_l : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_m : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_n : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_o : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_BJ_q : std_logic_vector (188 downto 0);
    signal fracRCompPreRnd_uid71_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal fracRCompPreRnd_uid71_fpSinPiTest_q : std_logic_vector (52 downto 0);
    signal join_uid73_fpSinPiTest_q : std_logic_vector (1 downto 0);
    signal expPhase3_uid128_rrx_uid29_fpSinPiTest_a : std_logic_vector(12 downto 0);
    signal expPhase3_uid128_rrx_uid29_fpSinPiTest_b : std_logic_vector(12 downto 0);
    signal expPhase3_uid128_rrx_uid29_fpSinPiTest_o : std_logic_vector (12 downto 0);
    signal expPhase3_uid128_rrx_uid29_fpSinPiTest_q : std_logic_vector (12 downto 0);
    signal normFracIncProd_uid131_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q : std_logic_vector (156 downto 0);
    signal vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage1Idx1_uid359_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx2_uid362_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx3_uid365_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid218_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid218_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid218_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid221_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid221_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (3 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_in : std_logic_vector (128 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_b : std_logic_vector (88 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c : std_logic_vector (39 downto 0);
    signal rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (72 downto 0);
    signal rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (8 downto 0);
    signal vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (8 downto 0);
    signal X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (40 downto 0);
    signal X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (40 downto 0);
    signal vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (3 downto 0);
    signal vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (3 downto 0);
    signal signR_uid92_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal signR_uid92_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal signR_uid92_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_q : std_logic_vector (25 downto 0);
    signal leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal finalExp_uid158_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal finalExp_uid158_rrx_uid29_fpSinPiTest_q : std_logic_vector (10 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_in : std_logic_vector (93 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_b : std_logic_vector (88 downto 0);
    signal oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c : std_logic_vector (4 downto 0);
    signal leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal spad_yBottomBits_uid525_uid528_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (11 downto 0);
    signal multSecondOperand_uid66_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal multSecondOperand_uid66_fpSinPiTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_n : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n : std_logic_vector (0 downto 0);
    signal rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (51 downto 0);
    signal rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (19 downto 0);
    signal vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (19 downto 0);
    signal X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (35 downto 0);
    signal X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (35 downto 0);
    signal X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (3 downto 0);
    signal excRNaN_uid79_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid79_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid79_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal expXRR_uid33_fpSinPiTest_in : std_logic_vector (74 downto 0);
    signal expXRR_uid33_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal fracXRR_uid34_fpSinPiTest_in : std_logic_vector (63 downto 0);
    signal fracXRR_uid34_fpSinPiTest_b : std_logic_vector (63 downto 0);
    signal leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal s1_uid279_uid282_sinPiZPolyEval_q : std_logic_vector (28 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_g : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_h : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_i : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_j : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_k : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_l : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_m : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_n : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_o : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_a : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_b : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_c : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_d : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_e : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_f : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_g : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_h : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_i : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_j : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_k : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_l : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_m : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_n : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_o : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_q : std_logic_vector(127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_b_q : std_logic_vector (128 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_in : std_logic_vector (187 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_b : std_logic_vector (187 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_in : std_logic_vector (186 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_b : std_logic_vector (186 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_b_q : std_logic_vector (189 downto 0);
    signal expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_q : std_logic_vector (63 downto 0);
    signal rndOp_uid74_uid75_fpSinPiTest_q : std_logic_vector (54 downto 0);
    signal exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_in : std_logic_vector (10 downto 0);
    signal exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b : std_logic_vector (10 downto 0);
    signal finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_in : std_logic_vector (155 downto 0);
    signal finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b : std_logic_vector (64 downto 0);
    signal r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (5 downto 0);
    signal leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q : std_logic_vector (6 downto 0);
    signal rVStage_uid223_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid223_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid225_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid225_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_in : std_logic_vector (91 downto 0);
    signal LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_b : std_logic_vector (91 downto 0);
    signal LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_in : std_logic_vector (87 downto 0);
    signal LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_b : std_logic_vector (87 downto 0);
    signal LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (193 downto 0);
    signal LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (193 downto 0);
    signal LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (177 downto 0);
    signal LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (177 downto 0);
    signal LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (161 downto 0);
    signal LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (161 downto 0);
    signal pHigh_uid54_fpSinPiTest_in : std_logic_vector (90 downto 0);
    signal pHigh_uid54_fpSinPiTest_b : std_logic_vector (54 downto 0);
    signal pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_q : std_logic_vector (17 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_0_in : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_0_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_1_in : std_logic_vector (31 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_1_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_2_in : std_logic_vector (47 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_2_b : std_logic_vector (15 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_3_in : std_logic_vector (63 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_b_3_b : std_logic_vector (15 downto 0);
    signal LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (70 downto 0);
    signal LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (70 downto 0);
    signal LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (68 downto 0);
    signal LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (68 downto 0);
    signal LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (66 downto 0);
    signal xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid313_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (31 downto 0);
    signal excSelBits_uid80_fpSinPiTest_q : std_logic_vector (2 downto 0);
    signal LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (88 downto 0);
    signal LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (88 downto 0);
    signal LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (86 downto 0);
    signal LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (86 downto 0);
    signal LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (84 downto 0);
    signal LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (84 downto 0);
    signal yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (28 downto 0);
    signal yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid513_pT2_uid284_sinPiZPolyEval_in : std_logic_vector (1 downto 0);
    signal sSM0H_uid513_pT2_uid284_sinPiZPolyEval_b : std_logic_vector (1 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_in : std_logic_vector (128 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_b : std_logic_vector (88 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c : std_logic_vector (39 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_in : std_logic_vector (189 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_b : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c : std_logic_vector (88 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d : std_logic_vector (11 downto 0);
    signal leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (50 downto 0);
    signal LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (50 downto 0);
    signal LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (49 downto 0);
    signal LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (49 downto 0);
    signal LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : std_logic_vector (48 downto 0);
    signal leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal vCount_uid224_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid224_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid224_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid227_lzcZ_uid51_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid227_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage1Idx1_uid175_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx2_uid178_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx3_uid181_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx1_uid394_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx2_uid397_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx3_uid400_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx1_uid492_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx2_uid495_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx3_uid498_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_q : std_logic_vector (90 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q : std_logic_vector (127 downto 0);
    signal leftShiftStage2Idx1_uid370_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx2_uid373_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx3_uid376_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal rVStage_uid229_lzcZ_uid51_fpSinPiTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid229_lzcZ_uid51_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b : std_logic_vector (15 downto 0);
    signal leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q : std_logic_vector (51 downto 0);
    signal vCount_uid230_lzcZ_uid51_fpSinPiTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid230_lzcZ_uid51_fpSinPiTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid230_lzcZ_uid51_fpSinPiTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_in : std_logic_vector (92 downto 0);
    signal LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_b : std_logic_vector (92 downto 0);
    signal LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (205 downto 0);
    signal LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (205 downto 0);
    signal LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (201 downto 0);
    signal LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (201 downto 0);
    signal LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (197 downto 0);
    signal LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (197 downto 0);
    signal LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in : std_logic_vector (71 downto 0);
    signal LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : std_logic_vector (71 downto 0);
    signal normFracBranchRR_uid115_rrx_uid29_fpSinPiTest_q : std_logic_vector (52 downto 0);
    signal r_uid231_lzcZ_uid51_fpSinPiTest_q : std_logic_vector (6 downto 0);
    signal leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage2Idx1_uid405_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx2_uid408_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx3_uid411_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx1_uid503_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal normFrac_uid117_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal normFrac_uid117_rrx_uid29_fpSinPiTest_q : std_logic_vector (52 downto 0);
    signal leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_b : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q : std_logic_vector (72 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b : std_logic_vector (26 downto 0);
    signal LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (208 downto 0);
    signal LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (208 downto 0);
    signal LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (207 downto 0);
    signal LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (207 downto 0);
    signal LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in : std_logic_vector (206 downto 0);
    signal LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : std_logic_vector (206 downto 0);
    signal finalFracRR_uid148_rrx_uid29_fpSinPiTest_in : std_logic_vector (71 downto 0);
    signal finalFracRR_uid148_rrx_uid29_fpSinPiTest_b : std_logic_vector (64 downto 0);
    signal leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q : std_logic_vector (209 downto 0);
begin


	--ld_xIn_c_to_xOut_c_notEnable(LOGICAL,2381)
    ld_xIn_c_to_xOut_c_notEnable_a <= VCC_q;
    ld_xIn_c_to_xOut_c_notEnable_q <= not ld_xIn_c_to_xOut_c_notEnable_a;

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor(LOGICAL,2525)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_b <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_q <= not (ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_a or ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_b);

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_mem_top(CONSTANT,2521)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_mem_top_q <= "0101011";

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp(LOGICAL,2522)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_a <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_mem_top_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q);
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_q <= "1" when ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_a = ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_b else "0";

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg(REG,2523)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena(REG,2526)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_nor_q = "1") THEN
                ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd(LOGICAL,2527)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_a <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_sticky_ena_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_b <= VCC_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_a and ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_b;

	--LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest(BITSELECT,179)@24
    LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_in <= leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q(87 downto 0);
    LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_b <= LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_in(87 downto 0);

	--leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest(CONSTANT,178)
    leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest_q <= "000000";

	--leftShiftStage1Idx3_uid181_fxpX_uid41_fpSinPiTest(BITJOIN,180)@24
    leftShiftStage1Idx3_uid181_fxpX_uid41_fpSinPiTest_q <= LeftShiftStage087dto0_uid180_fxpX_uid41_fpSinPiTest_b & leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest(BITSELECT,176)@24
    LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_in <= leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q(89 downto 0);
    LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_b <= LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_in(89 downto 0);

	--leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest(CONSTANT,175)
    leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q <= "0000";

	--leftShiftStage1Idx2_uid178_fxpX_uid41_fpSinPiTest(BITJOIN,177)@24
    leftShiftStage1Idx2_uid178_fxpX_uid41_fpSinPiTest_q <= LeftShiftStage089dto0_uid177_fxpX_uid41_fpSinPiTest_b & leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest(BITSELECT,173)@24
    LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_in <= leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q(91 downto 0);
    LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_b <= LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_in(91 downto 0);

	--leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest(CONSTANT,172)
    leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q <= "00";

	--leftShiftStage1Idx1_uid175_fxpX_uid41_fpSinPiTest(BITJOIN,174)@24
    leftShiftStage1Idx1_uid175_fxpX_uid41_fpSinPiTest_q <= LeftShiftStage091dto0_uid174_fxpX_uid41_fpSinPiTest_b & leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;

	--X69dto0_uid169_fxpX_uid41_fpSinPiTest(BITSELECT,168)@24
    X69dto0_uid169_fxpX_uid41_fpSinPiTest_in <= extendedFracX_uid40_fpSinPiTest_q(69 downto 0);
    X69dto0_uid169_fxpX_uid41_fpSinPiTest_b <= X69dto0_uid169_fxpX_uid41_fpSinPiTest_in(69 downto 0);

	--leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest(CONSTANT,167)
    leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest_q <= "000000000000000000000000";

	--leftShiftStage0Idx3_uid170_fxpX_uid41_fpSinPiTest(BITJOIN,169)@24
    leftShiftStage0Idx3_uid170_fxpX_uid41_fpSinPiTest_q <= X69dto0_uid169_fxpX_uid41_fpSinPiTest_b & leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest_q;

	--X77dto0_uid166_fxpX_uid41_fpSinPiTest(BITSELECT,165)@24
    X77dto0_uid166_fxpX_uid41_fpSinPiTest_in <= extendedFracX_uid40_fpSinPiTest_q(77 downto 0);
    X77dto0_uid166_fxpX_uid41_fpSinPiTest_b <= X77dto0_uid166_fxpX_uid41_fpSinPiTest_in(77 downto 0);

	--leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest(CONSTANT,164)
    leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q <= "0000000000000000";

	--leftShiftStage0Idx2_uid167_fxpX_uid41_fpSinPiTest(BITJOIN,166)@24
    leftShiftStage0Idx2_uid167_fxpX_uid41_fpSinPiTest_q <= X77dto0_uid166_fxpX_uid41_fpSinPiTest_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--X85dto0_uid163_fxpX_uid41_fpSinPiTest(BITSELECT,162)@24
    X85dto0_uid163_fxpX_uid41_fpSinPiTest_in <= extendedFracX_uid40_fpSinPiTest_q(85 downto 0);
    X85dto0_uid163_fxpX_uid41_fpSinPiTest_b <= X85dto0_uid163_fxpX_uid41_fpSinPiTest_in(85 downto 0);

	--leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest(CONSTANT,161)
    leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q <= "00000000";

	--leftShiftStage0Idx1_uid164_fxpX_uid41_fpSinPiTest(BITJOIN,163)@24
    leftShiftStage0Idx1_uid164_fxpX_uid41_fpSinPiTest_q <= X85dto0_uid163_fxpX_uid41_fpSinPiTest_b & leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;

	--cstZwShiftP1_uid26_fpSinPiTest(CONSTANT,25)
    cstZwShiftP1_uid26_fpSinPiTest_q <= "00000000000000000000000000000";

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor(LOGICAL,2614)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_b <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_q <= not (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_a or ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_b);

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_mem_top(CONSTANT,2610)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_mem_top_q <= "010011";

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp(LOGICAL,2611)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_a <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_mem_top_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q);
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_q <= "1" when ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_a = ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_b else "0";

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg(REG,2612)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena(REG,2615)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_nor_q = "1") THEN
                ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd(LOGICAL,2616)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_a <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_a and ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_b;

	--xIn(PORTIN,3)@0

	--expFracX_uid95_px_uid28_fpSinPiTest(BITSELECT,94)@0
    expFracX_uid95_px_uid28_fpSinPiTest_in <= xIn_0(62 downto 0);
    expFracX_uid95_px_uid28_fpSinPiTest_b <= expFracX_uid95_px_uid28_fpSinPiTest_in(62 downto 0);

	--R_uid96_px_uid28_fpSinPiTest(BITJOIN,95)@0
    R_uid96_px_uid28_fpSinPiTest_q <= GND_q & expFracX_uid95_px_uid28_fpSinPiTest_b;

	--expX_uid98_rrx_uid29_fpSinPiTest(BITSELECT,97)@0
    expX_uid98_rrx_uid29_fpSinPiTest_in <= R_uid96_px_uid28_fpSinPiTest_q(62 downto 0);
    expX_uid98_rrx_uid29_fpSinPiTest_b <= expX_uid98_rrx_uid29_fpSinPiTest_in(62 downto 52);

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt(COUNTER,2606)
    -- every=1, low=0, high=19, step=1, init=1
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i = 18 THEN
                  ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i - 19;
                ELSE
                    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i,5));


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg(REG,2607)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux(MUX,2608)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux: PROCESS (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_s, ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q, ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem(DUALMEM,2631)
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_reset0 <= areset;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ia <= expX_uid98_rrx_uid29_fpSinPiTest_b;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_iq,
        address_a => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_aa,
        data_a => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_ia
    );
        ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_q <= ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_iq(10 downto 0);

	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg(DELAY,2630)
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_replace_mem_q, xout => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg_q, clk => clk, aclr => areset );

	--zs_uid190_lzcZ_uid51_fpSinPiTest(CONSTANT,189)
    zs_uid190_lzcZ_uid51_fpSinPiTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor(LOGICAL,2814)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_b <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_q <= not (ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_a or ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_b);

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_mem_top(CONSTANT,2810)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_mem_top_q <= "01000";

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp(LOGICAL,2811)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_a <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_mem_top_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q);
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_q <= "1" when ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_a = ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_b else "0";

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg(REG,2812)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena(REG,2815)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_nor_q = "1") THEN
                ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd(LOGICAL,2816)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_a <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_sticky_ena_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_b <= VCC_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_a and ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_b;

	--biasP1_uid102_rrx_uid29_fpSinPiTest(CONSTANT,101)
    biasP1_uid102_rrx_uid29_fpSinPiTest_q <= "10000000000";

	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a(DELAY,1146)@0
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => expX_uid98_rrx_uid29_fpSinPiTest_b, xout => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_outputreg(DELAY,2528)
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_q, xout => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest(SUB,107)@3
    expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a_outputreg_q);
    expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("0" & biasP1_uid102_rrx_uid29_fpSinPiTest_q);
            expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_a) - UNSIGNED(expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_b));
    expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_q <= expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_o(11 downto 0);


	--expXTableAddr_uid109_rrx_uid29_fpSinPiTest(BITSELECT,108)@3
    expXTableAddr_uid109_rrx_uid29_fpSinPiTest_in <= expXTableAddrExt_uid108_rrx_uid29_fpSinPiTest_q(9 downto 0);
    expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b <= expXTableAddr_uid109_rrx_uid29_fpSinPiTest_in(9 downto 0);

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt(COUNTER,2806)
    -- every=1, low=0, high=8, step=1, init=1
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i = 7 THEN
                  ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_eq = '1') THEN
                    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i - 8;
                ELSE
                    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_i,4));


	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg(REG,2807)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux(MUX,2808)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_s <= VCC_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux: PROCESS (ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_s, ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q, ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q;
                  WHEN "1" => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem(DUALMEM,2805)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_reset0 <= areset;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ia <= expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_aa <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdreg_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ab <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_rdmux_q;
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_iq,
        address_a => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_aa,
        data_a => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_ia
    );
        ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_iq(9 downto 0);

	--ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_outputreg(DELAY,2804)
    ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_replace_mem_q, xout => ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0(REG,909)@14
    reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_q <= "0000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_q <= ld_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b_to_reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--fracBaseS_uid110_rrx_uid29_fpSinPiTest(LOOKUP,109)@15
    fracBaseS_uid110_rrx_uid29_fpSinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010001011111001100000110110111001001110010001000001010100101010";
        ELSIF (clk'EVENT AND clk = '1'AND VCC_q = "1") THEN
            CASE (reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracBaseS_uid110_rrx_uid29_fpSinPiTest_0_q) IS
                WHEN "0000000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010001011111001100000110110111001001110010001000001010100101010";
                WHEN "0000000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010111110011000001101101110010011100100010000010101001010100";
                WHEN "0000000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000101111100110000011011011100100111001000100000101010010101000";
                WHEN "0000000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011111001100000110110111001001110010001000001010100101010000";
                WHEN "0000000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010111110011000001101101110010011100100010000010101001010100000";
                WHEN "0000000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111100110000011011011100100111001000100000101010010101000000";
                WHEN "0000000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111001100000110110111001001110010001000001010100101001111111";
                WHEN "0000000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110011000001101101110010011100100010000010101001010011111110";
                WHEN "0000001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111100110000011011011100100111001000100000101010010100111111100";
                WHEN "0000001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001100000110110111001001110010001000001010100101001111111000";
                WHEN "0000001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110011000001101101110010011100100010000010101001010011111110001";
                WHEN "0000001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100110000011011011100100111001000100000101010010100111111100001";
                WHEN "0000001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001100000110110111001001110010001000001010100101001111111000010";
                WHEN "0000001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011000001101101110010011100100010000010101001010011111110000101";
                WHEN "0000001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110000011011011100100111001000100000101010010100111111100001010";
                WHEN "0000001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100000110110111001001110010001000001010100101001111111000010100";
                WHEN "0000010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000001101101110010011100100010000010101001010011111110000100111";
                WHEN "0000010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000011011011100100111001000100000101010010100111111100001001111";
                WHEN "0000010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000110110111001001110010001000001010100101001111111000010011101";
                WHEN "0000010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001101101110010011100100010000010101001010011111110000100111011";
                WHEN "0000010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011011011100100111001000100000101010010100111111100001001110101";
                WHEN "0000010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110111001001110010001000001010100101001111111000010011101011";
                WHEN "0000010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101110010011100100010000010101001010011111110000100111010110";
                WHEN "0000010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011100100111001000100000101010010100111111100001001110101100";
                WHEN "0000011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110111001001110010001000001010100101001111111000010011101011000";
                WHEN "0000011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110010011100100010000010101001010011111110000100111010110000";
                WHEN "0000011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011100100111001000100000101010010100111111100001001110101011111";
                WHEN "0000011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111001001110010001000001010100101001111111000010011101010111111";
                WHEN "0000011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010011100100010000010101001010011111110000100111010101111101";
                WHEN "0000011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100111001000100000101010010100111111100001001110101011111010";
                WHEN "0000011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001110010001000001010100101001111111000010011101010111110100";
                WHEN "0000011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011100100010000010101001010011111110000100111010101111101001";
                WHEN "0000100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111001000100000101010010100111111100001001110101011111010010";
                WHEN "0000100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110010001000001010100101001111111000010011101010111110100100";
                WHEN "0000100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100100010000010101001010011111110000100111010101111101001000";
                WHEN "0000100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001000100000101010010100111111100001001110101011111010010000";
                WHEN "0000100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010001000001010100101001111111000010011101010111110100011111";
                WHEN "0000100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100010000010101001010011111110000100111010101111101000111111";
                WHEN "0000100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001000100000101010010100111111100001001110101011111010001111101";
                WHEN "0000100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010001000001010100101001111111000010011101010111110100011111011";
                WHEN "0000101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100010000010101001010011111110000100111010101111101000111110101";
                WHEN "0000101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000100000101010010100111111100001001110101011111010001111101010";
                WHEN "0000101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001000001010100101001111111000010011101010111110100011111010101";
                WHEN "0000101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010000010101001010011111110000100111010101111101000111110101010";
                WHEN "0000101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100000101010010100111111100001001110101011111010001111101010011";
                WHEN "0000101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001010100101001111111000010011101010111110100011111010100111";
                WHEN "0000101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010101001010011111110000100111010101111101000111110101001101";
                WHEN "0000101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000101010010100111111100001001110101011111010001111101010011010";
                WHEN "0000110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001010100101001111111000010011101010111110100011111010100110101";
                WHEN "0000110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010101001010011111110000100111010101111101000111110101001101010";
                WHEN "0000110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010100101001111111000010011101010111110100011111010100110100111";
                WHEN "0000110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101001010011111110000100111010101111101000111110101001101001110";
                WHEN "0000110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010010100111111100001001110101011111010001111101010011010011100";
                WHEN "0000110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100101001111111000010011101010111110100011111010100110100110111";
                WHEN "0000110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001010011111110000100111010101111101000111110101001101001101111";
                WHEN "0000111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010100111111100001001110101011111010001111101010011010011011110";
                WHEN "0000111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101001111111000010011101010111110100011111010100110100110111100";
                WHEN "0000111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010011111110000100111010101111101000111110101001101001101110111";
                WHEN "0000111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100111111100001001110101011111010001111101010011010011011101110";
                WHEN "0000111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111111000010011101010111110100011111010100110100110111011100";
                WHEN "0000111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111110000100111010101111101000111110101001101001101110111000";
                WHEN "0000111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111100001001110101011111010001111101010011010011011101110000";
                WHEN "0000111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111000010011101010111110100011111010100110100110111011100000";
                WHEN "0001000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110000100111010101111101000111110101001101001101110111000001";
                WHEN "0001000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100001001110101011111010001111101010011010011011101110000010";
                WHEN "0001000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111000010011101010111110100011111010100110100110111011100000011";
                WHEN "0001000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110000100111010101111101000111110101001101001101110111000000111";
                WHEN "0001000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100001001110101011111010001111101010011010011011101110000001110";
                WHEN "0001000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000010011101010111110100011111010100110100110111011100000011011";
                WHEN "0001000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000100111010101111101000111110101001101001101110111000000110111";
                WHEN "0001000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001110101011111010001111101010011010011011101110000001101110";
                WHEN "0001001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111010101111101000111110101001101001101110111000000110110111";
                WHEN "0001001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110101011111010001111101010011010011011101110000001101101110";
                WHEN "0001001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011101010111110100011111010100110100110111011100000011011011011";
                WHEN "0001001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010101111101000111110101001101001101110111000000110110110110";
                WHEN "0001001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101011111010001111101010011010011011101110000001101101101100";
                WHEN "0001001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010111110100011111010100110100110111011100000011011011011001";
                WHEN "0001001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010101111101000111110101001101001101110111000000110110110110001";
                WHEN "0001010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101011111010001111101010011010011011101110000001101101101100011";
                WHEN "0001010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010111110100011111010100110100110111011100000011011011011000101";
                WHEN "0001010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101111101000111110101001101001101110111000000110110110110001010";
                WHEN "0001010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111010001111101010011010011011101110000001101101101100010101";
                WHEN "0001010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110100011111010100110100110111011100000011011011011000101001";
                WHEN "0001010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101000111110101001101001101110111000000110110110110001010011";
                WHEN "0001010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010001111101010011010011011101110000001101101101100010100101";
                WHEN "0001010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110100011111010100110100110111011100000011011011011000101001011";
                WHEN "0001011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101000111110101001101001101110111000000110110110110001010010110";
                WHEN "0001011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001111101010011010011011101110000001101101101100010100101011";
                WHEN "0001011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100011111010100110100110111011100000011011011011000101001010110";
                WHEN "0001011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000111110101001101001101110111000000110110110110001010010101101";
                WHEN "0001011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001111101010011010011011101110000001101101101100010100101011010";
                WHEN "0001011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111010100110100110111011100000011011011011000101001010110011";
                WHEN "0001011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111110101001101001101110111000000110110110110001010010101100110";
                WHEN "0001011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101010011010011011101110000001101101101100010100101011001101";
                WHEN "0001100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010100110100110111011100000011011011011000101001010110011001";
                WHEN "0001100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101001101001101110111000000110110110110001010010101100110010";
                WHEN "0001100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010011010011011101110000001101101101100010100101011001100101";
                WHEN "0001100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100110100110111011100000011011011011000101001010110011001010";
                WHEN "0001100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101001101001101110111000000110110110110001010010101100110010100";
                WHEN "0001100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110100110111011100000011011011011000101001010110011001001111";
                WHEN "0001100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101001101110111000000110110110110001010010101100110010011110";
                WHEN "0001101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011010011011101110000001101101101100010100101011001100100111100";
                WHEN "0001101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110100110111011100000011011011011000101001010110011001001111001";
                WHEN "0001101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101001101110111000000110110110110001010010101100110010011110001";
                WHEN "0001101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011011101110000001101101101100010100101011001100100111100010";
                WHEN "0001101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110111011100000011011011011000101001010110011001001111000100";
                WHEN "0001101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101110111000000110110110110001010010101100110010011110001000";
                WHEN "0001101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011011101110000001101101101100010100101011001100100111100010001";
                WHEN "0001101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110111011100000011011011011000101001010110011001001111000100010";
                WHEN "0001110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110111000000110110110110001010010101100110010011110001000100";
                WHEN "0001110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101110000001101101101100010100101011001100100111100010000111";
                WHEN "0001110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111011100000011011011011000101001010110011001001111000100001110";
                WHEN "0001110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110111000000110110110110001010010101100110010011110001000011101";
                WHEN "0001110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101110000001101101101100010100101011001100100111100010000111001";
                WHEN "0001110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011100000011011011011000101001010110011001001111000100001110010";
                WHEN "0001110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111000000110110110110001010010101100110010011110001000011100100";
                WHEN "0001110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110000001101101101100010100101011001100100111100010000111001000";
                WHEN "0001111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100000011011011011000101001010110011001001111000100001110010000";
                WHEN "0001111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000000110110110110001010010101100110010011110001000011100100001";
                WHEN "0001111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000001101101101100010100101011001100100111100010000111001000001";
                WHEN "0001111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000011011011011000101001010110011001001111000100001110010000010";
                WHEN "0001111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0001111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001101101101100010100101011001100100111100010000111001000001000";
                WHEN "0001111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011011011011000101001010110011001001111000100001110010000010000";
                WHEN "0001111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110110110001010010101100110010011110001000011100100000100001";
                WHEN "0010000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101101100010100101011001100100111100010000111001000001000010";
                WHEN "0010000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011011000101001010110011001001111000100001110010000010000100";
                WHEN "0010000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110110110001010010101100110010011110001000011100100000100001000";
                WHEN "0010000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101100010100101011001100100111100010000111001000001000010000";
                WHEN "0010000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011000101001010110011001001111000100001110010000010000100000";
                WHEN "0010000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110110001010010101100110010011110001000011100100000100001000000";
                WHEN "0010000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101100010100101011001100100111100010000111001000001000010000000";
                WHEN "0010000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011000101001010110011001001111000100001110010000010000011111111";
                WHEN "0010001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001010010101100110010011110001000011100100000100000111111110";
                WHEN "0010001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100010100101011001100100111100010000111001000001000001111111101";
                WHEN "0010001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000101001010110011001001111000100001110010000010000011111111001";
                WHEN "0010001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001010010101100110010011110001000011100100000100000111111110011";
                WHEN "0010001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010100101011001100100111100010000111001000001000001111111100101";
                WHEN "0010001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101001010110011001001111000100001110010000010000011111111001010";
                WHEN "0010001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010010101100110010011110001000011100100000100000111111110010100";
                WHEN "0010001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100101011001100100111100010000111001000001000001111111100101001";
                WHEN "0010010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001010110011001001111000100001110010000010000011111111001010001";
                WHEN "0010010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010101100110010011110001000011100100000100000111111110010100011";
                WHEN "0010010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101011001100100111100010000111001000001000001111111100101000110";
                WHEN "0010010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010110011001001111000100001110010000010000011111111001010001011";
                WHEN "0010010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101100110010011110001000011100100000100000111111110010100010110";
                WHEN "0010010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011001100100111100010000111001000001000001111111100101000101100";
                WHEN "0010010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011001001111000100001110010000010000011111111001010001011001";
                WHEN "0010010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100110010011110001000011100100000100000111111110010100010110010";
                WHEN "0010011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001100100111100010000111001000001000001111111100101000101100100";
                WHEN "0010011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011001001111000100001110010000010000011111111001010001011000111";
                WHEN "0010011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110010011110001000011100100000100000111111110010100010110001111";
                WHEN "0010011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100100111100010000111001000001000001111111100101000101100011101";
                WHEN "0010011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001111000100001110010000010000011111111001010001011000111011";
                WHEN "0010011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011110001000011100100000100000111111110010100010110001110101";
                WHEN "0010011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111100010000111001000001000001111111100101000101100011101011";
                WHEN "0010011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111000100001110010000010000011111111001010001011000111010110";
                WHEN "0010100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011110001000011100100000100000111111110010100010110001110101100";
                WHEN "0010100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111100010000111001000001000001111111100101000101100011101011000";
                WHEN "0010100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111000100001110010000010000011111111001010001011000111010101111";
                WHEN "0010100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001000011100100000100000111111110010100010110001110101011111";
                WHEN "0010100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010000111001000001000001111111100101000101100011101010111110";
                WHEN "0010100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000100001110010000010000011111111001010001011000111010101111100";
                WHEN "0010100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001000011100100000100000111111110010100010110001110101011111000";
                WHEN "0010100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010000111001000001000001111111100101000101100011101010111101111";
                WHEN "0010101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100001110010000010000011111111001010001011000111010101111011111";
                WHEN "0010101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000011100100000100000111111110010100010110001110101011110111101";
                WHEN "0010101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000111001000001000001111111100101000101100011101010111101111011";
                WHEN "0010101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001110010000010000011111111001010001011000111010101111011110110";
                WHEN "0010101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011100100000100000111111110010100010110001110101011110111101100";
                WHEN "0010101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001000001000001111111100101000101100011101010111101111010111";
                WHEN "0010101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010000010000011111111001010001011000111010101111011110101111";
                WHEN "0010101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100000100000111111110010100010110001110101011110111101011110";
                WHEN "0010110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001000001000001111111100101000101100011101010111101111010111100";
                WHEN "0010110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000010000011111111001010001011000111010101111011110101111000";
                WHEN "0010110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001000001111111100101000101100011101010111101111010111011110";
                WHEN "0010110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010000011111111001010001011000111010101111011110101110111100";
                WHEN "0010110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000100000111111110010100010110001110101011110111101011101111001";
                WHEN "0010110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001000001111111100101000101100011101010111101111010111011110001";
                WHEN "0010110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010000011111111001010001011000111010101111011110101110111100011";
                WHEN "0010111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100000111111110010100010110001110101011110111101011101111000101";
                WHEN "0010111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001111111100101000101100011101010111101111010111011110001011";
                WHEN "0010111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000011111111001010001011000111010101111011110101110111100010110";
                WHEN "0010111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000111111110010100010110001110101011110111101011101111000101011";
                WHEN "0010111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001111111100101000101100011101010111101111010111011110001010110";
                WHEN "0010111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111111001010001011000111010101111011110101110111100010101100";
                WHEN "0010111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111110010100010110001110101011110111101011101111000101011000";
                WHEN "0010111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111100101000101100011101010111101111010111011110001010110001";
                WHEN "0011000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111001010001011000111010101111011110101110111100010101100010";
                WHEN "0011000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110010100010110001110101011110111101011101111000101011000011";
                WHEN "0011000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100101000101100011101010111101111010111011110001010110000111";
                WHEN "0011000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001010001011000111010101111011110101110111100010101100001110";
                WHEN "0011000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010100010110001110101011110111101011101111000101011000011011";
                WHEN "0011000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101000101100011101010111101111010111011110001010110000110111";
                WHEN "0011000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001010001011000111010101111011110101110111100010101100001101110";
                WHEN "0011000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010100010110001110101011110111101011101111000101011000011011100";
                WHEN "0011001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101000101100011101010111101111010111011110001010110000110110111";
                WHEN "0011001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010001011000111010101111011110101110111100010101100001101101110";
                WHEN "0011001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010110001110101011110111101011101111000101011000011011011101";
                WHEN "0011001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000101100011101010111101111010111011110001010110000110110111001";
                WHEN "0011001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011000111010101111011110101110111100010101100001101101110010";
                WHEN "0011001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010110001110101011110111101011101111000101011000011011011100101";
                WHEN "0011001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101100011101010111101111010111011110001010110000110110111001001";
                WHEN "0011001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000111010101111011110101110111100010101100001101101110010010";
                WHEN "0011010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001110101011110111101011101111000101011000011011011100100100";
                WHEN "0011010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011101010111101111010111011110001010110000110110111001001001";
                WHEN "0011010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111010101111011110101110111100010101100001101101110010010010";
                WHEN "0011010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110101011110111101011101111000101011000011011011100100100011";
                WHEN "0011010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011101010111101111010111011110001010110000110110111001001000111";
                WHEN "0011010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010101111011110101110111100010101100001101101110010010001110";
                WHEN "0011010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101011110111101011101111000101011000011011011100100100011100";
                WHEN "0011010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010111101111010111011110001010110000110110111001001000110111";
                WHEN "0011011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010101111011110101110111100010101100001101101110010010001101110";
                WHEN "0011011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101011110111101011101111000101011000011011011100100100011011100";
                WHEN "0011011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010111101111010111011110001010110000110110111001001000110111001";
                WHEN "0011011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101111011110101110111100010101100001101101110010010001101110010";
                WHEN "0011011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011110111101011101111000101011000011011011100100100011011100100";
                WHEN "0011011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111101111010111011110001010110000110110111001001000110111000111";
                WHEN "0011011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111011110101110111100010101100001101101110010010001101110001111";
                WHEN "0011011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111101011101111000101011000011011011100100100011011100011101";
                WHEN "0011100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110101110111100010101100001101101110010010001101110001110101";
                WHEN "0011100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111101011101111000101011000011011011100100100011011100011101001";
                WHEN "0011100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111010111011110001010110000110110111001001000110111000111010010";
                WHEN "0011100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101110111100010101100001101101110010010001101110001110100100";
                WHEN "0011100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011101111000101011000011011011100100100011011100011101001000";
                WHEN "0011100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010111011110001010110000110110111001001000110111000111010010001";
                WHEN "0011100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101110111100010101100001101101110010010001101110001110100100001";
                WHEN "0011101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101111000101011000011011011100100100011011100011101001000010";
                WHEN "0011101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111011110001010110000110110111001001000110111000111010010000101";
                WHEN "0011101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110111100010101100001101101110010010001101110001110100100001001";
                WHEN "0011101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110001010110000110110111001001000110111000111010010000100101";
                WHEN "0011101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111100010101100001101101110010010001101110001110100100001001010";
                WHEN "0011101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111000101011000011011011100100100011011100011101001000010010011";
                WHEN "0011101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001010110000110110111001001000110111000111010010000100100111";
                WHEN "0011110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010101100001101101110010010001101110001110100100001001001110";
                WHEN "0011110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001010110000110110111001001000110111000111010010000100100110111";
                WHEN "0011110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010101100001101101110010010001101110001110100100001001001101111";
                WHEN "0011110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101011000011011011100100100011011100011101001000010010011011101";
                WHEN "0011110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010110000110110111001001000110111000111010010000100100110111010";
                WHEN "0011110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101100001101101110010010001101110001110100100001001001101110101";
                WHEN "0011110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000011011011100100100011011100011101001000010010011011101001";
                WHEN "0011111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110000110110111001001000110111000111010010000100100110111010011";
                WHEN "0011111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100001101101110010010001101110001110100100001001001101110100110";
                WHEN "0011111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000011011011100100100011011100011101001000010010011011101001100";
                WHEN "0011111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000110110111001001000110111000111010010000100100110111010010111";
                WHEN "0011111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001101101110010010001101110001110100100001001001101110100101110";
                WHEN "0011111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011011011100100100011011100011101001000010010011011101001011100";
                WHEN "0011111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110111001001000110111000111010010000100100110111010010111000";
                WHEN "0011111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101110010010001101110001110100100001001001101110100101110000";
                WHEN "0100000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011100100100011011100011101001000010010011011101001011100000";
                WHEN "0100000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110111001001000110111000111010010000100100110111010010111000000";
                WHEN "0100000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110010010001101110001110100100001001001101110100101110000000";
                WHEN "0100000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011100100100011011100011101001000010010011011101001011100000000";
                WHEN "0100000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111001001000110111000111010010000100100110111010010111000000000";
                WHEN "0100000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010010001101110001110100100001001001101110100101110000000001";
                WHEN "0100000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100100011011100011101001000010010011011101001011100000000010";
                WHEN "0100000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001000110111000111010010000100100110111010010111000000000011";
                WHEN "0100001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010001101110001110100100001001001101110100101110000000000110";
                WHEN "0100001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100011011100011101001000010010011011101001011100000000001101";
                WHEN "0100001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001000110111000111010010000100100110111010010111000000000011001";
                WHEN "0100001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010001101110001110100100001001001101110100101110000000000110010";
                WHEN "0100001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100011011100011101001000010010011011101001011100000000001100101";
                WHEN "0100001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000110111000111010010000100100110111010010111000000000011001001";
                WHEN "0100001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001101110001110100100001001001101110100101110000000000110010010";
                WHEN "0100001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011011100011101001000010010011011101001011100000000001100100101";
                WHEN "0100010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110111000111010010000100100110111010010111000000000011001001001";
                WHEN "0100010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110001110100100001001001101110100101110000000000110010010010";
                WHEN "0100010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011100011101001000010010011011101001011100000000001100100100101";
                WHEN "0100010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111000111010010000100100110111010010111000000000011001001001001";
                WHEN "0100010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110001110100100001001001101110100101110000000000110010010010011";
                WHEN "0100010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100011101001000010010011011101001011100000000001100100100100110";
                WHEN "0100010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111010010000100100110111010010111000000000011001001001001100";
                WHEN "0100010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110100100001001001101110100101110000000000110010010010010111";
                WHEN "0100011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011101001000010010011011101001011100000000001100100100100101111";
                WHEN "0100011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010010000100100110111010010111000000000011001001001001011110";
                WHEN "0100011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100100001001001101110100101110000000000110010010010010111100";
                WHEN "0100011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101001000010010011011101001011100000000001100100100100101110111";
                WHEN "0100011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010010000100100110111010010111000000000011001001001001011101111";
                WHEN "0100011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100100001001001101110100101110000000000110010010010010111011101";
                WHEN "0100011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001000010010011011101001011100000000001100100100100101110111011";
                WHEN "0100011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000100100110111010010111000000000011001001001001011101110101";
                WHEN "0100100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100001001001101110100101110000000000110010010010010111011101010";
                WHEN "0100100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000010010011011101001011100000000001100100100100101110111010100";
                WHEN "0100100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000100100110111010010111000000000011001001001001011101110101000";
                WHEN "0100100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001001101110100101110000000000110010010010010111011101010000";
                WHEN "0100100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010010011011101001011100000000001100100100100101110111010100001";
                WHEN "0100100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100110111010010111000000000011001001001001011101110101000001";
                WHEN "0100100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001001101110100101110000000000110010010010010111011101010000010";
                WHEN "0100100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011011101001011100000000001100100100100101110111010100000101";
                WHEN "0100101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100110111010010111000000000011001001001001011101110101000001010";
                WHEN "0100101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101110100101110000000000110010010010010111011101010000010100";
                WHEN "0100101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011011101001011100000000001100100100100101110111010100000100111";
                WHEN "0100101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110111010010111000000000011001001001001011101110101000001001111";
                WHEN "0100101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110100101110000000000110010010010010111011101010000010011101";
                WHEN "0100101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101001011100000000001100100100100101110111010100000100111010";
                WHEN "0100101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010010111000000000011001001001001011101110101000001001110100";
                WHEN "0100101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100101110000000000110010010010010111011101010000010011101001";
                WHEN "0100110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101001011100000000001100100100100101110111010100000100111010010";
                WHEN "0100110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100101110000000000110010010010010111011101010000010011101000110";
                WHEN "0100110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001011100000000001100100100100101110111010100000100111010001101";
                WHEN "0100110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111000000000011001001001001011101110101000001001110100011001";
                WHEN "0100110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101110000000000110010010010010111011101010000010011101000110010";
                WHEN "0100110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011100000000001100100100100101110111010100000100111010001100101";
                WHEN "0100110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111000000000011001001001001011101110101000001001110100011001001";
                WHEN "0100111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110000000000110010010010010111011101010000010011101000110010010";
                WHEN "0100111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100000000001100100100100101110111010100000100111010001100100100";
                WHEN "0100111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000000000011001001001001011101110101000001001110100011001001000";
                WHEN "0100111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000000000110010010010010111011101010000010011101000110010010001";
                WHEN "0100111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000000001100100100100101110111010100000100111010001100100100010";
                WHEN "0100111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000000011001001001001011101110101000001001110100011001001000100";
                WHEN "0100111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000000110010010010010111011101010000010011101000110010010000111";
                WHEN "0100111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000001100100100100101110111010100000100111010001100100100001110";
                WHEN "0101000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000011001001001001011101110101000001001110100011001001000011101";
                WHEN "0101000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000110010010010010111011101010000010011101000110010010000111010";
                WHEN "0101000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001100100100100101110111010100000100111010001100100100001110100";
                WHEN "0101000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011001001001001011101110101000001001110100011001001000011101000";
                WHEN "0101000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110010010010010111011101010000010011101000110010010000111010000";
                WHEN "0101000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100100100100101110111010100000100111010001100100100001110100000";
                WHEN "0101000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001001001011101110101000001001110100011001001000011101000000";
                WHEN "0101000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010010010111011101010000010011101000110010010000111001111111";
                WHEN "0101001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100100101110111010100000100111010001100100100001110011111110";
                WHEN "0101001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001001001011101110101000001001110100011001001000011100111111100";
                WHEN "0101001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010010111011101010000010011101000110010010000111001111111000";
                WHEN "0101001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100101110111010100000100111010001100100100001110011111110001";
                WHEN "0101001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001001011101110101000001001110100011001001000011100111111100010";
                WHEN "0101001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010111011101010000010011101000110010010000111001111111000100";
                WHEN "0101001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100101110111010100000100111010001100100100001110011111110000111";
                WHEN "0101001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001011101110101000001001110100011001001000011100111111100001111";
                WHEN "0101010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111011101010000010011101000110010010000111001111111000011110";
                WHEN "0101010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101110111010100000100111010001100100100001110011111110000111100";
                WHEN "0101010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101110101000001001110100011001001000011100111111100001111000";
                WHEN "0101010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111011101010000010011101000110010010000111001111111000011101111";
                WHEN "0101010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110111010100000100111010001100100100001110011111110000111011111";
                WHEN "0101010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101110101000001001110100011001001000011100111111100001110111101";
                WHEN "0101010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101010000010011101000110010010000111001111111000011101111011";
                WHEN "0101010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010100000100111010001100100100001110011111110000111011110110";
                WHEN "0101011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010000010011101000110010010000111001111111000011101111010110";
                WHEN "0101011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100000100111010001100100100001110011111110000111011110101100";
                WHEN "0101011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101000001001110100011001001000011100111111100001110111101011001";
                WHEN "0101011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010000010011101000110010010000111001111111000011101111010110010";
                WHEN "0101011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100000100111010001100100100001110011111110000111011110101100100";
                WHEN "0101011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001001110100011001001000011100111111100001110111101011000111";
                WHEN "0101011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010011101000110010010000111001111111000011101111010110001110";
                WHEN "0101100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000100111010001100100100001110011111110000111011110101100011101";
                WHEN "0101100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001110100011001001000011100111111100001110111101011000111001";
                WHEN "0101100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011101000110010010000111001111111000011101111010110001110011";
                WHEN "0101100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111010001100100100001110011111110000111011110101100011100110";
                WHEN "0101100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110100011001001000011100111111100001110111101011000111001011";
                WHEN "0101100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011101000110010010000111001111111000011101111010110001110010110";
                WHEN "0101100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010001100100100001110011111110000111011110101100011100101100";
                WHEN "0101100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100011001001000011100111111100001110111101011000111001011001";
                WHEN "0101101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101000110010010000111001111111000011101111010110001110010110001";
                WHEN "0101101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001100100100001110011111110000111011110101100011100101100010";
                WHEN "0101101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100011001001000011100111111100001110111101011000111001011000101";
                WHEN "0101101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000110010010000111001111111000011101111010110001110010110001001";
                WHEN "0101101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001100100100001110011111110000111011110101100011100101100010011";
                WHEN "0101101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011001001000011100111111100001110111101011000111001011000100101";
                WHEN "0101101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110010010000111001111111000011101111010110001110010110001001010";
                WHEN "0101101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100100100001110011111110000111011110101100011100101100010010101";
                WHEN "0101110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001000011100111111100001110111101011000111001011000100101010";
                WHEN "0101110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010000111001111111000011101111010110001110010110001001010011";
                WHEN "0101110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100001110011111110000111011110101100011100101100010010100111";
                WHEN "0101110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001000011100111111100001110111101011000111001011000100101001101";
                WHEN "0101110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000111001111111000011101111010110001110010110001001010011010";
                WHEN "0101110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100001110011111110000111011110101100011100101100010010100110101";
                WHEN "0101110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000011100111111100001110111101011000111001011000100101001101010";
                WHEN "0101110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001110011111110000111011110101100011100101100010010100110100111";
                WHEN "0101111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011100111111100001110111101011000111001011000100101001101001110";
                WHEN "0101111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001111111000011101111010110001110010110001001010011010011101";
                WHEN "0101111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110011111110000111011110101100011100101100010010100110100111010";
                WHEN "0101111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100111111100001110111101011000111001011000100101001101001110100";
                WHEN "0101111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001111111000011101111010110001110010110001001010011010011101000";
                WHEN "0101111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111110000111011110101100011100101100010010100110100111010000";
                WHEN "0101111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111100001110111101011000111001011000100101001101001110011111";
                WHEN "0110000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111000011101111010110001110010110001001010011010011100111111";
                WHEN "0110000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110000111011110101100011100101100010010100110100111001111110";
                WHEN "0110000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100001110111101011000111001011000100101001101001110011111100";
                WHEN "0110000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111000011101111010110001110010110001001010011010011100111110111";
                WHEN "0110000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110000111011110101100011100101100010010100110100111001111101111";
                WHEN "0110000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100001110111101011000111001011000100101001101001110011111011101";
                WHEN "0110000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000011101111010110001110010110001001010011010011100111110111010";
                WHEN "0110000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000111011110101100011100101100010010100110100111001111101110100";
                WHEN "0110001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001110111101011000111001011000100101001101001110011111011101001";
                WHEN "0110001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011101111010110001110010110001001010011010011100111110111010001";
                WHEN "0110001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111011110101100011100101100010010100110100111001111101110100010";
                WHEN "0110001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110111101011000111001011000100101001101001110011111011101000100";
                WHEN "0110001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111010110001110010110001001010011010011100111110111010001000";
                WHEN "0110001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110101100011100101100010010100110100111001111101110100010000";
                WHEN "0110001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111101011000111001011000100101001101001110011111011101000100001";
                WHEN "0110001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111010110001110010110001001010011010011100111110111010001000001";
                WHEN "0110010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101100011100101100010010100110100111001111101110100010000010";
                WHEN "0110010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011000111001011000100101001101001110011111011101000100000100";
                WHEN "0110010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010110001110010110001001010011010011100111110111010001000001001";
                WHEN "0110010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101100011100101100010010100110100111001111101110100010000010010";
                WHEN "0110010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000111001011000100101001101001110011111011101000100000100011";
                WHEN "0110010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001110010110001001010011010011100111110111010001000001000111";
                WHEN "0110010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111001011000100101001101001110011111011101000100000100011011";
                WHEN "0110011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110010110001001010011010011100111110111010001000001000110110";
                WHEN "0110011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011100101100010010100110100111001111101110100010000010001101100";
                WHEN "0110011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001011000100101001101001110011111011101000100000100011011000";
                WHEN "0110011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010110001001010011010011100111110111010001000001000110110000";
                WHEN "0110011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101100010010100110100111001111101110100010000010001101011111";
                WHEN "0110011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001011000100101001101001110011111011101000100000100011010111111";
                WHEN "0110011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010110001001010011010011100111110111010001000001000110101111101";
                WHEN "0110011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101100010010100110100111001111101110100010000010001101011111011";
                WHEN "0110100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000100101001101001110011111011101000100000100011010111110101";
                WHEN "0110100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001001010011010011100111110111010001000001000110101111101010";
                WHEN "0110100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100010010100110100111001111101110100010000010001101011111010101";
                WHEN "0110100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000100101001101001110011111011101000100000100011010111110101001";
                WHEN "0110100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001001010011010011100111110111010001000001000110101111101010011";
                WHEN "0110100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010010100110100111001111101110100010000010001101011111010100110";
                WHEN "0110100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100101001101001110011111011101000100000100011010111110101001100";
                WHEN "0110100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001010011010011100111110111010001000001000110101111101010010111";
                WHEN "0110101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010100110100111001111101110100010000010001101011111010100101111";
                WHEN "0110101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101001101001110011111011101000100000100011010111110101001011101";
                WHEN "0110101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010011010011100111110111010001000001000110101111101010010111011";
                WHEN "0110101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110100111001111101110100010000010001101011111010100101110110";
                WHEN "0110101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101001110011111011101000100000100011010111110101001011101100";
                WHEN "0110101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110100111001111101110100010000010001101011111010100101110101111";
                WHEN "0110101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101001110011111011101000100000100011010111110101001011101011110";
                WHEN "0110110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011100111110111010001000001000110101111101010010111010111011";
                WHEN "0110110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100111001111101110100010000010001101011111010100101110101110111";
                WHEN "0110110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110011111011101000100000100011010111110101001011101011101101";
                WHEN "0110110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100111110111010001000001000110101111101010010111010111011010";
                WHEN "0110110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001111101110100010000010001101011111010100101110101110110100";
                WHEN "0110110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110011111011101000100000100011010111110101001011101011101101001";
                WHEN "0110110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100111110111010001000001000110101111101010010111010111011010001";
                WHEN "0110110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001111101110100010000010001101011111010100101110101110110100010";
                WHEN "0110111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111011101000100000100011010111110101001011101011101101000101";
                WHEN "0110111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111110111010001000001000110101111101010010111010111011010001001";
                WHEN "0110111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101110100010000010001101011111010100101110101110110100010010";
                WHEN "0110111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011101000100000100011010111110101001011101011101101000100100";
                WHEN "0110111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111010001000001000110101111101010010111010111011010001001000";
                WHEN "0110111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0110111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101000100000100011010111110101001011101011101101000100100001";
                WHEN "0110111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010001000001000110101111101010010111010111011010001001000010";
                WHEN "0111000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100010000010001101011111010100101110101110110100010010000101";
                WHEN "0111000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101000100000100011010111110101001011101011101101000100100001010";
                WHEN "0111000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001000001000110101111101010010111010111011010001001000010100";
                WHEN "0111000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010000010001101011111010100101110101110110100010010000100111";
                WHEN "0111000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000100000100011010111110101001011101011101101000100100001001111";
                WHEN "0111000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001000001000110101111101010010111010111011010001001000010011101";
                WHEN "0111000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010000010001101011111010100101110101110110100010010000100111010";
                WHEN "0111000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100000100011010111110101001011101011101101000100100001001110101";
                WHEN "0111001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001000110101111101010010111010111011010001001000010011101010";
                WHEN "0111001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010001101011111010100101110101110110100010010000100111010011";
                WHEN "0111001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000100011010111110101001011101011101101000100100001001110100110";
                WHEN "0111001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001000110101111101010010111010111011010001001000010011101001101";
                WHEN "0111001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010001101011111010100101110101110110100010010000100111010011010";
                WHEN "0111001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100011010111110101001011101011101101000100100001001110100110100";
                WHEN "0111001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000110101111101010010111010111011010001001000010011101001100111";
                WHEN "0111001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001101011111010100101110101110110100010010000100111010011001110";
                WHEN "0111010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011010111110101001011101011101101000100100001001110100110011100";
                WHEN "0111010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110101111101010010111010111011010001001000010011101001100111001";
                WHEN "0111010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101011111010100101110101110110100010010000100111010011001110010";
                WHEN "0111010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010111110101001011101011101101000100100001001110100110011100100";
                WHEN "0111010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101111101010010111010111011010001001000010011101001100111000111";
                WHEN "0111010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111010100101110101110110100010010000100111010011001110001110";
                WHEN "0111010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110101001011101011101101000100100001001110100110011100011100";
                WHEN "0111010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101010010111010111011010001001000010011101001100111000111000";
                WHEN "0111011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010100101110101110110100010010000100111010011001110001110000";
                WHEN "0111011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101001011101011101101000100100001001110100110011100011100000";
                WHEN "0111011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010010111010111011010001001000010011101001100111000111000001";
                WHEN "0111011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100101110101110110100010010000100111010011001110001110000001";
                WHEN "0111011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101001011101011101101000100100001001110100110011100011100000010";
                WHEN "0111011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010010111010111011010001001000010011101001100111000111000000101";
                WHEN "0111011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100101110101110110100010010000100111010011001110001110000001010";
                WHEN "0111011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001011101011101101000100100001001110100110011100011100000010011";
                WHEN "0111100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111010111011010001001000010011101001100111000111000000100111";
                WHEN "0111100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101110101110110100010010000100111010011001110001110000001001101";
                WHEN "0111100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101011101101000100100001001110100110011100011100000010011011";
                WHEN "0111100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010111011010001001000010011101001100111000111000000100110110";
                WHEN "0111100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101110110100010010000100111010011001110001110000001001101011";
                WHEN "0111100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011101101000100100001001110100110011100011100000010011010111";
                WHEN "0111100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010111011010001001000010011101001100111000111000000100110101101";
                WHEN "0111100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101110110100010010000100111010011001110001110000001001101011010";
                WHEN "0111101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101101000100100001001110100110011100011100000010011010110100";
                WHEN "0111101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111011010001001000010011101001100111000111000000100110101101001";
                WHEN "0111101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110110100010010000100111010011001110001110000001001101011010001";
                WHEN "0111101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101101000100100001001110100110011100011100000010011010110100011";
                WHEN "0111101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011010001001000010011101001100111000111000000100110101101000110";
                WHEN "0111101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110100010010000100111010011001110001110000001001101011010001100";
                WHEN "0111101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101000100100001001110100110011100011100000010011010110100011000";
                WHEN "0111101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001001000010011101001100111000111000000100110101101000110000";
                WHEN "0111110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010010000100111010011001110001110000001001101011010001011111";
                WHEN "0111110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000100100001001110100110011100011100000010011010110100010111111";
                WHEN "0111110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001001000010011101001100111000111000000100110101101000101111110";
                WHEN "0111110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010010000100111010011001110001110000001001101011010001011111100";
                WHEN "0111110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100100001001110100110011100011100000010011010110100010111111000";
                WHEN "0111110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001000010011101001100111000111000000100110101101000101111110000";
                WHEN "0111110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000100111010011001110001110000001001101011010001011111100000";
                WHEN "0111110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100001001110100110011100011100000010011010110100010111110111111";
                WHEN "0111111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000010011101001100111000111000000100110101101000101111101111110";
                WHEN "0111111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000100111010011001110001110000001001101011010001011111011111101";
                WHEN "0111111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001110100110011100011100000010011010110100010111110111111001";
                WHEN "0111111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011101001100111000111000000100110101101000101111101111110010";
                WHEN "0111111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111010011001110001110000001001101011010001011111011111100100";
                WHEN "0111111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110100110011100011100000010011010110100010111110111111001000";
                WHEN "0111111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011101001100111000111000000100110101101000101111101111110010000";
                WHEN "0111111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010011001110001110000001001101011010001011111011111100100001";
                WHEN "1000000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101001100111000111000000100110101101000101111101111110010000010";
                WHEN "1000000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011001110001110000001001101011010001011111011111100100000101";
                WHEN "1000000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110011100011100000010011010110100010111110111111001000001010";
                WHEN "1000000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001100111000111000000100110101101000101111101111110010000010100";
                WHEN "1000000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011001110001110000001001101011010001011111011111100100000100111";
                WHEN "1000000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110011100011100000010011010110100010111110111111001000001001110";
                WHEN "1000000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100111000111000000100110101101000101111101111110010000010011101";
                WHEN "1000001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001110001110000001001101011010001011111011111100100000100111010";
                WHEN "1000001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100011100000010011010110100010111110111111001000001001110011";
                WHEN "1000001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111000111000000100110101101000101111101111110010000010011100110";
                WHEN "1000001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110001110000001001101011010001011111011111100100000100111001101";
                WHEN "1000001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100011100000010011010110100010111110111111001000001001110011001";
                WHEN "1000001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111000000100110101101000101111101111110010000010011100110010";
                WHEN "1000001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110000001001101011010001011111011111100100000100111001100100";
                WHEN "1000001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011100000010011010110100010111110111111001000001001110011001001";
                WHEN "1000010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111000000100110101101000101111101111110010000010011100110010010";
                WHEN "1000010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110000001001101011010001011111011111100100000100111001100100100";
                WHEN "1000010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100000010011010110100010111110111111001000001001110011001000111";
                WHEN "1000010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000000100110101101000101111101111110010000010011100110010001111";
                WHEN "1000010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000001001101011010001011111011111100100000100111001100100011101";
                WHEN "1000010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000010011010110100010111110111111001000001001110011001000111011";
                WHEN "1000010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000100110101101000101111101111110010000010011100110010001110110";
                WHEN "1000010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001101011010001011111011111100100000100111001100100011101011";
                WHEN "1000011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011010110100010111110111111001000001001110011001000111010110";
                WHEN "1000011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100110101101000101111101111110010000010011100110010001110101100";
                WHEN "1000011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101011010001011111011111100100000100111001100100011101011001";
                WHEN "1000011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011010110100010111110111111001000001001110011001000111010110010";
                WHEN "1000011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110101101000101111101111110010000010011100110010001110101100100";
                WHEN "1000011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101011010001011111011111100100000100111001100100011101011000111";
                WHEN "1000011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010110100010111110111111001000001001110011001000111010110001110";
                WHEN "1000011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101101000101111101111110010000010011100110010001110101100011101";
                WHEN "1000100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011010001011111011111100100000100111001100100011101011000111010";
                WHEN "1000100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110100010111110111111001000001001110011001000111010110001110011";
                WHEN "1000100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101000101111101111110010000010011100110010001110101100011100110";
                WHEN "1000100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001011111011111100100000100111001100100011101011000111001100";
                WHEN "1000100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010111110111111001000001001110011001000111010110001110011000";
                WHEN "1000100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000101111101111110010000010011100110010001110101100011100110000";
                WHEN "1000100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011111011111100100000100111001100100011101011000111001100001";
                WHEN "1000100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010111110111111001000001001110011001000111010110001110011000010";
                WHEN "1000101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111101111110010000010011100110010001110101100011100110000011";
                WHEN "1000101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111011111100100000100111001100100011101011000111001100000111";
                WHEN "1000101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110111111001000001001110011001000111010110001110011000001101";
                WHEN "1000101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101111110010000010011100110010001110101100011100110000011011";
                WHEN "1000101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011111100100000100111001100100011101011000111001100000110101";
                WHEN "1000101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111111001000001001110011001000111010110001110011000001101010";
                WHEN "1000101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111110010000010011100110010001110101100011100110000011010101";
                WHEN "1000101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111111001000001001110011001000111010110001110011000001101010011";
                WHEN "1000110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110010000010011100110010001110101100011100110000011010100110";
                WHEN "1000110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100100000100111001100100011101011000111001100000110101001101";
                WHEN "1000110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001000001001110011001000111010110001110011000001101010011010";
                WHEN "1000110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010000010011100110010001110101100011100110000011010100110100";
                WHEN "1000110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100000100111001100100011101011000111001100000110101001100111";
                WHEN "1000110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001000001001110011001000111010110001110011000001101010011001110";
                WHEN "1000110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000010011100110010001110101100011100110000011010100110011101";
                WHEN "1000111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100000100111001100100011101011000111001100000110101001100111010";
                WHEN "1000111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001001110011001000111010110001110011000001101010011001110100";
                WHEN "1000111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010011100110010001110101100011100110000011010100110011101000";
                WHEN "1000111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000100111001100100011101011000111001100000110101001100111010000";
                WHEN "1000111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001110011001000111010110001110011000001101010011001110011111";
                WHEN "1000111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011100110010001110101100011100110000011010100110011100111111";
                WHEN "1000111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111001100100011101011000111001100000110101001100111001111101";
                WHEN "1000111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110011001000111010110001110011000001101010011001110011111010";
                WHEN "1001000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100110010001110101100011100110000011010100110011100111110101";
                WHEN "1001000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001100100011101011000111001100000110101001100111001111101001";
                WHEN "1001000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110011001000111010110001110011000001101010011001110011111010010";
                WHEN "1001000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100110010001110101100011100110000011010100110011100111110100101";
                WHEN "1001000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001100100011101011000111001100000110101001100111001111101001010";
                WHEN "1001000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011001000111010110001110011000001101010011001110011111010010100";
                WHEN "1001000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110010001110101100011100110000011010100110011100111110100100111";
                WHEN "1001000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100100011101011000111001100000110101001100111001111101001001110";
                WHEN "1001001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001000111010110001110011000001101010011001110011111010010011101";
                WHEN "1001001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010001110101100011100110000011010100110011100111110100100111001";
                WHEN "1001001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100011101011000111001100000110101001100111001111101001001110010";
                WHEN "1001001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000111010110001110011000001101010011001110011111010010011100100";
                WHEN "1001001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011101011000111001100000110101001100111001111101001001110010001";
                WHEN "1001001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111010110001110011000001101010011001110011111010010011100100001";
                WHEN "1001001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101100011100110000011010100110011100111110100100111001000010";
                WHEN "1001010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011000111001100000110101001100111001111101001001110010000100";
                WHEN "1001010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010110001110011000001101010011001110011111010010011100100001001";
                WHEN "1001010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101100011100110000011010100110011100111110100100111001000010001";
                WHEN "1001010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000111001100000110101001100111001111101001001110010000100011";
                WHEN "1001010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001110011000001101010011001110011111010010011100100001000110";
                WHEN "1001010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011100110000011010100110011100111110100100111001000010001100";
                WHEN "1001010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111001100000110101001100111001111101001001110010000100011000";
                WHEN "1001010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001110011000001101010011001110011111010010011100100001000110000";
                WHEN "1001011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011100110000011010100110011100111110100100111001000010001100000";
                WHEN "1001011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001100000110101001100111001111101001001110010000100010111111";
                WHEN "1001011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110011000001101010011001110011111010010011100100001000101111110";
                WHEN "1001011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100110000011010100110011100111110100100111001000010001011111100";
                WHEN "1001011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001100000110101001100111001111101001001110010000100010111111001";
                WHEN "1001011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011000001101010011001110011111010010011100100001000101111110001";
                WHEN "1001011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110000011010100110011100111110100100111001000010001011111100011";
                WHEN "1001011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100000110101001100111001111101001001110010000100010111111000110";
                WHEN "1001100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000001101010011001110011111010010011100100001000101111110001100";
                WHEN "1001100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000011010100110011100111110100100111001000010001011111100010111";
                WHEN "1001100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000110101001100111001111101001001110010000100010111111000101111";
                WHEN "1001100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001101010011001110011111010010011100100001000101111110001011110";
                WHEN "1001100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011010100110011100111110100100111001000010001011111100010111100";
                WHEN "1001100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110101001100111001111101001001110010000100010111111000101111000";
                WHEN "1001100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101010011001110011111010010011100100001000101111110001011101111";
                WHEN "1001100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100110011100111110100100111001000010001011111100010111011111";
                WHEN "1001101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101001100111001111101001001110010000100010111111000101110111110";
                WHEN "1001101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010011001110011111010010011100100001000101111110001011101111100";
                WHEN "1001101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110011100111110100100111001000010001011111100010111011111000";
                WHEN "1001101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001100111001111101001001110010000100010111111000101110111110000";
                WHEN "1001101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011001110011111010010011100100001000101111110001011101111100000";
                WHEN "1001101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110011100111110100100111001000010001011111100010111011110111111";
                WHEN "1001101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100111001111101001001110010000100010111111000101110111101111110";
                WHEN "1001101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001110011111010010011100100001000101111110001011101111011111101";
                WHEN "1001110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100111110100100111001000010001011111100010111011110111111001";
                WHEN "1001110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110011111010010011100100001000101111110001011101111011111100101";
                WHEN "1001110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100111110100100111001000010001011111100010111011110111111001001";
                WHEN "1001110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001111101001001110010000100010111111000101110111101111110010011";
                WHEN "1001110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111010010011100100001000101111110001011101111011111100100101";
                WHEN "1001110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111110100100111001000010001011111100010111011110111111001001010";
                WHEN "1001110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101001001110010000100010111111000101110111101111110010010100";
                WHEN "1001111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010010011100100001000101111110001011101111011111100100101000";
                WHEN "1001111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110100100111001000010001011111100010111011110111111001001010000";
                WHEN "1001111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101001001110010000100010111111000101110111101111110010010100001";
                WHEN "1001111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010010011100100001000101111110001011101111011111100100101000010";
                WHEN "1001111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100100111001000010001011111100010111011110111111001001010000100";
                WHEN "1001111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001001110010000100010111111000101110111101111110010010100000111";
                WHEN "1001111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011100100001000101111110001011101111011111100100101000001111";
                WHEN "1001111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111001000010001011111100010111011110111111001001010000011110";
                WHEN "1010000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001110010000100010111111000101110111101111110010010100000111011";
                WHEN "1010000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011100100001000101111110001011101111011111100100101000001110110";
                WHEN "1010000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111001000010001011111100010111011110111111001001010000011101100";
                WHEN "1010000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110010000100010111111000101110111101111110010010100000111011001";
                WHEN "1010000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100001000101111110001011101111011111100100101000001110110010";
                WHEN "1010000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001000010001011111100010111011110111111001001010000011101100100";
                WHEN "1010000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010000100010111111000101110111101111110010010100000111011001000";
                WHEN "1010000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100001000101111110001011101111011111100100101000001110110010000";
                WHEN "1010001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000010001011111100010111011110111111001001010000011101100100000";
                WHEN "1010001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000100010111111000101110111101111110010010100000111011001000000";
                WHEN "1010001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001000101111110001011101111011111100100101000001110110010000000";
                WHEN "1010001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010001011111100010111011110111111001001010000011101100100000000";
                WHEN "1010001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100010111111000101110111101111110010010100000111011001000000000";
                WHEN "1010001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000101111110001011101111011111100100101000001110110001111111111";
                WHEN "1010001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011111100010111011110111111001001010000011101100011111111110";
                WHEN "1010001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010111111000101110111101111110010010100000111011000111111111100";
                WHEN "1010010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111110001011101111011111100100101000001110110001111111111001";
                WHEN "1010010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111100010111011110111111001001010000011101100011111111110001";
                WHEN "1010010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111111000101110111101111110010010100000111011000111111111100010";
                WHEN "1010010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110001011101111011111100100101000001110110001111111111000101";
                WHEN "1010010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100010111011110111111001001010000011101100011111111110001001";
                WHEN "1010010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111000101110111101111110010010100000111011000111111111100010011";
                WHEN "1010010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001011101111011111100100101000001110110001111111111000100110";
                WHEN "1010010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010111011110111111001001010000011101100011111111110001001100";
                WHEN "1010011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011101111011111100100101000001110110001111111111000100110000";
                WHEN "1010011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010111011110111111001001010000011101100011111111110001001100000";
                WHEN "1010011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101110111101111110010010100000111011000111111111100010011000000";
                WHEN "1010011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101111011111100100101000001110110001111111111000100110000000";
                WHEN "1010011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111011110111111001001010000011101100011111111110001001100000000";
                WHEN "1010011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110111101111110010010100000111011000111111111100010011000000000";
                WHEN "1010011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111011111100100101000001110110001111111111000100110000000000";
                WHEN "1010100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110111111001001010000011101100011111111110001001100000000000";
                WHEN "1010100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111101111110010010100000111011000111111111100010011000000000000";
                WHEN "1010100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111011111100100101000001110110001111111111000100101111111111111";
                WHEN "1010100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111111001001010000011101100011111111110001001011111111111111";
                WHEN "1010100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111110010010100000111011000111111111100010010111111111111110";
                WHEN "1010100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011111100100101000001110110001111111111000100101111111111111100";
                WHEN "1010100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111111001001010000011101100011111111110001001011111111111111000";
                WHEN "1010100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110010010100000111011000111111111100010010111111111111101111";
                WHEN "1010101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100100101000001110110001111111111000100101111111111111011110";
                WHEN "1010101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001001010000011101100011111111110001001011111111111110111100";
                WHEN "1010101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010010100000111011000111111111100010010111111111111101111000";
                WHEN "1010101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100101000001110110001111111111000100101111111111111011110000";
                WHEN "1010101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001010000011101100011111111110001001011111111111110111100000";
                WHEN "1010101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010010100000111011000111111111100010010111111111111101111000001";
                WHEN "1010101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100101000001110110001111111111000100101111111111111011110000001";
                WHEN "1010101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001010000011101100011111111110001001011111111111110111100000011";
                WHEN "1010110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010100000111011000111111111100010010111111111111101111000000110";
                WHEN "1010110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101000001110110001111111111000100101111111111111011110000001011";
                WHEN "1010110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010000011101100011111111110001001011111111111110111100000010110";
                WHEN "1010110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100000111011000111111111100010010111111111111101111000000101101";
                WHEN "1010110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001110110001111111111000100101111111111111011110000001011010";
                WHEN "1010110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000011101100011111111110001001011111111111110111100000010110011";
                WHEN "1010110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000111011000111111111100010010111111111111101111000000101100110";
                WHEN "1010110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001110110001111111111000100101111111111111011110000001011001100";
                WHEN "1010111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011101100011111111110001001011111111111110111100000010110011000";
                WHEN "1010111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111011000111111111100010010111111111111101111000000101100110000";
                WHEN "1010111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110110001111111111000100101111111111111011110000001011001100000";
                WHEN "1010111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101100011111111110001001011111111111110111100000010110011000000";
                WHEN "1010111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011000111111111100010010111111111111101111000000101100110000001";
                WHEN "1010111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001111111111000100101111111111111011110000001011001100000010";
                WHEN "1010111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011111111110001001011111111111110111100000010110011000000100";
                WHEN "1010111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1011000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001111111111000100101111111111111011110000001011001100000010000";
                WHEN "1011000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111111110001001011111111111110111100000010110011000000100000";
                WHEN "1011000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111111100010010111111111111101111000000101100110000001000000";
                WHEN "1011000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111111000100101111111111111011110000001011001100000001111111";
                WHEN "1011000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111110001001011111111111110111100000010110011000000011111111";
                WHEN "1011000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111100010010111111111111101111000000101100110000000111111110";
                WHEN "1011000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111000100101111111111111011110000001011001100000001111111100";
                WHEN "1011000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110001001011111111111110111100000010110011000000011111111000";
                WHEN "1011001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111100010010111111111111101111000000101100110000000111111101111";
                WHEN "1011001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111000100101111111111111011110000001011001100000001111111011110";
                WHEN "1011001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001001011111111111110111100000010110011000000011111110111101";
                WHEN "1011001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010010111111111111101111000000101100110000000111111101111001";
                WHEN "1011001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000100101111111111111011110000001011001100000001111111011110011";
                WHEN "1011001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001001011111111111110111100000010110011000000011111110111100110";
                WHEN "1011001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010010111111111111101111000000101100110000000111111101111001100";
                WHEN "1011001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100101111111111111011110000001011001100000001111111011110011000";
                WHEN "1011010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001011111111111110111100000010110011000000011111110111100101111";
                WHEN "1011010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111111111111101111000000101100110000000111111101111001011110";
                WHEN "1011010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111111111111011110000001011001100000001111111011110010111100";
                WHEN "1011010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111111111110111100000010110011000000011111110111100101111001";
                WHEN "1011010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111111111111101111000000101100110000000111111101111001011110001";
                WHEN "1011010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111111111011110000001011001100000001111111011110010111100010";
                WHEN "1011010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111111110111100000010110011000000011111110111100101111000100";
                WHEN "1011010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111111101111000000101100110000000111111101111001011110001001";
                WHEN "1011011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111111011110000001011001100000001111111011110010111100010010";
                WHEN "1011011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111110111100000010110011000000011111110111100101111000100011";
                WHEN "1011011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111101111000000101100110000000111111101111001011110001000110";
                WHEN "1011011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111011110000001011001100000001111111011110010111100010001100";
                WHEN "1011011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110111100000010110011000000011111110111100101111000100011001";
                WHEN "1011011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101111000000101100110000000111111101111001011110001000110001";
                WHEN "1011011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011110000001011001100000001111111011110010111100010001100011";
                WHEN "1011011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111100000010110011000000011111110111100101111000100011000110";
                WHEN "1011100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111000000101100110000000111111101111001011110001000110001011";
                WHEN "1011100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110000001011001100000001111111011110010111100010001100010111";
                WHEN "1011100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111100000010110011000000011111110111100101111000100011000101101";
                WHEN "1011100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111000000101100110000000111111101111001011110001000110001011011";
                WHEN "1011100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110000001011001100000001111111011110010111100010001100010110110";
                WHEN "1011100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100000010110011000000011111110111100101111000100011000101101011";
                WHEN "1011100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000000101100110000000111111101111001011110001000110001011010111";
                WHEN "1011100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000001011001100000001111111011110010111100010001100010110101101";
                WHEN "1011101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000010110011000000011111110111100101111000100011000101101011010";
                WHEN "1011101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000101100110000000111111101111001011110001000110001011010110100";
                WHEN "1011101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001011001100000001111111011110010111100010001100010110101101000";
                WHEN "1011101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010110011000000011111110111100101111000100011000101101011010000";
                WHEN "1011101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011001100000001111111011110010111100010001100010110101101000001";
                WHEN "1011101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011000000011111110111100101111000100011000101101011010000011";
                WHEN "1011101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100110000000111111101111001011110001000110001011010110100000101";
                WHEN "1011110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001100000001111111011110010111100010001100010110101101000001010";
                WHEN "1011110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011000000011111110111100101111000100011000101101011010000010101";
                WHEN "1011110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110000000111111101111001011110001000110001011010110100000101010";
                WHEN "1011110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100000001111111011110010111100010001100010110101101000001010011";
                WHEN "1011110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000000011111110111100101111000100011000101101011010000010100111";
                WHEN "1011110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000000111111101111001011110001000110001011010110100000101001110";
                WHEN "1011110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000001111111011110010111100010001100010110101101000001010011011";
                WHEN "1011110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000011111110111100101111000100011000101101011010000010100110111";
                WHEN "1011111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000111111101111001011110001000110001011010110100000101001101101";
                WHEN "1011111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001111111011110010111100010001100010110101101000001010011011010";
                WHEN "1011111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111110111100101111000100011000101101011010000010100110110100";
                WHEN "1011111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111101111001011110001000110001011010110100000101001101101001";
                WHEN "1011111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111011110010111100010001100010110101101000001010011011010010";
                WHEN "1011111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110111100101111000100011000101101011010000010100110110100100";
                WHEN "1011111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101111001011110001000110001011010110100000101001101101001000";
                WHEN "1011111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011110010111100010001100010110101101000001010011011010010000";
                WHEN "1100000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111100101111000100011000101101011010000010100110110100011111";
                WHEN "1100000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101111001011110001000110001011010110100000101001101101000111111";
                WHEN "1100000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011110010111100010001100010110101101000001010011011010001111110";
                WHEN "1100000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111100101111000100011000101101011010000010100110110100011111011";
                WHEN "1100000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111001011110001000110001011010110100000101001101101000111110111";
                WHEN "1100000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010111100010001100010110101101000001010011011010001111101110";
                WHEN "1100000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101111000100011000101101011010000010100110110100011111011011";
                WHEN "1100000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001011110001000110001011010110100000101001101101000111110110111";
                WHEN "1100001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111100010001100010110101101000001010011011010001111101101101";
                WHEN "1100001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111000100011000101101011010000010100110110100011111011011010";
                WHEN "1100001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011110001000110001011010110100000101001101101000111110110110101";
                WHEN "1100001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111100010001100010110101101000001010011011010001111101101101010";
                WHEN "1100001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111000100011000101101011010000010100110110100011111011011010011";
                WHEN "1100001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001000110001011010110100000101001101101000111110110110100111";
                WHEN "1100001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010001100010110101101000001010011011010001111101101101001110";
                WHEN "1100001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000100011000101101011010000010100110110100011111011011010011011";
                WHEN "1100010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001000110001011010110100000101001101101000111110110110100110110";
                WHEN "1100010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010001100010110101101000001010011011010001111101101101001101101";
                WHEN "1100010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100011000101101011010000010100110110100011111011011010011011010";
                WHEN "1100010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000110001011010110100000101001101101000111110110110100110110100";
                WHEN "1100010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001100010110101101000001010011011010001111101101101001101101000";
                WHEN "1100010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011000101101011010000010100110110100011111011011010011011010000";
                WHEN "1100010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110001011010110100000101001101101000111110110110100110110100000";
                WHEN "1100010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100010110101101000001010011011010001111101101101001101100111111";
                WHEN "1100011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000101101011010000010100110110100011111011011010011011001111111";
                WHEN "1100011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011010110100000101001101101000111110110110100110110011111110";
                WHEN "1100011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010110101101000001010011011010001111101101101001101100111111011";
                WHEN "1100011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101101011010000010100110110100011111011011010011011001111110110";
                WHEN "1100011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011010110100000101001101101000111110110110100110110011111101101";
                WHEN "1100011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110101101000001010011011010001111101101101001101100111111011010";
                WHEN "1100011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101011010000010100110110100011111011011010011011001111110110100";
                WHEN "1100011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101101000001010011011010001111101101101001101100111111011001111";
                WHEN "1100100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011010000010100110110100011111011011010011011001111110110011110";
                WHEN "1100100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110100000101001101101000111110110110100110110011111101100111101";
                WHEN "1100100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101000001010011011010001111101101101001101100111111011001111001";
                WHEN "1100100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010000010100110110100011111011011010011011001111110110011110010";
                WHEN "1100100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100000101001101101000111110110110100110110011111101100111100101";
                WHEN "1100100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000001010011011010001111101101101001101100111111011001111001010";
                WHEN "1100100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000010100110110100011111011011010011011001111110110011110010100";
                WHEN "1100101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00000101001101101000111110110110100110110011111101100111100101000";
                WHEN "1100101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001010011011010001111101101101001101100111111011001111001010000";
                WHEN "1100101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010100110110100011111011011010011011001111110110011110010011111";
                WHEN "1100101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101001101101000111110110110100110110011111101100111100100111110";
                WHEN "1100101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010011011010001111101101101001101100111111011001111001001111101";
                WHEN "1100101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110110100011111011011010011011001111110110011110010011111001";
                WHEN "1100101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011011010001111101101101001101100111111011001111001001111100110";
                WHEN "1100110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110100011111011011010011011001111110110011110010011111001011";
                WHEN "1100110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101000111110110110100110110011111101100111100100111110010110";
                WHEN "1100110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011010001111101101101001101100111111011001111001001111100101100";
                WHEN "1100110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110100011111011011010011011001111110110011110010011111001011000";
                WHEN "1100110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101000111110110110100110110011111101100111100100111110010110001";
                WHEN "1100110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001111101101101001101100111111011001111001001111100101100001";
                WHEN "1100110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100011111011011010011011001111110110011110010011111001011000010";
                WHEN "1100110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000111110110110100110110011111101100111100100111110010110000101";
                WHEN "1100111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001111101101101001101100111111011001111001001111100101100001010";
                WHEN "1100111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111011011010011011001111110110011110010011111001011000010011";
                WHEN "1100111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111110110110100110110011111101100111100100111110010110000100111";
                WHEN "1100111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111101101101001101100111111011001111001001111100101100001001110";
                WHEN "1100111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011011010011011001111110110011110010011111001011000010011011";
                WHEN "1100111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110110110100110110011111101100111100100111110010110000100110111";
                WHEN "1100111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101101101001101100111111011001111001001111100101100001001101110";
                WHEN "1100111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011010011011001111110110011110010011111001011000010011011100";
                WHEN "1101000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110110100110110011111101100111100100111110010110000100110110111";
                WHEN "1101000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101001101100111111011001111001001111100101100001001101101111";
                WHEN "1101000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011010011011001111110110011110010011111001011000010011011011101";
                WHEN "1101000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110100110110011111101100111100100111110010110000100110110111010";
                WHEN "1101000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101001101100111111011001111001001111100101100001001101101110101";
                WHEN "1101000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011011001111110110011110010011111001011000010011011011101010";
                WHEN "1101000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100110110011111101100111100100111110010110000100110110111010100";
                WHEN "1101000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101100111111011001111001001111100101100001001101101110101000";
                WHEN "1101001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011011001111110110011110010011111001011000010011011011101001111";
                WHEN "1101001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110011111101100111100100111110010110000100110110111010011111";
                WHEN "1101001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101100111111011001111001001111100101100001001101101110100111101";
                WHEN "1101001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011001111110110011110010011111001011000010011011011101001111010";
                WHEN "1101001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011111101100111100100111110010110000100110110111010011110100";
                WHEN "1101001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100111111011001111001001111100101100001001101101110100111101001";
                WHEN "1101001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001111110110011110010011111001011000010011011011101001111010010";
                WHEN "1101001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111101100111100100111110010110000100110110111010011110100011";
                WHEN "1101010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111011001111001001111100101100001001101101110100111101000110";
                WHEN "1101010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110110011110010011111001011000010011011011101001111010001100";
                WHEN "1101010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101100111100100111110010110000100110110111010011110100011001";
                WHEN "1101010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011001111001001111100101100001001101101110100111101000110010";
                WHEN "1101010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110110011110010011111001011000010011011011101001111010001100100";
                WHEN "1101010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101100111100100111110010110000100110110111010011110100011001000";
                WHEN "1101010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011001111001001111100101100001001101101110100111101000110010000";
                WHEN "1101010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011110010011111001011000010011011011101001111010001100100000";
                WHEN "1101011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100111100100111110010110000100110110111010011110100011000111111";
                WHEN "1101011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001111001001111100101100001001101101110100111101000110001111111";
                WHEN "1101011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011110010011111001011000010011011011101001111010001100011111110";
                WHEN "1101011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111100100111110010110000100110110111010011110100011000111111011";
                WHEN "1101011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111001001111100101100001001101101110100111101000110001111110110";
                WHEN "1101011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010011111001011000010011011011101001111010001100011111101101";
                WHEN "1101011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001001111100101100001001101101110100111101000110001111110110011";
                WHEN "1101100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011111001011000010011011011101001111010001100011111101100111";
                WHEN "1101100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111110010110000100110110111010011110100011000111111011001101";
                WHEN "1101100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111100101100001001101101110100111101000110001111110110011010";
                WHEN "1101100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011111001011000010011011011101001111010001100011111101100110101";
                WHEN "1101100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111110010110000100110110111010011110100011000111111011001101010";
                WHEN "1101100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111100101100001001101101110100111101000110001111110110011010100";
                WHEN "1101100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001011000010011011011101001111010001100011111101100110101000";
                WHEN "1101100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010110000100110110111010011110100011000111111011001101001111";
                WHEN "1101101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101100001001101101110100111101000110001111110110011010011110";
                WHEN "1101101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001011000010011011011101001111010001100011111101100110100111101";
                WHEN "1101101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010110000100110110111010011110100011000111111011001101001111001";
                WHEN "1101101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101100001001101101110100111101000110001111110110011010011110011";
                WHEN "1101101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000010011011011101001111010001100011111101100110100111100110";
                WHEN "1101101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110000100110110111010011110100011000111111011001101001111001100";
                WHEN "1101101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100001001101101110100111101000110001111110110011010011110011000";
                WHEN "1101101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000010011011011101001111010001100011111101100110100111100110000";
                WHEN "1101110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10000100110110111010011110100011000111111011001101001111001100000";
                WHEN "1101110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00001001101101110100111101000110001111110110011010011110011000000";
                WHEN "1101110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010011011011101001111010001100011111101100110100111100110000000";
                WHEN "1101110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100110110111010011110100011000111111011001101001111001011111111";
                WHEN "1101110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001101101110100111101000110001111110110011010011110010111111111";
                WHEN "1101110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011011011101001111010001100011111101100110100111100101111111101";
                WHEN "1101110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110110111010011110100011000111111011001101001111001011111111011";
                WHEN "1101110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101101110100111101000110001111110110011010011110010111111110101";
                WHEN "1101111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011011101001111010001100011111101100110100111100101111111101010";
                WHEN "1101111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110111010011110100011000111111011001101001111001011111111010100";
                WHEN "1101111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101110100111101000110001111110110011010011110010111111110101001";
                WHEN "1101111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101001111010001100011111101100110100111100101111111101010001";
                WHEN "1101111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010011110100011000111111011001101001111001011111111010100011";
                WHEN "1101111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110100111101000110001111110110011010011110010111111110101000110";
                WHEN "1101111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101001111010001100011111101100110100111100101111111101010001011";
                WHEN "1101111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011110100011000111111011001101001111001011111111010100010111";
                WHEN "1110000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100111101000110001111110110011010011110010111111110101000101101";
                WHEN "1110000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111010001100011111101100110100111100101111111101010001011011";
                WHEN "1110000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011110100011000111111011001101001111001011111111010100010110110";
                WHEN "1110000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111101000110001111110110011010011110010111111110101000101101100";
                WHEN "1110000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111010001100011111101100110100111100101111111101010001011010111";
                WHEN "1110000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110100011000111111011001101001111001011111111010100010110101111";
                WHEN "1110000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101000110001111110110011010011110010111111110101000101101011101";
                WHEN "1110000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010001100011111101100110100111100101111111101010001011010111011";
                WHEN "1110001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100011000111111011001101001111001011111111010100010110101110101";
                WHEN "1110001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000110001111110110011010011110010111111110101000101101011101010";
                WHEN "1110001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001100011111101100110100111100101111111101010001011010111010101";
                WHEN "1110001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011000111111011001101001111001011111111010100010110101110101001";
                WHEN "1110001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110001111110110011010011110010111111110101000101101011101010010";
                WHEN "1110001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011111101100110100111100101111111101010001011010111010100101";
                WHEN "1110001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111111011001101001111001011111111010100010110101110101001010";
                WHEN "1110001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001111110110011010011110010111111110101000101101011101010010100";
                WHEN "1110010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111101100110100111100101111111101010001011010111010100101000";
                WHEN "1110010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111011001101001111001011111111010100010110101110101001001111";
                WHEN "1110010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110110011010011110010111111110101000101101011101010010011111";
                WHEN "1110010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101100110100111100101111111101010001011010111010100100111110";
                WHEN "1110010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111011001101001111001011111111010100010110101110101001001111100";
                WHEN "1110010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110110011010011110010111111110101000101101011101010010011110111";
                WHEN "1110010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101100110100111100101111111101010001011010111010100100111101111";
                WHEN "1110010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011001101001111001011111111010100010110101110101001001111011101";
                WHEN "1110011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011010011110010111111110101000101101011101010010011110111011";
                WHEN "1110011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100110100111100101111111101010001011010111010100100111101110110";
                WHEN "1110011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001101001111001011111111010100010110101110101001001111011101011";
                WHEN "1110011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011010011110010111111110101000101101011101010010011110111010110";
                WHEN "1110011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00110100111100101111111101010001011010111010100100111101110101100";
                WHEN "1110011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101001111001011111111010100010110101110101001001111011101011001";
                WHEN "1110011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010011110010111111110101000101101011101010010011110111010110010";
                WHEN "1110011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100111100101111111101010001011010111010100100111101110101100100";
                WHEN "1110100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111001011111111010100010110101110101001001111011101011001000";
                WHEN "1110100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011110010111111110101000101101011101010010011110111010110010000";
                WHEN "1110100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111100101111111101010001011010111010100100111101110101100100000";
                WHEN "1110100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111001011111111010100010110101110101001001111011101011000111111";
                WHEN "1110100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010111111110101000101101011101010010011110111010110001111111";
                WHEN "1110100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101111111101010001011010111010100100111101110101100011111101";
                WHEN "1110100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111111110101000101101011101010010011110111010110001111110110";
                WHEN "1110101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111111101010001011010111010100100111101110101100011111101100";
                WHEN "1110101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111111010100010110101110101001001111011101011000111111011000";
                WHEN "1110101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111111110101000101101011101010010011110111010110001111110110000";
                WHEN "1110101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111111101010001011010111010100100111101110101100011111101011111";
                WHEN "1110101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111111010100010110101110101001001111011101011000111111010111110";
                WHEN "1110101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111110101000101101011101010010011110111010110001111110101111101";
                WHEN "1110101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101010001011010111010100100111101110101100011111101011111001";
                WHEN "1110101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010100010110101110101001001111011101011000111111010111110011";
                WHEN "1110110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101000101101011101010010011110111010110001111110101111100110";
                WHEN "1110110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010001011010111010100100111101110101100011111101011111001100";
                WHEN "1110110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100010110101110101001001111011101011000111111010111110011000";
                WHEN "1110110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101000101101011101010010011110111010110001111110101111100110000";
                WHEN "1110110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010001011010111010100100111101110101100011111101011111001011111";
                WHEN "1110110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100010110101110101001001111011101011000111111010111110010111110";
                WHEN "1110110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01000101101011101010010011110111010110001111110101111100101111100";
                WHEN "1110110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011010111010100100111101110101100011111101011111001011111001";
                WHEN "1110111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010110101110101001001111011101011000111111010111110010111110001";
                WHEN "1110111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101101011101010010011110111010110001111110101111100101111100011";
                WHEN "1110111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011010111010100100111101110101100011111101011111001011111000110";
                WHEN "1110111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110101110101001001111011101011000111111010111110010111110001100";
                WHEN "1110111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01101011101010010011110111010110001111110101111100101111100011000";
                WHEN "1110111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010111010100100111101110101100011111101011111001011111000101111";
                WHEN "1110111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101110101001001111011101011000111111010111110010111110001011111";
                WHEN "1110111111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011101010010011110111010110001111110101111100101111100010111110";
                WHEN "1111000000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010100100111101110101100011111101011111001011111000101111011";
                WHEN "1111000001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101001001111011101011000111111010111110010111110001011110110";
                WHEN "1111000010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101010010011110111010110001111110101111100101111100010111101101";
                WHEN "1111000011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010100100111101110101100011111101011111001011111000101111011010";
                WHEN "1111000100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101001001111011101011000111111010111110010111110001011110110100";
                WHEN "1111000101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010010011110111010110001111110101111100101111100010111101101000";
                WHEN "1111000110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10100100111101110101100011111101011111001011111000101111011001111";
                WHEN "1111000111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001001111011101011000111111010111110010111110001011110110011111";
                WHEN "1111001000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010011110111010110001111110101111100101111100010111101100111101";
                WHEN "1111001001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00100111101110101100011111101011111001011111000101111011001111010";
                WHEN "1111001010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01001111011101011000111111010111110010111110001011110110011110100";
                WHEN "1111001011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10011110111010110001111110101111100101111100010111101100111101000";
                WHEN "1111001100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111101110101100011111101011111001011111000101111011001111010000";
                WHEN "1111001101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111011101011000111111010111110010111110001011110110011110100001";
                WHEN "1111001110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110111010110001111110101111100101111100010111101100111101000010";
                WHEN "1111001111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101110101100011111101011111001011111000101111011001111010000100";
                WHEN "1111010000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011101011000111111010111110010111110001011110110011110100000111";
                WHEN "1111010001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111010110001111110101111100101111100010111101100111101000001110";
                WHEN "1111010010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01110101100011111101011111001011111000101111011001111010000011101";
                WHEN "1111010011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011000111111010111110010111110001011110110011110100000111010";
                WHEN "1111010100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010110001111110101111100101111100010111101100111101000001110100";
                WHEN "1111010101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101100011111101011111001011111000101111011001111010000011100111";
                WHEN "1111010110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011000111111010111110010111110001011110110011110100000111001110";
                WHEN "1111010111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110001111110101111100101111100010111101100111101000001110011101";
                WHEN "1111011000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100011111101011111001011111000101111011001111010000011100111010";
                WHEN "1111011001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000111111010111110010111110001011110110011110100000111001110100";
                WHEN "1111011010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001111110101111100101111100010111101100111101000001110011101000";
                WHEN "1111011011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00011111101011111001011111000101111011001111010000011100111010000";
                WHEN "1111011100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00111111010111110010111110001011110110011110100000111001110011111";
                WHEN "1111011101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111110101111100101111100010111101100111101000001110011100111111";
                WHEN "1111011110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111101011111001011111000101111011001111010000011100111001111110";
                WHEN "1111011111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111010111110010111110001011110110011110100000111001110011111100";
                WHEN "1111100000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110101111100101111100010111101100111101000001110011100111111000";
                WHEN "1111100001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101011111001011111000101111011001111010000011100111001111101111";
                WHEN "1111100010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11010111110010111110001011110110011110100000111001110011111011110";
                WHEN "1111100011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10101111100101111100010111101100111101000001110011100111110111100";
                WHEN "1111100100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111001011111000101111011001111010000011100111001111101111001";
                WHEN "1111100101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110010111110001011110110011110100000111001110011111011110001";
                WHEN "1111100110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111100101111100010111101100111101000001110011100111110111100011";
                WHEN "1111100111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111001011111000101111011001111010000011100111001111101111000101";
                WHEN "1111101000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110010111110001011110110011110100000111001110011111011110001010";
                WHEN "1111101001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100101111100010111101100111101000001110011100111110111100010101";
                WHEN "1111101010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11001011111000101111011001111010000011100111001111101111000101001";
                WHEN "1111101011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10010111110001011110110011110100000111001110011111011110001010011";
                WHEN "1111101100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111100010111101100111101000001110011100111110111100010100101";
                WHEN "1111101101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011111000101111011001111010000011100111001111101111000101001010";
                WHEN "1111101110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111110001011110110011110100000111001110011111011110001010010101";
                WHEN "1111101111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111100010111101100111101000001110011100111110111100010100101001";
                WHEN "1111110000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11111000101111011001111010000011100111001111101111000101001010011";
                WHEN "1111110001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110001011110110011110100000111001110011111011110001010010100101";
                WHEN "1111110010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11100010111101100111101000001110011100111110111100010100101001010";
                WHEN "1111110011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11000101111011001111010000011100111001111101111000101001010010101";
                WHEN "1111110100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10001011110110011110100000111001110011111011110001010010100101001";
                WHEN "1111110101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00010111101100111101000001110011100111110111100010100101001010010";
                WHEN "1111110110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "00101111011001111010000011100111001111101111000101001010010100101";
                WHEN "1111110111" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01011110110011110100000111001110011111011110001010010100101001001";
                WHEN "1111111000" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10111101100111101000001110011100111110111100010100101001010010011";
                WHEN "1111111001" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01111011001111010000011100111001111101111000101001010010100100110";
                WHEN "1111111010" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11110110011110100000111001110011111011110001010010100101001001100";
                WHEN "1111111011" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11101100111101000001110011100111110111100010100101001010010010111";
                WHEN "1111111100" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "11011001111010000011100111001111101111000101001010010100100101111";
                WHEN "1111111101" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "10110011110100000111001110011111011110001010010100101001001011101";
                WHEN "1111111110" =>  fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01100111101000001110011100111110111100010100101001010010010111011";
                WHEN OTHERS =>
                    fracBaseS_uid110_rrx_uid29_fpSinPiTest_q <= "01010001011111001100000110110111001001110010001000001010100101010";
            END CASE;
        END IF;
    END PROCESS;


	--LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,409)@14
    LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(197 downto 0);
    LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(197 downto 0);

	--ZerosGB_uid151_rrx_uid29_fpSinPiTest(CONSTANT,150)
    ZerosGB_uid151_rrx_uid29_fpSinPiTest_q <= "000000000000";

	--leftShiftStage2Idx3_uid411_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,410)@14
    leftShiftStage2Idx3_uid411_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage1197dto0_uid410_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & ZerosGB_uid151_rrx_uid29_fpSinPiTest_q;

	--LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,406)@14
    LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(201 downto 0);
    LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(201 downto 0);

	--leftShiftStage2Idx2_uid408_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,407)@14
    leftShiftStage2Idx2_uid408_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage1201dto0_uid407_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,403)@14
    LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(205 downto 0);
    LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(205 downto 0);

	--leftShiftStage2Idx1_uid405_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,404)@14
    leftShiftStage2Idx1_uid405_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage1205dto0_uid404_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,398)@14
    LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(161 downto 0);
    LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(161 downto 0);

	--leftShiftStage0Idx3Pad48_uid352_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(CONSTANT,351)
    leftShiftStage0Idx3Pad48_uid352_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= "000000000000000000000000000000000000000000000000";

	--leftShiftStage1Idx3_uid400_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,399)@14
    leftShiftStage1Idx3_uid400_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage0161dto0_uid399_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx3Pad48_uid352_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;

	--LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,395)@14
    LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(177 downto 0);
    LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(177 downto 0);

	--zs_uid198_lzcZ_uid51_fpSinPiTest(CONSTANT,197)
    zs_uid198_lzcZ_uid51_fpSinPiTest_q <= "00000000000000000000000000000000";

	--leftShiftStage1Idx2_uid397_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,396)@14
    leftShiftStage1Idx2_uid397_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage0177dto0_uid396_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & zs_uid198_lzcZ_uid51_fpSinPiTest_q;

	--LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,392)@14
    LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(193 downto 0);
    LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(193 downto 0);

	--leftShiftStage1Idx1_uid394_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,393)@14
    leftShiftStage1Idx1_uid394_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage0193dto0_uid393_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,387)@14
    X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q(17 downto 0);
    X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(17 downto 0);

	--leftShiftStage0Idx3Pad192_uid387_alignedFxp_uid137_rrx_uid29_fpSinPiTest(CONSTANT,386)
    leftShiftStage0Idx3Pad192_uid387_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx3_uid389_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,388)@14
    leftShiftStage0Idx3_uid389_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= X17dto0_uid388_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx3Pad192_uid387_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;

	--X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,384)@14
    X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q(81 downto 0);
    X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(81 downto 0);

	--leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest(CONSTANT,383)
    leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx2_uid386_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,385)@14
    leftShiftStage0Idx2_uid386_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= X81dto0_uid385_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;

	--X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,381)@14
    X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q(145 downto 0);
    X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(145 downto 0);

	--leftShiftStage0Idx1_uid383_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,382)@14
    leftShiftStage0Idx1_uid383_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= X145dto0_uid382_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & zs_uid190_lzcZ_uid51_fpSinPiTest_q;

	--zz_uid132_rrx_uid29_fpSinPiTest(CONSTANT,131)
    zz_uid132_rrx_uid29_fpSinPiTest_q <= "00000000000000000000000000000000000000000000000000000";

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row(CONSTANT,759)
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0(REG,876)@3
    reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0_q <= "0000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0_q <= expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--fracIncrementS_uid112_rrx_uid29_fpSinPiTest(LOOKUP,111)@4
    fracIncrementS_uid112_rrx_uid29_fpSinPiTest: PROCESS (reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_fracIncrementS_uid112_rrx_uid29_fpSinPiTest_0_q) IS
                WHEN "0000000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
                WHEN "0000110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111110011000001101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001110";
                WHEN "0000110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111110011000001101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001110";
                WHEN "0000111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011110";
                WHEN "0000111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011110";
                WHEN "0000111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011110";
                WHEN "0000111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011110";
                WHEN "0000111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110011000001101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111";
                WHEN "0000111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110011000001101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111";
                WHEN "0000111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110";
                WHEN "0000111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100000110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100";
                WHEN "0001000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011000001101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111000";
                WHEN "0001000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000";
                WHEN "0001000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000010";
                WHEN "0001000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000010";
                WHEN "0001000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000010";
                WHEN "0001000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011";
                WHEN "0001000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011";
                WHEN "0001001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110111";
                WHEN "0001001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011011";
                WHEN "0001001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011011";
                WHEN "0001001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110";
                WHEN "0001010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011011001";
                WHEN "0001010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011011001";
                WHEN "0001010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001";
                WHEN "0001010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100011";
                WHEN "0001010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010101";
                WHEN "0001010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010101";
                WHEN "0001010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010101";
                WHEN "0001010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101";
                WHEN "0001011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101";
                WHEN "0001011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101";
                WHEN "0001011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010001000001010100101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001011";
                WHEN "0001011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010110";
                WHEN "0001011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010101101";
                WHEN "0001011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010101101";
                WHEN "0001011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000010101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010101101";
                WHEN "0001011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001101";
                WHEN "0001100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001101";
                WHEN "0001100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001101";
                WHEN "0001100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001101";
                WHEN "0001100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100101000";
                WHEN "0001101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110";
                WHEN "0001101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010011111110000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110";
                WHEN "0001101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111001";
                WHEN "0001101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111001";
                WHEN "0001101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100";
                WHEN "0001101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100";
                WHEN "0001101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100";
                WHEN "0001110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010001";
                WHEN "0001110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010001";
                WHEN "0001110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111";
                WHEN "0001110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111";
                WHEN "0001110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111";
                WHEN "0001110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110";
                WHEN "0001110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011101";
                WHEN "0001110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001";
                WHEN "0001111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000010011101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010";
                WHEN "0001111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100";
                WHEN "0001111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000";
                WHEN "0001111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0001111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0001111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0001111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0001111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100";
                WHEN "0010000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100001";
                WHEN "0010000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100001";
                WHEN "0010000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100001";
                WHEN "0010000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000010";
                WHEN "0010000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010111110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000100";
                WHEN "0010000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000010000";
                WHEN "0010000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000010000";
                WHEN "0010000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100001000000";
                WHEN "0010001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100001000000";
                WHEN "0010001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111";
                WHEN "0010001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111";
                WHEN "0010001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110";
                WHEN "0010001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000001111111101";
                WHEN "0010001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001";
                WHEN "0010001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110011";
                WHEN "0010001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010";
                WHEN "0010010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010";
                WHEN "0010010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100011";
                WHEN "0010010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100011";
                WHEN "0010010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100011";
                WHEN "0010010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100011";
                WHEN "0010010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000001111111100101000110";
                WHEN "0010010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011";
                WHEN "0010010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110";
                WHEN "0010011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010011010011011101110000001101101101100010100101011001100100111100010000111001000001000001111111100101000101100";
                WHEN "0010011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110010";
                WHEN "0010011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110010";
                WHEN "0010011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111";
                WHEN "0010011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111";
                WHEN "0010011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111011";
                WHEN "0010011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111011";
                WHEN "0010011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111011";
                WHEN "0010100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101";
                WHEN "0010100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010110";
                WHEN "0010100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010110";
                WHEN "0010100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111";
                WHEN "0010100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111";
                WHEN "0010100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111";
                WHEN "0010100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011111";
                WHEN "0010100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111100";
                WHEN "0010101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111100";
                WHEN "0010101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011111000";
                WHEN "0010101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110000001101101101100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111";
                WHEN "0010101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101";
                WHEN "0010101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101";
                WHEN "0010101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000001101101101100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111011";
                WHEN "0010101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000011011011011000101001010110011001001111000100001110010000010000011111111001010001011000111010101111011110110";
                WHEN "0010101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111";
                WHEN "0010110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101101100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110";
                WHEN "0010110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111001";
                WHEN "0010111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111001";
                WHEN "0010111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001";
                WHEN "0010111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101";
                WHEN "0010111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101";
                WHEN "0010111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001011";
                WHEN "0010111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011";
                WHEN "0010111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001010010101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011";
                WHEN "0010111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110";
                WHEN "0011000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100010";
                WHEN "0011000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100010";
                WHEN "0011000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100010";
                WHEN "0011000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001010110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100010";
                WHEN "0011000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000111";
                WHEN "0011000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000111";
                WHEN "0011000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110111";
                WHEN "0011000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110111";
                WHEN "0011001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011001100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110111";
                WHEN "0011001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011100";
                WHEN "0011001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011100";
                WHEN "0011001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110";
                WHEN "0011001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011001001111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110";
                WHEN "0011001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011011101";
                WHEN "0011001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011011100101";
                WHEN "0011001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011011100101";
                WHEN "0011010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010011110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011011100101";
                WHEN "0011010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001";
                WHEN "0011010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001001";
                WHEN "0011010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001001";
                WHEN "0011010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001001";
                WHEN "0011010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000111";
                WHEN "0011010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000111";
                WHEN "0011010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000111";
                WHEN "0011011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001110";
                WHEN "0011011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001000011100100000100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011100";
                WHEN "0011011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111";
                WHEN "0011011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001101110010";
                WHEN "0011011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001101110010";
                WHEN "0011011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001101110010";
                WHEN "0011011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001101110010";
                WHEN "0011011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001000001111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010";
                WHEN "0011100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010000010000011111111001010001011000111010101111011110101110111100010101100001101101110010010001101110001110101";
                WHEN "0011100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100000100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001";
                WHEN "0011100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000";
                WHEN "0011100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000";
                WHEN "0011101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000";
                WHEN "0011101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010";
                WHEN "0011101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011100";
                WHEN "0011110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111";
                WHEN "0011110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111001010001011000111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101111";
                WHEN "0011110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101";
                WHEN "0011111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010";
                WHEN "0011111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001010001011000111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101110101";
                WHEN "0011111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001";
                WHEN "0011111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010011";
                WHEN "0011111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111";
                WHEN "0011111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111";
                WHEN "0011111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111";
                WHEN "0011111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100";
                WHEN "0100000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100";
                WHEN "0100000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000";
                WHEN "0100000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000";
                WHEN "0100000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000";
                WHEN "0100000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000";
                WHEN "0100000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000";
                WHEN "0100000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000";
                WHEN "0100000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000";
                WHEN "0100001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110";
                WHEN "0100001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110";
                WHEN "0100001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110";
                WHEN "0100001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110";
                WHEN "0100001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001101";
                WHEN "0100001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001";
                WHEN "0100001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100101";
                WHEN "0100001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100101";
                WHEN "0100010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010";
                WHEN "0100010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010";
                WHEN "0100010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001";
                WHEN "0100010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001";
                WHEN "0100010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010";
                WHEN "0100010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100101";
                WHEN "0100010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001";
                WHEN "0100010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100110";
                WHEN "0100011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100110";
                WHEN "0100011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001100";
                WHEN "0100011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111";
                WHEN "0100011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101111";
                WHEN "0100011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111100";
                WHEN "0100011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111100";
                WHEN "0100011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101111";
                WHEN "0100011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101111";
                WHEN "0100100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101";
                WHEN "0100100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111011";
                WHEN "0100100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010";
                WHEN "0100100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010";
                WHEN "0100100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100";
                WHEN "0100100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001010110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000";
                WHEN "0100100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000";
                WHEN "0100100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000101";
                WHEN "0100101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000101";
                WHEN "0100101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000101";
                WHEN "0100101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000011011011100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000101";
                WHEN "0100101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010100";
                WHEN "0100101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010100";
                WHEN "0100101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001111";
                WHEN "0100101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001111";
                WHEN "0100101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010011101";
                WHEN "0100110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011";
                WHEN "0100110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010011101000110";
                WHEN "0100110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001";
                WHEN "0100110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001";
                WHEN "0100111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010011101000110010";
                WHEN "0100111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001";
                WHEN "0100111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001000110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001";
                WHEN "0100111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010001101110001110100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010";
                WHEN "0100111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100";
                WHEN "0100111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100010";
                WHEN "0100111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100010";
                WHEN "0100111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100010";
                WHEN "0101000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100001110";
                WHEN "0101000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100001110";
                WHEN "0101000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011011100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100001110";
                WHEN "0101000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000";
                WHEN "0101000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000";
                WHEN "0101000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000";
                WHEN "0101000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000";
                WHEN "0101000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110001110100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111010000";
                WHEN "0101001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000000";
                WHEN "0101001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011101000000";
                WHEN "0101001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111";
                WHEN "0101001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100001110011111110";
                WHEN "0101001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100010";
                WHEN "0101001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100010";
                WHEN "0101001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100010";
                WHEN "0101001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010000100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100010";
                WHEN "0101010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000100";
                WHEN "0101010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001000010010011011101001011100000000001100100100100101110111010100000100111010001100100100001110011111110000111";
                WHEN "0101010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011110";
                WHEN "0101010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011110";
                WHEN "0101010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111";
                WHEN "0101010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111";
                WHEN "0101010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001001101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111";
                WHEN "0101010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011";
                WHEN "0101011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011001";
                WHEN "0101011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011001";
                WHEN "0101011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011001";
                WHEN "0101011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111";
                WHEN "0101100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111";
                WHEN "0101100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111";
                WHEN "0101100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110";
                WHEN "0101100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111001";
                WHEN "0101100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111001";
                WHEN "0101100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110011";
                WHEN "0101100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001011100000000001100100100100101110111010100000100111010001100100100001110011111110000111011110101100011100110";
                WHEN "0101100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110";
                WHEN "0101101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110";
                WHEN "0101101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001";
                WHEN "0101101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001";
                WHEN "0101101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001";
                WHEN "0101101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111001011000101";
                WHEN "0101101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000000011001001001001011101110101000001001110100011001001000011100111111100001110111101011000111001011000101";
                WHEN "0101101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000000000110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001";
                WHEN "0101101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000000001100100100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010011";
                WHEN "0101110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010010010111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010100";
                WHEN "0101111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111";
                WHEN "0101111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010";
                WHEN "0101111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010";
                WHEN "0101111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010";
                WHEN "0101111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010000";
                WHEN "0110000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010000";
                WHEN "0110000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111010000";
                WHEN "0110000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111110";
                WHEN "0110000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111110";
                WHEN "0110000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111110";
                WHEN "0110000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101111";
                WHEN "0110000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101111";
                WHEN "0110000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101111";
                WHEN "0110001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010011100111110111010";
                WHEN "0110001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010011100111110111010";
                WHEN "0110001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100";
                WHEN "0110001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101000001001110100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101001";
                WHEN "0110001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010";
                WHEN "0110001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010";
                WHEN "0110001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101000001001110100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100";
                WHEN "0110001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010000010011101000110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000";
                WHEN "0110010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001001110100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100001";
                WHEN "0110010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001001110100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100001";
                WHEN "0110010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010";
                WHEN "0110010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010";
                WHEN "0110010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101";
                WHEN "0110011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101100";
                WHEN "0110011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101100";
                WHEN "0110011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101100";
                WHEN "0110011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100000100011011000";
                WHEN "0110011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110110000";
                WHEN "0110011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111111";
                WHEN "0110100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011001001000011100111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111111";
                WHEN "0110100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010";
                WHEN "0110100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010";
                WHEN "0110100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010";
                WHEN "0110100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010000111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010";
                WHEN "0110100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010101";
                WHEN "0110100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100110";
                WHEN "0110100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100110";
                WHEN "0110101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100110";
                WHEN "0110101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101111";
                WHEN "0110101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101111";
                WHEN "0110101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101111";
                WHEN "0110101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111";
                WHEN "0110110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101111";
                WHEN "0110110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011110";
                WHEN "0110110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101";
                WHEN "0110110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101";
                WHEN "0110110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101";
                WHEN "0110110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010";
                WHEN "0110110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100";
                WHEN "0110111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101001";
                WHEN "0110111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000011101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001";
                WHEN "0110111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010";
                WHEN "0110111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000101";
                WHEN "0110111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0110111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0110111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0110111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0111000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010001";
                WHEN "0111000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001";
                WHEN "0111000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010";
                WHEN "0111000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001010";
                WHEN "0111000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001010";
                WHEN "0111000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010100";
                WHEN "0111000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111";
                WHEN "0111000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001111";
                WHEN "0111001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010";
                WHEN "0111001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010";
                WHEN "0111001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010011101010";
                WHEN "0111001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010011101010";
                WHEN "0111001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011";
                WHEN "0111001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110100";
                WHEN "0111001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110100";
                WHEN "0111001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110100";
                WHEN "0111010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011000100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110100";
                WHEN "0111010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010011101001100111";
                WHEN "0111010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110";
                WHEN "0111010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110010";
                WHEN "0111010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110010";
                WHEN "0111010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110010";
                WHEN "0111010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111";
                WHEN "0111010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001001010011010011100111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111";
                WHEN "0111011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010010100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110";
                WHEN "0111011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000";
                WHEN "0111011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000";
                WHEN "0111011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000";
                WHEN "0111011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000";
                WHEN "0111011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010";
                WHEN "0111011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010";
                WHEN "0111011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010";
                WHEN "0111100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001010";
                WHEN "0111100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001010";
                WHEN "0111100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101";
                WHEN "0111100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101";
                WHEN "0111100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101";
                WHEN "0111100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010011011";
                WHEN "0111100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011";
                WHEN "0111100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011";
                WHEN "0111101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010";
                WHEN "0111101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010";
                WHEN "0111101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010";
                WHEN "0111101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100";
                WHEN "0111101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101001";
                WHEN "0111101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000110";
                WHEN "0111101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000110";
                WHEN "0111101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000110";
                WHEN "0111110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010001100";
                WHEN "0111110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100011000";
                WHEN "0111110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000110000";
                WHEN "0111110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010001011111";
                WHEN "0111110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111110";
                WHEN "0111110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001000001000110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111110";
                WHEN "0111110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010001011111100";
                WHEN "0111110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111111000";
                WHEN "0111111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010001011111100000";
                WHEN "0111111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010000010001101011111010100101110101110110100010010000100111010011001110001110000001001101011010001011111100000";
                WHEN "0111111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001";
                WHEN "0111111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001";
                WHEN "0111111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001";
                WHEN "0111111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001";
                WHEN "0111111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "0111111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011010111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001";
                WHEN "1000000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010100";
                WHEN "1000000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010100";
                WHEN "1000000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010100";
                WHEN "1000000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010100";
                WHEN "1000001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011111010100101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111";
                WHEN "1000001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011101";
                WHEN "1000001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011101";
                WHEN "1000001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011";
                WHEN "1000001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011";
                WHEN "1000001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110";
                WHEN "1000001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001101";
                WHEN "1000001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001";
                WHEN "1000010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110010";
                WHEN "1000010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001001";
                WHEN "1000010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001011101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001001";
                WHEN "1000010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100100";
                WHEN "1000010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100100";
                WHEN "1000010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101";
                WHEN "1000010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101";
                WHEN "1000010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101";
                WHEN "1000011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110010001110110";
                WHEN "1000011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110010001110110";
                WHEN "1000011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011";
                WHEN "1000011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110";
                WHEN "1000011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011001";
                WHEN "1000011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011001";
                WHEN "1000011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110010001110101100100";
                WHEN "1000011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011010001001000010011101001100111000111000000100110101101000101111101111110010000010011100110010001110101100100";
                WHEN "1000100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111";
                WHEN "1000100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110";
                WHEN "1000100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111010";
                WHEN "1000100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111010";
                WHEN "1000100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011";
                WHEN "1000100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100";
                WHEN "1000100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010010000100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100";
                WHEN "1000100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000010";
                WHEN "1000101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000010";
                WHEN "1000101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000010";
                WHEN "1000101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000010";
                WHEN "1000101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101";
                WHEN "1000101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101";
                WHEN "1000101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101";
                WHEN "1000101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101010";
                WHEN "1000110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101001101";
                WHEN "1000110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101001101";
                WHEN "1000110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010011001110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101001101";
                WHEN "1000110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011010";
                WHEN "1000110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001100111000111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110100";
                WHEN "1000111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110";
                WHEN "1000111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110";
                WHEN "1000111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110100";
                WHEN "1000111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110100";
                WHEN "1000111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110100";
                WHEN "1000111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111000111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011101000";
                WHEN "1000111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111111";
                WHEN "1000111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111111";
                WHEN "1001000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111111";
                WHEN "1001000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101001100111001111101";
                WHEN "1001000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010";
                WHEN "1001000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100101";
                WHEN "1001000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100101";
                WHEN "1001000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100101";
                WHEN "1001000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100101";
                WHEN "1001000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000001001101011010001011111011111100100000100111001100100011101011000111001100000110101001100111001111101001010";
                WHEN "1001001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000010011010110100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010010100";
                WHEN "1001001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000";
                WHEN "1001010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010";
                WHEN "1001010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010";
                WHEN "1001010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010";
                WHEN "1001010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011010001011111011111100100000100111001100100011101011000111001100000110101001100111001111101001001110010000100";
                WHEN "1001010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001";
                WHEN "1001010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001";
                WHEN "1001010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000110";
                WHEN "1001010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000110";
                WHEN "1001011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001100";
                WHEN "1001011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000110000";
                WHEN "1001011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000110000";
                WHEN "1001011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100";
                WHEN "1001011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100";
                WHEN "1001011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100";
                WHEN "1001011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100";
                WHEN "1001011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001";
                WHEN "1001100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001";
                WHEN "1001100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100011";
                WHEN "1001100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011111100100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000110";
                WHEN "1001100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001100";
                WHEN "1001100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111";
                WHEN "1001100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001011110";
                WHEN "1001100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001011110";
                WHEN "1001100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111100";
                WHEN "1001101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101111000";
                WHEN "1001101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000001001110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001011101111";
                WHEN "1001101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010000010011100110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111011111";
                WHEN "1001101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111110";
                WHEN "1001101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111110000";
                WHEN "1001101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111110000";
                WHEN "1001101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111110000";
                WHEN "1001101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010";
                WHEN "1001110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010011";
                WHEN "1001110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010011";
                WHEN "1001110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010011";
                WHEN "1001111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011001000111010110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101";
                WHEN "1001111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010";
                WHEN "1001111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000";
                WHEN "1001111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000";
                WHEN "1001111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010001110101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000";
                WHEN "1001111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100001";
                WHEN "1001111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111";
                WHEN "1001111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111";
                WHEN "1010000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111";
                WHEN "1010000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110";
                WHEN "1010000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110";
                WHEN "1010000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110";
                WHEN "1010000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110";
                WHEN "1010000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100";
                WHEN "1010000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011000111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011001";
                WHEN "1010000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100100";
                WHEN "1010001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100100";
                WHEN "1010001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110010000";
                WHEN "1010001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110010000";
                WHEN "1010001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100100000";
                WHEN "1010001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011001000000000";
                WHEN "1010001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011001000000000";
                WHEN "1010001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011001000000000";
                WHEN "1010001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011001000000000";
                WHEN "1010010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011000001101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110001111111111";
                WHEN "1010010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110";
                WHEN "1010010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001";
                WHEN "1010010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001";
                WHEN "1010010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000011010100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001";
                WHEN "1010010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010";
                WHEN "1010010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000";
                WHEN "1010011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010011001110011111010010011100100001000101111110001011101111011111100100101000001110110001111111111000100110000";
                WHEN "1010011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000000";
                WHEN "1010011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000000";
                WHEN "1010011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001100000000";
                WHEN "1010100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001100000000";
                WHEN "1010100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001100000000000";
                WHEN "1010100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001100000000000";
                WHEN "1010100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001100000000000";
                WHEN "1010100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010011000000000000";
                WHEN "1010100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111110";
                WHEN "1010100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111110";
                WHEN "1010100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111110";
                WHEN "1010101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011111010010011100100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111100";
                WHEN "1010101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111111000";
                WHEN "1010101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100";
                WHEN "1010101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100";
                WHEN "1010101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100";
                WHEN "1010101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101001001110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000";
                WHEN "1010101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010010011100100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000";
                WHEN "1010101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000";
                WHEN "1010110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001001110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000001";
                WHEN "1010110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000011";
                WHEN "1010110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000011";
                WHEN "1010110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110";
                WHEN "1010110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110";
                WHEN "1010110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110";
                WHEN "1010110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110011";
                WHEN "1010110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110011";
                WHEN "1010111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001000010001011111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110011";
                WHEN "1010111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010000100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110";
                WHEN "1010111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100";
                WHEN "1010111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000";
                WHEN "1010111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000";
                WHEN "1010111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001000101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000";
                WHEN "1010111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1010111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1011000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1011000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1011000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000001000";
                WHEN "1011000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111";
                WHEN "1011000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111";
                WHEN "1011000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111";
                WHEN "1011000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111";
                WHEN "1011000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111110";
                WHEN "1011001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111110";
                WHEN "1011001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111100";
                WHEN "1011001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111111000";
                WHEN "1011001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111";
                WHEN "1011001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001011101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110";
                WHEN "1011001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010111011110111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111101";
                WHEN "1011001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001100";
                WHEN "1011001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001100";
                WHEN "1011010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001100";
                WHEN "1011010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001100";
                WHEN "1011010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111";
                WHEN "1011010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111";
                WHEN "1011010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110";
                WHEN "1011010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100";
                WHEN "1011010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001";
                WHEN "1011010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001";
                WHEN "1011011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010";
                WHEN "1011011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111000100";
                WHEN "1011011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001001";
                WHEN "1011011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111000100011";
                WHEN "1011011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111000100011";
                WHEN "1011011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110";
                WHEN "1011011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100";
                WHEN "1011011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001010000011101100011111111110001001011111111111110111100000010110011000000011111110111100101111000100011001";
                WHEN "1011100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010010100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001";
                WHEN "1011100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100011";
                WHEN "1011100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010111";
                WHEN "1011100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010111";
                WHEN "1011100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010111";
                WHEN "1011100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110110";
                WHEN "1011100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110110";
                WHEN "1011100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110110";
                WHEN "1011101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010111";
                WHEN "1011101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010111";
                WHEN "1011101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011000111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100001";
                WHEN "1011110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001";
                WHEN "1011110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100011111111110001001011111111111110111100000010110011000000011111110111100101111000100011000101101011010000011";
                WHEN "1011110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010";
                WHEN "1011110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010";
                WHEN "1011110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111111110001001011111111111110111100000010110011000000011111110111100101111000100011000101101011010000010101";
                WHEN "1011110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001110";
                WHEN "1011110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001110";
                WHEN "1011110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001110";
                WHEN "1011111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001110";
                WHEN "1011111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011";
                WHEN "1011111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110001001011111111111110111100000010110011000000011111110111100101111000100011000101101011010000010100110111";
                WHEN "1011111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101";
                WHEN "1011111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010";
                WHEN "1011111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110001001011111111111110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100";
                WHEN "1011111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101001";
                WHEN "1011111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010010";
                WHEN "1100000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001001011111111111110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100100";
                WHEN "1100000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010010111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101001000";
                WHEN "1100000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111110";
                WHEN "1100000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111110";
                WHEN "1100000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111110";
                WHEN "1100000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111110";
                WHEN "1100000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101110";
                WHEN "1100000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101110";
                WHEN "1100001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101110";
                WHEN "1100001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110111";
                WHEN "1100001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110111";
                WHEN "1100001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101101101";
                WHEN "1100001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010";
                WHEN "1100001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110101";
                WHEN "1100001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101101101010";
                WHEN "1100001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011";
                WHEN "1100010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100111";
                WHEN "1100010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101101101001110";
                WHEN "1100010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011";
                WHEN "1100010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110";
                WHEN "1100010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101101101001101101";
                WHEN "1100010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011010";
                WHEN "1100010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110100";
                WHEN "1100010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011010000";
                WHEN "1100011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011010000";
                WHEN "1100011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000000101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110100000";
                WHEN "1100011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000001011001100000001111111011110010111100010001100010110101101000001010011011010001111101101101001101100111111";
                WHEN "1100011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000010110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011001111111";
                WHEN "1100011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101101000";
                WHEN "1100100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110";
                WHEN "1100100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011000000011111110111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110";
                WHEN "1100100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111101";
                WHEN "1100100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100101";
                WHEN "1100100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100101";
                WHEN "1100101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000000111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100101";
                WHEN "1100101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000001111111011110010111100010001100010110101101000001010011011010001111101101101001101100111111011001111001010";
                WHEN "1100101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110011";
                WHEN "1100110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011110010111100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100110";
                WHEN "1100110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011";
                WHEN "1100110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110";
                WHEN "1100110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011110010111100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100";
                WHEN "1100110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000";
                WHEN "1100110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110001";
                WHEN "1100111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010";
                WHEN "1100111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010";
                WHEN "1100111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000101";
                WHEN "1100111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010111100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100001010";
                WHEN "1100111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011";
                WHEN "1100111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011";
                WHEN "1100111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011";
                WHEN "1100111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011";
                WHEN "1101000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101110";
                WHEN "1101000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101110";
                WHEN "1101000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111000100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011100";
                WHEN "1101000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001000110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111";
                WHEN "1101000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010001100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101111";
                WHEN "1101000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101010";
                WHEN "1101000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101010";
                WHEN "1101000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101010";
                WHEN "1101001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101010";
                WHEN "1101001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011111";
                WHEN "1101001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011111";
                WHEN "1101001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011111";
                WHEN "1101001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001011010110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011111";
                WHEN "1101001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101";
                WHEN "1101001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010010";
                WHEN "1101001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010010";
                WHEN "1101010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010010";
                WHEN "1101010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010010";
                WHEN "1101010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101000110";
                WHEN "1101010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101000110";
                WHEN "1101010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011010000010100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100";
                WHEN "1101010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101000110010";
                WHEN "1101010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101000110010";
                WHEN "1101010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011001000";
                WHEN "1101011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011001000";
                WHEN "1101011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000001010011011010001111101101101001101100111111011001111001001111100101100001001101101110100111101000110010000";
                WHEN "1101011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111";
                WHEN "1101011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100000101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111";
                WHEN "1101011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011010";
                WHEN "1101100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100111";
                WHEN "1101100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100111";
                WHEN "1101100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110101";
                WHEN "1101100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110101";
                WHEN "1101100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110101";
                WHEN "1101100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101010";
                WHEN "1101101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110101000";
                WHEN "1101101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110101000";
                WHEN "1101101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111";
                WHEN "1101101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110100111101";
                WHEN "1101101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110100111101";
                WHEN "1101101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001100";
                WHEN "1101101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001100";
                WHEN "1101101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001100";
                WHEN "1101110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001100";
                WHEN "1101110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101101101001101100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110011000";
                WHEN "1101110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011011010011011001111110110011110010011111001011000010011011011101001111010001100011111101100110100111100110000";
                WHEN "1101110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001100000";
                WHEN "1101110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101101001101100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110011000000";
                WHEN "1101110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111";
                WHEN "1101110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111";
                WHEN "1101110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101001101100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111111";
                WHEN "1101111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111011";
                WHEN "1101111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111011";
                WHEN "1101111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001101100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101";
                WHEN "1101111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100";
                WHEN "1101111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100";
                WHEN "1101111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100011";
                WHEN "1101111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100011";
                WHEN "1101111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100011";
                WHEN "1110000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000110";
                WHEN "1110000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010111";
                WHEN "1110000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010111";
                WHEN "1110000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101";
                WHEN "1110000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101100";
                WHEN "1110000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101100";
                WHEN "1110000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101100";
                WHEN "1110000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110011110010011111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111";
                WHEN "1110001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101111";
                WHEN "1110001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011001111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101";
                WHEN "1110001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110011110010011111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111011";
                WHEN "1110001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101";
                WHEN "1110001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011110010011111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111010101";
                WHEN "1110001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011110010011111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111010101";
                WHEN "1110001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001";
                WHEN "1110001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001010";
                WHEN "1110010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001010";
                WHEN "1110010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001010";
                WHEN "1110010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001001111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010100";
                WHEN "1110010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010011111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111010100101000";
                WHEN "1110010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111";
                WHEN "1110010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111100";
                WHEN "1110010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111100";
                WHEN "1110010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111100";
                WHEN "1110011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101";
                WHEN "1110011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101";
                WHEN "1110011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101";
                WHEN "1110011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111011";
                WHEN "1110011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011000010011011011101001111010001100011111101100110100111100101111111101010001011010111010100100111101110110";
                WHEN "1110011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011";
                WHEN "1110011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110";
                WHEN "1110011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110010";
                WHEN "1110100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110010";
                WHEN "1110100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110010";
                WHEN "1110100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011001000";
                WHEN "1110100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110000100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011001000";
                WHEN "1110100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100001001101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110010000";
                WHEN "1110100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011";
                WHEN "1110101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011000";
                WHEN "1110101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011000";
                WHEN "1110101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111011000";
                WHEN "1110101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110110000";
                WHEN "1110101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110";
                WHEN "1110101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110";
                WHEN "1110110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111101";
                WHEN "1110110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110011";
                WHEN "1110110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010011110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110011";
                WHEN "1110110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100110";
                WHEN "1110110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001111010001100011111101100110100111100101111111101010001011010111010100100111101110101100011111101011111001100";
                WHEN "1110110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100110000";
                WHEN "1110110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100110000";
                WHEN "1110110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100";
                WHEN "1110111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100";
                WHEN "1110111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100";
                WHEN "1110111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010001100011111101100110100111100101111111101010001011010111010100100111101110101100011111101011111001011111001";
                WHEN "1110111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001";
                WHEN "1110111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100011";
                WHEN "1110111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001100";
                WHEN "1110111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011000111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001100";
                WHEN "1110111111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111110";
                WHEN "1111000000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111110";
                WHEN "1111000001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111110";
                WHEN "1111000010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110001111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111110";
                WHEN "1111000011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100011111101100110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011";
                WHEN "1111000100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110100";
                WHEN "1111000101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110100";
                WHEN "1111000110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110100";
                WHEN "1111000111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110100";
                WHEN "1111001000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111101101000";
                WHEN "1111001001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101100110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111";
                WHEN "1111001010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111011001101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110011111";
                WHEN "1111001011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101";
                WHEN "1111001100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101100110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010";
                WHEN "1111001101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000";
                WHEN "1111001110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110011010011110010111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000";
                WHEN "1111001111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000";
                WHEN "1111010000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000100";
                WHEN "1111010001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000100";
                WHEN "1111010010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000100";
                WHEN "1111010011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111";
                WHEN "1111010100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011101";
                WHEN "1111010101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011101";
                WHEN "1111010110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111";
                WHEN "1111010111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111";
                WHEN "1111011000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111";
                WHEN "1111011001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111001011111111010100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110";
                WHEN "1111011010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110010111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011101";
                WHEN "1111011011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111010";
                WHEN "1111011100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111010000";
                WHEN "1111011101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111010000";
                WHEN "1111011110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111010000";
                WHEN "1111011111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111111";
                WHEN "1111100000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111111";
                WHEN "1111100001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111001111110";
                WHEN "1111100010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111111010100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111100";
                WHEN "1111100011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111111000";
                WHEN "1111100100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111";
                WHEN "1111100101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110";
                WHEN "1111100110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100";
                WHEN "1111100111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010001011010111010100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111001";
                WHEN "1111101000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100011";
                WHEN "1111101001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100011";
                WHEN "1111101010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010";
                WHEN "1111101011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100010110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010";
                WHEN "1111101100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101";
                WHEN "1111101101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101";
                WHEN "1111101110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101";
                WHEN "1111101111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101";
                WHEN "1111110000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010101";
                WHEN "1111110001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010101";
                WHEN "1111110010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101011101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101001";
                WHEN "1111110011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010100101";
                WHEN "1111110100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010100101";
                WHEN "1111110101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010101";
                WHEN "1111110110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "111010100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010101";
                WHEN "1111110111" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "110101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010100101001";
                WHEN "1111111000" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101010010011110111010110001111110101111100101111100010111101100111101000001110011100111110111100010100101001010010";
                WHEN "1111111001" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010100101001001";
                WHEN "1111111010" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101001001111011101011000111111010111110010111110001011110110011110100000111001110011111011110001010010100101001001";
                WHEN "1111111011" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010100100110";
                WHEN "1111111100" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010100100110";
                WHEN "1111111101" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010100100101111";
                WHEN "1111111110" =>  fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "100111101110101100011111101011111001011111000101111011001111010000011100111001111101111000101001010010100100101111";
                WHEN OTHERS =>
                    fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--oOver2pi_uid124_rrx_uid29_fpSinPiTest(CONSTANT,123)
    oOver2pi_uid124_rrx_uid29_fpSinPiTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";

	--biasS_uid101_rrx_uid29_fpSinPiTest(CONSTANT,100)
    biasS_uid101_rrx_uid29_fpSinPiTest_q <= "01111111111";

	--xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest(COMPARE,102)@0
    xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_cin <= GND_q;
    xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("00" & biasS_uid101_rrx_uid29_fpSinPiTest_q) & '0';
    xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("00" & expX_uid98_rrx_uid29_fpSinPiTest_b) & xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_cin(0);
            xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_a) - UNSIGNED(xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_b));
    xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c(0) <= xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_o(13);
    xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_n(0) <= not xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_o(13);


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b(DELAY,1156)@0
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c, xout => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--multOp2_uid125_rrx_uid29_fpSinPiTest(MUX,124)@4
    multOp2_uid125_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b_q;
    multOp2_uid125_rrx_uid29_fpSinPiTest: PROCESS (multOp2_uid125_rrx_uid29_fpSinPiTest_s, oOver2pi_uid124_rrx_uid29_fpSinPiTest_q, fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE multOp2_uid125_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => multOp2_uid125_rrx_uid29_fpSinPiTest_q <= oOver2pi_uid124_rrx_uid29_fpSinPiTest_q;
                  WHEN "1" => multOp2_uid125_rrx_uid29_fpSinPiTest_q <= fracIncrementS_uid112_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => multOp2_uid125_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4(BITSELECT,728)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_in <= STD_LOGIC_VECTOR("000000000000000000000" & multOp2_uid125_rrx_uid29_fpSinPiTest_q);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_in(134 downto 108);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1(REG,895)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_b;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor(LOGICAL,2537)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_b <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_q <= not (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_a or ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_b);

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg(REG,2535)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg_q <= VCC_q;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena(REG,2538)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_nor_q = "1") THEN
                ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd(LOGICAL,2539)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_a <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_sticky_ena_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_b <= VCC_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_a and ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_b;

	--fracX_uid99_rrx_uid29_fpSinPiTest(BITSELECT,98)@0
    fracX_uid99_rrx_uid29_fpSinPiTest_in <= R_uid96_px_uid28_fpSinPiTest_q(51 downto 0);
    fracX_uid99_rrx_uid29_fpSinPiTest_b <= fracX_uid99_rrx_uid29_fpSinPiTest_in(51 downto 0);

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt(COUNTER,2531)
    -- every=1, low=0, high=1, step=1, init=1
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i,1));


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg(REG,2532)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux(MUX,2533)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_s <= VCC_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux: PROCESS (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_s, ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q, ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem(DUALMEM,2530)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_reset0 <= areset;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ia <= fracX_uid99_rrx_uid29_fpSinPiTest_b;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_aa <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ab <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 52,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_iq,
        address_a => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_aa,
        data_a => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_ia
    );
        ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_iq(51 downto 0);

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg(DELAY,2529)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_mem_q, xout => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest(BITJOIN,115)@4
    normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_q <= VCC_q & ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg_q;

	--LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,374)@4
    LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(48 downto 0);
    LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(48 downto 0);

	--leftShiftStage2Idx3_uid376_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,375)@4
    leftShiftStage2Idx3_uid376_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage148dto0_uid375_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;

	--LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,371)@4
    LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(49 downto 0);
    LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(49 downto 0);

	--leftShiftStage2Idx2_uid373_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,372)@4
    leftShiftStage2Idx2_uid373_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage149dto0_uid372_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,368)@4
    LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(50 downto 0);
    LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(50 downto 0);

	--leftShiftStage2Idx1_uid370_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,369)@4
    leftShiftStage2Idx1_uid370_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage150dto0_uid369_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & GND_q;

	--LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,363)@4
    LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(39 downto 0);
    LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(39 downto 0);

	--leftShiftStage1Idx3_uid365_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,364)@4
    leftShiftStage1Idx3_uid365_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage039dto0_uid364_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & ZerosGB_uid151_rrx_uid29_fpSinPiTest_q;

	--LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,360)@4
    LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(43 downto 0);
    LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(43 downto 0);

	--leftShiftStage1Idx2_uid362_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,361)@4
    leftShiftStage1Idx2_uid362_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage043dto0_uid361_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,357)@4
    LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q(47 downto 0);
    LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(47 downto 0);

	--leftShiftStage1Idx1_uid359_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,358)@4
    leftShiftStage1Idx1_uid359_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= LeftShiftStage047dto0_uid358_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;

	--X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,352)@0
    X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= fracX_uid99_rrx_uid29_fpSinPiTest_b(3 downto 0);
    X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(3 downto 0);

	--ld_X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b(DELAY,1391)@0
    ld_X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 4, depth => 4 )
    PORT MAP ( xin => X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b, xout => ld_X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,353)@4
    leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= ld_X3dto0_uid353_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_q & leftShiftStage0Idx3Pad48_uid352_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor(LOGICAL,2677)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_b <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_q <= not (ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_a or ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_b);

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_mem_top(CONSTANT,2673)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_mem_top_q <= "010";

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp(LOGICAL,2674)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_a <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_mem_top_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q);
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_q <= "1" when ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_a = ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_b else "0";

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg(REG,2675)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena(REG,2678)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_nor_q = "1") THEN
                ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd(LOGICAL,2679)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_a <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_sticky_ena_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_b <= VCC_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_a and ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_b;

	--vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,311)@0
    vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= fracX_uid99_rrx_uid29_fpSinPiTest_b(19 downto 0);
    vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(19 downto 0);

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt(COUNTER,2669)
    -- every=1, low=0, high=2, step=1, init=1
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,2);
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i = 1 THEN
                  ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_eq = '1') THEN
                    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i - 2;
                ELSE
                    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_i,2));


	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg(REG,2670)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux(MUX,2671)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_s <= VCC_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux: PROCESS (ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_s, ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q, ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2729)
    ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
    ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 20,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq(19 downto 0);

	--leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,350)@4
    leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q & zs_uid198_lzcZ_uid51_fpSinPiTest_q;

	--X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,346)@0
    X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= fracX_uid99_rrx_uid29_fpSinPiTest_b(35 downto 0);
    X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(35 downto 0);

	--ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2717)
    ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b;
    ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 36,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 36,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_iq(35 downto 0);

	--leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITJOIN,347)@4
    leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= ld_X35dto0_uid347_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b_replace_mem_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,308)@0
    rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= fracX_uid99_rrx_uid29_fpSinPiTest_b;
    rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(51 downto 20);

	--vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,309)@0
    vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
    vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= zs_uid198_lzcZ_uid51_fpSinPiTest_q;
    vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_f(DELAY,1386)@0
    ld_vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_f_q, clk => clk, aclr => areset );

	--mO_uid311_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(CONSTANT,310)
    mO_uid311_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "111111111111";

	--cStage_uid313_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITJOIN,312)@0
    cStage_uid313_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= vStage_uid312_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b & mO_uid311_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;

	--vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(MUX,314)@0
    vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s <= vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s, rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, cStage_uid313_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= rVStage_uid309_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
                  WHEN "1" => vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= cStage_uid313_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,316)@0
    rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(31 downto 16);

	--reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0(REG,868)@0
    reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,317)@1
    vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;
    vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_e(DELAY,1385)@1
    ld_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_e_q, clk => clk, aclr => areset );

	--vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,318)@0
    vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid315_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(15 downto 0);
    vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(15 downto 0);

	--ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d(DELAY,1360)@0
    ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, xout => ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c(DELAY,1359)@0
    ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, xout => ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(MUX,320)@1
    vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s <= vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s, ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q, ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= ld_rVStage_uid317_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid319_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,322)@1
    rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(15 downto 8);

	--reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0(REG,869)@1
    reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= "00000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,323)@2
    vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;
    vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d(DELAY,1384)@2
    ld_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,324)@1
    vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid321_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(7 downto 0);
    vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(7 downto 0);

	--ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d(DELAY,1366)@1
    ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, xout => ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c(DELAY,1365)@1
    ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, xout => ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(MUX,326)@2
    vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s <= vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s, ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q, ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= ld_rVStage_uid323_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid325_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b_to_vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,328)@2
    rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(7 downto 4);

	--vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,329)@2
    vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
    vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;
    vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c(DELAY,1383)@2
    ld_vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,330)@2
    vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid327_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(3 downto 0);
    vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(3 downto 0);

	--vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(MUX,332)@2
    vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s <= vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s, rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b, vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b)
    BEGIN
            CASE vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= rVStage_uid329_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
                  WHEN "1" => vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= vStage_uid331_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
                  WHEN OTHERS => vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,334)@2
    rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(3 downto 2);

	--reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0(REG,870)@2
    reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,335)@3
    vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;
    vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,336)@2
    vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid333_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(1 downto 0);
    vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(1 downto 0);

	--reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3(REG,871)@2
    reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3_q <= vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2(REG,872)@2
    reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2_q <= rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(MUX,338)@3
    vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s <= vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s, reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2_q, reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3_q)
    BEGIN
            CASE vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= reg_rVStage_uid335_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "1" => vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= reg_vStage_uid337_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITSELECT,340)@3
    rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in <= vStagei_uid339_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_in(1 downto 1);

	--vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(LOGICAL,341)@3
    vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a <= rVStage_uid341_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b;
    vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b <= GND_q;
    vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_a = vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_b else "0";

	--r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest(BITJOIN,342)@3
    r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q <= ld_vCount_uid310_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_f_q & ld_vCount_uid318_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_e_q & ld_vCount_uid324_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_d_q & ld_vCount_uid330_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q_to_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_c_q & vCount_uid336_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q & vCount_uid342_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;

	--leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,354)@3
    leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
    leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(5 downto 4);

	--reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1(REG,873)@3
    reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(MUX,355)@4
    leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel5Dto4_uid355_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s, ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg_q, leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_outputreg_q;
                  WHEN "01" => leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx1_uid348_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx2_uid351_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx3_uid354_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,365)@3
    leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(3 downto 0);
    leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(3 downto 2);

	--reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1(REG,874)@3
    reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(MUX,366)@4
    leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel3Dto2_uid366_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s, leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx1_uid359_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx2_uid362_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx3_uid365_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage0_uid356_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx1_uid359_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx2_uid362_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx3_uid365_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(BITSELECT,376)@3
    leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in <= r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q(1 downto 0);
    leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_in(1 downto 0);

	--reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1(REG,875)@3
    reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(MUX,377)@4
    leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel1Dto0_uid377_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s, leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx1_uid370_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx2_uid373_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx3_uid376_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage1_uid367_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx1_uid370_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx2_uid373_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx3_uid376_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--normFracBranchRR_uid115_rrx_uid29_fpSinPiTest(BITJOIN,114)@4
    normFracBranchRR_uid115_rrx_uid29_fpSinPiTest_q <= leftShiftStage2_uid378_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q & GND_q;

	--cstBiasMwShift_uid23_fpSinPiTest(CONSTANT,22)
    cstBiasMwShift_uid23_fpSinPiTest_q <= "01111100100";

	--xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest(COMPARE,104)@0
    xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_cin <= GND_q;
    xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid23_fpSinPiTest_q) & '0';
    xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("00" & expX_uid98_rrx_uid29_fpSinPiTest_b) & xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_cin(0);
            xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_a) - UNSIGNED(xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_b));
    xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_c(0) <= xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_o(13);
    xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n(0) <= not xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_o(13);


	--xFrac2Pi_uid106_rrx_uid29_fpSinPiTest(LOGICAL,105)@0
    xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_a <= xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_c;
    xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_b <= xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_n;
    xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q <= xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_a and xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_b;

	--ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_normFrac_uid117_rrx_uid29_fpSinPiTest_b(DELAY,1153)@0
    ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_normFrac_uid117_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q, xout => ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_normFrac_uid117_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--normFrac_uid117_rrx_uid29_fpSinPiTest(MUX,116)@4
    normFrac_uid117_rrx_uid29_fpSinPiTest_s <= ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_normFrac_uid117_rrx_uid29_fpSinPiTest_b_q;
    normFrac_uid117_rrx_uid29_fpSinPiTest: PROCESS (normFrac_uid117_rrx_uid29_fpSinPiTest_s, normFracBranchRR_uid115_rrx_uid29_fpSinPiTest_q, normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE normFrac_uid117_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => normFrac_uid117_rrx_uid29_fpSinPiTest_q <= normFracBranchRR_uid115_rrx_uid29_fpSinPiTest_q;
                  WHEN "1" => normFrac_uid117_rrx_uid29_fpSinPiTest_q <= normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => normFrac_uid117_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0(BITSELECT,722)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_in <= normFrac_uid117_rrx_uid29_fpSinPiTest_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_in(26 downto 0);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0(REG,896)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4(MULT,737)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4(BITSELECT,755)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3(BITSELECT,727)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_in <= multOp2_uid125_rrx_uid29_fpSinPiTest_q(107 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_in(107 downto 81);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1(REG,893)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0(REG,894)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3(MULT,735)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3(BITSELECT,751)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2(BITSELECT,726)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_in <= multOp2_uid125_rrx_uid29_fpSinPiTest_q(80 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_in(80 downto 54);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1(REG,891)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0(REG,892)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2(MULT,733)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2(BITSELECT,747)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36(CONSTANT,760)
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q <= "000000000000000000000000000";

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3(BITJOIN,765)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b4_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b3_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b2_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q;

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1(REG,887)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1(BITSELECT,723)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_in <= STD_LOGIC_VECTOR("0" & normFrac_uid117_rrx_uid29_fpSinPiTest_q);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_in(53 downto 27);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0(REG,888)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4(MULT,738)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_4_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4(BITSELECT,757)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_in(26 downto 0);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1(REG,885)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0(REG,886)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3(MULT,736)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_3_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3(BITSELECT,753)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_in(26 downto 0);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1(REG,883)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0(REG,884)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2(MULT,734)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_2_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2(BITSELECT,749)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1(BITSELECT,725)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_in <= multOp2_uid125_rrx_uid29_fpSinPiTest_q(53 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_in(53 downto 27);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1(REG,881)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0(REG,882)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1(MULT,732)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1(BITSELECT,745)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_in(26 downto 0);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1(REG,889)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0(REG,890)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1(MULT,731)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1(BITSELECT,743)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2(BITJOIN,764)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b4_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b3_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b2_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b1_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b1_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF(LOGICAL,797)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4(BITSELECT,756)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b4_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3(BITSELECT,752)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2(BITSELECT,748)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1(BITSELECT,744)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0(BITSELECT,724)@4
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_in <= multOp2_uid125_rrx_uid29_fpSinPiTest_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_in(26 downto 0);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1(REG,879)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0(REG,880)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0(MULT,730)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_1_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0(BITSELECT,741)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1(BITJOIN,763)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b4_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b3_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b2_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b1_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a1_b0_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_36_q;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF(LOGICAL,796)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF(LOGICAL,795)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE(LOGICAL,793)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4(BITSELECT,758)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b4_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3(BITSELECT,754)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2(BITSELECT,750)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1(BITSELECT,746)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0(BITSELECT,742)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a1_b0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_in(53 downto 27);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1(REG,877)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0(REG,878)@4
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0(MULT,729)@5
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_pr <= UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_a) * UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_b);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_a <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_b <= (others => '0');
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_a <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_0_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_b_0_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_1_q;
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_pr);
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_s1;
        END IF;
    END PROCESS;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0(BITSELECT,740)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_in(53 downto 27);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0(BITSELECT,739)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_a0_b0_q(26 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_in(26 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0(BITJOIN,762)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b4_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b3_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b2_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b1_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a1_b0_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_MSB_a0_b0_b & fracIncProd_uid126_rrx_uid29_fpSinPiTest_LSB_a0_b0_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF(LOGICAL,792)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF(LOGICAL,791)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE(LOGICAL,789)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF(LOGICAL,788)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE(LOGICAL,786)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE(LOGICAL,784)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD(LOGICAL,783)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_b and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_c and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_d;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne(LOGICAL,798)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCD_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABCE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_e <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_f <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andABEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_g <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_h <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_i <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andACEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_j <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andADEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_k <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_l <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_m <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBCEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_n <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBDEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_o <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCDEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_a or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_b or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_c or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_d or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_e or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_f or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_g or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_h or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_i or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_j or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_k or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_l or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_m or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_n or fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_o;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS(BITSELECT,801)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_orOne_q(186 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_in(186 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ(BITJOIN,802)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1(REG,900)@8
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF(LOGICAL,781)
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE(LOGICAL,779)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE(LOGICAL,777)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD(LOGICAL,776)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE(LOGICAL,774)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD(LOGICAL,773)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC(LOGICAL,772)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE(LOGICAL,770)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD(LOGICAL,769)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC(LOGICAL,768)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB(LOGICAL,767)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_b;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo(LOGICAL,782)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAB_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAC_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAD_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_e <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andAE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_f <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBC_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_g <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBD_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_h <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_i <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andBE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_j <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCD_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_k <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_l <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andCE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_m <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_n <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andDE_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_o <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_andEF_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_a xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_b xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_c xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_d xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_e xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_f xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_g xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_h xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_i xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_j xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_k xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_l xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_m xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_n xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_o;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS(BITSELECT,799)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorTwo_q(187 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_in(187 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ(BITJOIN,800)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_lsb_BS_b & GND_q;

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a(DELAY,2117)@8
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a : dspba_delay
    GENERIC MAP ( width => 189, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC(LOGICAL,806)@9
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a <= ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_b;
        END IF;
    END PROCESS;



	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1(REG,899)@8
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne(LOGICAL,766)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_0_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_joined_BJ_3_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_e <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_f <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_zero_row_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_a xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_b xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_c xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_d xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_e xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_f;

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a(DELAY,2110)@8
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a : dspba_delay
    GENERIC MAP ( width => 189, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC(LOGICAL,805)@9
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_a <= ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_b;

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b(DELAY,2120)@9
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b : dspba_delay
    GENERIC MAP ( width => 189, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB(LOGICAL,804)@8
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_a <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_a and fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_b;
        END IF;
    END PROCESS;



	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a(DELAY,2119)@9
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a : dspba_delay
    GENERIC MAP ( width => 189, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne(LOGICAL,807)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a <= ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAB_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b <= ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andAC_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_andBC_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_a or fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_b or fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_c;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS(BITSELECT,808)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_orOne_q(187 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_in(187 downto 0);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_BJ(BITJOIN,809)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_BJ_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_lsb_BS_b & GND_q;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_b(BITJOIN,844)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_b_q <= GND_q & fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_1_out1_BJ_q;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b(BITSELECT,847)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_b_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_in(88 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_in(177 downto 89);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_in(189 downto 178);

	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2(REG,897)@8
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1(REG,898)@8
    reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne(LOGICAL,803)@9
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a <= ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_63COMP0_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_b <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out1_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_1_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_c <= reg_fracIncProd_uid126_rrx_uid29_fpSinPiTest_comp_0_out2_BJ_0_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_2_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_a xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_b xor fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_c;

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_a(DELAY,2163)@9
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_a : dspba_delay
    GENERIC MAP ( width => 189, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a(BITJOIN,842)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_q <= GND_q & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_32COMP1_xorOne_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_a_q;

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a(BITSELECT,846)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitExpansion_for_a_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_b <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_in(88 downto 0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_in(177 downto 89);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_in(189 downto 178);

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3(ADD,848)@10
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_cin <= GND_q;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_a <= STD_LOGIC_VECTOR("0" & fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_b) & '1';
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_b <= STD_LOGIC_VECTOR("0" & fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_b) & fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_cin(0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_a) + UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_b));
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_c(0) <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_o(90);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_o(89 downto 1);


	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b(DELAY,2170)@10
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b_q, clk => clk, aclr => areset );

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a(DELAY,2169)@10
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3(ADD,849)@11
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_cin <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_c;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a_q) & '1';
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b_q) & fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_cin(0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_a) + UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_b));
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_c(0) <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_o(90);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_o(89 downto 1);


	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b(DELAY,2173)@10
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b : dspba_delay
    GENERIC MAP ( width => 12, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b_q, clk => clk, aclr => areset );

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a(DELAY,2172)@10
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a : dspba_delay
    GENERIC MAP ( width => 12, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3(ADD,850)@12
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_cin <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_c;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a_q) & '1';
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b_q) & fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_cin(0);
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_a) + UNSIGNED(fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_b));
        END IF;
    END PROCESS;
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_o(12 downto 1);


	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_b(DELAY,2176)@12
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_b : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_b_q, clk => clk, aclr => areset );

	--ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_a(DELAY,2175)@11
    ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q, xout => ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_a_q, clk => clk, aclr => areset );

	--fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q(BITJOIN,851)@13
    fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_q <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p3_of_3_q & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p2_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_b_q & ld_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_p1_of_3_q_to_fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_a_q;

	--fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest(BITSELECT,128)@13
    fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_q(166 downto 0);
    fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_b <= fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_in(166 downto 10);

	--fracIncProdLow_uid130_rrx_uid29_fpSinPiTest(BITSELECT,129)@13
    fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_q(165 downto 0);
    fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_b <= fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_in(165 downto 9);

	--fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest(BITSELECT,126)@13
    fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_in <= fracIncProd_uid126_rrx_uid29_fpSinPiTest_ADD_BitJoin_for_q_q(166 downto 0);
    fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_b <= fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_in(166 downto 166);

	--normFracIncProd_uid131_rrx_uid29_fpSinPiTest(MUX,130)@13
    normFracIncProd_uid131_rrx_uid29_fpSinPiTest_s <= fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_b;
    normFracIncProd_uid131_rrx_uid29_fpSinPiTest: PROCESS (normFracIncProd_uid131_rrx_uid29_fpSinPiTest_s, fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_b, fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_b)
    BEGIN
            CASE normFracIncProd_uid131_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q <= fracIncProdLow_uid130_rrx_uid29_fpSinPiTest_b;
                  WHEN "1" => normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q <= fracIncProdHigh_uid129_rrx_uid29_fpSinPiTest_b;
                  WHEN OTHERS => normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q_to_zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_a(DELAY,1170)@13
    ld_normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q_to_zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 157, depth => 1 )
    PORT MAP ( xin => normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q, xout => ld_normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q_to_zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest(BITJOIN,132)@14
    zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q <= zz_uid132_rrx_uid29_fpSinPiTest_q & ld_normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q_to_zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_a_q;

	--two_uid134_rrx_uid29_fpSinPiTest(CONSTANT,133)
    two_uid134_rrx_uid29_fpSinPiTest_q <= "110110";

	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor(LOGICAL,2550)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_b <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_q <= not (ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_a or ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_b);

	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_mem_top(CONSTANT,2546)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_mem_top_q <= "0101";

	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp(LOGICAL,2547)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_a <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_mem_top_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q);
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_q <= "1" when ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_a = ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_b else "0";

	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg(REG,2548)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena(REG,2551)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_nor_q = "1") THEN
                ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd(LOGICAL,2552)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_a <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_sticky_ena_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_b <= VCC_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_a and ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_b;

	--reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0(REG,903)@3
    reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0_q <= "0000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0_q <= expXTableAddr_uid109_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--expIncrementS_uid111_rrx_uid29_fpSinPiTest(LOOKUP,110)@4
    expIncrementS_uid111_rrx_uid29_fpSinPiTest: PROCESS (reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_expXTableAddr_uid109_rrx_uid29_fpSinPiTest_0_to_expIncrementS_uid111_rrx_uid29_fpSinPiTest_0_q) IS
                WHEN "0000000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110110";
                WHEN "0000000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110101";
                WHEN "0000000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110100";
                WHEN "0000000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110011";
                WHEN "0000000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110010";
                WHEN "0000000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110001";
                WHEN "0000000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110000";
                WHEN "0000000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101111";
                WHEN "0000001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101110";
                WHEN "0000001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101101";
                WHEN "0000001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101100";
                WHEN "0000001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101011";
                WHEN "0000001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101010";
                WHEN "0000001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101001";
                WHEN "0000001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000101000";
                WHEN "0000001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100111";
                WHEN "0000010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100110";
                WHEN "0000010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100101";
                WHEN "0000010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100100";
                WHEN "0000010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100011";
                WHEN "0000010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100010";
                WHEN "0000010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100001";
                WHEN "0000010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000100000";
                WHEN "0000010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011111";
                WHEN "0000011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011110";
                WHEN "0000011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011101";
                WHEN "0000011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011100";
                WHEN "0000011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011011";
                WHEN "0000011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011010";
                WHEN "0000011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011001";
                WHEN "0000011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000011000";
                WHEN "0000011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010111";
                WHEN "0000100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010110";
                WHEN "0000100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010101";
                WHEN "0000100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010100";
                WHEN "0000100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010011";
                WHEN "0000100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010010";
                WHEN "0000100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010001";
                WHEN "0000100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000010000";
                WHEN "0000100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001111";
                WHEN "0000101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001110";
                WHEN "0000101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001101";
                WHEN "0000101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001100";
                WHEN "0000101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001011";
                WHEN "0000101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001010";
                WHEN "0000101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001001";
                WHEN "0000101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001000";
                WHEN "0000101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "0000110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0000110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0000110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0000110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0000110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0000110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0000110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0000110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0000111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0000111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0000111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0000111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0000111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0000111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0000111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0000111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0001000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0001001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0001001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0001100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0001100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0001100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0001100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0001111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0001111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0001111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0001111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0001111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0010000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0010010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0010010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0010011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0010100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "0010110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0010110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0010110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0010110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0010110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0010111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0010111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0011000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0011011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0011100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0011100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0011101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0011101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0011101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0011110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0011110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0011110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0011111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0011111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0011111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0100000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0100000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0100001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0100001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0100101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0100101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0100110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0100110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0100110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0100111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0100111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0100111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0101000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0101001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0101011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0101011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001011";
                WHEN "0101110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001010";
                WHEN "0101110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001001";
                WHEN "0101110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001000";
                WHEN "0101110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "0101110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0101110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0101110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0101111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0101111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0101111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0101111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0110010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0110010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0110010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0110100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0110101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0110101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0110110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0110111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "0110111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0110111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0110111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0111001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0111011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "0111111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "0111111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "0111111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "0111111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "0111111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1000000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1000000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1000000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1000101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1000101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1000110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1000111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1000111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1000111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1001000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "1001001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1001001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1001001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1001001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1001011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1001110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1001110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1001110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1001111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1001111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1001111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1010000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1010001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1010010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1010011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1010011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1010111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1010111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1010111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1010111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1011000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1011000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1011001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1011101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1011101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1011101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1011110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1011110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1011111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1011111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1100000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "1100011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1100011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1100011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1100100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000001000";
                WHEN "1100101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000111";
                WHEN "1100101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1100101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1100101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1100101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1100111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1100111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1100111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1101000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1101001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1101001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000110";
                WHEN "1101011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1101011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1101011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1101101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1101111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1101111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1101111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000101";
                WHEN "1110100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1110100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1110111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1110111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1110111111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1111000000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111000001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111000010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111000011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111000100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1111000101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111000110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111000111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111001110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111001111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111010000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111010001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111010010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111010011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111010100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111010101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111010110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111010111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111011000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111011001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111011010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111011011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111011100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111011101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111011110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111011111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111100000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111100111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111101000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111101001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111101010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111101011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111101100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000100";
                WHEN "1111101101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111101110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111101111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111110000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111110001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111110010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111110011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111110100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111110101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111110110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111110111" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111111000" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111111001" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111111010" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111111011" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN "1111111100" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000001";
                WHEN "1111111101" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000011";
                WHEN "1111111110" =>  expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000000010";
                WHEN OTHERS =>
                    expIncrementS_uid111_rrx_uid29_fpSinPiTest_q <= "00000110110";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--mExp1O2Pi_uid120_rrx_uid29_fpSinPiTest(CONSTANT,119)
    mExp1O2Pi_uid120_rrx_uid29_fpSinPiTest_q <= "00000000011";

	--expPhase2Op2_uid121_rrx_uid29_fpSinPiTest(MUX,120)@4
    expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_b_q;
    expPhase2Op2_uid121_rrx_uid29_fpSinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_s IS
                      WHEN "0" => expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q <= mExp1O2Pi_uid120_rrx_uid29_fpSinPiTest_q;
                      WHEN "1" => expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q <= expIncrementS_uid111_rrx_uid29_fpSinPiTest_q;
                      WHEN OTHERS => expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem(DUALMEM,2794)
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_reset0 <= areset;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ia <= expX_uid98_rrx_uid29_fpSinPiTest_b;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_aa <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ab <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q;
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_iq,
        address_a => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_aa,
        data_a => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_ia
    );
        ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_q <= ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_iq(10 downto 0);

	--ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_outputreg(DELAY,2793)
    ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_replace_mem_q, xout => ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_outputreg_q, clk => clk, aclr => areset );

	--ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_a(DELAY,2214)@0
    ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q, xout => ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_a_q, clk => clk, aclr => areset );

	--reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3(REG,902)@3
    reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_q <= ld_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_q_to_reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_a_q;
        END IF;
    END PROCESS;


	--reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1(REG,901)@3
    reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1_q <= r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--constWF_uid118_rrx_uid29_fpSinPiTest(CONSTANT,117)
    constWF_uid118_rrx_uid29_fpSinPiTest_q <= "110011";

	--expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged(SUB,721)@4
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_cin <= GND_q;
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a <= STD_LOGIC_VECTOR("000000" & constWF_uid118_rrx_uid29_fpSinPiTest_q) & '0';
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b <= STD_LOGIC_VECTOR("000000" & reg_r_uid343_fracZeroCount_uid113_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_1_q) & expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_cin(0);
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_i <= '0' & ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_v_outputreg_q & '0';
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a1 <= expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_i WHEN (reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_q = "1") ELSE expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a;
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b1 <= (others => '0') WHEN (reg_xFrac2Pi_uid106_rrx_uid29_fpSinPiTest_0_to_expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_3_q = "1") ELSE expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b;
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_a1) - UNSIGNED(expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_b1));
        END IF;
    END PROCESS;
    expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_q <= expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_o(11 downto 1);


	--expPhase2_uid123_rrx_uid29_fpSinPiTest(SUB,122)@5
    expPhase2_uid123_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & expPhase1_uid119_rrx_uid29_fpSinPiTest_expPhase2Op1_uid122_rrx_uid29_fpSinPiTest_merged_q);
    expPhase2_uid123_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("0" & expPhase2Op2_uid121_rrx_uid29_fpSinPiTest_q);
            expPhase2_uid123_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase2_uid123_rrx_uid29_fpSinPiTest_a) - UNSIGNED(expPhase2_uid123_rrx_uid29_fpSinPiTest_b));
    expPhase2_uid123_rrx_uid29_fpSinPiTest_q <= expPhase2_uid123_rrx_uid29_fpSinPiTest_o(11 downto 0);


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt(COUNTER,2542)
    -- every=1, low=0, high=5, step=1, init=1
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i = 4 THEN
                  ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_eq = '1') THEN
                    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i - 5;
                ELSE
                    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_i,3));


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg(REG,2543)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux(MUX,2544)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_s <= VCC_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux: PROCESS (ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_s, ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q, ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem(DUALMEM,2541)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_reset0 <= areset;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ia <= expPhase2_uid123_rrx_uid29_fpSinPiTest_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_aa <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ab <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q;
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 12,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_iq,
        address_a => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_aa,
        data_a => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_ia
    );
        ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_q <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_iq(11 downto 0);

	--ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg(DELAY,2540)
    ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_mem_q, xout => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--expPhase3_uid128_rrx_uid29_fpSinPiTest(ADD,127)@13
    expPhase3_uid128_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR((12 downto 12 => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg_q(11)) & ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_outputreg_q);
    expPhase3_uid128_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR('0' & "00000000000" & fracIncProdNorm_uid127_rrx_uid29_fpSinPiTest_b);
            expPhase3_uid128_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expPhase3_uid128_rrx_uid29_fpSinPiTest_a) + SIGNED(expPhase3_uid128_rrx_uid29_fpSinPiTest_b));
    expPhase3_uid128_rrx_uid29_fpSinPiTest_q <= expPhase3_uid128_rrx_uid29_fpSinPiTest_o(12 downto 0);


	--reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0(REG,904)@13
    reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0_q <= "0000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0_q <= expPhase3_uid128_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--expShiftVal_uid135_rrx_uid29_fpSinPiTest(ADD,134)@14
    expShiftVal_uid135_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR((13 downto 13 => reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0_q(12)) & reg_expPhase3_uid128_rrx_uid29_fpSinPiTest_0_to_expShiftVal_uid135_rrx_uid29_fpSinPiTest_0_q);
    expShiftVal_uid135_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR('0' & "0000000" & two_uid134_rrx_uid29_fpSinPiTest_q);
            expShiftVal_uid135_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expShiftVal_uid135_rrx_uid29_fpSinPiTest_a) + SIGNED(expShiftVal_uid135_rrx_uid29_fpSinPiTest_b));
    expShiftVal_uid135_rrx_uid29_fpSinPiTest_q <= expShiftVal_uid135_rrx_uid29_fpSinPiTest_o(13 downto 0);


	--expPhase3Addr_uid136_rrx_uid29_fpSinPiTest(BITSELECT,135)@14
    expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_in <= expShiftVal_uid135_rrx_uid29_fpSinPiTest_q(7 downto 0);
    expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b <= expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_in(7 downto 0);

	--leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,389)@14
    leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b;
    leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(7 downto 6);

	--leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest(MUX,390)@14
    leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s <= leftShiftStageSel7Dto6_uid390_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b;
    leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s, zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q, leftShiftStage0Idx1_uid383_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage0Idx2_uid386_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage0Idx3_uid389_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= zzNormFracIncProd_uid133_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx1_uid383_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx2_uid386_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx3_uid389_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,400)@14
    leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b(5 downto 0);
    leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(5 downto 4);

	--leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest(MUX,401)@14
    leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s <= leftShiftStageSel5Dto4_uid401_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b;
    leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s, leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx1_uid394_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx2_uid397_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx3_uid400_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage0_uid391_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx1_uid394_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx2_uid397_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx3_uid400_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,411)@14
    leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b(3 downto 0);
    leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(3 downto 2);

	--leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest(MUX,412)@14
    leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s <= leftShiftStageSel3Dto2_uid412_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b;
    leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s, leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx1_uid405_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx2_uid408_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx3_uid411_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage1_uid402_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx1_uid405_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx2_uid408_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx3_uid411_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,420)@14
    LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(206 downto 0);
    LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(206 downto 0);

	--leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest(CONSTANT,373)
    leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q <= "000";

	--leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,421)@14
    leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage2206dto0_uid421_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q;

	--reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5(REG,905)@14
    reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5_q <= leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,417)@14
    LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(207 downto 0);
    LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(207 downto 0);

	--leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,418)@14
    leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage2207dto0_uid418_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;

	--reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4(REG,906)@14
    reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4_q <= leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,414)@14
    LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q(208 downto 0);
    LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(208 downto 0);

	--leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITJOIN,415)@14
    leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= LeftShiftStage2208dto0_uid415_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b & GND_q;

	--reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3(REG,907)@14
    reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3_q <= leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2(REG,908)@14
    reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2_q <= leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest(BITSELECT,422)@14
    leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in <= expPhase3Addr_uid136_rrx_uid29_fpSinPiTest_b(1 downto 0);
    leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_in(1 downto 0);

	--ld_leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b(DELAY,1465)@14
    ld_leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b, xout => ld_leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest(MUX,423)@15
    leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s <= ld_leftShiftStageSel1Dto0_uid423_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_b_q;
    leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s, reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2_q, reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3_q, reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4_q, reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5_q)
    BEGIN
            CASE leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage2_uid413_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "01" => leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage3Idx1_uid416_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_3_q;
                  WHEN "10" => leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage3Idx2_uid419_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_4_q;
                  WHEN "11" => leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage3Idx3_uid422_alignedFxp_uid137_rrx_uid29_fpSinPiTest_0_to_leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_5_q;
                  WHEN OTHERS => leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--truncToFracUpper_uid138_rrx_uid29_fpSinPiTest(BITSELECT,137)@15
    truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_in <= leftShiftStage3_uid424_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_b <= truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_in(209 downto 137);

	--highABits_uid140_rrx_uid29_fpSinPiTest(BITSELECT,139)@15
    highABits_uid140_rrx_uid29_fpSinPiTest_in <= truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_b;
    highABits_uid140_rrx_uid29_fpSinPiTest_b <= highABits_uid140_rrx_uid29_fpSinPiTest_in(72 downto 8);

	--reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0(REG,910)@15
    reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0_q <= highABits_uid140_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--sumHighA_B_uid141_rrx_uid29_fpSinPiTest(ADD,140)@16
    sumHighA_B_uid141_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_highABits_uid140_rrx_uid29_fpSinPiTest_0_to_sumHighA_B_uid141_rrx_uid29_fpSinPiTest_0_q);
    sumHighA_B_uid141_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("0" & fracBaseS_uid110_rrx_uid29_fpSinPiTest_q);
            sumHighA_B_uid141_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid141_rrx_uid29_fpSinPiTest_a) + UNSIGNED(sumHighA_B_uid141_rrx_uid29_fpSinPiTest_b));
    sumHighA_B_uid141_rrx_uid29_fpSinPiTest_q <= sumHighA_B_uid141_rrx_uid29_fpSinPiTest_o(65 downto 0);


	--lowRangeA_uid139_rrx_uid29_fpSinPiTest(BITSELECT,138)@15
    lowRangeA_uid139_rrx_uid29_fpSinPiTest_in <= truncToFracUpper_uid138_rrx_uid29_fpSinPiTest_b(7 downto 0);
    lowRangeA_uid139_rrx_uid29_fpSinPiTest_b <= lowRangeA_uid139_rrx_uid29_fpSinPiTest_in(7 downto 0);

	--ld_lowRangeA_uid139_rrx_uid29_fpSinPiTest_b_to_basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_a(DELAY,1178)@15
    ld_lowRangeA_uid139_rrx_uid29_fpSinPiTest_b_to_basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => lowRangeA_uid139_rrx_uid29_fpSinPiTest_b, xout => ld_lowRangeA_uid139_rrx_uid29_fpSinPiTest_b_to_basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest(BITJOIN,141)@16
    basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_q <= sumHighA_B_uid141_rrx_uid29_fpSinPiTest_q & ld_lowRangeA_uid139_rrx_uid29_fpSinPiTest_b_to_basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_a_q;

	--basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest(BITSELECT,142)@16
    basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_in <= basePlusIncrement_uid139_uid142_rrx_uid29_fpSinPiTest_q(72 downto 0);
    basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b <= basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_in(72 downto 0);

	--rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,426)@16
    rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b;
    rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(72 downto 9);

	--reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0(REG,911)@16
    reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,427)@17
    vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= zs_uid190_lzcZ_uid51_fpSinPiTest_q;
    vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_g(DELAY,1515)@17
    ld_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_g_q, clk => clk, aclr => areset );

	--vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,429)@16
    vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b(8 downto 0);
    vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(8 downto 0);

	--ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b(DELAY,1473)@16
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--mO_uid429_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(CONSTANT,428)
    mO_uid429_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1111111111111111111111111111111111111111111111111111111";

	--cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITJOIN,430)@17
    cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_q & mO_uid429_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;

	--ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c(DELAY,1475)@16
    ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,432)@17
    vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_rVStage_uid427_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,434)@17
    rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(63 downto 32);

	--reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0(REG,912)@17
    reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= "00000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,435)@18
    vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= zs_uid198_lzcZ_uid51_fpSinPiTest_q;
    vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_f(DELAY,1514)@18
    ld_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_f_q, clk => clk, aclr => areset );

	--vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,436)@17
    vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid433_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(31 downto 0);
    vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(31 downto 0);

	--reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3(REG,913)@17
    reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q <= "00000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q <= vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2(REG,914)@17
    reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q <= "00000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q <= rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,438)@18
    vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q, reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q)
    BEGIN
            CASE vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= reg_rVStage_uid435_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "1" => vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= reg_vStage_uid437_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,440)@18
    rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(31 downto 16);

	--reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0(REG,915)@18
    reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,441)@19
    vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;
    vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_e(DELAY,1513)@19
    ld_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_e_q, clk => clk, aclr => areset );

	--vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,442)@18
    vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid439_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(15 downto 0);
    vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(15 downto 0);

	--ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d(DELAY,1488)@18
    ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c(DELAY,1487)@18
    ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,444)@19
    vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_rVStage_uid441_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid443_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,446)@19
    rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(15 downto 8);

	--reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0(REG,916)@19
    reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= "00000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,447)@20
    vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;
    vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d(DELAY,1512)@20
    ld_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,448)@19
    vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid445_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(7 downto 0);
    vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(7 downto 0);

	--ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d(DELAY,1494)@19
    ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c(DELAY,1493)@19
    ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, xout => ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,450)@20
    vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_rVStage_uid447_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid449_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,452)@20
    rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(7 downto 4);

	--vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,453)@20
    vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
    vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;
    vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--ld_vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c(DELAY,1511)@20
    ld_vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q, xout => ld_vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,454)@20
    vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid451_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(3 downto 0);
    vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(3 downto 0);

	--vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,456)@20
    vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b, vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b)
    BEGIN
            CASE vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= rVStage_uid453_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
                  WHEN "1" => vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= vStage_uid455_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
                  WHEN OTHERS => vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,458)@20
    rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(3 downto 2);

	--reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0(REG,917)@20
    reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q <= rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,459)@21
    vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_q;
    vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;
    vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,460)@20
    vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid457_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(1 downto 0);
    vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(1 downto 0);

	--reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3(REG,918)@20
    reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q <= vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2(REG,919)@20
    reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q <= rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(MUX,462)@21
    vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s <= vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest: PROCESS (vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s, reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q, reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q)
    BEGIN
            CASE vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= reg_rVStage_uid459_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "1" => vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= reg_vStage_uid461_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITSELECT,464)@21
    rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in <= vStagei_uid463_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_in(1 downto 1);

	--vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(LOGICAL,465)@21
    vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a <= rVStage_uid465_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b;
    vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b <= GND_q;
    vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= "1" when vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_a = vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b else "0";

	--r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest(BITJOIN,466)@21
    r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q <= ld_vCount_uid428_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_g_q & ld_vCount_uid436_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_f_q & ld_vCount_uid442_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_e_q & ld_vCount_uid448_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_d_q & ld_vCount_uid454_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q_to_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_c_q & vCount_uid460_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q & vCount_uid466_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;

	--reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1(REG,927)@21
    reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1_q <= r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--biasM1_uid56_fpSinPiTest(CONSTANT,55)
    biasM1_uid56_fpSinPiTest_q <= "01111111110";

	--finalExpExt_uid147_rrx_uid29_fpSinPiTest(SUB,146)@22
    finalExpExt_uid147_rrx_uid29_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & biasM1_uid56_fpSinPiTest_q);
    finalExpExt_uid147_rrx_uid29_fpSinPiTest_b <= STD_LOGIC_VECTOR("00000" & reg_r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_0_to_finalExpExt_uid147_rrx_uid29_fpSinPiTest_1_q);
            finalExpExt_uid147_rrx_uid29_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(finalExpExt_uid147_rrx_uid29_fpSinPiTest_a) - UNSIGNED(finalExpExt_uid147_rrx_uid29_fpSinPiTest_b));
    finalExpExt_uid147_rrx_uid29_fpSinPiTest_q <= finalExpExt_uid147_rrx_uid29_fpSinPiTest_o(11 downto 0);


	--expRR_uid155_rrx_uid29_fpSinPiTest(BITSELECT,154)@22
    expRR_uid155_rrx_uid29_fpSinPiTest_in <= finalExpExt_uid147_rrx_uid29_fpSinPiTest_q(10 downto 0);
    expRR_uid155_rrx_uid29_fpSinPiTest_b <= expRR_uid155_rrx_uid29_fpSinPiTest_in(10 downto 0);

	--exp1O2Pi_uid156_rrx_uid29_fpSinPiTest(BITSELECT,155)@13
    exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_in <= expPhase3_uid128_rrx_uid29_fpSinPiTest_q(10 downto 0);
    exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b <= exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_in(10 downto 0);

	--ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem(DUALMEM,2831)
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0 <= areset;
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia <= exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b;
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab <= ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_replace_rdmux_q;
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expPhase2_uid123_rrx_uid29_fpSinPiTest_q_to_expPhase3_uid128_rrx_uid29_fpSinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq,
        address_a => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa,
        data_a => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia
    );
        ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_q <= ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq(10 downto 0);

	--ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_outputreg(DELAY,2830)
    ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_replace_mem_q, xout => ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_outputreg_q, clk => clk, aclr => areset );

	--reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2(REG,928)@21
    reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_q <= "00000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_q <= ld_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_b_to_reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_a_outputreg_q;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2605)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_outputreg(DELAY,2604)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_mem_q, xout => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest(MUX,156)@22
    finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_outputreg_q;
    finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest: PROCESS (finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_s, reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_q, expRR_uid155_rrx_uid29_fpSinPiTest_b)
    BEGIN
            CASE finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q <= reg_exp1O2Pi_uid156_rrx_uid29_fpSinPiTest_0_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "1" => finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q <= expRR_uid155_rrx_uid29_fpSinPiTest_b;
                  WHEN OTHERS => finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2618)
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_outputreg(DELAY,2617)
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_replace_mem_q, xout => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--finalExp_uid158_rrx_uid29_fpSinPiTest(MUX,157)@22
    finalExp_uid158_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalExp_uid158_rrx_uid29_fpSinPiTest_b_outputreg_q;
    finalExp_uid158_rrx_uid29_fpSinPiTest: PROCESS (finalExp_uid158_rrx_uid29_fpSinPiTest_s, finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q, ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg_q)
    BEGIN
            CASE finalExp_uid158_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => finalExp_uid158_rrx_uid29_fpSinPiTest_q <= finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_q;
                  WHEN "1" => finalExp_uid158_rrx_uid29_fpSinPiTest_q <= ld_expX_uid98_rrx_uid29_fpSinPiTest_b_to_finalExp_uid158_rrx_uid29_fpSinPiTest_d_outputreg_q;
                  WHEN OTHERS => finalExp_uid158_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_finalExp_uid158_rrx_uid29_fpSinPiTest_q_to_RRangeRed_uid159_rrx_uid29_fpSinPiTest_b(DELAY,1201)@22
    ld_finalExp_uid158_rrx_uid29_fpSinPiTest_q_to_RRangeRed_uid159_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => finalExp_uid158_rrx_uid29_fpSinPiTest_q, xout => ld_finalExp_uid158_rrx_uid29_fpSinPiTest_q_to_RRangeRed_uid159_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor(LOGICAL,2588)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_b <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_q <= not (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_a or ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_b);

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_mem_top(CONSTANT,2584)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_mem_top_q <= "010101";

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp(LOGICAL,2585)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_a <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_mem_top_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q);
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_q <= "1" when ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_a = ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_b else "0";

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg(REG,2586)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena(REG,2589)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_nor_q = "1") THEN
                ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd(LOGICAL,2590)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_a <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_a and ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_b;

	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt(COUNTER,2580)
    -- every=1, low=0, high=21, step=1, init=1
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i = 20 THEN
                  ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i - 21;
                ELSE
                    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i,5));


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg(REG,2581)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux(MUX,2582)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux: PROCESS (ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_s, ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q, ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2579)
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= fracX_uid99_rrx_uid29_fpSinPiTest_b;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 52,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_iq(51 downto 0);

	--fracXRExt_uid152_rrx_uid29_fpSinPiTest(BITJOIN,151)@23
    fracXRExt_uid152_rrx_uid29_fpSinPiTest_q <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_mem_q & ZerosGB_uid151_rrx_uid29_fpSinPiTest_q;

	--LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,501)@22
    LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(71 downto 0);
    LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(71 downto 0);

	--leftShiftStage3Idx1_uid503_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,502)@22
    leftShiftStage3Idx1_uid503_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage271dto0_uid502_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & GND_q;

	--LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,496)@22
    LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(66 downto 0);
    LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(66 downto 0);

	--leftShiftStage2Idx3_uid498_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,497)@22
    leftShiftStage2Idx3_uid498_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage166dto0_uid497_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,493)@22
    LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(68 downto 0);
    LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(68 downto 0);

	--leftShiftStage2Idx2_uid495_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,494)@22
    leftShiftStage2Idx2_uid495_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage168dto0_uid494_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,490)@22
    LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(70 downto 0);
    LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(70 downto 0);

	--leftShiftStage2Idx1_uid492_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,491)@22
    leftShiftStage2Idx1_uid492_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage170dto0_uid491_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,485)@22
    LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(48 downto 0);
    LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(48 downto 0);

	--leftShiftStage1Idx3_uid487_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,486)@22
    leftShiftStage1Idx3_uid487_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage048dto0_uid486_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,482)@22
    LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(56 downto 0);
    LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(56 downto 0);

	--leftShiftStage1Idx2_uid484_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,483)@22
    leftShiftStage1Idx2_uid484_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage056dto0_uid483_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,479)@22
    LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(64 downto 0);
    LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(64 downto 0);

	--leftShiftStage1Idx1_uid481_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,480)@22
    leftShiftStage1Idx1_uid481_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= LeftShiftStage064dto0_uid480_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b & leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;

	--leftShiftStage0Idx3_uid476_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(CONSTANT,475)
    leftShiftStage0Idx3_uid476_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";

	--ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2755)
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_cStage_uid431_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_q;
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 9,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq(8 downto 0);

	--leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,474)@21
    leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= ld_vStage_uid430_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q & zs_uid190_lzcZ_uid51_fpSinPiTest_q;

	--reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4(REG,920)@21
    reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4_q <= leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,470)@16
    X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b(40 downto 0);
    X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(40 downto 0);

	--ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_inputreg(DELAY,2741)
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b, xout => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_inputreg_q, clk => clk, aclr => areset );

	--ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2742)
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_inputreg_q;
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 41,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 41,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_iq(40 downto 0);

	--leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITJOIN,471)@21
    leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= ld_X40dto0_uid471_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_replace_mem_q & zs_uid198_lzcZ_uid51_fpSinPiTest_q;

	--reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3(REG,921)@21
    reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3_q <= leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_inputreg(DELAY,2817)
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 73, depth => 1 )
    PORT MAP ( xin => basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b, xout => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_inputreg_q, clk => clk, aclr => areset );

	--ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem(DUALMEM,2818)
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0 <= areset;
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia <= ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_inputreg_q;
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 73,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 73,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq,
        address_a => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_aa,
        data_a => ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_ia
    );
        ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_q <= ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_iq(72 downto 0);

	--reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2(REG,922)@21
    reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_q <= ld_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_b_to_reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_a_replace_mem_q;
        END IF;
    END PROCESS;


	--leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,476)@21
    leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q;
    leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(6 downto 5);

	--reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1(REG,923)@21
    reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(MUX,477)@22
    leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel6Dto5_uid477_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s, reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_q, reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3_q, reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4_q)
    BEGIN
            CASE leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= reg_basePlusIncrementTrunc_uid143_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_2_q;
                  WHEN "01" => leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage0Idx1_uid472_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_3_q;
                  WHEN "10" => leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= reg_leftShiftStage0Idx2_uid475_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_4_q;
                  WHEN "11" => leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage0Idx3_uid476_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,487)@21
    leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1(REG,924)@21
    reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(MUX,488)@22
    leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel4Dto3_uid488_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s, leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx1_uid481_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx2_uid484_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage1Idx3_uid487_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage0_uid478_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx1_uid481_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx2_uid484_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage1Idx3_uid487_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,498)@21
    leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(2 downto 1);

	--reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1(REG,925)@21
    reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q <= leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(MUX,499)@22
    leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s <= reg_leftShiftStageSel2Dto1_uid499_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_0_to_leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_1_q;
    leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s, leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx1_uid492_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx2_uid495_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage2Idx3_uid498_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage1_uid489_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx1_uid492_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx2_uid495_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage2Idx3_uid498_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(BITSELECT,503)@21
    leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in <= r_uid467_lzcFinalFP_uid144_rrx_uid29_fpSinPiTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b <= leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b(DELAY,1551)@21
    ld_leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b, xout => ld_leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest(MUX,504)@22
    leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s <= ld_leftShiftStageSel0Dto0_uid504_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_to_leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_b_q;
    leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest: PROCESS (leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s, leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q, leftShiftStage3Idx1_uid503_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage2_uid500_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN "1" => leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= leftShiftStage3Idx1_uid503_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRR_uid148_rrx_uid29_fpSinPiTest(BITSELECT,147)@22
    finalFracRR_uid148_rrx_uid29_fpSinPiTest_in <= leftShiftStage3_uid505_oFinalFracLS_uid145_rrx_uid29_fpSinPiTest_q(71 downto 0);
    finalFracRR_uid148_rrx_uid29_fpSinPiTest_b <= finalFracRR_uid148_rrx_uid29_fpSinPiTest_in(71 downto 7);

	--reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3(REG,926)@22
    reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3_q <= finalFracRR_uid148_rrx_uid29_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor(LOGICAL,2422)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_b <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_q <= not (ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_a or ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_b);

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_mem_top(CONSTANT,2418)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_mem_top_q <= "0111";

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp(LOGICAL,2419)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_a <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_mem_top_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q);
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_q <= "1" when ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_a = ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_b else "0";

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg(REG,2420)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena(REG,2423)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_nor_q = "1") THEN
                ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd(LOGICAL,2424)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_a <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_sticky_ena_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_b <= VCC_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_a and ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_b;

	--finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest(BITSELECT,148)@13
    finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_in <= normFracIncProd_uid131_rrx_uid29_fpSinPiTest_q(155 downto 0);
    finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b <= finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_in(155 downto 91);

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt(COUNTER,2414)
    -- every=1, low=0, high=7, step=1, init=1
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,3);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_i <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_i,3));


	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg(REG,2415)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux(MUX,2416)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_s <= VCC_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux: PROCESS (ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_s, ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q, ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_q)
    BEGIN
            CASE ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_s IS
                  WHEN "0" => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q;
                  WHEN "1" => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem(DUALMEM,2567)
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_reset0 <= areset;
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ia <= finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b;
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_aa <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q;
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ab <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q;
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 65,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 65,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_iq,
        address_a => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_aa,
        data_a => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_ia
    );
        ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_q <= ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_iq(64 downto 0);

	--ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg(DELAY,2566)
    ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 65, depth => 1 )
    PORT MAP ( xin => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_replace_mem_q, xout => ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg_q, clk => clk, aclr => areset );

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor(LOGICAL,2563)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_b <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_q <= not (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_a or ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_b);

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_mem_top(CONSTANT,2559)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_mem_top_q <= "010100";

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp(LOGICAL,2560)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_a <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_mem_top_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q);
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_q <= "1" when ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_a = ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_b else "0";

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg(REG,2561)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena(REG,2564)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_nor_q = "1") THEN
                ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd(LOGICAL,2565)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_a <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_sticky_ena_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_a and ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_b;

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt(COUNTER,2555)
    -- every=1, low=0, high=20, step=1, init=1
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i = 19 THEN
                  ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i - 20;
                ELSE
                    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_i,5));


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg(REG,2556)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux(MUX,2557)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux: PROCESS (ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_s, ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q, ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2554)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_outputreg(DELAY,2553)
    ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_mem_q, xout => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest(MUX,149)@23
    finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_outputreg_q;
    finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest: PROCESS (finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_s, ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg_q, reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3_q)
    BEGIN
            CASE finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_q <= ld_finalFracFrac1O2Pi_uid149_rrx_uid29_fpSinPiTest_b_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_c_outputreg_q;
                  WHEN "1" => finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_q <= reg_finalFracRR_uid148_rrx_uid29_fpSinPiTest_0_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_3_q;
                  WHEN OTHERS => finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest(BITSELECT,152)@23
    finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_in <= finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_q;
    finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_b <= finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_in(64 downto 1);

	--ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem(DUALMEM,2592)
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ia <= xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_ia
    );
        ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_q <= ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_outputreg(DELAY,2591)
    ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_replace_mem_q, xout => ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--finalFrac_uid154_rrx_uid29_fpSinPiTest(MUX,153)@23
    finalFrac_uid154_rrx_uid29_fpSinPiTest_s <= ld_xFrac2PiC0_uid105_rrx_uid29_fpSinPiTest_n_to_finalFrac_uid154_rrx_uid29_fpSinPiTest_b_outputreg_q;
    finalFrac_uid154_rrx_uid29_fpSinPiTest: PROCESS (finalFrac_uid154_rrx_uid29_fpSinPiTest_s, finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_b, fracXRExt_uid152_rrx_uid29_fpSinPiTest_q)
    BEGIN
            CASE finalFrac_uid154_rrx_uid29_fpSinPiTest_s IS
                  WHEN "0" => finalFrac_uid154_rrx_uid29_fpSinPiTest_q <= finalFracRROr1O2PiPostRndUpper_uid153_rrx_uid29_fpSinPiTest_b;
                  WHEN "1" => finalFrac_uid154_rrx_uid29_fpSinPiTest_q <= fracXRExt_uid152_rrx_uid29_fpSinPiTest_q;
                  WHEN OTHERS => finalFrac_uid154_rrx_uid29_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RRangeRed_uid159_rrx_uid29_fpSinPiTest(BITJOIN,158)@23
    RRangeRed_uid159_rrx_uid29_fpSinPiTest_q <= GND_q & ld_finalExp_uid158_rrx_uid29_fpSinPiTest_q_to_RRangeRed_uid159_rrx_uid29_fpSinPiTest_b_q & finalFrac_uid154_rrx_uid29_fpSinPiTest_q;

	--fracXRR_uid34_fpSinPiTest(BITSELECT,33)@23
    fracXRR_uid34_fpSinPiTest_in <= RRangeRed_uid159_rrx_uid29_fpSinPiTest_q(63 downto 0);
    fracXRR_uid34_fpSinPiTest_b <= fracXRR_uid34_fpSinPiTest_in(63 downto 0);

	--ld_fracXRR_uid34_fpSinPiTest_b_to_oFracXRR_uid37_uid37_fpSinPiTest_a(DELAY,1075)@23
    ld_fracXRR_uid34_fpSinPiTest_b_to_oFracXRR_uid37_uid37_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => fracXRR_uid34_fpSinPiTest_b, xout => ld_fracXRR_uid34_fpSinPiTest_b_to_oFracXRR_uid37_uid37_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--oFracXRR_uid37_uid37_fpSinPiTest(BITJOIN,36)@24
    oFracXRR_uid37_uid37_fpSinPiTest_q <= VCC_q & ld_fracXRR_uid34_fpSinPiTest_b_to_oFracXRR_uid37_uid37_fpSinPiTest_a_q;

	--extendedFracX_uid40_fpSinPiTest(BITJOIN,39)@24
    extendedFracX_uid40_fpSinPiTest_q <= cstZwShiftP1_uid26_fpSinPiTest_q & oFracXRR_uid37_uid37_fpSinPiTest_q;

	--cstBiasMwShiftM2_uid25_fpSinPiTest(CONSTANT,24)
    cstBiasMwShiftM2_uid25_fpSinPiTest_q <= "01111100001";

	--expXRR_uid33_fpSinPiTest(BITSELECT,32)@23
    expXRR_uid33_fpSinPiTest_in <= RRangeRed_uid159_rrx_uid29_fpSinPiTest_q(74 downto 0);
    expXRR_uid33_fpSinPiTest_b <= expXRR_uid33_fpSinPiTest_in(74 downto 64);

	--reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0(REG,930)@23
    reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0_q <= "00000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0_q <= expXRR_uid33_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--fxpXShiftValExt_uid38_fpSinPiTest(SUB,37)@24
    fxpXShiftValExt_uid38_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expXRR_uid33_fpSinPiTest_0_to_fxpXShiftValExt_uid38_fpSinPiTest_0_q);
    fxpXShiftValExt_uid38_fpSinPiTest_b <= STD_LOGIC_VECTOR("0" & cstBiasMwShiftM2_uid25_fpSinPiTest_q);
            fxpXShiftValExt_uid38_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(fxpXShiftValExt_uid38_fpSinPiTest_a) - UNSIGNED(fxpXShiftValExt_uid38_fpSinPiTest_b));
    fxpXShiftValExt_uid38_fpSinPiTest_q <= fxpXShiftValExt_uid38_fpSinPiTest_o(11 downto 0);


	--fxpXShiftVal_uid39_fpSinPiTest(BITSELECT,38)@24
    fxpXShiftVal_uid39_fpSinPiTest_in <= fxpXShiftValExt_uid38_fpSinPiTest_q(4 downto 0);
    fxpXShiftVal_uid39_fpSinPiTest_b <= fxpXShiftVal_uid39_fpSinPiTest_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest(BITSELECT,170)@24
    leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_in <= fxpXShiftVal_uid39_fpSinPiTest_b;
    leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_b <= leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_in(4 downto 3);

	--leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest(MUX,171)@24
    leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_s <= leftShiftStageSel4Dto3_uid171_fxpX_uid41_fpSinPiTest_b;
    leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest: PROCESS (leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_s, extendedFracX_uid40_fpSinPiTest_q, leftShiftStage0Idx1_uid164_fxpX_uid41_fpSinPiTest_q, leftShiftStage0Idx2_uid167_fxpX_uid41_fpSinPiTest_q, leftShiftStage0Idx3_uid170_fxpX_uid41_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q <= extendedFracX_uid40_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q <= leftShiftStage0Idx1_uid164_fxpX_uid41_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q <= leftShiftStage0Idx2_uid167_fxpX_uid41_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q <= leftShiftStage0Idx3_uid170_fxpX_uid41_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest(BITSELECT,181)@24
    leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_in <= fxpXShiftVal_uid39_fpSinPiTest_b(2 downto 0);
    leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_b <= leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_in(2 downto 1);

	--leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest(MUX,182)@24
    leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_s <= leftShiftStageSel2Dto1_uid182_fxpX_uid41_fpSinPiTest_b;
    leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest: PROCESS (leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_s, leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q, leftShiftStage1Idx1_uid175_fxpX_uid41_fpSinPiTest_q, leftShiftStage1Idx2_uid178_fxpX_uid41_fpSinPiTest_q, leftShiftStage1Idx3_uid181_fxpX_uid41_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q <= leftShiftStage0_uid172_fxpX_uid41_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q <= leftShiftStage1Idx1_uid175_fxpX_uid41_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q <= leftShiftStage1Idx2_uid178_fxpX_uid41_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q <= leftShiftStage1Idx3_uid181_fxpX_uid41_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest(BITSELECT,184)@24
    LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_in <= leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q(92 downto 0);
    LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_b <= LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_in(92 downto 0);

	--GND(CONSTANT,0)
    GND_q <= "0";

	--leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest(BITJOIN,185)@24
    leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_q <= LeftShiftStage192dto0_uid185_fxpX_uid41_fpSinPiTest_b & GND_q;

	--reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3(REG,931)@24
    reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3_q <= leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2(REG,932)@24
    reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2_q <= leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest(BITSELECT,186)@24
    leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_in <= fxpXShiftVal_uid39_fpSinPiTest_b(0 downto 0);
    leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b <= leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_b(DELAY,1229)@24
    ld_leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b, xout => ld_leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest(MUX,187)@25
    leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_s <= ld_leftShiftStageSel0Dto0_uid187_fxpX_uid41_fpSinPiTest_b_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_b_q;
    leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest: PROCESS (leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_s, reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2_q, reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3_q)
    BEGIN
            CASE leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_s IS
                  WHEN "0" => leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q <= reg_leftShiftStage1_uid183_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_2_q;
                  WHEN "1" => leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q <= reg_leftShiftStage2Idx1_uid186_fxpX_uid41_fpSinPiTest_0_to_leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_3_q;
                  WHEN OTHERS => leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--intXParity_uid42_fpSinPiTest(BITSELECT,41)@25
    intXParity_uid42_fpSinPiTest_in <= leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q;
    intXParity_uid42_fpSinPiTest_b <= intXParity_uid42_fpSinPiTest_in(93 downto 93);

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor(LOGICAL,2409)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_b <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_q <= not (ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_a or ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_b);

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_mem_top(CONSTANT,2405)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_mem_top_q <= "010110";

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp(LOGICAL,2406)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_a <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_mem_top_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q);
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_q <= "1" when ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_a = ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_b else "0";

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg(REG,2407)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena(REG,2410)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_nor_q = "1") THEN
                ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd(LOGICAL,2411)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_a <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_sticky_ena_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_b <= VCC_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_a and ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_b;

	--exp_uid9_fpSinPiTest(BITSELECT,8)@0
    exp_uid9_fpSinPiTest_in <= xIn_0(62 downto 0);
    exp_uid9_fpSinPiTest_b <= exp_uid9_fpSinPiTest_in(62 downto 52);

	--sinXIsX_uid35_fpSinPiTest(COMPARE,34)@0
    sinXIsX_uid35_fpSinPiTest_cin <= GND_q;
    sinXIsX_uid35_fpSinPiTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid23_fpSinPiTest_q) & '0';
    sinXIsX_uid35_fpSinPiTest_b <= STD_LOGIC_VECTOR("00" & exp_uid9_fpSinPiTest_b) & sinXIsX_uid35_fpSinPiTest_cin(0);
            sinXIsX_uid35_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsX_uid35_fpSinPiTest_a) - UNSIGNED(sinXIsX_uid35_fpSinPiTest_b));
    sinXIsX_uid35_fpSinPiTest_n(0) <= not sinXIsX_uid35_fpSinPiTest_o(13);


	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt(COUNTER,2401)
    -- every=1, low=0, high=22, step=1, init=1
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i = 21 THEN
                  ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_eq = '1') THEN
                    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i - 22;
                ELSE
                    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_i,5));


	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg(REG,2402)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux(MUX,2403)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_s <= VCC_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux: PROCESS (ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_s, ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q, ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem(DUALMEM,2490)
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_reset0 <= areset;
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ia <= sinXIsX_uid35_fpSinPiTest_n;
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_aa <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q;
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ab <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q;
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_iq,
        address_a => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_aa,
        data_a => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_ia
    );
        ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_q <= ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_iq(0 downto 0);

	--ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_outputreg(DELAY,2489)
    ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_replace_mem_q, xout => ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--InvSinXIsX_uid89_fpSinPiTest(LOGICAL,88)@25
    InvSinXIsX_uid89_fpSinPiTest_a <= ld_sinXIsX_uid35_fpSinPiTest_n_to_InvSinXIsX_uid89_fpSinPiTest_a_outputreg_q;
    InvSinXIsX_uid89_fpSinPiTest_q <= not InvSinXIsX_uid89_fpSinPiTest_a;

	--reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1(REG,929)@23
    reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1_q <= "00000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1_q <= expXRR_uid33_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--cstBiasMwShiftM2_uid24_fpSinPiTest(CONSTANT,23)
    cstBiasMwShiftM2_uid24_fpSinPiTest_q <= "01111100010";

	--sinXIsXRR_uid36_fpSinPiTest(COMPARE,35)@24
    sinXIsXRR_uid36_fpSinPiTest_cin <= GND_q;
    sinXIsXRR_uid36_fpSinPiTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShiftM2_uid24_fpSinPiTest_q) & '0';
    sinXIsXRR_uid36_fpSinPiTest_b <= STD_LOGIC_VECTOR("00" & reg_expXRR_uid33_fpSinPiTest_0_to_sinXIsXRR_uid36_fpSinPiTest_1_q) & sinXIsXRR_uid36_fpSinPiTest_cin(0);
            sinXIsXRR_uid36_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsXRR_uid36_fpSinPiTest_a) - UNSIGNED(sinXIsXRR_uid36_fpSinPiTest_b));
    sinXIsXRR_uid36_fpSinPiTest_n(0) <= not sinXIsXRR_uid36_fpSinPiTest_o(13);


	--InvSinXIsXRR_uid90_fpSinPiTest(LOGICAL,89)@24
    InvSinXIsXRR_uid90_fpSinPiTest_a <= sinXIsXRR_uid36_fpSinPiTest_n;
    InvSinXIsXRR_uid90_fpSinPiTest_q <= not InvSinXIsXRR_uid90_fpSinPiTest_a;

	--ld_InvSinXIsXRR_uid90_fpSinPiTest_q_to_signComp_uid91_fpSinPiTest_a(DELAY,1130)@24
    ld_InvSinXIsXRR_uid90_fpSinPiTest_q_to_signComp_uid91_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvSinXIsXRR_uid90_fpSinPiTest_q, xout => ld_InvSinXIsXRR_uid90_fpSinPiTest_q_to_signComp_uid91_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--signComp_uid91_fpSinPiTest(LOGICAL,90)@25
    signComp_uid91_fpSinPiTest_a <= ld_InvSinXIsXRR_uid90_fpSinPiTest_q_to_signComp_uid91_fpSinPiTest_a_q;
    signComp_uid91_fpSinPiTest_b <= InvSinXIsX_uid89_fpSinPiTest_q;
    signComp_uid91_fpSinPiTest_c <= intXParity_uid42_fpSinPiTest_b;
    signComp_uid91_fpSinPiTest_q <= signComp_uid91_fpSinPiTest_a and signComp_uid91_fpSinPiTest_b and signComp_uid91_fpSinPiTest_c;

	--signX_uid32_fpSinPiTest(BITSELECT,31)@0
    signX_uid32_fpSinPiTest_in <= xIn_0;
    signX_uid32_fpSinPiTest_b <= signX_uid32_fpSinPiTest_in(63 downto 63);

	--ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem(DUALMEM,2503)
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_reset0 <= areset;
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ia <= signX_uid32_fpSinPiTest_b;
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_aa <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q;
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ab <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q;
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_iq,
        address_a => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_aa,
        data_a => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_ia
    );
        ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_q <= ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_iq(0 downto 0);

	--ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_outputreg(DELAY,2502)
    ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_replace_mem_q, xout => ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--signR_uid92_fpSinPiTest(LOGICAL,91)@25
    signR_uid92_fpSinPiTest_a <= ld_signX_uid32_fpSinPiTest_b_to_signR_uid92_fpSinPiTest_a_outputreg_q;
    signR_uid92_fpSinPiTest_b <= signComp_uid91_fpSinPiTest_q;
    signR_uid92_fpSinPiTest_q <= signR_uid92_fpSinPiTest_a xor signR_uid92_fpSinPiTest_b;

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt(COUNTER,2517)
    -- every=1, low=0, high=43, step=1, init=1
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i = 42 THEN
                  ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_eq = '1') THEN
                    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i - 43;
                ELSE
                    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_i,6));


	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg(REG,2518)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux(MUX,2519)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_s <= VCC_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux: PROCESS (ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_s, ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q, ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem(DUALMEM,2516)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_reset0 <= areset;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ia <= signR_uid92_fpSinPiTest_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_aa <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdreg_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ab <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_rdmux_q;
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 44,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 44,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_iq,
        address_a => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_aa,
        data_a => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_ia
    );
        ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_iq(0 downto 0);

	--ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_outputreg(DELAY,2515)
    ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_replace_mem_q, xout => ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_outputreg_q, clk => clk, aclr => areset );

	--cstAllOWE_uid6_fpSinPiTest(CONSTANT,5)
    cstAllOWE_uid6_fpSinPiTest_q <= "11111111111";

	--cstAllZWE_uid8_fpSinPiTest(CONSTANT,7)
    cstAllZWE_uid8_fpSinPiTest_q <= "00000000000";

	--ld_xIn_c_to_xOut_c_nor(LOGICAL,2382)
    ld_xIn_c_to_xOut_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xIn_c_to_xOut_c_nor_b <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_nor_q <= not (ld_xIn_c_to_xOut_c_nor_a or ld_xIn_c_to_xOut_c_nor_b);

	--ld_xIn_c_to_xOut_c_mem_top(CONSTANT,2378)
    ld_xIn_c_to_xOut_c_mem_top_q <= "011";

	--ld_xIn_c_to_xOut_c_cmp(LOGICAL,2379)
    ld_xIn_c_to_xOut_c_cmp_a <= ld_xIn_c_to_xOut_c_mem_top_q;
    ld_xIn_c_to_xOut_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_c_to_xOut_c_replace_rdmux_q);
    ld_xIn_c_to_xOut_c_cmp_q <= "1" when ld_xIn_c_to_xOut_c_cmp_a = ld_xIn_c_to_xOut_c_cmp_b else "0";

	--ld_xIn_c_to_xOut_c_cmpReg(REG,2380)
    ld_xIn_c_to_xOut_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xIn_c_to_xOut_c_cmpReg_q <= ld_xIn_c_to_xOut_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_sticky_ena(REG,2383)
    ld_xIn_c_to_xOut_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_xIn_c_to_xOut_c_nor_q = "1") THEN
                ld_xIn_c_to_xOut_c_sticky_ena_q <= ld_xIn_c_to_xOut_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_enaAnd(LOGICAL,2384)
    ld_xIn_c_to_xOut_c_enaAnd_a <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_enaAnd_b <= VCC_q;
    ld_xIn_c_to_xOut_c_enaAnd_q <= ld_xIn_c_to_xOut_c_enaAnd_a and ld_xIn_c_to_xOut_c_enaAnd_b;

	--ld_xIn_v_to_xOut_v_split_0_nor(LOGICAL,2930)
    ld_xIn_v_to_xOut_v_split_0_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xIn_v_to_xOut_v_split_0_nor_b <= ld_xIn_v_to_xOut_v_split_0_sticky_ena_q;
    ld_xIn_v_to_xOut_v_split_0_nor_q <= not (ld_xIn_v_to_xOut_v_split_0_nor_a or ld_xIn_v_to_xOut_v_split_0_nor_b);

	--ld_xIn_v_to_xOut_v_split_0_mem_top(CONSTANT,2926)
    ld_xIn_v_to_xOut_v_split_0_mem_top_q <= "0111111";

	--ld_xIn_v_to_xOut_v_split_0_cmp(LOGICAL,2927)
    ld_xIn_v_to_xOut_v_split_0_cmp_a <= ld_xIn_v_to_xOut_v_split_0_mem_top_q;
    ld_xIn_v_to_xOut_v_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q);
    ld_xIn_v_to_xOut_v_split_0_cmp_q <= "1" when ld_xIn_v_to_xOut_v_split_0_cmp_a = ld_xIn_v_to_xOut_v_split_0_cmp_b else "0";

	--ld_xIn_v_to_xOut_v_split_0_cmpReg(REG,2928)
    ld_xIn_v_to_xOut_v_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_cmpReg_q <= ld_xIn_v_to_xOut_v_split_0_cmp_q;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_split_0_sticky_ena(REG,2931)
    ld_xIn_v_to_xOut_v_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_xIn_v_to_xOut_v_split_0_nor_q = "1") THEN
                ld_xIn_v_to_xOut_v_split_0_sticky_ena_q <= ld_xIn_v_to_xOut_v_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_split_0_enaAnd(LOGICAL,2932)
    ld_xIn_v_to_xOut_v_split_0_enaAnd_a <= ld_xIn_v_to_xOut_v_split_0_sticky_ena_q;
    ld_xIn_v_to_xOut_v_split_0_enaAnd_b <= VCC_q;
    ld_xIn_v_to_xOut_v_split_0_enaAnd_q <= ld_xIn_v_to_xOut_v_split_0_enaAnd_a and ld_xIn_v_to_xOut_v_split_0_enaAnd_b;

	--ld_xIn_v_to_xOut_v_split_0_replace_rdcnt(COUNTER,2922)
    -- every=1, low=0, high=63, step=1, init=1
    ld_xIn_v_to_xOut_v_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i,6));


	--ld_xIn_v_to_xOut_v_split_0_replace_rdreg(REG,2923)
    ld_xIn_v_to_xOut_v_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_split_0_replace_rdmux(MUX,2924)
    ld_xIn_v_to_xOut_v_split_0_replace_rdmux_s <= VCC_q;
    ld_xIn_v_to_xOut_v_split_0_replace_rdmux: PROCESS (ld_xIn_v_to_xOut_v_split_0_replace_rdmux_s, ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q, ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_xIn_v_to_xOut_v_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q <= ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q;
                  WHEN "1" => ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem(DUALMEM,2957)
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_reset0 <= areset;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ia <= exp_uid9_fpSinPiTest_b;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_iq,
        address_a => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_aa,
        data_a => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_ia
    );
        ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_q <= ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_iq(10 downto 0);

	--ld_xIn_c_to_xOut_c_replace_rdcnt(COUNTER,2374)
    -- every=1, low=0, high=3, step=1, init=1
    ld_xIn_c_to_xOut_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_xIn_c_to_xOut_c_replace_rdcnt_i <= ld_xIn_c_to_xOut_c_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_xIn_c_to_xOut_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_c_to_xOut_c_replace_rdcnt_i,2));


	--ld_xIn_c_to_xOut_c_replace_rdreg(REG,2375)
    ld_xIn_c_to_xOut_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_replace_rdreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_xIn_c_to_xOut_c_replace_rdreg_q <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_replace_rdmux(MUX,2376)
    ld_xIn_c_to_xOut_c_replace_rdmux_s <= VCC_q;
    ld_xIn_c_to_xOut_c_replace_rdmux: PROCESS (ld_xIn_c_to_xOut_c_replace_rdmux_s, ld_xIn_c_to_xOut_c_replace_rdreg_q, ld_xIn_c_to_xOut_c_replace_rdcnt_q)
    BEGIN
            CASE ld_xIn_c_to_xOut_c_replace_rdmux_s IS
                  WHEN "0" => ld_xIn_c_to_xOut_c_replace_rdmux_q <= ld_xIn_c_to_xOut_c_replace_rdreg_q;
                  WHEN "1" => ld_xIn_c_to_xOut_c_replace_rdmux_q <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_xIn_c_to_xOut_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem(DUALMEM,2477)
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ia <= ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_split_0_replace_mem_q;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_rdreg_q;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdmux_q;
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 11,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_iq,
        address_a => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_aa,
        data_a => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_ia
    );
        ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_q <= ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_iq(10 downto 0);

	--ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg(DELAY,2475)
    ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_replace_mem_q, xout => ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg_q, clk => clk, aclr => areset );

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor(LOGICAL,2459)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_b <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_q <= not (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_a or ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_b);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_mem_top(CONSTANT,2455)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_mem_top_q <= "0101010";

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp(LOGICAL,2456)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_a <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_mem_top_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q);
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_q <= "1" when ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_a = ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_b else "0";

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg(REG,2457)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena(REG,2460)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_nor_q = "1") THEN
                ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd(LOGICAL,2461)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_a <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_a and ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_b;

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt(COUNTER,2451)
    -- every=1, low=0, high=42, step=1, init=1
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i = 41 THEN
                  ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i - 42;
                ELSE
                    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_i,6));


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg(REG,2452)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux(MUX,2453)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux: PROCESS (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_s, ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q, ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem(DUALMEM,2450)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ia <= sinXIsXRR_uid36_fpSinPiTest_n;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_aa <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdreg_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ab <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_rdmux_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_ia
    );
        ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_outputreg(DELAY,2449)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_replace_mem_q, xout => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor(LOGICAL,2433)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_b <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_q <= not (ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_a or ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_b);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_mem_top(CONSTANT,2392)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_mem_top_q <= "0100000";

	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp(LOGICAL,2430)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_a <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_mem_top_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q);
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_q <= "1" when ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_a = ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_b else "0";

	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg(REG,2431)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg_q <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena(REG,2434)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_nor_q = "1") THEN
                ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena_q <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd(LOGICAL,2435)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_a <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_b <= VCC_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_q <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_a and ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_b;

	--oFracXRRSmallXRR_uid65_fpSinPiTest(BITSELECT,64)@24
    oFracXRRSmallXRR_uid65_fpSinPiTest_in <= oFracXRR_uid37_uid37_fpSinPiTest_q;
    oFracXRRSmallXRR_uid65_fpSinPiTest_b <= oFracXRRSmallXRR_uid65_fpSinPiTest_in(64 downto 10);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg(REG,2389)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt(COUNTER,2388)
    -- every=1, low=0, high=32, step=1, init=1
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i = 31 THEN
                  ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i - 32;
                ELSE
                    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_i,6));


	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem(DUALMEM,2426)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_reset0 <= areset;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ia <= oFracXRRSmallXRR_uid65_fpSinPiTest_b;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_aa <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ab <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q;
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 55,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_iq,
        address_a => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_aa,
        data_a => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_ia
    );
        ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_q <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_iq(54 downto 0);

	--ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg(DELAY,2425)
    ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_replace_mem_q, xout => ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg_q, clk => clk, aclr => areset );

	--y_uid43_fpSinPiTest(BITSELECT,42)@25
    y_uid43_fpSinPiTest_in <= leftShiftStage2_uid188_fxpX_uid41_fpSinPiTest_q(92 downto 0);
    y_uid43_fpSinPiTest_b <= y_uid43_fpSinPiTest_in(92 downto 1);

	--oneMinusY_uid44_fpSinPiTest_BitExpansion_for_b(BITJOIN,816)@25
    oneMinusY_uid44_fpSinPiTest_BitExpansion_for_b_q <= leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q & y_uid43_fpSinPiTest_b;

	--oneMinusY_uid44_fpSinPiTest_BitSelect_for_b(BITSELECT,819)@25
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_in <= oneMinusY_uid44_fpSinPiTest_BitExpansion_for_b_q;
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_b <= oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_in(88 downto 0);
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c <= oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_in(93 downto 89);

	--oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1(BITSELECT,853)
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_in <= STD_LOGIC_VECTOR((87 downto 1 => GND_q(0)) & GND_q);
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_b <= oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_in(87 downto 0);

	--oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_b(BITJOIN,854)@25
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_b_q <= oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel0_1_b & GND_q;

	--oneMinusY_uid44_fpSinPiTest_p1_of_2(SUB,820)@25
    oneMinusY_uid44_fpSinPiTest_p1_of_2_cin <= GND_q;
    oneMinusY_uid44_fpSinPiTest_p1_of_2_a <= STD_LOGIC_VECTOR("0" & oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_b_q) & '0';
    oneMinusY_uid44_fpSinPiTest_p1_of_2_b <= STD_LOGIC_VECTOR("0" & oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_b) & oneMinusY_uid44_fpSinPiTest_p1_of_2_cin(0);
    oneMinusY_uid44_fpSinPiTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oneMinusY_uid44_fpSinPiTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            oneMinusY_uid44_fpSinPiTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(oneMinusY_uid44_fpSinPiTest_p1_of_2_a) - UNSIGNED(oneMinusY_uid44_fpSinPiTest_p1_of_2_b));
        END IF;
    END PROCESS;
    oneMinusY_uid44_fpSinPiTest_p1_of_2_c(0) <= oneMinusY_uid44_fpSinPiTest_p1_of_2_o(90);
    oneMinusY_uid44_fpSinPiTest_p1_of_2_q <= oneMinusY_uid44_fpSinPiTest_p1_of_2_o(89 downto 1);


	--ld_oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c_to_oneMinusY_uid44_fpSinPiTest_p2_of_2_b(DELAY,2141)@25
    ld_oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c_to_oneMinusY_uid44_fpSinPiTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c, xout => ld_oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c_to_oneMinusY_uid44_fpSinPiTest_p2_of_2_b_q, clk => clk, aclr => areset );

	--oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0(BITSELECT,855)
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_in <= STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_b <= oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_in(2 downto 0);

	--oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_c(BITJOIN,858)@26
    oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q <= GND_q & VCC_q & oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_tessel1_0_b;

	--oneMinusY_uid44_fpSinPiTest_p2_of_2(SUB,821)@26
    oneMinusY_uid44_fpSinPiTest_p2_of_2_cin <= oneMinusY_uid44_fpSinPiTest_p1_of_2_c;
    oneMinusY_uid44_fpSinPiTest_p2_of_2_a <= STD_LOGIC_VECTOR("0" & oneMinusY_uid44_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q) & '0';
    oneMinusY_uid44_fpSinPiTest_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_oneMinusY_uid44_fpSinPiTest_BitSelect_for_b_c_to_oneMinusY_uid44_fpSinPiTest_p2_of_2_b_q) & oneMinusY_uid44_fpSinPiTest_p2_of_2_cin(0);
    oneMinusY_uid44_fpSinPiTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oneMinusY_uid44_fpSinPiTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            oneMinusY_uid44_fpSinPiTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(oneMinusY_uid44_fpSinPiTest_p2_of_2_a) - UNSIGNED(oneMinusY_uid44_fpSinPiTest_p2_of_2_b));
        END IF;
    END PROCESS;
    oneMinusY_uid44_fpSinPiTest_p2_of_2_q <= oneMinusY_uid44_fpSinPiTest_p2_of_2_o(5 downto 1);


	--ld_oneMinusY_uid44_fpSinPiTest_p1_of_2_q_to_oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_a(DELAY,2143)@26
    ld_oneMinusY_uid44_fpSinPiTest_p1_of_2_q_to_oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => oneMinusY_uid44_fpSinPiTest_p1_of_2_q, xout => ld_oneMinusY_uid44_fpSinPiTest_p1_of_2_q_to_oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_a_q, clk => clk, aclr => areset );

	--oneMinusY_uid44_fpSinPiTest_BitJoin_for_q(BITJOIN,822)@27
    oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_q <= oneMinusY_uid44_fpSinPiTest_p2_of_2_q & ld_oneMinusY_uid44_fpSinPiTest_p1_of_2_q_to_oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_a_q;

	--oMyBottom_uid47_fpSinPiTest(BITSELECT,46)@27
    oMyBottom_uid47_fpSinPiTest_in <= oneMinusY_uid44_fpSinPiTest_BitJoin_for_q_q(90 downto 0);
    oMyBottom_uid47_fpSinPiTest_b <= oMyBottom_uid47_fpSinPiTest_in(90 downto 0);

	--ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d(DELAY,1085)@27
    ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => oMyBottom_uid47_fpSinPiTest_b, xout => ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--yBottom_uid48_fpSinPiTest(BITSELECT,47)@25
    yBottom_uid48_fpSinPiTest_in <= y_uid43_fpSinPiTest_b(90 downto 0);
    yBottom_uid48_fpSinPiTest_b <= yBottom_uid48_fpSinPiTest_in(90 downto 0);

	--ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c(DELAY,1084)@25
    ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 91, depth => 2 )
    PORT MAP ( xin => yBottom_uid48_fpSinPiTest_b, xout => ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg(DELAY,2385)
    ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_q, xout => ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg_q, clk => clk, aclr => areset );

	--ld_y_uid43_fpSinPiTest_b_to_cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_a(DELAY,2145)@25
    ld_y_uid43_fpSinPiTest_b_to_cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_a : dspba_delay
    GENERIC MAP ( width => 92, depth => 1 )
    PORT MAP ( xin => y_uid43_fpSinPiTest_b, xout => ld_y_uid43_fpSinPiTest_b_to_cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_a_q, clk => clk, aclr => areset );

	--cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b(BITJOIN,825)@26
    cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_q <= leftShiftStage2Idx3Pad3_uid374_lsNormFracBRR_uid114_rrx_uid29_fpSinPiTest_q & ld_y_uid43_fpSinPiTest_b_to_cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_a_q;

	--cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b(BITSELECT,828)@26
    cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_in <= cmpYToOneMinusY_uid46_fpSinPiTest_BitExpansion_for_b_q;
    cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_b <= cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_in(88 downto 0);
    cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c <= cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_in(94 downto 89);

	--cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2(SUB,829)@26
    cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_cin <= GND_q;
    cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_a <= STD_LOGIC_VECTOR("0" & oneMinusY_uid44_fpSinPiTest_p1_of_2_q) & '0';
    cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_b <= STD_LOGIC_VECTOR("0" & cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_b) & cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_cin(0);
    cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_a) - UNSIGNED(cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_b));
        END IF;
    END PROCESS;
    cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_c(0) <= cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_o(90);


	--ld_cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b(DELAY,2150)@26
    ld_cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 6, depth => 1 )
    PORT MAP ( xin => cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c, xout => ld_cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b_q, clk => clk, aclr => areset );

	--cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_a_BitJoin_for_c(BITJOIN,863)@27
    cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q <= GND_q & oneMinusY_uid44_fpSinPiTest_p2_of_2_q;

	--cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2(SUB,830)@27
    cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_cin <= cmpYToOneMinusY_uid46_fpSinPiTest_p1_of_2_c;
    cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_a <= STD_LOGIC_VECTOR("0" & cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_a_BitJoin_for_c_q) & '0';
    cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_cmpYToOneMinusY_uid46_fpSinPiTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b_q) & cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_cin(0);
    cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_a) - UNSIGNED(cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_b));
        END IF;
    END PROCESS;
    cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_c(0) <= cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_o(7);


	--z_uid49_fpSinPiTest(MUX,48)@28
    z_uid49_fpSinPiTest_s <= cmpYToOneMinusY_uid46_fpSinPiTest_p2_of_2_c;
    z_uid49_fpSinPiTest: PROCESS (z_uid49_fpSinPiTest_s, ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg_q, ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d_q)
    BEGIN
            CASE z_uid49_fpSinPiTest_s IS
                  WHEN "0" => z_uid49_fpSinPiTest_q <= ld_yBottom_uid48_fpSinPiTest_b_to_z_uid49_fpSinPiTest_c_outputreg_q;
                  WHEN "1" => z_uid49_fpSinPiTest_q <= ld_oMyBottom_uid47_fpSinPiTest_b_to_z_uid49_fpSinPiTest_d_q;
                  WHEN OTHERS => z_uid49_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_z_uid49_fpSinPiTest_q_to_zPPolyEval_uid62_fpSinPiTest_a(DELAY,1095)@28
    ld_z_uid49_fpSinPiTest_q_to_zPPolyEval_uid62_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => z_uid49_fpSinPiTest_q, xout => ld_z_uid49_fpSinPiTest_q_to_zPPolyEval_uid62_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--zPPolyEval_uid62_fpSinPiTest(BITSELECT,61)@29
    zPPolyEval_uid62_fpSinPiTest_in <= ld_z_uid49_fpSinPiTest_q_to_zPPolyEval_uid62_fpSinPiTest_a_q(83 downto 0);
    zPPolyEval_uid62_fpSinPiTest_b <= zPPolyEval_uid62_fpSinPiTest_in(83 downto 36);

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem(DUALMEM,2681)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_reset0 <= areset;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ia <= zPPolyEval_uid62_fpSinPiTest_b;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_aa <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdreg_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ab <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_replace_rdmux_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 48,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 48,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_normFracBranchFrac2Pi_uid116_rrx_uid29_fpSinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_iq,
        address_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_aa,
        data_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_ia
    );
        ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_iq(47 downto 0);

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_outputreg(DELAY,2680)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_outputreg : dspba_delay
    GENERIC MAP ( width => 48, depth => 1 )
    PORT MAP ( xin => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_replace_mem_q, xout => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_outputreg_q, clk => clk, aclr => areset );

	--yT2_uid283_sinPiZPolyEval(BITSELECT,282)@33
    yT2_uid283_sinPiZPolyEval_in <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT2_uid283_sinPiZPolyEval_a_outputreg_q;
    yT2_uid283_sinPiZPolyEval_b <= yT2_uid283_sinPiZPolyEval_in(47 downto 21);

	--sSM0W_uid514_pT2_uid284_sinPiZPolyEval(BITSELECT,513)@33
    sSM0W_uid514_pT2_uid284_sinPiZPolyEval_in <= yT2_uid283_sinPiZPolyEval_b;
    sSM0W_uid514_pT2_uid284_sinPiZPolyEval_b <= sSM0W_uid514_pT2_uid284_sinPiZPolyEval_in(26 downto 22);

	--reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1(REG,957)@33
    reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1_q <= sSM0W_uid514_pT2_uid284_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--zAddr_uid61_fpSinPiTest(BITSELECT,60)@28
    zAddr_uid61_fpSinPiTest_in <= z_uid49_fpSinPiTest_q;
    zAddr_uid61_fpSinPiTest_b <= zAddr_uid61_fpSinPiTest_in(90 downto 84);

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0(REG,951)@28
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0_q <= zAddr_uid61_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--memoryC5_uid276_sinPiZTableGenerator(LOOKUP,275)@29
    memoryC5_uid276_sinPiZTableGenerator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC5_uid276_sinPiZTableGenerator_q <= "111111111000110111";
        ELSIF (clk'EVENT AND clk = '1'AND VCC_q = "1") THEN
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC5_uid276_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111111111000110111";
                WHEN "0000001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111111101001111100";
                WHEN "0000010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111111011100000011";
                WHEN "0000011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111111001110000011";
                WHEN "0000100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111110111111010110";
                WHEN "0000101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111110110001001110";
                WHEN "0000110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111110100010101100";
                WHEN "0000111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111110010011111010";
                WHEN "0001000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111110000110011001";
                WHEN "0001001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111101110111111001";
                WHEN "0001010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111101101000110011";
                WHEN "0001011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111101011010111010";
                WHEN "0001100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111101001100100111";
                WHEN "0001101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111100111110110001";
                WHEN "0001110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111100110000011101";
                WHEN "0001111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111100100010110111";
                WHEN "0010000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111100010011111110";
                WHEN "0010001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111100000101011110";
                WHEN "0010010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111011110111100000";
                WHEN "0010011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111011101010001111";
                WHEN "0010100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111011011011000010";
                WHEN "0010101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111011001101001010";
                WHEN "0010110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111010111110100100";
                WHEN "0010111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111010110010001110";
                WHEN "0011000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111010100011010101";
                WHEN "0011001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111010010101100010";
                WHEN "0011010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111010001000101101";
                WHEN "0011011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111001111010000111";
                WHEN "0011100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111001101011110011";
                WHEN "0011101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111001011110001001";
                WHEN "0011110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111001010001100010";
                WHEN "0011111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111001000010101110";
                WHEN "0100000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111000110110001101";
                WHEN "0100001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111000101000010010";
                WHEN "0100010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111000011010010111";
                WHEN "0100011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "111000001101011101";
                WHEN "0100100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110111111111110000";
                WHEN "0100101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110111110011010101";
                WHEN "0100110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110111100101100001";
                WHEN "0100111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110111011000110010";
                WHEN "0101000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110111001100000101";
                WHEN "0101001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110110111110011100";
                WHEN "0101010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110110110010100011";
                WHEN "0101011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110110100100101111";
                WHEN "0101100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110110010111110100";
                WHEN "0101101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110110001011010011";
                WHEN "0101110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101111111010100";
                WHEN "0101111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101110010100001";
                WHEN "0110000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101100110011111";
                WHEN "0110001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101011001001111";
                WHEN "0110010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101001101011000";
                WHEN "0110011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110101000000011000";
                WHEN "0110100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110100110100010010";
                WHEN "0110101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110100101000111101";
                WHEN "0110110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110100011100100101";
                WHEN "0110111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110100010000100101";
                WHEN "0111000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110100000101000111";
                WHEN "0111001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011111001010111";
                WHEN "0111010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011101101101011";
                WHEN "0111011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011100001100110";
                WHEN "0111100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011010111100000";
                WHEN "0111101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011001011001101";
                WHEN "0111110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110011000000110110";
                WHEN "0111111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110010110100011010";
                WHEN "1000000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110010101001110110";
                WHEN "1000001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110010011111000000";
                WHEN "1000010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110010010011101100";
                WHEN "1000011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110010001000100110";
                WHEN "1000100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001111110011000";
                WHEN "1000101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001110011101001";
                WHEN "1000110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001101001001101";
                WHEN "1000111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001011110111100";
                WHEN "1001000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001010101100011";
                WHEN "1001001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001001011000110";
                WHEN "1001010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110001000000101001";
                WHEN "1001011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000110111000110";
                WHEN "1001100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000101100001100";
                WHEN "1001101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000100011100100";
                WHEN "1001110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000011001101010";
                WHEN "1001111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000001111101100";
                WHEN "1010000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "110000000110100011";
                WHEN "1010001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111111110011001";
                WHEN "1010010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111110101011001";
                WHEN "1010011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111101011001101";
                WHEN "1010100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111100010110111";
                WHEN "1010101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111011010001000";
                WHEN "1010110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111010001010101";
                WHEN "1010111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111001000100101";
                WHEN "1011000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101111000000101101";
                WHEN "1011001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110111000001010";
                WHEN "1011010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110110000010011";
                WHEN "1011011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110101000011100";
                WHEN "1011100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110100000111000";
                WHEN "1011101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110011000111111";
                WHEN "1011110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110010001110011";
                WHEN "1011111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110001010011101";
                WHEN "1100000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101110000001110111";
                WHEN "1100001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101111011011100";
                WHEN "1100010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101110100000110";
                WHEN "1100011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101101101011010";
                WHEN "1100100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101100110101011";
                WHEN "1100101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101100000010000";
                WHEN "1100110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101011000111001";
                WHEN "1100111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101010011100100";
                WHEN "1101000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101001101000101";
                WHEN "1101001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101000110011001";
                WHEN "1101010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101101000000000001";
                WHEN "1101011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100111010010000";
                WHEN "1101100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100110101000010";
                WHEN "1101101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100110000000001";
                WHEN "1101110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100101001100011";
                WHEN "1101111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100100101110101";
                WHEN "1110000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100100000010100";
                WHEN "1110001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100011010100111";
                WHEN "1110010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100010110011001";
                WHEN "1110011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100010001110100";
                WHEN "1110100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100001101001100";
                WHEN "1110101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100001000010001";
                WHEN "1110110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101100000011110101";
                WHEN "1110111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011111111110010";
                WHEN "1111000" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011111100100100";
                WHEN "1111001" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011111000100000";
                WHEN "1111010" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011110100011101";
                WHEN "1111011" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011110001010010";
                WHEN "1111100" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011101101100010";
                WHEN "1111101" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011101010101111";
                WHEN "1111110" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011100111011001";
                WHEN "1111111" =>  memoryC5_uid276_sinPiZTableGenerator_q <= "101011100100010110";
                WHEN OTHERS =>
                    memoryC5_uid276_sinPiZTableGenerator_q <= "111111111000110111";
            END CASE;
        END IF;
    END PROCESS;


	--yT1_uid277_sinPiZPolyEval(BITSELECT,276)@29
    yT1_uid277_sinPiZPolyEval_in <= zPPolyEval_uid62_fpSinPiTest_b;
    yT1_uid277_sinPiZPolyEval_b <= yT1_uid277_sinPiZPolyEval_in(47 downto 30);

	--reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0(REG,952)@29
    reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0_q <= yT1_uid277_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--prodXY_uid507_pT1_uid278_sinPiZPolyEval(MULT,506)@30
    prodXY_uid507_pT1_uid278_sinPiZPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid507_pT1_uid278_sinPiZPolyEval_a),19)) * SIGNED(prodXY_uid507_pT1_uid278_sinPiZPolyEval_b);
    prodXY_uid507_pT1_uid278_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_a <= (others => '0');
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_b <= (others => '0');
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_a <= reg_yT1_uid277_sinPiZPolyEval_0_to_prodXY_uid507_pT1_uid278_sinPiZPolyEval_0_q;
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_b <= memoryC5_uid276_sinPiZTableGenerator_q;
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid507_pT1_uid278_sinPiZPolyEval_pr,36));
        END IF;
    END PROCESS;
    prodXY_uid507_pT1_uid278_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid507_pT1_uid278_sinPiZPolyEval_q <= prodXY_uid507_pT1_uid278_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval(BITSELECT,507)@33
    prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_in <= prodXY_uid507_pT1_uid278_sinPiZPolyEval_q;
    prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_b <= prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_in(35 downto 17);

	--highBBits_uid280_sinPiZPolyEval(BITSELECT,279)@33
    highBBits_uid280_sinPiZPolyEval_in <= prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_b;
    highBBits_uid280_sinPiZPolyEval_b <= highBBits_uid280_sinPiZPolyEval_in(18 downto 1);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_a(DELAY,2265)@28
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_a : dspba_delay
    GENERIC MAP ( width => 7, depth => 3 )
    PORT MAP ( xin => zAddr_uid61_fpSinPiTest_b, xout => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_a_q, clk => clk, aclr => areset );

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0(REG,953)@31
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_a_q;
        END IF;
    END PROCESS;


	--memoryC4_uid275_sinPiZTableGenerator(LOOKUP,274)@32
    memoryC4_uid275_sinPiZTableGenerator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001101100110010001";
        ELSIF (clk'EVENT AND clk = '1'AND VCC_q = "1") THEN
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC4_uid275_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001101100110010001";
                WHEN "0000001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001101000011100001";
                WHEN "0000010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001011010110010100";
                WHEN "0000011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001000100001101111";
                WHEN "0000100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100011000100100111000100";
                WHEN "0000101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010111111100010101011";
                WHEN "0000110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010111001010111111101";
                WHEN "0000111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010110010000110011001";
                WHEN "0001000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010101001101001001111";
                WHEN "0001001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010100000000111001010";
                WHEN "0001010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010010101011111100011";
                WHEN "0001011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100010001001101100111101";
                WHEN "0001100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100001111100110100001000";
                WHEN "0001101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100001101110110011000000";
                WHEN "0001110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100001011111101100000000";
                WHEN "0001111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100001001111011011111010";
                WHEN "0010000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100000111110001000100001";
                WHEN "0010001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100000101011101101000111";
                WHEN "0010010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100000011000001001101000";
                WHEN "0010011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010100000000011011110001010";
                WHEN "0010100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011111101101110001001011";
                WHEN "0010101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011111010110111010110011";
                WHEN "0010110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011110111111000000000111";
                WHEN "0010111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011110100101111001111001";
                WHEN "0011000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011110001011110100101010";
                WHEN "0011001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011101110000100111011000";
                WHEN "0011010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011101010100010010000010";
                WHEN "0011011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011100110110111100100001";
                WHEN "0011100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011100011000100001100010";
                WHEN "0011101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011011111001000000010001";
                WHEN "0011110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011011011000010111111111";
                WHEN "0011111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011010110110110001100100";
                WHEN "0100000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011010010100000001001001";
                WHEN "0100001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011001110000010001010010";
                WHEN "0100010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011001001011011101111011";
                WHEN "0100011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010011000100101100101000000";
                WHEN "0100100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010111111110101011011010";
                WHEN "0100101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010111010110101100000000";
                WHEN "0100110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010110101101101110011111";
                WHEN "0100111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010110000011101100011001";
                WHEN "0101000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010101011000101000101000";
                WHEN "0101001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010100101100100110000001";
                WHEN "0101010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010011111111011110010101";
                WHEN "0101011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010011010001011011000010";
                WHEN "0101100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010010100010010101100000";
                WHEN "0101101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010001110010001111001110";
                WHEN "0101110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010001000001000111101100";
                WHEN "0101111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010010000001111000011101111";
                WHEN "0110000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001111011011111111010010";
                WHEN "0110001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001110100111111111100000";
                WHEN "0110010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001101110010111110010100";
                WHEN "0110011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001100111101000010110110";
                WHEN "0110100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001100000110000111110110";
                WHEN "0110101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001011001110001110001011";
                WHEN "0110110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001010010101011011000001";
                WHEN "0110111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001001011011101010111110";
                WHEN "0111000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010001000100000111110010110";
                WHEN "0111001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000111100101010111101011";
                WHEN "0111010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000110101000110110010111";
                WHEN "0111011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000101101011011100001110";
                WHEN "0111100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000100101101000011000100";
                WHEN "0111101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000011101101110110110111";
                WHEN "0111110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000010101101101100110110";
                WHEN "0111111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000001101100110000001101";
                WHEN "1000000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "010000000101010110110111111";
                WHEN "1000001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111111101000000111100101";
                WHEN "1000010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111110100100100010101010";
                WHEN "1000011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111101100000000111001100";
                WHEN "1000100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111100011010110011100110";
                WHEN "1000101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111011010100101100010101";
                WHEN "1000110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111010001101110000000011";
                WHEN "1000111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001111001000101111110111111";
                WHEN "1001000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110111111101011000001001";
                WHEN "1001001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110110110100000001001010";
                WHEN "1001010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110101101001111000010101";
                WHEN "1001011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110100011110111010100011";
                WHEN "1001100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110011010011001111100000";
                WHEN "1001101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110010000110101101101000";
                WHEN "1001110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001110000111001011111000100";
                WHEN "1001111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101111101011100001001101";
                WHEN "1010000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101110011100110010001101";
                WHEN "1010001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101101001101010001111111";
                WHEN "1010010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101011111101000110011001";
                WHEN "1010011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101010101100010000101001";
                WHEN "1010100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101001011010101001100000";
                WHEN "1010101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001101000001000010111011111";
                WHEN "1010110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100110110101011010010000";
                WHEN "1010111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100101100001110010010111";
                WHEN "1011000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100100001101011101111001";
                WHEN "1011001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100010111000100001100110";
                WHEN "1011010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100001100010111010110000";
                WHEN "1011011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001100000001100101011110010";
                WHEN "1011100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001011110110101110100010000";
                WHEN "1011101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001011101011110010111000001";
                WHEN "1011110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001011100000110010001011100";
                WHEN "1011111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001011010101101100110110001";
                WHEN "1100000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001011001010100011010010100";
                WHEN "1100001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010111111010100100000000";
                WHEN "1100010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010110100000001100100001";
                WHEN "1100011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010101000101001111111111";
                WHEN "1100100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010011101001110001110100";
                WHEN "1100101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010010001101110000111011";
                WHEN "1100110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001010000110001010010000101";
                WHEN "1100111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001001111010100001101001011";
                WHEN "1101000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001001101110110101011110111";
                WHEN "1101001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001001100011000101100010110";
                WHEN "1101010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001001010111010001110000000";
                WHEN "1101011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001001001011011010000100110";
                WHEN "1101100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000111111011110100110110";
                WHEN "1101101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000110011011111100011011";
                WHEN "1101110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000100111011101101000000";
                WHEN "1101111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000011011010111011010111";
                WHEN "1110000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000001111001110100101111";
                WHEN "1110001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "001000000011000010101011011";
                WHEN "1110010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000111110110110011001011111";
                WHEN "1110011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000111101010100000111010110";
                WHEN "1110100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000111011110001011101111011";
                WHEN "1110101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000111010001110011111001001";
                WHEN "1110110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000111000101011001001110011";
                WHEN "1110111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000110111000111011110001110";
                WHEN "1111000" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000110101100011011100110000";
                WHEN "1111001" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000110011111111001010001010";
                WHEN "1111010" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000110010011010100100110001";
                WHEN "1111011" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000110000110101101011010111";
                WHEN "1111100" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000101111010000100010001101";
                WHEN "1111101" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000101101101011000110010100";
                WHEN "1111110" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000101100000101011100010000";
                WHEN "1111111" =>  memoryC4_uid275_sinPiZTableGenerator_q <= "000101010011111100010110100";
                WHEN OTHERS =>
                    memoryC4_uid275_sinPiZTableGenerator_q <= "010100011001101100110010001";
            END CASE;
        END IF;
    END PROCESS;


	--sumAHighB_uid281_sinPiZPolyEval(ADD,280)@33
    sumAHighB_uid281_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((27 downto 27 => memoryC4_uid275_sinPiZTableGenerator_q(26)) & memoryC4_uid275_sinPiZTableGenerator_q);
    sumAHighB_uid281_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((27 downto 18 => highBBits_uid280_sinPiZPolyEval_b(17)) & highBBits_uid280_sinPiZPolyEval_b);
            sumAHighB_uid281_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid281_sinPiZPolyEval_a) + SIGNED(sumAHighB_uid281_sinPiZPolyEval_b));
    sumAHighB_uid281_sinPiZPolyEval_q <= sumAHighB_uid281_sinPiZPolyEval_o(27 downto 0);


	--lowRangeB_uid279_sinPiZPolyEval(BITSELECT,278)@33
    lowRangeB_uid279_sinPiZPolyEval_in <= prodXYTruncFR_uid508_pT1_uid278_sinPiZPolyEval_b(0 downto 0);
    lowRangeB_uid279_sinPiZPolyEval_b <= lowRangeB_uid279_sinPiZPolyEval_in(0 downto 0);

	--s1_uid279_uid282_sinPiZPolyEval(BITJOIN,281)@33
    s1_uid279_uid282_sinPiZPolyEval_q <= sumAHighB_uid281_sinPiZPolyEval_q & lowRangeB_uid279_sinPiZPolyEval_b;

	--sSM0H_uid513_pT2_uid284_sinPiZPolyEval(BITSELECT,512)@33
    sSM0H_uid513_pT2_uid284_sinPiZPolyEval_in <= s1_uid279_uid282_sinPiZPolyEval_q(1 downto 0);
    sSM0H_uid513_pT2_uid284_sinPiZPolyEval_b <= sSM0H_uid513_pT2_uid284_sinPiZPolyEval_in(1 downto 0);

	--reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0(REG,956)@33
    reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_q <= sSM0H_uid513_pT2_uid284_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--sm0_uid515_pT2_uid284_sinPiZPolyEval(MULT,514)@34
    sm0_uid515_pT2_uid284_sinPiZPolyEval_pr <= UNSIGNED(sm0_uid515_pT2_uid284_sinPiZPolyEval_a) * UNSIGNED(sm0_uid515_pT2_uid284_sinPiZPolyEval_b);
    sm0_uid515_pT2_uid284_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid515_pT2_uid284_sinPiZPolyEval_a <= (others => '0');
            sm0_uid515_pT2_uid284_sinPiZPolyEval_b <= (others => '0');
            sm0_uid515_pT2_uid284_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            sm0_uid515_pT2_uid284_sinPiZPolyEval_a <= reg_sSM0H_uid513_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_q;
            sm0_uid515_pT2_uid284_sinPiZPolyEval_b <= reg_sSM0W_uid514_pT2_uid284_sinPiZPolyEval_0_to_sm0_uid515_pT2_uid284_sinPiZPolyEval_1_q;
            sm0_uid515_pT2_uid284_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid515_pT2_uid284_sinPiZPolyEval_pr);
        END IF;
    END PROCESS;
    sm0_uid515_pT2_uid284_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid515_pT2_uid284_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            sm0_uid515_pT2_uid284_sinPiZPolyEval_q <= sm0_uid515_pT2_uid284_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1(REG,958)@37
    reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1_q <= sm0_uid515_pT2_uid284_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval(BITSELECT,510)@33
    yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_in <= s1_uid279_uid282_sinPiZPolyEval_q;
    yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_b <= yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_in(28 downto 2);

	--reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1(REG,954)@33
    reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1_q <= yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0(REG,955)@33
    reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0_q <= yT2_uid283_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--topProd_uid512_pT2_uid284_sinPiZPolyEval(MULT,511)@34
    topProd_uid512_pT2_uid284_sinPiZPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid512_pT2_uid284_sinPiZPolyEval_a),28)) * SIGNED(topProd_uid512_pT2_uid284_sinPiZPolyEval_b);
    topProd_uid512_pT2_uid284_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid512_pT2_uid284_sinPiZPolyEval_a <= (others => '0');
            topProd_uid512_pT2_uid284_sinPiZPolyEval_b <= (others => '0');
            topProd_uid512_pT2_uid284_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid512_pT2_uid284_sinPiZPolyEval_a <= reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_0_q;
            topProd_uid512_pT2_uid284_sinPiZPolyEval_b <= reg_yTop27Bits_uid511_pT2_uid284_sinPiZPolyEval_0_to_topProd_uid512_pT2_uid284_sinPiZPolyEval_1_q;
            topProd_uid512_pT2_uid284_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid512_pT2_uid284_sinPiZPolyEval_pr,54));
        END IF;
    END PROCESS;
    topProd_uid512_pT2_uid284_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid512_pT2_uid284_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid512_pT2_uid284_sinPiZPolyEval_q <= topProd_uid512_pT2_uid284_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--highABits_uid517_pT2_uid284_sinPiZPolyEval(BITSELECT,516)@37
    highABits_uid517_pT2_uid284_sinPiZPolyEval_in <= topProd_uid512_pT2_uid284_sinPiZPolyEval_q;
    highABits_uid517_pT2_uid284_sinPiZPolyEval_b <= highABits_uid517_pT2_uid284_sinPiZPolyEval_in(53 downto 20);

	--reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0(REG,959)@37
    reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0_q <= highABits_uid517_pT2_uid284_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval(ADD,517)@38
    sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0_q(33)) & reg_highABits_uid517_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_0_q);
    sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_b <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000" & reg_sm0_uid515_pT2_uid284_sinPiZPolyEval_0_to_sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_1_q);
            sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_a) + SIGNED(sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_b));
    sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_q <= sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_o(34 downto 0);


	--lowRangeA_uid516_pT2_uid284_sinPiZPolyEval(BITSELECT,515)@37
    lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_in <= topProd_uid512_pT2_uid284_sinPiZPolyEval_q(19 downto 0);
    lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b <= lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_in(19 downto 0);

	--ld_lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b_to_add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_a(DELAY,1568)@37
    ld_lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b_to_add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 20, depth => 1 )
    PORT MAP ( xin => lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b, xout => ld_lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b_to_add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--add0_uid516_uid519_pT2_uid284_sinPiZPolyEval(BITJOIN,518)@38
    add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_q <= sumHighA_B_uid518_pT2_uid284_sinPiZPolyEval_q & ld_lowRangeA_uid516_pT2_uid284_sinPiZPolyEval_b_to_add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_a_q;

	--R_uid520_pT2_uid284_sinPiZPolyEval(BITSELECT,519)@38
    R_uid520_pT2_uid284_sinPiZPolyEval_in <= add0_uid516_uid519_pT2_uid284_sinPiZPolyEval_q(53 downto 0);
    R_uid520_pT2_uid284_sinPiZPolyEval_b <= R_uid520_pT2_uid284_sinPiZPolyEval_in(53 downto 23);

	--reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1(REG,960)@38
    reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1_q <= "0000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1_q <= R_uid520_pT2_uid284_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor(LOGICAL,2892)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_b <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_q <= not (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_a or ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_b);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_mem_top(CONSTANT,2888)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_mem_top_q <= "0110";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp(LOGICAL,2889)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_mem_top_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q);
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_q <= "1" when ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_a = ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_b else "0";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg(REG,2890)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena(REG,2893)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_nor_q = "1") THEN
                ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd(LOGICAL,2894)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_b <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_a and ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_b;

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt(COUNTER,2884)
    -- every=1, low=0, high=6, step=1, init=1
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i = 5 THEN
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_eq = '1') THEN
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i - 6;
                ELSE
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_i,3));


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg(REG,2885)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux(MUX,2886)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_s <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux: PROCESS (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_s, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q;
                  WHEN "1" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem(DUALMEM,2883)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_reset0 <= areset;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ia <= zAddr_uid61_fpSinPiTest_b;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_aa <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdreg_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ab <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_rdmux_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 7,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_iq,
        address_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_aa,
        data_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_ia
    );
        ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_iq(6 downto 0);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_outputreg(DELAY,2882)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_replace_mem_q, xout => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0(REG,950)@37
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--memoryC3_uid274_sinPiZTableGenerator(LOOKUP,273)@38
    memoryC3_uid274_sinPiZTableGenerator: PROCESS (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC3_uid274_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "111111111111111111111111110111011100";
                WHEN "0000001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000000010100011001101010000111010100";
                WHEN "0000010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000000101000110011001011011100011110";
                WHEN "0000011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000000111101001100011010110001101000";
                WHEN "0000100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000001010001100101001111000110000011";
                WHEN "0000101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000001100101111101011111100010011000";
                WHEN "0000110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000001111010010101000011000000000011";
                WHEN "0000111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000010001110101011110000100010001011";
                WHEN "0001000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000010100011000001011111010101110011";
                WHEN "0001001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000010110111010110000110001111011111";
                WHEN "0001010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000011001011101001011100010010111100";
                WHEN "0001011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000011011111111011011000110000001100";
                WHEN "0001100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000011110100001011110010100001111000";
                WHEN "0001101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000100001000011010100000110001000100";
                WHEN "0001110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000100011100100111011010011111100101";
                WHEN "0001111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000100110000110010010110111011000000";
                WHEN "0010000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000101000100111011001100111111100110";
                WHEN "0010001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000101011001000001110100000000001100";
                WHEN "0010010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000101101101000110000011000110101110";
                WHEN "0010011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000110000001000111110001011101011110";
                WHEN "0010100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000110010101000110110110000101111011";
                WHEN "0010101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000110101001000011001000011011101111";
                WHEN "0010110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000110111100111100011111100101011000";
                WHEN "0010111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000111010000110010110011000000010100";
                WHEN "0011000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000111100100100101111001100111010101";
                WHEN "0011001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "000111111000010101101010111110100001";
                WHEN "0011010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001000001100000001111110011100010010";
                WHEN "0011011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001000011111101010101011000111011001";
                WHEN "0011100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001000110011001111101000100010111101";
                WHEN "0011101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001001000110110000101110001011000000";
                WHEN "0011110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001001011010001101110011011101001001";
                WHEN "0011111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001001101101100110101111100110100010";
                WHEN "0100000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001010000000111011011010011110100111";
                WHEN "0100001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001010010100001011101011010010010111";
                WHEN "0100010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001010100111010111011001101111010011";
                WHEN "0100011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001010111010011110011101011111010001";
                WHEN "0100100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001011001101100000101110000010001100";
                WHEN "0100101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001011100000011110000011001100111111";
                WHEN "0100110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001011110011010110010100011101101101";
                WHEN "0100111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001100000110001001011001110001010100";
                WHEN "0101000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001100011000110111001010110101001000";
                WHEN "0101001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001100101011011111011111011000111000";
                WHEN "0101010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001100111110000010001111011111000110";
                WHEN "0101011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001101010000011111010010110001001101";
                WHEN "0101100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001101100010110110100001011000000101";
                WHEN "0101101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001101110101000111110011010001000101";
                WHEN "0101110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001110000111010011000000100001000100";
                WHEN "0101111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001110011001011000000001000010100110";
                WHEN "0110000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001110101011010110101101000110110000";
                WHEN "0110001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001110111101001110111100110000010100";
                WHEN "0110010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001111001111000000101000011000110101";
                WHEN "0110011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001111100000101011101000000100100101";
                WHEN "0110100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "001111110010001111110100010011010100";
                WHEN "0110101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010000000011101101000101011011101100";
                WHEN "0110110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010000010101000011010011101111100100";
                WHEN "0110111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010000100110010010010111110100110110";
                WHEN "0111000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010000110111011010001010001100111010";
                WHEN "0111001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010001001000011010100011011001000110";
                WHEN "0111010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010001011001010011011100000100011111";
                WHEN "0111011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010001101010000100101100111000100001";
                WHEN "0111100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010001111010101110001110110010110000";
                WHEN "0111101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010010001011001111111010001111111011";
                WHEN "0111110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010010011011101001101000011101101110";
                WHEN "0111111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010010101011111011010010000010100110";
                WHEN "1000000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010010111100000100110000010001110100";
                WHEN "1000001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010011001100000101111100000010100110";
                WHEN "1000010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010011011011111110101110011100010101";
                WHEN "1000011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010011101011101111000000101100011000";
                WHEN "1000100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010011111011010110101100000110100100";
                WHEN "1000101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010100001010110101101001110101111111";
                WHEN "1000110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010100011010001011110011010100111110";
                WHEN "1000111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010100101001011001000010000000111101";
                WHEN "1001000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010100111000011101001111011100000001";
                WHEN "1001001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010101000111011000010101000000100011";
                WHEN "1001010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010101010110001010001100011010000111";
                WHEN "1001011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010101100100110010101111011111010101";
                WHEN "1001100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010101110011010001110111110001011010";
                WHEN "1001101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010110000001100111011111011010101000";
                WHEN "1001110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010110001111110011100000000010101001";
                WHEN "1001111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010110011101110101110011101110011001";
                WHEN "1010000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010110101011101110010100100110010001";
                WHEN "1010001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010110111001011100111100110100001111";
                WHEN "1010010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010111000111000001100110011010010000";
                WHEN "1010011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010111010100011100001011101001011010";
                WHEN "1010100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010111100001101100100111000110110110";
                WHEN "1010101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010111101110110010110011000010100010";
                WHEN "1010110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "010111111011101110101001111110101001";
                WHEN "1010111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011000001000100000000110011111111010";
                WHEN "1011000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011000010101000111000011010101111110";
                WHEN "1011001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011000100001100011011011000111111010";
                WHEN "1011010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011000101101110101001000101111110000";
                WHEN "1011011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011000111001111100000111000011001101";
                WHEN "1011100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001000101111000010001000011010010";
                WHEN "1011101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001010001101001100001101101111001";
                WHEN "1011110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001011101001111110100010011001001";
                WHEN "1011111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001101000101011000011111011001010";
                WHEN "1100000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001110011111011001011110100010100";
                WHEN "1100001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011001111111000000000111100111001010";
                WHEN "1100010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010001001111001110010100010001011";
                WHEN "1100011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010010100101000001000010001111000";
                WHEN "1100100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010011111001011000100010111100011";
                WHEN "1100101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010101001100010100010100110000001";
                WHEN "1100110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010110011101110011110100110111111";
                WHEN "1100111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011010111101101110110100100110000011";
                WHEN "1101000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011000111100011100000001110111110";
                WHEN "1101001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011010001001100011101101010001101";
                WHEN "1101010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011011010101001101001000011011101";
                WHEN "1101011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011100011111010111110101011101010";
                WHEN "1101100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011101101000000011010110111100001";
                WHEN "1101101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011110101111001111001111111001011";
                WHEN "1101110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011011111110100111011000010111100101";
                WHEN "1101111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100000111001000110010111110110101";
                WHEN "1110000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100001111011110000110000110111010";
                WHEN "1110001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100010111100111001110101001100011";
                WHEN "1110010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100011111100100001001100110110010";
                WHEN "1110011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100100111010100110011101110010111";
                WHEN "1110100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100101110111001001010000111111100";
                WHEN "1110101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100110110010001001001111000000111";
                WHEN "1110110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011100111101011100110000010000001010";
                WHEN "1110111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101000100011011111010100101111000";
                WHEN "1111000" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101001011001110100110010010000000";
                WHEN "1111001" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101010001110100110000101101000010";
                WHEN "1111010" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101011000001110010111100001010000";
                WHEN "1111011" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101011110011011011000011101000000";
                WHEN "1111100" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101100100011011110001001011011010";
                WHEN "1111101" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101101010001111011111101010001000";
                WHEN "1111110" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101101111110110100001101111001111";
                WHEN "1111111" =>  memoryC3_uid274_sinPiZTableGenerator_q <= "011101110101010000110101100001000000";
                WHEN OTHERS =>
                    memoryC3_uid274_sinPiZTableGenerator_q <= "111111111111111111111111110111011100";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--rndBit_uid285_sinPiZPolyEval(CONSTANT,284)
    rndBit_uid285_sinPiZPolyEval_q <= "01";

	--cIncludingRoundingBit_uid286_sinPiZPolyEval(BITJOIN,285)@38
    cIncludingRoundingBit_uid286_sinPiZPolyEval_q <= memoryC3_uid274_sinPiZTableGenerator_q & rndBit_uid285_sinPiZPolyEval_q;

	--reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0(REG,961)@38
    reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0_q <= "00000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0_q <= cIncludingRoundingBit_uid286_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ts2_uid287_sinPiZPolyEval(ADD,286)@39
    ts2_uid287_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((38 downto 38 => reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0_q(37)) & reg_cIncludingRoundingBit_uid286_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_0_q);
    ts2_uid287_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((38 downto 31 => reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1_q(30)) & reg_R_uid520_pT2_uid284_sinPiZPolyEval_0_to_ts2_uid287_sinPiZPolyEval_1_q);
            ts2_uid287_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid287_sinPiZPolyEval_a) + SIGNED(ts2_uid287_sinPiZPolyEval_b));
    ts2_uid287_sinPiZPolyEval_q <= ts2_uid287_sinPiZPolyEval_o(38 downto 0);


	--s2_uid288_sinPiZPolyEval(BITSELECT,287)@39
    s2_uid288_sinPiZPolyEval_in <= ts2_uid287_sinPiZPolyEval_q;
    s2_uid288_sinPiZPolyEval_b <= s2_uid288_sinPiZPolyEval_in(38 downto 1);

	--yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval(BITSELECT,526)@39
    yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_in <= s2_uid288_sinPiZPolyEval_b;
    yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_b <= yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_in(37 downto 20);

	--reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9(REG,962)@39
    reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9_q <= yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem(DUALMEM,2692)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_reset0 <= areset;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ia <= zPPolyEval_uid62_fpSinPiTest_b;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_aa <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ab <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 48,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 48,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_iq,
        address_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_aa,
        data_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_ia
    );
        ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_iq(47 downto 0);

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_outputreg(DELAY,2691)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_outputreg : dspba_delay
    GENERIC MAP ( width => 48, depth => 1 )
    PORT MAP ( xin => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_replace_mem_q, xout => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_outputreg_q, clk => clk, aclr => areset );

	--yT3_uid289_sinPiZPolyEval(BITSELECT,288)@39
    yT3_uid289_sinPiZPolyEval_in <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT3_uid289_sinPiZPolyEval_a_outputreg_q;
    yT3_uid289_sinPiZPolyEval_b <= yT3_uid289_sinPiZPolyEval_in(47 downto 12);

	--xBottomBits_uid526_pT3_uid290_sinPiZPolyEval(BITSELECT,525)@39
    xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_in <= yT3_uid289_sinPiZPolyEval_b(8 downto 0);
    xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_b <= xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_in(8 downto 0);

	--pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval(BITJOIN,528)@39
    pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_q <= xBottomBits_uid526_pT3_uid290_sinPiZPolyEval_b & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7(REG,964)@39
    reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7_q <= "00000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7_q <= pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--yBottomBits_uid525_pT3_uid290_sinPiZPolyEval(BITSELECT,524)@39
    yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_in <= s2_uid288_sinPiZPolyEval_b(10 downto 0);
    yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_b <= yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_in(10 downto 0);

	--spad_yBottomBits_uid525_uid528_pT3_uid290_sinPiZPolyEval(BITJOIN,527)@39
    spad_yBottomBits_uid525_uid528_pT3_uid290_sinPiZPolyEval_q <= GND_q & yBottomBits_uid525_pT3_uid290_sinPiZPolyEval_b;

	--pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval(BITJOIN,529)@39
    pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_q <= spad_yBottomBits_uid525_uid528_pT3_uid290_sinPiZPolyEval_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6(REG,963)@39
    reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6_q <= pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval(BITSELECT,523)@39
    xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_in <= yT3_uid289_sinPiZPolyEval_b;
    xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_b <= xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_in(35 downto 18);

	--reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4(REG,965)@39
    reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4_q <= xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma(CHAINMULTADD,811)@40
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p(0) <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a(0) * multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c(0);
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p(1) <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a(1) * multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c(1);
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_p(1),38);
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_x(0) <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_w(0);
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_y(0) <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_x(0);
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop18Bits_uid524_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_4_q),19));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid526_uid529_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_7_q),19));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid525_uid530_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_6_q),18));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop18Bits_uid527_pT3_uid290_sinPiZPolyEval_0_to_multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_9_q),18));
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s(0) <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_y(0);
        END IF;
    END PROCESS;
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s(0),37));
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_q <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval(BITSELECT,531)@43
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_in <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_cma_q;
    multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_b <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_in(36 downto 6);

	--highBBits_uid534_pT3_uid290_sinPiZPolyEval(BITSELECT,533)@43
    highBBits_uid534_pT3_uid290_sinPiZPolyEval_in <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_b;
    highBBits_uid534_pT3_uid290_sinPiZPolyEval_b <= highBBits_uid534_pT3_uid290_sinPiZPolyEval_in(30 downto 2);

	--reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1(REG,968)@43
    reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1_q <= "00000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1_q <= highBBits_uid534_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval(BITSELECT,521)@39
    yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_in <= s2_uid288_sinPiZPolyEval_b;
    yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_b <= yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_in(37 downto 11);

	--reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1(REG,966)@39
    reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1_q <= yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval(BITSELECT,520)@39
    xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_in <= yT3_uid289_sinPiZPolyEval_b;
    xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_b <= xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_in(35 downto 9);

	--reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0(REG,967)@39
    reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_q <= xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--topProd_uid523_pT3_uid290_sinPiZPolyEval(MULT,522)@40
    topProd_uid523_pT3_uid290_sinPiZPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid523_pT3_uid290_sinPiZPolyEval_a),28)) * SIGNED(topProd_uid523_pT3_uid290_sinPiZPolyEval_b);
    topProd_uid523_pT3_uid290_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid523_pT3_uid290_sinPiZPolyEval_a <= (others => '0');
            topProd_uid523_pT3_uid290_sinPiZPolyEval_b <= (others => '0');
            topProd_uid523_pT3_uid290_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid523_pT3_uid290_sinPiZPolyEval_a <= reg_xTop27Bits_uid521_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_q;
            topProd_uid523_pT3_uid290_sinPiZPolyEval_b <= reg_yTop27Bits_uid522_pT3_uid290_sinPiZPolyEval_0_to_topProd_uid523_pT3_uid290_sinPiZPolyEval_1_q;
            topProd_uid523_pT3_uid290_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid523_pT3_uid290_sinPiZPolyEval_pr,54));
        END IF;
    END PROCESS;
    topProd_uid523_pT3_uid290_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid523_pT3_uid290_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid523_pT3_uid290_sinPiZPolyEval_q <= topProd_uid523_pT3_uid290_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0(REG,969)@43
    reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0_q <= topProd_uid523_pT3_uid290_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--sumAHighB_uid535_pT3_uid290_sinPiZPolyEval(ADD,534)@44
    sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0_q(53)) & reg_topProd_uid523_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_0_q);
    sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1_q(28)) & reg_highBBits_uid534_pT3_uid290_sinPiZPolyEval_0_to_sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_1_q);
            sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_a) + SIGNED(sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_b));
    sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_q <= sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_o(54 downto 0);


	--lowRangeB_uid533_pT3_uid290_sinPiZPolyEval(BITSELECT,532)@43
    lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_in <= multSumOfTwo18_uid528_pT3_uid290_sinPiZPolyEval_b(1 downto 0);
    lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b <= lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_in(1 downto 0);

	--ld_lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b_to_add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_a(DELAY,1587)@43
    ld_lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b_to_add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b, xout => ld_lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b_to_add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--add0_uid533_uid536_pT3_uid290_sinPiZPolyEval(BITJOIN,535)@44
    add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_q <= sumAHighB_uid535_pT3_uid290_sinPiZPolyEval_q & ld_lowRangeB_uid533_pT3_uid290_sinPiZPolyEval_b_to_add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_a_q;

	--R_uid537_pT3_uid290_sinPiZPolyEval(BITSELECT,536)@44
    R_uid537_pT3_uid290_sinPiZPolyEval_in <= add0_uid533_uid536_pT3_uid290_sinPiZPolyEval_q(55 downto 0);
    R_uid537_pT3_uid290_sinPiZPolyEval_b <= R_uid537_pT3_uid290_sinPiZPolyEval_in(55 downto 18);

	--reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1(REG,970)@44
    reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1_q <= "00000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1_q <= R_uid537_pT3_uid290_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor(LOGICAL,2879)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_b <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_q <= not (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_a or ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_b);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_mem_top(CONSTANT,2875)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_mem_top_q <= "01100";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp(LOGICAL,2876)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_mem_top_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q);
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_q <= "1" when ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_a = ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_b else "0";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg(REG,2877)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena(REG,2880)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_nor_q = "1") THEN
                ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd(LOGICAL,2881)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_b <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_a and ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_b;

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt(COUNTER,2871)
    -- every=1, low=0, high=12, step=1, init=1
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i = 11 THEN
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_eq = '1') THEN
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i - 12;
                ELSE
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_i,4));


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg(REG,2872)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux(MUX,2873)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_s <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux: PROCESS (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_s, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q;
                  WHEN "1" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem(DUALMEM,2870)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_reset0 <= areset;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ia <= zAddr_uid61_fpSinPiTest_b;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_aa <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdreg_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ab <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_rdmux_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_iq,
        address_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_aa,
        data_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_ia
    );
        ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_iq(6 downto 0);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_outputreg(DELAY,2869)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_replace_mem_q, xout => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0(REG,949)@43
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--memoryC2_uid273_sinPiZTableGenerator(LOOKUP,272)@44
    memoryC2_uid273_sinPiZTableGenerator: PROCESS (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC2_uid273_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101010100010000110001100111011011010101";
                WHEN "0000001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101010100100000000100110111101100111000";
                WHEN "0000010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101010101001101111110100001110000100101";
                WHEN "0000011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101010110011010011110010001011001011101";
                WHEN "0000100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101011000000101100011100100111010100101";
                WHEN "0000101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101011010001111001101101101000110110001";
                WHEN "0000110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101011100110111011011101101010110011000";
                WHEN "0000111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101011111111110001100011011100001110000";
                WHEN "0001000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101100011100011011110100000000001110100";
                WHEN "0001001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101100111100111010000010101111000111101";
                WHEN "0001010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101101100001001100000001010101010101100";
                WHEN "0001011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101110001001010001011111110011100101011";
                WHEN "0001100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101110110101001010001100011111111111001";
                WHEN "0001101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101101111100100110101110100000101001100001";
                WHEN "0001110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110000011000010100000001100011000100110";
                WHEN "0001111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110001001111100100011110001110011100010";
                WHEN "0010000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110010001010100110110001110001111101100";
                WHEN "0010001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110011001001011010100010001101010000100";
                WHEN "0010010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110100001011111111010011110101111111100";
                WHEN "0010011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110101010010010100101001010111110100001";
                WHEN "0010100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110110011100011010000011110100101111111";
                WHEN "0010101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101110111101010001111000010100100101001100";
                WHEN "0010110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101111000111011110011000011010110100010110";
                WHEN "0010111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101111010010001000101100010001111110111001";
                WHEN "0011000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101111011101010000101111001101110000110110";
                WHEN "0011001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101111101000110110011100010100101001111100";
                WHEN "0011010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10101111110100111001101110100000001010101001";
                WHEN "0011011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110000000001011010100000011100111000000010";
                WHEN "0011100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110000001110011000101100101010010100010001";
                WHEN "0011101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110000011011110100001101011011001001001000";
                WHEN "0011110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110000101001101100111100110101001000110101";
                WHEN "0011111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110000111000000010110100110001010100101001";
                WHEN "0100000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110001000110110101101110111011110011011100";
                WHEN "0100001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110001010110000101100100110100000110111010";
                WHEN "0100010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110001100101110010001111101100111110000111";
                WHEN "0100011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110001110101111011101000101100100001010100";
                WHEN "0100100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110010000110100001101000101100010101110110";
                WHEN "0100101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110010010111100100001000011001011011011110";
                WHEN "0100110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110010101001000011000000010100011001000110";
                WHEN "0100111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110010111010111110001000110001010100101001";
                WHEN "0101000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110011001101010101011001111000000000110110";
                WHEN "0101001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110011100000001000101011100011111101010011";
                WHEN "0101010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110011110011010111110101100100010111000110";
                WHEN "0101011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110100000111000010101111011100010101001011";
                WHEN "0101100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110100011011001001010000100010110001100101";
                WHEN "0101101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110100101111101011010000000010100101110110";
                WHEN "0101110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110101000100101000100100111010101011010100";
                WHEN "0101111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110101011010000001000101111110000100000101";
                WHEN "0110000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110101101111110100101001110011110111010100";
                WHEN "0110001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110110000110000011000110110111011101111010";
                WHEN "0110010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110110011100101100010011011000011111111000";
                WHEN "0110011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110110110011110000000101011011000001100100";
                WHEN "0110100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110111001011001110010010110111011110010111";
                WHEN "0110101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110111100011000110110001011010110101011011";
                WHEN "0110110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10110111111011011001010110100110101101100011";
                WHEN "0110111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111000010100000101110111110001010100111111";
                WHEN "0111000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111000101101001100001010000101101011111100";
                WHEN "0111001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111001000110101100000010100011101000011100";
                WHEN "0111010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111001100000100101010101111111111001101101";
                WHEN "0111011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111001111010110111111001000100010000000100";
                WHEN "0111100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111010010101100011100000001111011101011011";
                WHEN "0111101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111010110000100111111111110101100110100011";
                WHEN "0111110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111011001100000101001011111111110110110000";
                WHEN "0111111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111011100111111010111000101100111000101010";
                WHEN "1000000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111100000100001000111001110000101001111110";
                WHEN "1000001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111100100000101111000010110100110000111010";
                WHEN "1000010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111100111101101101000111011000011000010101";
                WHEN "1000011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111101011011000010111010110000011000100001";
                WHEN "1000100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111101111000110000010000000111011100011110";
                WHEN "1000101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111110010110110100111010011110001011110111";
                WHEN "1000110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111110110101010000101100101011001011111101";
                WHEN "1000111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111111010100000011011001011011000111111100";
                WHEN "1001000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "10111111110011001100110011010000110111111010";
                WHEN "1001001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000000010010101100101100100101101001001110";
                WHEN "1001010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000000110010100010110111101001000000010010";
                WHEN "1001011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000001010010101111000110100000111111001001";
                WHEN "1001100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000001110011010001001011001010010101000111";
                WHEN "1001101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000010010100001000110111011000010110010110";
                WHEN "1001110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000010110101010101111100110101010011100110";
                WHEN "1001111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000011010110111000001101000010010011010101";
                WHEN "1010000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000011111000101111011001010111011110000000";
                WHEN "1010001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000100011010111011010011000100000101011110";
                WHEN "1010010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000100111101011011101011001110101110011010";
                WHEN "1010011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000101100000010000010010110101010001111000";
                WHEN "1010100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000110000011011000111010101101000100000100";
                WHEN "1010101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000110100110110101010011100011000011110110";
                WHEN "1010110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000111001010100101001101111011111001110111";
                WHEN "1010111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11000111101110101000011010010100000011010101";
                WHEN "1011000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001000010010111110101000111111110111010011";
                WHEN "1011001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001000110111100111101010001011110010101001";
                WHEN "1011010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001001011100100011001101111100011001101110";
                WHEN "1011011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001010000001110001000100001110100100101101";
                WHEN "1011100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001010100111010000111100110111100011110010";
                WHEN "1011101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001011001101000010100111100101001010100110";
                WHEN "1011110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001011110011000101110011111101110010011010";
                WHEN "1011111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001100011001011010010001100000101000011110";
                WHEN "1100000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001100111111111111101111100101110010001011";
                WHEN "1100001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001101100110110101111101011110010001001110";
                WHEN "1100010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001110001101111100101010010100010110001101";
                WHEN "1100011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001110110101010011100101001011011100110101";
                WHEN "1100100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11001111011100111010011101000000011101011000";
                WHEN "1100101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010000000100110001000000101001101101010111";
                WHEN "1100110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010000101100110110111110110111001110110110";
                WHEN "1100111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010001010101001100000110010010101101111101";
                WHEN "1101000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010001111101110000000101011111111000100011";
                WHEN "1101001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010010100110100010101010111100011000101110";
                WHEN "1101010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010011001111100011100101000000000010110010";
                WHEN "1101011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010011111000110010100001111100111101000110";
                WHEN "1101100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010100100010001111001111111111101000110111";
                WHEN "1101101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010101001011111001011101001111001010101101";
                WHEN "1101110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010101110101110000110111101101010100101111";
                WHEN "1101111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010110011111110101001101010110100100110011";
                WHEN "1110000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010111001010000110001100000010100000010000";
                WHEN "1110001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11010111110100100011100001100011101001111101";
                WHEN "1110010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011000011111001100111011100111110010001111";
                WHEN "1110011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011001001010000010000111111000000100110001";
                WHEN "1110100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011001110101000010110011111001000111100001";
                WHEN "1110101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011010100000001110101101001011001010101001";
                WHEN "1110110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011011001011100101100001001010001101000001";
                WHEN "1110111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011011110111000110111101001110000110100101";
                WHEN "1111000" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011100100010110010101110101010110010011100";
                WHEN "1111001" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011101001110101000100010110000010111001110";
                WHEN "1111010" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011101111010101000000110101011001100101110";
                WHEN "1111011" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011110100110110001000111100100000111110101";
                WHEN "1111100" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011111010011000011010010100000100100011000";
                WHEN "1111101" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11011111111111011110010100100010101010000111";
                WHEN "1111110" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11100000101100000001111010101001011010100111";
                WHEN "1111111" =>  memoryC2_uid273_sinPiZTableGenerator_q <= "11100001011000101101110001110000110101101010";
                WHEN OTHERS =>
                    memoryC2_uid273_sinPiZTableGenerator_q <= "10101101010100010000110001100111011011010101";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid292_sinPiZPolyEval(BITJOIN,291)@44
    cIncludingRoundingBit_uid292_sinPiZPolyEval_q <= memoryC2_uid273_sinPiZTableGenerator_q & rndBit_uid285_sinPiZPolyEval_q;

	--reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0(REG,971)@44
    reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0_q <= "0000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0_q <= cIncludingRoundingBit_uid292_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ts3_uid293_sinPiZPolyEval(ADD,292)@45
    ts3_uid293_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((46 downto 46 => reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0_q(45)) & reg_cIncludingRoundingBit_uid292_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_0_q);
    ts3_uid293_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((46 downto 38 => reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1_q(37)) & reg_R_uid537_pT3_uid290_sinPiZPolyEval_0_to_ts3_uid293_sinPiZPolyEval_1_q);
            ts3_uid293_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid293_sinPiZPolyEval_a) + SIGNED(ts3_uid293_sinPiZPolyEval_b));
    ts3_uid293_sinPiZPolyEval_q <= ts3_uid293_sinPiZPolyEval_o(46 downto 0);


	--s3_uid294_sinPiZPolyEval(BITSELECT,293)@45
    s3_uid294_sinPiZPolyEval_in <= ts3_uid293_sinPiZPolyEval_q;
    s3_uid294_sinPiZPolyEval_b <= s3_uid294_sinPiZPolyEval_in(46 downto 1);

	--yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval(BITSELECT,538)@45
    yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_in <= s3_uid294_sinPiZPolyEval_b;
    yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_b <= yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_in(45 downto 19);

	--reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9(REG,972)@45
    reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9_q <= yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor(LOGICAL,2714)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_b <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_q <= not (ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_a or ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_b);

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_mem_top(CONSTANT,2710)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_mem_top_q <= "01101";

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp(LOGICAL,2711)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_a <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_mem_top_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q);
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_q <= "1" when ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_a = ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_b else "0";

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg(REG,2712)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena(REG,2715)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_nor_q = "1") THEN
                ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd(LOGICAL,2716)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_a <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_sticky_ena_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_b <= VCC_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_a and ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_b;

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt(COUNTER,2706)
    -- every=1, low=0, high=13, step=1, init=1
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i = 12 THEN
                  ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_eq = '1') THEN
                    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i - 13;
                ELSE
                    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_i,4));


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg(REG,2707)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux(MUX,2708)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_s <= VCC_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux: PROCESS (ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_s, ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q, ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem(DUALMEM,2705)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_reset0 <= areset;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ia <= zPPolyEval_uid62_fpSinPiTest_b;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_aa <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdreg_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ab <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_rdmux_q;
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 48,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 48,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_iq,
        address_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_aa,
        data_a => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_ia
    );
        ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_q <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_iq(47 downto 0);

	--ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_outputreg(DELAY,2704)
    ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_outputreg : dspba_delay
    GENERIC MAP ( width => 48, depth => 1 )
    PORT MAP ( xin => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_replace_mem_q, xout => ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_outputreg_q, clk => clk, aclr => areset );

	--yT4_uid295_sinPiZPolyEval(BITSELECT,294)@45
    yT4_uid295_sinPiZPolyEval_in <= ld_zPPolyEval_uid62_fpSinPiTest_b_to_yT4_uid295_sinPiZPolyEval_a_outputreg_q;
    yT4_uid295_sinPiZPolyEval_b <= yT4_uid295_sinPiZPolyEval_in(47 downto 4);

	--xBottomBits_uid542_pT4_uid296_sinPiZPolyEval(BITSELECT,541)@45
    xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_in <= yT4_uid295_sinPiZPolyEval_b(16 downto 0);
    xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_b <= xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_in(16 downto 0);

	--pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval(BITJOIN,543)@45
    pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_q <= xBottomBits_uid542_pT4_uid296_sinPiZPolyEval_b & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7(REG,974)@45
    reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7_q <= pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--yBottomBits_uid541_pT4_uid296_sinPiZPolyEval(BITSELECT,540)@45
    yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_in <= s3_uid294_sinPiZPolyEval_b(18 downto 0);
    yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b <= yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_in(18 downto 0);

	--ld_yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_a(DELAY,1596)@45
    ld_yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 19, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b, xout => ld_yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval(BITJOIN,542)@46
    spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_q <= GND_q & ld_yBottomBits_uid541_pT4_uid296_sinPiZPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_a_q;

	--pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval(BITJOIN,544)@46
    pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_q <= spad_yBottomBits_uid541_uid543_pT4_uid296_sinPiZPolyEval_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6(REG,973)@46
    reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6_q <= pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ld_yT4_uid295_sinPiZPolyEval_b_to_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_a(DELAY,1590)@45
    ld_yT4_uid295_sinPiZPolyEval_b_to_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 44, depth => 1 )
    PORT MAP ( xin => yT4_uid295_sinPiZPolyEval_b, xout => ld_yT4_uid295_sinPiZPolyEval_b_to_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval(BITSELECT,537)@46
    xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_in <= ld_yT4_uid295_sinPiZPolyEval_b_to_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_a_q;
    xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_b <= xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_in(43 downto 17);

	--reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4(REG,975)@46
    reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4_q <= xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma(CHAINMULTADD,812)@47
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p(0) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a(0) * multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c(0);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p(1) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a(1) * multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c(1);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p(0),56);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_p(1),56);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x(0) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w(0);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x(1) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_w(1);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y(0) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s(1) + multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x(0);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y(1) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_x(1);
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_4_q),28));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid542_uid544_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_7_q),28));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid541_uid545_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_6_q),27));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_9_q),27));
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s(0) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y(0);
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s(1) <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_y(1);
        END IF;
    END PROCESS;
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s(0),55));
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_q <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval(BITSELECT,546)@50
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_in <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_cma_q;
    multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_b <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_in(54 downto 7);

	--highBBits_uid549_pT4_uid296_sinPiZPolyEval(BITSELECT,548)@50
    highBBits_uid549_pT4_uid296_sinPiZPolyEval_in <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_b;
    highBBits_uid549_pT4_uid296_sinPiZPolyEval_b <= highBBits_uid549_pT4_uid296_sinPiZPolyEval_in(47 downto 19);

	--reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1(REG,978)@50
    reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1_q <= "00000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1_q <= highBBits_uid549_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1(REG,976)@45
    reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q <= yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_b(DELAY,1593)@46
    ld_reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q, xout => ld_reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_b_q, clk => clk, aclr => areset );

	--reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0(REG,977)@46
    reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_q <= xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--topProd_uid540_pT4_uid296_sinPiZPolyEval(MULT,539)@47
    topProd_uid540_pT4_uid296_sinPiZPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid540_pT4_uid296_sinPiZPolyEval_a),28)) * SIGNED(topProd_uid540_pT4_uid296_sinPiZPolyEval_b);
    topProd_uid540_pT4_uid296_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid540_pT4_uid296_sinPiZPolyEval_a <= (others => '0');
            topProd_uid540_pT4_uid296_sinPiZPolyEval_b <= (others => '0');
            topProd_uid540_pT4_uid296_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid540_pT4_uid296_sinPiZPolyEval_a <= reg_xTop27Bits_uid538_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_q;
            topProd_uid540_pT4_uid296_sinPiZPolyEval_b <= ld_reg_yTop27Bits_uid539_pT4_uid296_sinPiZPolyEval_0_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_1_q_to_topProd_uid540_pT4_uid296_sinPiZPolyEval_b_q;
            topProd_uid540_pT4_uid296_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid540_pT4_uid296_sinPiZPolyEval_pr,54));
        END IF;
    END PROCESS;
    topProd_uid540_pT4_uid296_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid540_pT4_uid296_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid540_pT4_uid296_sinPiZPolyEval_q <= topProd_uid540_pT4_uid296_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0(REG,979)@50
    reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0_q <= topProd_uid540_pT4_uid296_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--sumAHighB_uid550_pT4_uid296_sinPiZPolyEval(ADD,549)@51
    sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0_q(53)) & reg_topProd_uid540_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_0_q);
    sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1_q(28)) & reg_highBBits_uid549_pT4_uid296_sinPiZPolyEval_0_to_sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_1_q);
            sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_a) + SIGNED(sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_b));
    sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_q <= sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_o(54 downto 0);


	--lowRangeB_uid548_pT4_uid296_sinPiZPolyEval(BITSELECT,547)@50
    lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_in <= multSumOfTwo27_uid543_pT4_uid296_sinPiZPolyEval_b(18 downto 0);
    lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b <= lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_in(18 downto 0);

	--ld_lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b_to_add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_a(DELAY,1604)@50
    ld_lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b_to_add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 19, depth => 1 )
    PORT MAP ( xin => lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b, xout => ld_lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b_to_add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--add0_uid548_uid551_pT4_uid296_sinPiZPolyEval(BITJOIN,550)@51
    add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_q <= sumAHighB_uid550_pT4_uid296_sinPiZPolyEval_q & ld_lowRangeB_uid548_pT4_uid296_sinPiZPolyEval_b_to_add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_a_q;

	--R_uid552_pT4_uid296_sinPiZPolyEval(BITSELECT,551)@51
    R_uid552_pT4_uid296_sinPiZPolyEval_in <= add0_uid548_uid551_pT4_uid296_sinPiZPolyEval_q(72 downto 0);
    R_uid552_pT4_uid296_sinPiZPolyEval_b <= R_uid552_pT4_uid296_sinPiZPolyEval_in(72 downto 26);

	--reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1(REG,980)@51
    reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1_q <= "00000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1_q <= R_uid552_pT4_uid296_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem(DUALMEM,2857)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_reset0 <= areset;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ia <= zAddr_uid61_fpSinPiTest_b;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalExpRROr1O2Pi_uid157_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_iq,
        address_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_aa,
        data_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_ia
    );
        ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_iq(6 downto 0);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_outputreg(DELAY,2856)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_replace_mem_q, xout => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0(REG,948)@50
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--memoryC1_uid272_sinPiZTableGenerator(LOOKUP,271)@51
    memoryC1_uid272_sinPiZTableGenerator: PROCESS (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC1_uid272_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111111111111111111111111111111111111111111111111001";
                WHEN "0000001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111111101011010101000101011110000000100011110110011";
                WHEN "0000010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111111010110101010010010100101101000101100011001111";
                WHEN "0000011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111111000001111111101111000000011100100110100100001";
                WHEN "0000100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111110101101010101100010010111111001101111110110100";
                WHEN "0000101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111110011000101011110100010101010011011110101111011";
                WHEN "0000110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111110000100000010101100100001101111101010111101110";
                WHEN "0000111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111101101111011010010010100110000011010110001100001";
                WHEN "0001000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111101011010110010101110001010101111010100101010001";
                WHEN "0001001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111101000110001100000110110111111100110101110011010";
                WHEN "0001010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111100110001100110100100010101011010001101011011001";
                WHEN "0001011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111100011101000010001110001010010111011100111001110";
                WHEN "0001100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111100001000011111001011111101100010111100011000101";
                WHEN "0001101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111011110011111101100101010101000110000100101001011";
                WHEN "0001110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111011011111011101100001110110100001111000111011110";
                WHEN "0001111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111011001010111111001001000110101011110001010001110";
                WHEN "0010000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111010110110100010100010101001101010000100111011100";
                WHEN "0010001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111010100010000111110110000010110000110101011110101";
                WHEN "0010010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111010001101101111001010110100011110011001111111000";
                WHEN "0010011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111001111001011000101000100000011000001010101110100";
                WHEN "0010100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111001100101000100010110100111000111001101010100010";
                WHEN "0010101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111001010000110010011100101000010101000001011000011";
                WHEN "0010110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111000111100100011000010000010101000001101011101100";
                WHEN "0010111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111000101000010110001110010011100001001100101101111";
                WHEN "0011000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111000010100001100001000110111010110111100110010111";
                WHEN "0011001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "111000000000000100111001001001010011101100110000110";
                WHEN "0011010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110111101100000000100110100011010001101100000110111";
                WHEN "0011011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110111010111111111011000011101110111111010011111110";
                WHEN "0011100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110111000100000001010110010000010110111000011011111";
                WHEN "0011101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110110110000000110100111010000100101011000001011000";
                WHEN "0011110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110110011100001111010010110010111101001111011111010";
                WHEN "0011111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110110001000011011100000001010011000001010000100100";
                WHEN "0100000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110101110100101011010110101000001100011100111100000";
                WHEN "0100001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110101100000111110111101011100001001111001111101011";
                WHEN "0100010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110101001101010110011011110100010110100100111010000";
                WHEN "0100011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110100111001110001111000111101001011101000101101110";
                WHEN "0100100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110100100110010001011100000001010010001101110001111";
                WHEN "0100101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110100010010110101001100001001100000010001001100100";
                WHEN "0100110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110011111111011101010000011100110101011100100011010";
                WHEN "0100111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110011101100001001110000000000010111111111000011111";
                WHEN "0101000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110011011000111010110001110111010001100111001000000";
                WHEN "0101001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110011000101110000011101000010101100011101000111110";
                WHEN "0101010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110010110010101010111000100001101111111111001000110";
                WHEN "0101011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110010011111101010001011010001011101111101011101011";
                WHEN "0101100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110010001100101110011100001100101111011000011011010";
                WHEN "0101101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110001111001110111110010001100010001011110111100001";
                WHEN "0101110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110001100111000110010100000110100010101110010001000";
                WHEN "0101111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110001010100011010001000101111101111110010101100110";
                WHEN "0110000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110001000001110011010110111001110000101001101000111";
                WHEN "0110001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110000101111010010000101010100000101100100011001001";
                WHEN "0110010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110000011100110110011010101011110100001100011100001";
                WHEN "0110011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "110000001010100000011101101011100100101000100010110";
                WHEN "0110100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101111111000010000010100111011011110100011011010101";
                WHEN "0110101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101111100110000110000111000001000110010011001101010";
                WHEN "0110110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101111010100000001111010011111011010000010011001110";
                WHEN "0110111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101111000010000011110101110110101110111010000011101";
                WHEN "0111000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101110110000001011111111100100101110001101000011100";
                WHEN "0111001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101110011110011010011110000100010010100100110100010";
                WHEN "0111010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101110001100101111010111101101100101001111010011100";
                WHEN "0111011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101101111011001010110010110101111011001110010001000";
                WHEN "0111100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101101101001101100110101101111110010100111111111010";
                WHEN "0111101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101101011000010101100110101010101111111001000011000";
                WHEN "0111110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101101000111000101001011110011011011001000000110011";
                WHEN "0111111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101100110101111011101011010011011101011010010001010";
                WHEN "1000000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101100100100111001001011010001011110001001110001010";
                WHEN "1000001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101100010011111101110001110001000000011101001111000";
                WHEN "1000010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101100000011001001100100110010100000100001000101100";
                WHEN "1000011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101011110010011100101010010011010001000010000101010";
                WHEN "1000100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101011100001110111001000001101011000101001011110110";
                WHEN "1000101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101011010001011001000100010111101111011010100110000";
                WHEN "1000110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101011000001000010100100100101111100010010000110100";
                WHEN "1000111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101010110000110011101110101000010010100110110001101";
                WHEN "1001000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101010100000101100101000001011101111101011110001011";
                WHEN "1001001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101010010000101101010110111001111000010100100010010";
                WHEN "1001010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101010000000110110000000011000110110011010011011101";
                WHEN "1001011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101001110001000110101010001011010110100011111100111";
                WHEN "1001100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101001100001011111011001110000100101101101010010011";
                WHEN "1001101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101001010010000000010100100100001110110011001100110";
                WHEN "1001110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101001000010101001011111111110011000011110110011010";
                WHEN "1001111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101000110011011011000001010011100010110011101110111";
                WHEN "1010000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101000100100010100111101110100100100111111101001010";
                WHEN "1010001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101000010101010111011010101110101011001011100000110";
                WHEN "1010010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "101000000110100010011101001011010100001110101001110";
                WHEN "1010011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100111110111110110001010010000001111100011101101010";
                WHEN "1010100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100111101001010010100110111111011010111111010000101";
                WHEN "1010101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100111011010110111111000010111000000101000000101110";
                WHEN "1010110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100111001100100110000011010001010100110001100101100";
                WHEN "1010111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100110111110011101001100100100110011110111101110111";
                WHEN "1011000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100110110000011101011001000100000000011101000100111";
                WHEN "1011001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100110100010100110101101011101100001001010011000101";
                WHEN "1011010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100110010100111001001110011011111110110000011010110";
                WHEN "1011011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100110000111010101000000100110000010001011010110101";
                WHEN "1011100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100101111001111010001000011110010010101000010011000";
                WHEN "1011101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100101101100101000101010100011010011101100100001100";
                WHEN "1011110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100101011111100000101011001111100011011110111001101";
                WHEN "1011111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100101010010100010001110111001011000110010111011101";
                WHEN "1100000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100101000101101101011001110011000001010110000001101";
                WHEN "1100001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100100111001000010010000001010011111111110101100110";
                WHEN "1100010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100100101100100000110110001001101010111101011110100";
                WHEN "1100011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100100100000001001001111110110001010010000010000001";
                WHEN "1100100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100100010011111011100001010001010101110111001011111";
                WHEN "1100101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100100000111110111101110011000010100001100000001110";
                WHEN "1100110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011111011111101111011000011111000011011000101101";
                WHEN "1100111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011110000001110001011001000100000111110101101010";
                WHEN "1101000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011100100101000100010010110010101111100001000101";
                WHEN "1101001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011011001001101000100011001000111100011001010110";
                WHEN "1101010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011001101111011110100111000001100101111011010000";
                WHEN "1101011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100011000010110100110111010110100001101011101111001";
                WHEN "1101100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010110111111000001111010010100110010111111000101";
                WHEN "1101101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010101101000110000000000110011101010000000101001";
                WHEN "1101110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010100010011110001101000111101001110110110010110";
                WHEN "1101111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010011000000000111001100111001111100000111000010";
                WHEN "1110000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010001101101110001000110001110000000011001010111";
                WHEN "1110001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100010000011100101111101101111001010100011000100010";
                WHEN "1110010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001111001101000011011100010111010001000101100100";
                WHEN "1110011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001101111110101100101001011110100110011010001000";
                WHEN "1110100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001100110001101011101100100001010001111111100110";
                WHEN "1110101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001011100110000000111100001100010110010100000101";
                WHEN "1110110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001010011011101100101110100111110010000011010011";
                WHEN "1110111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001001010010101111011001010110010111101111110011";
                WHEN "1111000" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100001000001011001001010001010101100101101101100111";
                WHEN "1111001" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000111000100111010101010111101011110001111001011";
                WHEN "1111010" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000110000000000011111010000000100000000100000111";
                WHEN "1111011" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000100111100100101010001101011011111001000101100";
                WHEN "1111100" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000011111010011111000100100101011101100111100100";
                WHEN "1111101" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000010111001110001100100101111100101001101111100";
                WHEN "1111110" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000001111010011101000011100101000000110000010000";
                WHEN "1111111" =>  memoryC1_uid272_sinPiZTableGenerator_q <= "100000000111100100001110001111010110110000010001110";
                WHEN OTHERS =>
                    memoryC1_uid272_sinPiZTableGenerator_q <= "111111111111111111111111111111111111111111111111001";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid298_sinPiZPolyEval(BITJOIN,297)@51
    cIncludingRoundingBit_uid298_sinPiZPolyEval_q <= memoryC1_uid272_sinPiZTableGenerator_q & rndBit_uid285_sinPiZPolyEval_q;

	--reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0(REG,981)@51
    reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0_q <= cIncludingRoundingBit_uid298_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ts4_uid299_sinPiZPolyEval(ADD,298)@52
    ts4_uid299_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((53 downto 53 => reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0_q(52)) & reg_cIncludingRoundingBit_uid298_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_0_q);
    ts4_uid299_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((53 downto 47 => reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1_q(46)) & reg_R_uid552_pT4_uid296_sinPiZPolyEval_0_to_ts4_uid299_sinPiZPolyEval_1_q);
            ts4_uid299_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid299_sinPiZPolyEval_a) + SIGNED(ts4_uid299_sinPiZPolyEval_b));
    ts4_uid299_sinPiZPolyEval_q <= ts4_uid299_sinPiZPolyEval_o(53 downto 0);


	--s4_uid300_sinPiZPolyEval(BITSELECT,299)@52
    s4_uid300_sinPiZPolyEval_in <= ts4_uid299_sinPiZPolyEval_q;
    s4_uid300_sinPiZPolyEval_b <= s4_uid300_sinPiZPolyEval_in(53 downto 1);

	--yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval(BITSELECT,553)@52
    yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_in <= s4_uid300_sinPiZPolyEval_b;
    yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_b <= yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_in(52 downto 26);

	--reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9(REG,982)@52
    reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9_q <= yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--xBottomBits_uid557_pT5_uid302_sinPiZPolyEval(BITSELECT,556)@29
    xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_in <= zPPolyEval_uid62_fpSinPiTest_b(20 downto 0);
    xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b <= xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_in(20 downto 0);

	--ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem(DUALMEM,2781)
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_reset0 <= areset;
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ia <= xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b;
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 21,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 21,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_ia
    );
        ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_q <= ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_iq(20 downto 0);

	--ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_outputreg(DELAY,2780)
    ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_outputreg : dspba_delay
    GENERIC MAP ( width => 21, depth => 1 )
    PORT MAP ( xin => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_replace_mem_q, xout => ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_outputreg_q, clk => clk, aclr => areset );

	--pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval(BITJOIN,560)@52
    pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_q <= ld_xBottomBits_uid557_pT5_uid302_sinPiZPolyEval_b_to_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_b_outputreg_q & STD_LOGIC_VECTOR((4 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7(REG,984)@52
    reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7_q <= pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval(BITSELECT,557)@29
    xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_in <= zPPolyEval_uid62_fpSinPiTest_b;
    xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b <= xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_in(47 downto 22);

	--ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem(DUALMEM,2768)
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_reset0 <= areset;
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ia <= xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b;
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_aa <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ab <= ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid99_rrx_uid29_fpSinPiTest_b_to_fracXRExt_uid152_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_iq,
        address_a => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_aa,
        data_a => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_ia
    );
        ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_q <= ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_iq(25 downto 0);

	--ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_outputreg(DELAY,2767)
    ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_outputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_replace_mem_q, xout => ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_outputreg_q, clk => clk, aclr => areset );

	--spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval(BITJOIN,559)@53
    spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_q <= GND_q & ld_xTop26Bits_uid558_pT5_uid302_sinPiZPolyEval_b_to_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_a_outputreg_q;

	--reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6(REG,985)@53
    reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6_q <= spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--yBottomBits_uid556_pT5_uid302_sinPiZPolyEval(BITSELECT,555)@52
    yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_in <= s4_uid300_sinPiZPolyEval_b(25 downto 0);
    yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b <= yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_in(25 downto 0);

	--ld_yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b_to_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_b(DELAY,1615)@52
    ld_yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b_to_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_b : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b, xout => ld_yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b_to_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_b_q, clk => clk, aclr => areset );

	--pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval(BITJOIN,561)@53
    pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_q <= ld_yBottomBits_uid556_pT5_uid302_sinPiZPolyEval_b_to_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_b_q & GND_q;

	--reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4(REG,983)@53
    reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4_q <= pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma(CHAINMULTADD,813)@54
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p(0) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a(0) * multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c(0);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p(1) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a(1) * multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c(1);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p(0),56);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_p(1),56);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x(0) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w(0);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x(1) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_w(1);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y(0) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s(1) + multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x(0);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y(1) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_x(1);
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_pad_yBottomBits_uid556_uid562_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_4_q),28));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid557_uid561_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_7_q),28));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_spad_xTop26Bits_uid558_uid560_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_6_q),27));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_9_q),27));
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s(0) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y(0);
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s(1) <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_y(1);
        END IF;
    END PROCESS;
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s(0),55));
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_q <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval(BITSELECT,563)@57
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_in <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_cma_q;
    multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_b <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_in(54 downto 1);

	--highBBits_uid570_pT5_uid302_sinPiZPolyEval(BITSELECT,569)@57
    highBBits_uid570_pT5_uid302_sinPiZPolyEval_in <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_b;
    highBBits_uid570_pT5_uid302_sinPiZPolyEval_b <= highBBits_uid570_pT5_uid302_sinPiZPolyEval_in(53 downto 19);

	--reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1(REG,990)@57
    reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1_q <= "00000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1_q <= highBBits_uid570_pT5_uid302_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1(REG,988)@52
    reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1_q <= yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor(LOGICAL,2918)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_b <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_q <= not (ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_a or ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_b);

	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_mem_top(CONSTANT,2914)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_mem_top_q <= "010000";

	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp(LOGICAL,2915)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_a <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_mem_top_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q);
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_q <= "1" when ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_a = ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_b else "0";

	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg(REG,2916)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena(REG,2919)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_nor_q = "1") THEN
                ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd(LOGICAL,2920)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_a <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_b <= VCC_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_a and ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_b;

	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt(COUNTER,2910)
    -- every=1, low=0, high=16, step=1, init=1
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i = 15 THEN
                  ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_eq = '1') THEN
                    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i - 16;
                ELSE
                    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_i,5));


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg(REG,2911)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux(MUX,2912)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_s <= VCC_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux: PROCESS (ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_s, ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q, ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem(DUALMEM,2909)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_reset0 <= areset;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ia <= yT2_uid283_sinPiZPolyEval_b;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_aa <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdreg_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ab <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_rdmux_q;
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 27,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_ia
    );
        ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_iq(26 downto 0);

	--ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_outputreg(DELAY,2908)
    ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_replace_mem_q, xout => ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0(REG,989)@52
    reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_q <= "000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_q <= ld_yT2_uid283_sinPiZPolyEval_b_to_reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--topProd_uid555_pT5_uid302_sinPiZPolyEval(MULT,554)@53
    topProd_uid555_pT5_uid302_sinPiZPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid555_pT5_uid302_sinPiZPolyEval_a),28)) * SIGNED(topProd_uid555_pT5_uid302_sinPiZPolyEval_b);
    topProd_uid555_pT5_uid302_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid555_pT5_uid302_sinPiZPolyEval_a <= (others => '0');
            topProd_uid555_pT5_uid302_sinPiZPolyEval_b <= (others => '0');
            topProd_uid555_pT5_uid302_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid555_pT5_uid302_sinPiZPolyEval_a <= reg_yT2_uid283_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_0_q;
            topProd_uid555_pT5_uid302_sinPiZPolyEval_b <= reg_yTop27Bits_uid554_pT5_uid302_sinPiZPolyEval_0_to_topProd_uid555_pT5_uid302_sinPiZPolyEval_1_q;
            topProd_uid555_pT5_uid302_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid555_pT5_uid302_sinPiZPolyEval_pr,54));
        END IF;
    END PROCESS;
    topProd_uid555_pT5_uid302_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid555_pT5_uid302_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            topProd_uid555_pT5_uid302_sinPiZPolyEval_q <= topProd_uid555_pT5_uid302_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--sSM0W_uid566_pT5_uid302_sinPiZPolyEval(BITSELECT,565)@29
    sSM0W_uid566_pT5_uid302_sinPiZPolyEval_in <= zPPolyEval_uid62_fpSinPiTest_b(20 downto 0);
    sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b <= sSM0W_uid566_pT5_uid302_sinPiZPolyEval_in(20 downto 18);

	--ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem(DUALMEM,2896)
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_reset0 <= areset;
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ia <= sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b;
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_aa <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdreg_q;
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ab <= ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_replace_rdmux_q;
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 3,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xFrac2PiC0_uid103_rrx_uid29_fpSinPiTest_c_to_finalFracRROr1O2Pi_uid150_rrx_uid29_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_ia
    );
        ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_q <= ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_iq(2 downto 0);

	--ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_outputreg(DELAY,2895)
    ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_outputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_replace_mem_q, xout => ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_outputreg_q, clk => clk, aclr => areset );

	--reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1(REG,987)@52
    reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_q <= ld_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_b_to_reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_a_outputreg_q;
        END IF;
    END PROCESS;


	--sSM0H_uid565_pT5_uid302_sinPiZPolyEval(BITSELECT,564)@52
    sSM0H_uid565_pT5_uid302_sinPiZPolyEval_in <= s4_uid300_sinPiZPolyEval_b(25 downto 0);
    sSM0H_uid565_pT5_uid302_sinPiZPolyEval_b <= sSM0H_uid565_pT5_uid302_sinPiZPolyEval_in(25 downto 23);

	--reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0(REG,986)@52
    reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0_q <= sSM0H_uid565_pT5_uid302_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--sm0_uid567_pT5_uid302_sinPiZPolyEval(MULT,566)@53
    sm0_uid567_pT5_uid302_sinPiZPolyEval_pr <= UNSIGNED(sm0_uid567_pT5_uid302_sinPiZPolyEval_a) * UNSIGNED(sm0_uid567_pT5_uid302_sinPiZPolyEval_b);
    sm0_uid567_pT5_uid302_sinPiZPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid567_pT5_uid302_sinPiZPolyEval_a <= (others => '0');
            sm0_uid567_pT5_uid302_sinPiZPolyEval_b <= (others => '0');
            sm0_uid567_pT5_uid302_sinPiZPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            sm0_uid567_pT5_uid302_sinPiZPolyEval_a <= reg_sSM0H_uid565_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_0_q;
            sm0_uid567_pT5_uid302_sinPiZPolyEval_b <= reg_sSM0W_uid566_pT5_uid302_sinPiZPolyEval_0_to_sm0_uid567_pT5_uid302_sinPiZPolyEval_1_q;
            sm0_uid567_pT5_uid302_sinPiZPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid567_pT5_uid302_sinPiZPolyEval_pr);
        END IF;
    END PROCESS;
    sm0_uid567_pT5_uid302_sinPiZPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid567_pT5_uid302_sinPiZPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            sm0_uid567_pT5_uid302_sinPiZPolyEval_q <= sm0_uid567_pT5_uid302_sinPiZPolyEval_s1;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval(BITJOIN,567)@56
    TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_q <= topProd_uid555_pT5_uid302_sinPiZPolyEval_q & sm0_uid567_pT5_uid302_sinPiZPolyEval_q;

	--reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0(REG,991)@56
    reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q <= TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a(DELAY,1625)@57
    ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q, xout => ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--sumAHighB_uid571_pT5_uid302_sinPiZPolyEval(ADD,570)@58
    sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((60 downto 60 => ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a_q(59)) & ld_reg_TtopProdConcSoftProd_uid568_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_0_q_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a_q);
    sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((60 downto 35 => reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1_q(34)) & reg_highBBits_uid570_pT5_uid302_sinPiZPolyEval_0_to_sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_1_q);
            sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_a) + SIGNED(sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_b));
    sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_q <= sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_o(60 downto 0);


	--lowRangeB_uid569_pT5_uid302_sinPiZPolyEval(BITSELECT,568)@57
    lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_in <= multSumOfTwo27_uid560_pT5_uid302_sinPiZPolyEval_b(18 downto 0);
    lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b <= lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_in(18 downto 0);

	--ld_lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b_to_add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_a(DELAY,1627)@57
    ld_lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b_to_add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_a : dspba_delay
    GENERIC MAP ( width => 19, depth => 1 )
    PORT MAP ( xin => lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b, xout => ld_lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b_to_add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_a_q, clk => clk, aclr => areset );

	--add0_uid569_uid572_pT5_uid302_sinPiZPolyEval(BITJOIN,571)@58
    add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_q <= sumAHighB_uid571_pT5_uid302_sinPiZPolyEval_q & ld_lowRangeB_uid569_pT5_uid302_sinPiZPolyEval_b_to_add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_a_q;

	--R_uid573_pT5_uid302_sinPiZPolyEval(BITSELECT,572)@58
    R_uid573_pT5_uid302_sinPiZPolyEval_in <= add0_uid569_uid572_pT5_uid302_sinPiZPolyEval_q(78 downto 0);
    R_uid573_pT5_uid302_sinPiZPolyEval_b <= R_uid573_pT5_uid302_sinPiZPolyEval_in(78 downto 24);

	--reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1(REG,992)@58
    reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1_q <= R_uid573_pT5_uid302_sinPiZPolyEval_b;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor(LOGICAL,2853)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_b <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_q <= not (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_a or ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_b);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_mem_top(CONSTANT,2849)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_mem_top_q <= "011010";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp(LOGICAL,2850)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_mem_top_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q);
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_q <= "1" when ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_a = ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_b else "0";

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg(REG,2851)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena(REG,2854)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_nor_q = "1") THEN
                ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd(LOGICAL,2855)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_a <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_sticky_ena_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_b <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_a and ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_b;

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt(COUNTER,2845)
    -- every=1, low=0, high=26, step=1, init=1
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i = 25 THEN
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_eq = '1') THEN
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i - 26;
                ELSE
                    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_i,5));


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg(REG,2846)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux(MUX,2847)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_s <= VCC_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux: PROCESS (ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_s, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q, ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q;
                  WHEN "1" => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem(DUALMEM,2844)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_reset0 <= areset;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ia <= zAddr_uid61_fpSinPiTest_b;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_aa <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdreg_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ab <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_rdmux_q;
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_iq,
        address_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_aa,
        data_a => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_ia
    );
        ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_iq(6 downto 0);

	--ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_outputreg(DELAY,2843)
    ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_replace_mem_q, xout => ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_outputreg_q, clk => clk, aclr => areset );

	--reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0(REG,947)@57
    reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_q <= ld_zAddr_uid61_fpSinPiTest_b_to_reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_a_outputreg_q;
        END IF;
    END PROCESS;


	--memoryC0_uid271_sinPiZTableGenerator(LOOKUP,270)@58
    memoryC0_uid271_sinPiZTableGenerator: PROCESS (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_zAddr_uid61_fpSinPiTest_0_to_memoryC0_uid271_sinPiZTableGenerator_0_q) IS
                WHEN "0000000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100100001111110110101010001000100001011010001100001101";
                WHEN "0000001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100100001110100011111110011011110110001111000010010001";
                WHEN "0000010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100100001010101011111011110100011011001100111111000011";
                WHEN "0000011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100100000100001110100011101110000011100100110011011101";
                WHEN "0000100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100011111011001011111000100001101110110000001010000001";
                WHEN "0000101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100011101111100011111101100101100111001110001100110101";
                WHEN "0000110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100011100001010110110111001101000001000101001110100110";
                WHEN "0000111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100011010000100100101010101000011000001001010111010111";
                WHEN "0001000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100010111101001101011110000101001101101000010110000000";
                WHEN "0001001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100010100111010001011000101110000101011010010111100110";
                WHEN "0001010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100010001110110000100010101010100010111000000101110000";
                WHEN "0001011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100001110011101011000100111111000101010101101101101001";
                WHEN "0001100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100001010110000001001001101101000100000011010001011111";
                WHEN "0001101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100000110101110010111011110010101001110010000110001000";
                WHEN "0001110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100100000010011000000100111001010101111111111011111000111";
                WHEN "0001111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011111101101101010011000101100111001100100101011011010";
                WHEN "0010000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011111000101110000011110001101001101001100000101011011";
                WHEN "0010001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011110011011010011000110011100001111001011111000110101";
                WHEN "0010010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011101101110010010100001000110111011000110000001011001";
                WHEN "0010011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011100111110101110111110110110011100101101100101101100";
                WHEN "0010100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011100001100101000110001010000001000110001110001001001";
                WHEN "0010101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011011011000000000001010110101010101001110010000110101";
                WHEN "0010110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011010100000110101011111000011010001000001010110111001";
                WHEN "0010111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011001100111001001000010010010111011100111101000010010";
                WHEN "0011000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100011000101010111011001001111000111011111101011001001011";
                WHEN "0011001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010111101100001100001100000101010111000101111100000010";
                WHEN "0011010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010110101010111100100000000011100110011000101000001110";
                WHEN "0011011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010101100111001100011101111010001101010011111100100110";
                WHEN "0011100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010100100000111100011110101010101110110110100010111011";
                WHEN "0011101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010011011000001100111100010001100010011110011001011111";
                WHEN "0011110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010010001100111110010001100101101000101110000111111001";
                WHEN "0011111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100010000111111010000111010011000011111011000100100101110";
                WHEN "0100000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001111101111000101010011010101110101010010110001011110";
                WHEN "0100001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001110011100011011111010000011011101101100010011000100";
                WHEN "0100010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001101000111010101001101000001000011001110001100011001";
                WHEN "0100011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001011101111110001101011100111111010100000100001101100";
                WHEN "0100100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001010010101110001110110001010110100010110101010110100";
                WHEN "0100101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100001000111001010110001101110101101111100010011011001001";
                WHEN "0100110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100000111011010011111010100101101101010001110000110000000";
                WHEN "0100111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100000101111001001101101101110000010010111101100110010111";
                WHEN "0101000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100000100010101100001111100110011111001010110110001010100";
                WHEN "0101001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100000010101111011100100110100110111110010000111010011011";
                WHEN "0101010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01100000001000110111110010000110000000011101011110001100101";
                WHEN "0101011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011111111011100000111100001101101011100001110000010001100";
                WHEN "0101100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011111101101110111001000000110100111010001011011011011010";
                WHEN "0101101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011111011111111010011010110010011011110010010101001110000";
                WHEN "0101110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011111010001101010111001011001101000110000011001010001010";
                WHEN "0101111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011111000011001000101001001011100011001101010111111001000";
                WHEN "0110000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011110110100010011101111011110010011001101100110000010110";
                WHEN "0110001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011110100101001100010001101110110001100001101111101111010";
                WHEN "0110010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011110010101110010010101100000100101001101101101111110110";
                WHEN "0110011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011110000110000110000000011110000001001100100001011010110";
                WHEN "0110100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011101110110000111011000011000000001110001010010110110001";
                WHEN "0110101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011101100101110110100011000110001010000101011010110001111";
                WHEN "0110110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011101010101010011100110100110100001100011110001010010010";
                WHEN "0110111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011101000100011110101000111101110001010001000111010011011";
                WHEN "0111000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011100110011010111110000010111000001010001101010101110101";
                WHEN "0111001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011100100001111111000011000011110101111011110110100000111";
                WHEN "0111010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011100010000010100100111011100001101001000010000000101010";
                WHEN "0111011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011011111110011000100011111110011011011110110011011000101";
                WHEN "0111100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011011101100001010111111001111001001100001001110111010101";
                WHEN "0111101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011011011001101011111111111001010000110010110001000100110";
                WHEN "0111110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011011000110111011101100101101111000111101001000001100010";
                WHEN "0111111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011010110011111010001100100100010100110010110110101101000";
                WHEN "1000000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011010100000100111100110011001111111001110111100110010110";
                WHEN "1000001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011010001101000100000001010010011000010001111001000001101";
                WHEN "1000010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011001111001001111100100010111000001111100000001010110111";
                WHEN "1000011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011001100101001010010110110111011101000101010110000011001";
                WHEN "1000100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011001010000110100100000001001000110010010101111111100010";
                WHEN "1000101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011000111100001110000111100111010010101000101011101000110";
                WHEN "1000110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011000100111010111010100110011001100011011010011000101011";
                WHEN "1000111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01011000010010010000001111010011101111111100000111001001011";
                WHEN "1001000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010111111100111000111110110101101000000101001010101101101";
                WHEN "1001001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010111100111010001101011001011001011000001110000111011110";
                WHEN "1001010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010111010001011010011100001100010110110100110000001100000";
                WHEN "1001011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010110111011010011011001110110101101111100011011011010000";
                WHEN "1001100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010110100100111100101100001101010011110100000011011010100";
                WHEN "1001101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010110001110010110011011011000101001010011000001111000111";
                WHEN "1001110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010101110111100000101111100110101001001001101111101100011";
                WHEN "1001111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010101100000011011110001001010100100011100001000001100110";
                WHEN "1010000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010101001001000111101000011100111110111001111011010111000";
                WHEN "1010001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010100110001100100011101111011101011010100110000001111010";
                WHEN "1010010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010100011001110010011010001001100111110011111001101111101";
                WHEN "1010011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010100000001110001100101101110111010000101111111010011111";
                WHEN "1010100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010011101001100010001001011000101011110000011011010100100";
                WHEN "1010101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010011010001000100001101111001000110011100110001000011111";
                WHEN "1010110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010010111000010111111100000111010000000011111011111111011";
                WHEN "1010111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010010011111011101011100111111000110110111011010001011000";
                WHEN "1011000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010010000110010100111001100001011101101000010011101011101";
                WHEN "1011001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010001101100111110011010110011110111101100100000110111100";
                WHEN "1011010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010001010011011010001010000000100101000001110001010010111";
                WHEN "1011011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010000111001101000010000010110011110001110110101010010110";
                WHEN "1011100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010000011111101000110111001001000000100010101011111101100";
                WHEN "1011101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01010000000101011100000111110000001001110001110111100100111";
                WHEN "1011110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001111101011000010001011101000010100010001111010010010101";
                WHEN "1011111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001111010000011011001100010010010010110010111101000101111";
                WHEN "1100000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001110110101100111010011010011001100010111100010111011101";
                WHEN "1100001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001110011010100110101010010100011000001010101010000001010";
                WHEN "1100010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001101111111011001011011000011011001010011111101001111111";
                WHEN "1100011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001101100011111111101111010001111010101010010111101101100";
                WHEN "1100100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001101001000011001110000110101101010100100111100010110111";
                WHEN "1100101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001100101100100111101001101000010110101010000011101111110";
                WHEN "1100110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001100010000101001100011100111100111011101000001111101111";
                WHEN "1100111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001011110100011111101000110100111100001010000110101101111";
                WHEN "1101000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001011011000001010000011010101100110010000111001101000110";
                WHEN "1101001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001010111011101000111101010010100101001101010100111001001";
                WHEN "1101010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001010011110111100100000111000100001111111000000001000011";
                WHEN "1101011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001010000010000100111000010111101010101111001101110110101";
                WHEN "1101100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001001100101000010001110000011101110010101011101010011111";
                WHEN "1101101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001001000111110100101100010011110111111010100011000000011";
                WHEN "1101110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001000101010011100011101100010101010011010011001111011011";
                WHEN "1101111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01001000001100111001101100001101111100000100011111100110101";
                WHEN "1110000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000111101111001100100010110110110001111010111101001010000";
                WHEN "1110001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000111010001010101001100000001011011010000011111011010111";
                WHEN "1110010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000110110011010011110010010101001101000101000000010101001";
                WHEN "1110011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000110010101001000100000011100011101100001000011101101101";
                WHEN "1110100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000101110110110011100001000100011111010000001001100111011";
                WHEN "1110101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000101011000010100111110111101011100111001111000011000111";
                WHEN "1110110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000100111001101101000100111010010100011010000000101010011";
                WHEN "1110111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000100011010111011111101110000110010010111011101011010100";
                WHEN "1111000" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000011111100000001110100011001001101011010010010010101000";
                WHEN "1111001" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000011011100111110110011101110100001100000101010100111111";
                WHEN "1111010" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000010111101110011000110101110001011010010111010100100011";
                WHEN "1111011" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000010011110011110111000011000000011010110100101111001110";
                WHEN "1111100" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000001111111000010010011101110011001100000101101010111000";
                WHEN "1111101" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000001011111011101100011110101110000000111000101100010000";
                WHEN "1111110" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000000111111110000110011110100110111010000111001010011010";
                WHEN "1111111" =>  memoryC0_uid271_sinPiZTableGenerator_q <= "01000000011111111100001110110100101000000110011010000100010";
                WHEN OTHERS =>
                    memoryC0_uid271_sinPiZTableGenerator_q <= "01100100100001111110110101010001000100001011010001100001101";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--rndBit_uid303_sinPiZPolyEval(CONSTANT,302)
    rndBit_uid303_sinPiZPolyEval_q <= "001";

	--cIncludingRoundingBit_uid304_sinPiZPolyEval(BITJOIN,303)@58
    cIncludingRoundingBit_uid304_sinPiZPolyEval_q <= memoryC0_uid271_sinPiZTableGenerator_q & rndBit_uid303_sinPiZPolyEval_q;

	--reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0(REG,993)@58
    reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0_q <= cIncludingRoundingBit_uid304_sinPiZPolyEval_q;
        END IF;
    END PROCESS;


	--ts5_uid305_sinPiZPolyEval(ADD,304)@59
    ts5_uid305_sinPiZPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid304_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_0_q);
    ts5_uid305_sinPiZPolyEval_b <= STD_LOGIC_VECTOR((62 downto 55 => reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1_q(54)) & reg_R_uid573_pT5_uid302_sinPiZPolyEval_0_to_ts5_uid305_sinPiZPolyEval_1_q);
            ts5_uid305_sinPiZPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid305_sinPiZPolyEval_a) + SIGNED(ts5_uid305_sinPiZPolyEval_b));
    ts5_uid305_sinPiZPolyEval_q <= ts5_uid305_sinPiZPolyEval_o(62 downto 0);


	--s5_uid306_sinPiZPolyEval(BITSELECT,305)@59
    s5_uid306_sinPiZPolyEval_in <= ts5_uid305_sinPiZPolyEval_q;
    s5_uid306_sinPiZPolyEval_b <= s5_uid306_sinPiZPolyEval_in(62 downto 1);

	--fxpSinRes_uid64_fpSinPiTest(BITSELECT,63)@59
    fxpSinRes_uid64_fpSinPiTest_in <= s5_uid306_sinPiZPolyEval_b(59 downto 0);
    fxpSinRes_uid64_fpSinPiTest_b <= fxpSinRes_uid64_fpSinPiTest_in(59 downto 5);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor(LOGICAL,2396)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_b <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_q <= not (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_a or ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_b);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp(LOGICAL,2393)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_a <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_mem_top_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q);
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_q <= "1" when ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_a = ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_b else "0";

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg(REG,2394)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena(REG,2397)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_nor_q = "1") THEN
                ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd(LOGICAL,2398)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_a <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_a and ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_b;

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux(MUX,2390)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux: PROCESS (ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_s, ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q, ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem(DUALMEM,2387)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ia <= sinXIsXRR_uid36_fpSinPiTest_n;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_aa <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdreg_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ab <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_rdmux_q;
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_ia
    );
        ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_iq(0 downto 0);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg(DELAY,2386)
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_replace_mem_q, xout => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--multSecondOperand_uid66_fpSinPiTest(MUX,65)@59
    multSecondOperand_uid66_fpSinPiTest_s <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg_q;
    multSecondOperand_uid66_fpSinPiTest: PROCESS (multSecondOperand_uid66_fpSinPiTest_s, fxpSinRes_uid64_fpSinPiTest_b, ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg_q)
    BEGIN
            CASE multSecondOperand_uid66_fpSinPiTest_s IS
                  WHEN "0" => multSecondOperand_uid66_fpSinPiTest_q <= fxpSinRes_uid64_fpSinPiTest_b;
                  WHEN "1" => multSecondOperand_uid66_fpSinPiTest_q <= ld_oFracXRRSmallXRR_uid65_fpSinPiTest_b_to_multSecondOperand_uid66_fpSinPiTest_d_outputreg_q;
                  WHEN OTHERS => multSecondOperand_uid66_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_b_3(BITSELECT,580)@59
    mul2xSinRes_uid67_fpSinPiTest_b_3_in <= STD_LOGIC_VECTOR("000000000" & multSecondOperand_uid66_fpSinPiTest_q);
    mul2xSinRes_uid67_fpSinPiTest_b_3_b <= mul2xSinRes_uid67_fpSinPiTest_b_3_in(63 downto 48);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1(REG,994)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--cPi_uid53_fpSinPiTest(CONSTANT,52)
    cPi_uid53_fpSinPiTest_q <= "1100100100001111110110101010001000100001011010001100001";

	--LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest(BITSELECT,265)@34
    LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q(89 downto 0);
    LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_in(89 downto 0);

	--leftShiftStage3Idx1_uid267_alignedZ_uid52_fpSinPiTest(BITJOIN,266)@34
    leftShiftStage3Idx1_uid267_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage289dto0_uid266_alignedZ_uid52_fpSinPiTest_b & GND_q;

	--LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest(BITSELECT,249)@33
    LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q(66 downto 0);
    LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_in(66 downto 0);

	--leftShiftStage1Idx3_uid251_alignedZ_uid52_fpSinPiTest(BITJOIN,250)@33
    leftShiftStage1Idx3_uid251_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage066dto0_uid250_alignedZ_uid52_fpSinPiTest_b & leftShiftStage0Idx3Pad24_uid168_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest(BITSELECT,246)@33
    LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q(74 downto 0);
    LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_in(74 downto 0);

	--leftShiftStage1Idx2_uid248_alignedZ_uid52_fpSinPiTest(BITJOIN,247)@33
    leftShiftStage1Idx2_uid248_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage074dto0_uid247_alignedZ_uid52_fpSinPiTest_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest(BITSELECT,243)@33
    LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q(82 downto 0);
    LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_in(82 downto 0);

	--leftShiftStage1Idx1_uid245_alignedZ_uid52_fpSinPiTest(BITJOIN,244)@33
    leftShiftStage1Idx1_uid245_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage082dto0_uid244_alignedZ_uid52_fpSinPiTest_b & leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;

	--leftShiftStage0Idx3_uid240_alignedZ_uid52_fpSinPiTest(CONSTANT,239)
    leftShiftStage0Idx3_uid240_alignedZ_uid52_fpSinPiTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--vStage_uid194_lzcZ_uid51_fpSinPiTest(BITSELECT,193)@28
    vStage_uid194_lzcZ_uid51_fpSinPiTest_in <= z_uid49_fpSinPiTest_q(26 downto 0);
    vStage_uid194_lzcZ_uid51_fpSinPiTest_b <= vStage_uid194_lzcZ_uid51_fpSinPiTest_in(26 downto 0);

	--ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem(DUALMEM,2655)
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia <= vStage_uid194_lzcZ_uid51_fpSinPiTest_b;
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_rdreg_q;
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdmux_q;
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia
    );
        ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_q <= ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq(26 downto 0);

	--leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest(BITJOIN,238)@33
    leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_q <= ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_b_replace_mem_q & zs_uid190_lzcZ_uid51_fpSinPiTest_q;

	--X58dto0_uid235_alignedZ_uid52_fpSinPiTest(BITSELECT,234)@28
    X58dto0_uid235_alignedZ_uid52_fpSinPiTest_in <= z_uid49_fpSinPiTest_q(58 downto 0);
    X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b <= X58dto0_uid235_alignedZ_uid52_fpSinPiTest_in(58 downto 0);

	--ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem(DUALMEM,2643)
    ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia <= X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b;
    ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_rdreg_q;
    ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdmux_q;
    ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 59,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 59,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_ia
    );
        ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_q <= ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_iq(58 downto 0);

	--leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest(BITJOIN,235)@33
    leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_q <= ld_X58dto0_uid235_alignedZ_uid52_fpSinPiTest_b_to_leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_b_replace_mem_q & zs_uid198_lzcZ_uid51_fpSinPiTest_q;

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem(DUALMEM,2668)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_reset0 <= areset;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ia <= z_uid49_fpSinPiTest_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_aa <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdreg_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ab <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_rdmux_q;
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 91,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_iq,
        address_a => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_aa,
        data_a => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_ia
    );
        ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_iq(90 downto 0);

	--ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg(DELAY,2667)
    ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_replace_mem_q, xout => ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg_q, clk => clk, aclr => areset );

	--rVStage_uid191_lzcZ_uid51_fpSinPiTest(BITSELECT,190)@28
    rVStage_uid191_lzcZ_uid51_fpSinPiTest_in <= z_uid49_fpSinPiTest_q;
    rVStage_uid191_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid191_lzcZ_uid51_fpSinPiTest_in(90 downto 27);

	--reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0(REG,933)@28
    reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0_q <= rVStage_uid191_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid192_lzcZ_uid51_fpSinPiTest(LOGICAL,191)@29
    vCount_uid192_lzcZ_uid51_fpSinPiTest_a <= reg_rVStage_uid191_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid192_lzcZ_uid51_fpSinPiTest_0_q;
    vCount_uid192_lzcZ_uid51_fpSinPiTest_b <= zs_uid190_lzcZ_uid51_fpSinPiTest_q;
    vCount_uid192_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid192_lzcZ_uid51_fpSinPiTest_a = vCount_uid192_lzcZ_uid51_fpSinPiTest_b else "0";

	--ld_vCount_uid192_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_g(DELAY,1277)@29
    ld_vCount_uid192_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid192_lzcZ_uid51_fpSinPiTest_q, xout => ld_vCount_uid192_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_g_q, clk => clk, aclr => areset );

	--ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_cStage_uid195_lzcZ_uid51_fpSinPiTest_b(DELAY,1235)@28
    ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_cStage_uid195_lzcZ_uid51_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => vStage_uid194_lzcZ_uid51_fpSinPiTest_b, xout => ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_cStage_uid195_lzcZ_uid51_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--mO_uid193_lzcZ_uid51_fpSinPiTest(CONSTANT,192)
    mO_uid193_lzcZ_uid51_fpSinPiTest_q <= "1111111111111111111111111111111111111";

	--cStage_uid195_lzcZ_uid51_fpSinPiTest(BITJOIN,194)@29
    cStage_uid195_lzcZ_uid51_fpSinPiTest_q <= ld_vStage_uid194_lzcZ_uid51_fpSinPiTest_b_to_cStage_uid195_lzcZ_uid51_fpSinPiTest_b_q & mO_uid193_lzcZ_uid51_fpSinPiTest_q;

	--ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c(DELAY,1237)@28
    ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid191_lzcZ_uid51_fpSinPiTest_b, xout => ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid197_lzcZ_uid51_fpSinPiTest(MUX,196)@29
    vStagei_uid197_lzcZ_uid51_fpSinPiTest_s <= vCount_uid192_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid197_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid197_lzcZ_uid51_fpSinPiTest_s, ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c_q, cStage_uid195_lzcZ_uid51_fpSinPiTest_q)
    BEGIN
            CASE vStagei_uid197_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid197_lzcZ_uid51_fpSinPiTest_q <= ld_rVStage_uid191_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid197_lzcZ_uid51_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid197_lzcZ_uid51_fpSinPiTest_q <= cStage_uid195_lzcZ_uid51_fpSinPiTest_q;
                  WHEN OTHERS => vStagei_uid197_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid199_lzcZ_uid51_fpSinPiTest(BITSELECT,198)@29
    rVStage_uid199_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid197_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid199_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid199_lzcZ_uid51_fpSinPiTest_in(63 downto 32);

	--reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0(REG,934)@29
    reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0_q <= "00000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0_q <= rVStage_uid199_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid200_lzcZ_uid51_fpSinPiTest(LOGICAL,199)@30
    vCount_uid200_lzcZ_uid51_fpSinPiTest_a <= reg_rVStage_uid199_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid200_lzcZ_uid51_fpSinPiTest_0_q;
    vCount_uid200_lzcZ_uid51_fpSinPiTest_b <= zs_uid198_lzcZ_uid51_fpSinPiTest_q;
    vCount_uid200_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid200_lzcZ_uid51_fpSinPiTest_a = vCount_uid200_lzcZ_uid51_fpSinPiTest_b else "0";

	--ld_vCount_uid200_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_f(DELAY,1276)@30
    ld_vCount_uid200_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid200_lzcZ_uid51_fpSinPiTest_q, xout => ld_vCount_uid200_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_f_q, clk => clk, aclr => areset );

	--vStage_uid201_lzcZ_uid51_fpSinPiTest(BITSELECT,200)@29
    vStage_uid201_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid197_lzcZ_uid51_fpSinPiTest_q(31 downto 0);
    vStage_uid201_lzcZ_uid51_fpSinPiTest_b <= vStage_uid201_lzcZ_uid51_fpSinPiTest_in(31 downto 0);

	--ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d(DELAY,1244)@29
    ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid201_lzcZ_uid51_fpSinPiTest_b, xout => ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c(DELAY,1243)@29
    ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid199_lzcZ_uid51_fpSinPiTest_b, xout => ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid203_lzcZ_uid51_fpSinPiTest(MUX,202)@30
    vStagei_uid203_lzcZ_uid51_fpSinPiTest_s <= vCount_uid200_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid203_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid203_lzcZ_uid51_fpSinPiTest_s, ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c_q, ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid203_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid203_lzcZ_uid51_fpSinPiTest_q <= ld_rVStage_uid199_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid203_lzcZ_uid51_fpSinPiTest_q <= ld_vStage_uid201_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid203_lzcZ_uid51_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid203_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid205_lzcZ_uid51_fpSinPiTest(BITSELECT,204)@30
    rVStage_uid205_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid203_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid205_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid205_lzcZ_uid51_fpSinPiTest_in(31 downto 16);

	--reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0(REG,935)@30
    reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0_q <= rVStage_uid205_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid206_lzcZ_uid51_fpSinPiTest(LOGICAL,205)@31
    vCount_uid206_lzcZ_uid51_fpSinPiTest_a <= reg_rVStage_uid205_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid206_lzcZ_uid51_fpSinPiTest_0_q;
    vCount_uid206_lzcZ_uid51_fpSinPiTest_b <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;
    vCount_uid206_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid206_lzcZ_uid51_fpSinPiTest_a = vCount_uid206_lzcZ_uid51_fpSinPiTest_b else "0";

	--ld_vCount_uid206_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_e(DELAY,1275)@31
    ld_vCount_uid206_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid206_lzcZ_uid51_fpSinPiTest_q, xout => ld_vCount_uid206_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_e_q, clk => clk, aclr => areset );

	--vStage_uid207_lzcZ_uid51_fpSinPiTest(BITSELECT,206)@30
    vStage_uid207_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid203_lzcZ_uid51_fpSinPiTest_q(15 downto 0);
    vStage_uid207_lzcZ_uid51_fpSinPiTest_b <= vStage_uid207_lzcZ_uid51_fpSinPiTest_in(15 downto 0);

	--ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d(DELAY,1250)@30
    ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid207_lzcZ_uid51_fpSinPiTest_b, xout => ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d_q, clk => clk, aclr => areset );

	--ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c(DELAY,1249)@30
    ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid205_lzcZ_uid51_fpSinPiTest_b, xout => ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c_q, clk => clk, aclr => areset );

	--vStagei_uid209_lzcZ_uid51_fpSinPiTest(MUX,208)@31
    vStagei_uid209_lzcZ_uid51_fpSinPiTest_s <= vCount_uid206_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid209_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid209_lzcZ_uid51_fpSinPiTest_s, ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c_q, ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d_q)
    BEGIN
            CASE vStagei_uid209_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid209_lzcZ_uid51_fpSinPiTest_q <= ld_rVStage_uid205_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_c_q;
                  WHEN "1" => vStagei_uid209_lzcZ_uid51_fpSinPiTest_q <= ld_vStage_uid207_lzcZ_uid51_fpSinPiTest_b_to_vStagei_uid209_lzcZ_uid51_fpSinPiTest_d_q;
                  WHEN OTHERS => vStagei_uid209_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid211_lzcZ_uid51_fpSinPiTest(BITSELECT,210)@31
    rVStage_uid211_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid209_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid211_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid211_lzcZ_uid51_fpSinPiTest_in(15 downto 8);

	--reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0(REG,936)@31
    reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0_q <= "00000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0_q <= rVStage_uid211_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vCount_uid212_lzcZ_uid51_fpSinPiTest(LOGICAL,211)@32
    vCount_uid212_lzcZ_uid51_fpSinPiTest_a <= reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vCount_uid212_lzcZ_uid51_fpSinPiTest_0_q;
    vCount_uid212_lzcZ_uid51_fpSinPiTest_b <= leftShiftStage0Idx1Pad8_uid162_fxpX_uid41_fpSinPiTest_q;
    vCount_uid212_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid212_lzcZ_uid51_fpSinPiTest_a = vCount_uid212_lzcZ_uid51_fpSinPiTest_b else "0";

	--vStage_uid213_lzcZ_uid51_fpSinPiTest(BITSELECT,212)@31
    vStage_uid213_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid209_lzcZ_uid51_fpSinPiTest_q(7 downto 0);
    vStage_uid213_lzcZ_uid51_fpSinPiTest_b <= vStage_uid213_lzcZ_uid51_fpSinPiTest_in(7 downto 0);

	--reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3(REG,937)@31
    reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3_q <= "00000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3_q <= vStage_uid213_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2(REG,938)@31
    reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2_q <= "00000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2_q <= rVStage_uid211_lzcZ_uid51_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--vStagei_uid215_lzcZ_uid51_fpSinPiTest(MUX,214)@32
    vStagei_uid215_lzcZ_uid51_fpSinPiTest_s <= vCount_uid212_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid215_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid215_lzcZ_uid51_fpSinPiTest_s, reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2_q, reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3_q)
    BEGIN
            CASE vStagei_uid215_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid215_lzcZ_uid51_fpSinPiTest_q <= reg_rVStage_uid211_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_2_q;
                  WHEN "1" => vStagei_uid215_lzcZ_uid51_fpSinPiTest_q <= reg_vStage_uid213_lzcZ_uid51_fpSinPiTest_0_to_vStagei_uid215_lzcZ_uid51_fpSinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid215_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid217_lzcZ_uid51_fpSinPiTest(BITSELECT,216)@32
    rVStage_uid217_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid215_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid217_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid217_lzcZ_uid51_fpSinPiTest_in(7 downto 4);

	--vCount_uid218_lzcZ_uid51_fpSinPiTest(LOGICAL,217)@32
    vCount_uid218_lzcZ_uid51_fpSinPiTest_a <= rVStage_uid217_lzcZ_uid51_fpSinPiTest_b;
    vCount_uid218_lzcZ_uid51_fpSinPiTest_b <= leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;
    vCount_uid218_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid218_lzcZ_uid51_fpSinPiTest_a = vCount_uid218_lzcZ_uid51_fpSinPiTest_b else "0";

	--vStage_uid219_lzcZ_uid51_fpSinPiTest(BITSELECT,218)@32
    vStage_uid219_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid215_lzcZ_uid51_fpSinPiTest_q(3 downto 0);
    vStage_uid219_lzcZ_uid51_fpSinPiTest_b <= vStage_uid219_lzcZ_uid51_fpSinPiTest_in(3 downto 0);

	--vStagei_uid221_lzcZ_uid51_fpSinPiTest(MUX,220)@32
    vStagei_uid221_lzcZ_uid51_fpSinPiTest_s <= vCount_uid218_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid221_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid221_lzcZ_uid51_fpSinPiTest_s, rVStage_uid217_lzcZ_uid51_fpSinPiTest_b, vStage_uid219_lzcZ_uid51_fpSinPiTest_b)
    BEGIN
            CASE vStagei_uid221_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid221_lzcZ_uid51_fpSinPiTest_q <= rVStage_uid217_lzcZ_uid51_fpSinPiTest_b;
                  WHEN "1" => vStagei_uid221_lzcZ_uid51_fpSinPiTest_q <= vStage_uid219_lzcZ_uid51_fpSinPiTest_b;
                  WHEN OTHERS => vStagei_uid221_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid223_lzcZ_uid51_fpSinPiTest(BITSELECT,222)@32
    rVStage_uid223_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid221_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid223_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid223_lzcZ_uid51_fpSinPiTest_in(3 downto 2);

	--vCount_uid224_lzcZ_uid51_fpSinPiTest(LOGICAL,223)@32
    vCount_uid224_lzcZ_uid51_fpSinPiTest_a <= rVStage_uid223_lzcZ_uid51_fpSinPiTest_b;
    vCount_uid224_lzcZ_uid51_fpSinPiTest_b <= leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;
    vCount_uid224_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid224_lzcZ_uid51_fpSinPiTest_a = vCount_uid224_lzcZ_uid51_fpSinPiTest_b else "0";

	--vStage_uid225_lzcZ_uid51_fpSinPiTest(BITSELECT,224)@32
    vStage_uid225_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid221_lzcZ_uid51_fpSinPiTest_q(1 downto 0);
    vStage_uid225_lzcZ_uid51_fpSinPiTest_b <= vStage_uid225_lzcZ_uid51_fpSinPiTest_in(1 downto 0);

	--vStagei_uid227_lzcZ_uid51_fpSinPiTest(MUX,226)@32
    vStagei_uid227_lzcZ_uid51_fpSinPiTest_s <= vCount_uid224_lzcZ_uid51_fpSinPiTest_q;
    vStagei_uid227_lzcZ_uid51_fpSinPiTest: PROCESS (vStagei_uid227_lzcZ_uid51_fpSinPiTest_s, rVStage_uid223_lzcZ_uid51_fpSinPiTest_b, vStage_uid225_lzcZ_uid51_fpSinPiTest_b)
    BEGIN
            CASE vStagei_uid227_lzcZ_uid51_fpSinPiTest_s IS
                  WHEN "0" => vStagei_uid227_lzcZ_uid51_fpSinPiTest_q <= rVStage_uid223_lzcZ_uid51_fpSinPiTest_b;
                  WHEN "1" => vStagei_uid227_lzcZ_uid51_fpSinPiTest_q <= vStage_uid225_lzcZ_uid51_fpSinPiTest_b;
                  WHEN OTHERS => vStagei_uid227_lzcZ_uid51_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid229_lzcZ_uid51_fpSinPiTest(BITSELECT,228)@32
    rVStage_uid229_lzcZ_uid51_fpSinPiTest_in <= vStagei_uid227_lzcZ_uid51_fpSinPiTest_q;
    rVStage_uid229_lzcZ_uid51_fpSinPiTest_b <= rVStage_uid229_lzcZ_uid51_fpSinPiTest_in(1 downto 1);

	--vCount_uid230_lzcZ_uid51_fpSinPiTest(LOGICAL,229)@32
    vCount_uid230_lzcZ_uid51_fpSinPiTest_a <= rVStage_uid229_lzcZ_uid51_fpSinPiTest_b;
    vCount_uid230_lzcZ_uid51_fpSinPiTest_b <= GND_q;
    vCount_uid230_lzcZ_uid51_fpSinPiTest_q <= "1" when vCount_uid230_lzcZ_uid51_fpSinPiTest_a = vCount_uid230_lzcZ_uid51_fpSinPiTest_b else "0";

	--r_uid231_lzcZ_uid51_fpSinPiTest(BITJOIN,230)@32
    r_uid231_lzcZ_uid51_fpSinPiTest_q <= ld_vCount_uid192_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_g_q & ld_vCount_uid200_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_f_q & ld_vCount_uid206_lzcZ_uid51_fpSinPiTest_q_to_r_uid231_lzcZ_uid51_fpSinPiTest_e_q & vCount_uid212_lzcZ_uid51_fpSinPiTest_q & vCount_uid218_lzcZ_uid51_fpSinPiTest_q & vCount_uid224_lzcZ_uid51_fpSinPiTest_q & vCount_uid230_lzcZ_uid51_fpSinPiTest_q;

	--leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest(BITSELECT,240)@32
    leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_in <= r_uid231_lzcZ_uid51_fpSinPiTest_q;
    leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_b <= leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_in(6 downto 5);

	--reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1(REG,939)@32
    reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1_q <= leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest(MUX,241)@33
    leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_s <= reg_leftShiftStageSel6Dto5_uid241_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_1_q;
    leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest: PROCESS (leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_s, ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg_q, leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_q, leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q <= ld_z_uid49_fpSinPiTest_q_to_leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_c_outputreg_q;
                  WHEN "01" => leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage0Idx1_uid236_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage0Idx2_uid239_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage0Idx3_uid240_alignedZ_uid52_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest(BITSELECT,251)@32
    leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_in <= r_uid231_lzcZ_uid51_fpSinPiTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_b <= leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1(REG,940)@32
    reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1_q <= leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest(MUX,252)@33
    leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_s <= reg_leftShiftStageSel4Dto3_uid252_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_1_q;
    leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest: PROCESS (leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_s, leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q, leftShiftStage1Idx1_uid245_alignedZ_uid52_fpSinPiTest_q, leftShiftStage1Idx2_uid248_alignedZ_uid52_fpSinPiTest_q, leftShiftStage1Idx3_uid251_alignedZ_uid52_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage0_uid242_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "01" => leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage1Idx1_uid245_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage1Idx2_uid248_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage1Idx3_uid251_alignedZ_uid52_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest(BITSELECT,260)@33
    LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q(84 downto 0);
    LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_in(84 downto 0);

	--leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest(BITJOIN,261)@33
    leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage184dto0_uid261_alignedZ_uid52_fpSinPiTest_b & leftShiftStage1Idx3Pad6_uid179_fxpX_uid41_fpSinPiTest_q;

	--reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5(REG,942)@33
    reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5_q <= leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest(BITSELECT,257)@33
    LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q(86 downto 0);
    LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_in(86 downto 0);

	--leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest(BITJOIN,258)@33
    leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage186dto0_uid258_alignedZ_uid52_fpSinPiTest_b & leftShiftStage1Idx2Pad4_uid176_fxpX_uid41_fpSinPiTest_q;

	--reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4(REG,943)@33
    reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4_q <= leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest(BITSELECT,254)@33
    LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_in <= leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q(88 downto 0);
    LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_b <= LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_in(88 downto 0);

	--leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest(BITJOIN,255)@33
    leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_q <= LeftShiftStage188dto0_uid255_alignedZ_uid52_fpSinPiTest_b & leftShiftStage1Idx1Pad2_uid173_fxpX_uid41_fpSinPiTest_q;

	--reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3(REG,944)@33
    reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3_q <= leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2(REG,945)@33
    reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2_q <= leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest(BITSELECT,262)@32
    leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_in <= r_uid231_lzcZ_uid51_fpSinPiTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_b <= leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_in(2 downto 1);

	--reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1(REG,941)@32
    reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q <= leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--ld_reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_b(DELAY,1305)@33
    ld_reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q, xout => ld_reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest(MUX,263)@34
    leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_s <= ld_reg_leftShiftStageSel2Dto1_uid263_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_b_q;
    leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest: PROCESS (leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_s, reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2_q, reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3_q, reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4_q, reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5_q)
    BEGIN
            CASE leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_s IS
                  WHEN "00" => leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q <= reg_leftShiftStage1_uid253_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_2_q;
                  WHEN "01" => leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q <= reg_leftShiftStage2Idx1_uid256_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_3_q;
                  WHEN "10" => leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q <= reg_leftShiftStage2Idx2_uid259_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_4_q;
                  WHEN "11" => leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q <= reg_leftShiftStage2Idx3_uid262_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_5_q;
                  WHEN OTHERS => leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest(BITSELECT,267)@32
    leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_in <= r_uid231_lzcZ_uid51_fpSinPiTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_b <= leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_in(0 downto 0);

	--reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1(REG,946)@32
    reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q <= leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--ld_reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_b(DELAY,1313)@33
    ld_reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q, xout => ld_reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest(MUX,268)@34
    leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_s <= ld_reg_leftShiftStageSel0Dto0_uid268_alignedZ_uid52_fpSinPiTest_0_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_1_q_to_leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_b_q;
    leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest: PROCESS (leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_s, leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q, leftShiftStage3Idx1_uid267_alignedZ_uid52_fpSinPiTest_q)
    BEGIN
            CASE leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_s IS
                  WHEN "0" => leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage2_uid264_alignedZ_uid52_fpSinPiTest_q;
                  WHEN "1" => leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_q <= leftShiftStage3Idx1_uid267_alignedZ_uid52_fpSinPiTest_q;
                  WHEN OTHERS => leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pHigh_uid54_fpSinPiTest(BITSELECT,53)@34
    pHigh_uid54_fpSinPiTest_in <= leftShiftStage3_uid269_alignedZ_uid52_fpSinPiTest_q;
    pHigh_uid54_fpSinPiTest_b <= pHigh_uid54_fpSinPiTest_in(90 downto 36);

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem(DUALMEM,2400)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_reset0 <= areset;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ia <= pHigh_uid54_fpSinPiTest_b;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_aa <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdreg_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ab <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_rdmux_q;
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 55,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_iq,
        address_a => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_aa,
        data_a => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_ia
    );
        ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_iq(54 downto 0);

	--ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg(DELAY,2399)
    ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_replace_mem_q, xout => ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg_q, clk => clk, aclr => areset );

	--p_uid55_fpSinPiTest(MUX,54)@59
    p_uid55_fpSinPiTest_s <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_p_uid55_fpSinPiTest_b_outputreg_q;
    p_uid55_fpSinPiTest: PROCESS (p_uid55_fpSinPiTest_s, ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg_q)
    BEGIN
            CASE p_uid55_fpSinPiTest_s IS
                  WHEN "0" => p_uid55_fpSinPiTest_q <= ld_pHigh_uid54_fpSinPiTest_b_to_p_uid55_fpSinPiTest_c_outputreg_q;
                  WHEN "1" => p_uid55_fpSinPiTest_q <= cPi_uid53_fpSinPiTest_q;
                  WHEN OTHERS => p_uid55_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a_0(BITSELECT,573)@59
    mul2xSinRes_uid67_fpSinPiTest_a_0_in <= p_uid55_fpSinPiTest_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_a_0_b <= mul2xSinRes_uid67_fpSinPiTest_a_0_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0(REG,995)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a0_b3(MULT,593)@60
    mul2xSinRes_uid67_fpSinPiTest_a0_b3_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b3_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b3_b);
    mul2xSinRes_uid67_fpSinPiTest_a0_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b3_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a0_b3_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b3_q <= mul2xSinRes_uid67_fpSinPiTest_a0_b3_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3(BITSELECT,622)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b3_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_b_2(BITSELECT,579)@59
    mul2xSinRes_uid67_fpSinPiTest_b_2_in <= multSecondOperand_uid66_fpSinPiTest_q(47 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_b_2_b <= mul2xSinRes_uid67_fpSinPiTest_b_2_in(47 downto 32);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1(REG,1022)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a_1(BITSELECT,574)@59
    mul2xSinRes_uid67_fpSinPiTest_a_1_in <= p_uid55_fpSinPiTest_q(31 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_a_1_b <= mul2xSinRes_uid67_fpSinPiTest_a_1_in(31 downto 16);

	--reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0(REG,1023)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a1_b2(MULT,590)@60
    mul2xSinRes_uid67_fpSinPiTest_a1_b2_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b2_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b2_b);
    mul2xSinRes_uid67_fpSinPiTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b2_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a1_b2_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b2_q <= mul2xSinRes_uid67_fpSinPiTest_a1_b2_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2(BITSELECT,615)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b2_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5(BITJOIN,637)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b3_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b2_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1(REG,1016)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a_2(BITSELECT,575)@59
    mul2xSinRes_uid67_fpSinPiTest_a_2_in <= p_uid55_fpSinPiTest_q(47 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_a_2_b <= mul2xSinRes_uid67_fpSinPiTest_a_2_in(47 downto 32);

	--reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0(REG,1017)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_2_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a2_b3(MULT,595)@60
    mul2xSinRes_uid67_fpSinPiTest_a2_b3_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b3_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b3_b);
    mul2xSinRes_uid67_fpSinPiTest_a2_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b3_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a2_b3_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a2_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b3_q <= mul2xSinRes_uid67_fpSinPiTest_a2_b3_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3(BITSELECT,625)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b3_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1(REG,1014)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0(REG,1015)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_2_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a2_b2(MULT,591)@60
    mul2xSinRes_uid67_fpSinPiTest_a2_b2_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b2_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b2_b);
    mul2xSinRes_uid67_fpSinPiTest_a2_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b2_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a2_b2_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a2_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b2_q <= mul2xSinRes_uid67_fpSinPiTest_a2_b2_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2(BITSELECT,617)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b2_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1(REG,1024)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0(REG,1025)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a0_b2(MULT,589)@60
    mul2xSinRes_uid67_fpSinPiTest_a0_b2_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b2_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b2_b);
    mul2xSinRes_uid67_fpSinPiTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b2_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a0_b2_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b2_q <= mul2xSinRes_uid67_fpSinPiTest_a0_b2_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2(BITSELECT,614)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b2_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2(BITSELECT,613)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b2_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4(BITJOIN,636)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b3_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b2_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b2_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b2_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1(REG,996)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0(REG,997)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a1_b3(MULT,594)@60
    mul2xSinRes_uid67_fpSinPiTest_a1_b3_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b3_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b3_b);
    mul2xSinRes_uid67_fpSinPiTest_a1_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b3_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a1_b3_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b3_q <= mul2xSinRes_uid67_fpSinPiTest_a1_b3_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3(BITSELECT,624)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b3_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2(BITSELECT,616)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b2_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_b_1(BITSELECT,578)@59
    mul2xSinRes_uid67_fpSinPiTest_b_1_in <= multSecondOperand_uid66_fpSinPiTest_q(31 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_b_1_b <= mul2xSinRes_uid67_fpSinPiTest_b_1_in(31 downto 16);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1(REG,1012)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0(REG,1013)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_2_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a2_b1(MULT,587)@60
    mul2xSinRes_uid67_fpSinPiTest_a2_b1_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b1_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b1_b);
    mul2xSinRes_uid67_fpSinPiTest_a2_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b1_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a2_b1_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a2_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b1_q <= mul2xSinRes_uid67_fpSinPiTest_a2_b1_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1(BITSELECT,609)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b1_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1(REG,1020)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0(REG,1021)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a1_b1(MULT,586)@60
    mul2xSinRes_uid67_fpSinPiTest_a1_b1_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b1_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b1_b);
    mul2xSinRes_uid67_fpSinPiTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b1_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a1_b1_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b1_q <= mul2xSinRes_uid67_fpSinPiTest_a1_b1_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1(BITSELECT,607)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b1_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3(BITJOIN,635)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b3_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b2_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b1_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b1_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1(REG,1010)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a_3(BITSELECT,576)@59
    mul2xSinRes_uid67_fpSinPiTest_a_3_in <= STD_LOGIC_VECTOR("000000000" & p_uid55_fpSinPiTest_q);
    mul2xSinRes_uid67_fpSinPiTest_a_3_b <= mul2xSinRes_uid67_fpSinPiTest_a_3_in(63 downto 48);

	--reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0(REG,1011)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a3_b3(MULT,596)@60
    mul2xSinRes_uid67_fpSinPiTest_a3_b3_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b3_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b3_b);
    mul2xSinRes_uid67_fpSinPiTest_a3_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b3_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a3_b3_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a3_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b3_q <= mul2xSinRes_uid67_fpSinPiTest_a3_b3_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3(BITSELECT,627)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b3_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1(REG,1008)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_2_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0(REG,1009)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a3_b2(MULT,592)@60
    mul2xSinRes_uid67_fpSinPiTest_a3_b2_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b2_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b2_b);
    mul2xSinRes_uid67_fpSinPiTest_a3_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b2_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a3_b2_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a3_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b2_q <= mul2xSinRes_uid67_fpSinPiTest_a3_b2_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2(BITSELECT,619)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b2_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1(REG,1006)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0(REG,1007)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a3_b1(MULT,588)@60
    mul2xSinRes_uid67_fpSinPiTest_a3_b1_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b1_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b1_b);
    mul2xSinRes_uid67_fpSinPiTest_a3_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b1_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a3_b1_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a3_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b1_q <= mul2xSinRes_uid67_fpSinPiTest_a3_b1_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1(BITSELECT,611)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b1_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1(BITSELECT,608)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b1_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_in(31 downto 16);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1(REG,1018)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_1_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0(REG,1019)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a0_b1(MULT,585)@60
    mul2xSinRes_uid67_fpSinPiTest_a0_b1_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b1_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b1_b);
    mul2xSinRes_uid67_fpSinPiTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b1_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a0_b1_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b1_q <= mul2xSinRes_uid67_fpSinPiTest_a0_b1_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1(BITSELECT,606)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b1_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1(BITSELECT,605)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b1_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2(BITJOIN,634)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b3_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b2_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b1_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b1_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b1_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b1_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF(LOGICAL,670)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3(BITSELECT,626)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b3_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2(BITSELECT,618)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b2_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1(BITSELECT,610)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b1_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_b_0(BITSELECT,577)@59
    mul2xSinRes_uid67_fpSinPiTest_b_0_in <= multSecondOperand_uid66_fpSinPiTest_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_b_0_b <= mul2xSinRes_uid67_fpSinPiTest_b_0_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1(REG,1004)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0(REG,1005)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_3_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a3_b0(MULT,584)@60
    mul2xSinRes_uid67_fpSinPiTest_a3_b0_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b0_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a3_b0_b);
    mul2xSinRes_uid67_fpSinPiTest_a3_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_3_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a3_b0_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a3_b0_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a3_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a3_b0_q <= mul2xSinRes_uid67_fpSinPiTest_a3_b0_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0(BITSELECT,603)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b0_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1(REG,1002)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0(REG,1003)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_2_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a2_b0(MULT,583)@60
    mul2xSinRes_uid67_fpSinPiTest_a2_b0_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b0_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a2_b0_b);
    mul2xSinRes_uid67_fpSinPiTest_a2_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_2_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a2_b0_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a2_b0_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a2_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a2_b0_q <= mul2xSinRes_uid67_fpSinPiTest_a2_b0_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0(BITSELECT,601)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b0_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_in(15 downto 0);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1(REG,1000)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0(REG,1001)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_1_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a1_b0(MULT,582)@60
    mul2xSinRes_uid67_fpSinPiTest_a1_b0_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b0_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a1_b0_b);
    mul2xSinRes_uid67_fpSinPiTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_1_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a1_b0_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a1_b0_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a1_b0_q <= mul2xSinRes_uid67_fpSinPiTest_a1_b0_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0(BITSELECT,599)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b0_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1(BITJOIN,633)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b3_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b2_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b1_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a3_b0_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a2_b0_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b0_b & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF(LOGICAL,669)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF(LOGICAL,668)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF(LOGICAL,667)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE(LOGICAL,666)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_d;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3(BITSELECT,628)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b3_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2(BITSELECT,620)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b2_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1(BITSELECT,612)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b1_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0(BITSELECT,604)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a3_b0_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0(BITSELECT,602)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a2_b0_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0(BITSELECT,600)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b0_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_in(31 downto 16);

	--reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1(REG,998)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1_q <= mul2xSinRes_uid67_fpSinPiTest_b_0_b;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0(REG,999)@59
    reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0_q <= mul2xSinRes_uid67_fpSinPiTest_a_0_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_a0_b0(MULT,581)@60
    mul2xSinRes_uid67_fpSinPiTest_a0_b0_pr <= UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b0_a) * UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_a0_b0_b);
    mul2xSinRes_uid67_fpSinPiTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_a <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_b <= (others => '0');
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_a <= reg_mul2xSinRes_uid67_fpSinPiTest_a_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_0_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_b <= reg_mul2xSinRes_uid67_fpSinPiTest_b_0_0_to_mul2xSinRes_uid67_fpSinPiTest_a0_b0_1_q;
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_s1 <= STD_LOGIC_VECTOR(mul2xSinRes_uid67_fpSinPiTest_a0_b0_pr);
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_a0_b0_q <= mul2xSinRes_uid67_fpSinPiTest_a0_b0_s1;
        END IF;
    END PROCESS;

	--mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0(BITSELECT,598)@63
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b0_q;
    mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_b <= mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_in(31 downto 16);

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0(BITSELECT,597)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b0_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_in(15 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0(BITJOIN,632)@63
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q <= mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b3_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b2_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b1_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a3_b0_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a2_b0_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a1_b0_b & mul2xSinRes_uid67_fpSinPiTest_MSB_a0_b0_b & mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b0_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF(LOGICAL,665)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF(LOGICAL,664)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF(LOGICAL,663)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE(LOGICAL,662)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF(LOGICAL,661)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF(LOGICAL,660)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE(LOGICAL,659)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF(LOGICAL,658)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE(LOGICAL,657)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD(LOGICAL,656)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_c <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_d <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_b and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_c and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_d;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne(LOGICAL,671)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_c <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABCF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_d <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_e <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABDF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_f <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andABEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_g <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_h <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACDF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_i <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andACEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_j <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andADEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_k <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_l <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCDF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_m <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBCEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_n <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBDEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_o <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCDEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_a or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_b or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_c or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_d or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_e or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_f or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_g or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_h or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_i or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_j or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_k or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_l or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_m or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_n or mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_o;

	--mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS(BITSELECT,674)@63
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_in <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_orOne_q(125 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_b <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_in(125 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ(BITJOIN,675)@63
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1(REG,1044)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF(LOGICAL,654)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF(LOGICAL,653)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE(LOGICAL,652)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF(LOGICAL,651)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE(LOGICAL,650)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD(LOGICAL,649)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF(LOGICAL,648)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE(LOGICAL,647)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD(LOGICAL,646)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC(LOGICAL,645)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF(LOGICAL,644)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE(LOGICAL,643)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD(LOGICAL,642)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC(LOGICAL,641)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB(LOGICAL,640)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_b <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_a and mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_b;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo(LOGICAL,655)@63
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAB_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAC_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_c <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_d <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_e <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andAF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_f <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBC_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_g <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_h <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_i <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andBF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_j <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_k <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_l <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andCF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_m <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_n <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andDF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_o <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_andEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_a xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_b xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_c xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_d xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_e xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_f xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_g xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_h xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_i xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_j xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_k xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_l xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_m xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_n xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_o;

	--mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS(BITSELECT,672)@63
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_in <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorTwo_q(126 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_b <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_in(126 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ(BITJOIN,673)@63
    mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_lsb_BS_b & GND_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0(REG,1045)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF(LOGICAL,707)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_a <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_d;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o(DELAY,1940)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o_q, clk => clk, aclr => areset );

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1(REG,1043)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f(DELAY,1739)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e(DELAY,1738)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d(DELAY,1737)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c(DELAY,1736)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b(DELAY,1735)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a(DELAY,1734)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne(LOGICAL,639)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_0_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_1_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_2_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_3_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_4_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_5_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_a xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_b xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_c xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_d xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_e xor mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_f;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF(LOGICAL,706)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1(REG,1042)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF(LOGICAL,705)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2(REG,1040)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1(REG,1041)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE(LOGICAL,703)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1(REG,1039)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3(BITSELECT,623)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a1_b3_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_in(15 downto 0);

	--ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_e(DELAY,1733)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b, xout => ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_e_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3(BITSELECT,621)@63
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_in <= mul2xSinRes_uid67_fpSinPiTest_a0_b3_q(15 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b <= mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_in(15 downto 0);

	--ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_d(DELAY,1732)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b, xout => ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_d_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6(BITJOIN,638)@64
    mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q <= leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a1_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_e_q & ld_mul2xSinRes_uid67_fpSinPiTest_LSB_a0_b3_b_to_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_d_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q & leftShiftStage0Idx2Pad16_uid165_fxpX_uid41_fpSinPiTest_q;

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF(LOGICAL,702)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_d;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j(DELAY,1935)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j_q, clk => clk, aclr => areset );

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1(REG,1038)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF(LOGICAL,701)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_d;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i(DELAY,1934)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i_q, clk => clk, aclr => areset );

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2(REG,1036)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1(REG,1037)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE(LOGICAL,699)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_d;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g(DELAY,1932)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF(LOGICAL,698)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_c <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2(REG,1035)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE(LOGICAL,696)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2(REG,1034)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE(LOGICAL,694)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_d <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_d;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3(REG,1032)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2(REG,1033)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD(LOGICAL,693)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_d <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_b and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_c and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_d;
        END IF;
    END PROCESS;



	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne(LOGICAL,708)@65
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_c <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_d <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_e <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_f <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andABEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_h <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACDE_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andACEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andADEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_k <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_l <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_m <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBCEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_n <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBDEF_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCDEF_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_a or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_b or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_c or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_d or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_e or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_f or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_g or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_h or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_i or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_j or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_k or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_l or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_m or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_n or mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_o;

	--mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS(BITSELECT,711)@65
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_in <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_orOne_q(125 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_b <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_in(125 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ(BITJOIN,712)@65
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_lsb_BS_b & GND_q & GND_q;

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1(REG,1049)@65
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andEF_join(BITJOIN,866)
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andEF_join_q <= GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q;

	--ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q_to_reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_a(DELAY,2343)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q_to_reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q_to_reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_a_q, clk => clk, aclr => areset );

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0(REG,1031)@64
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_q <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q_to_reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_a_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE(LOGICAL,689)@65
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_a <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_0_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_b <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_b;

	--ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b(DELAY,1871)@63
    ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE(LOGICAL,687)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_a <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_b <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_b;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1(REG,1030)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD(LOGICAL,686)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_a <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_b;
        END IF;
    END PROCESS;



	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE(LOGICAL,684)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_b <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_b;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1(REG,1029)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD(LOGICAL,683)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_b;
        END IF;
    END PROCESS;



	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC(LOGICAL,682)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_b <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_b;
        END IF;
    END PROCESS;



	--ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a(DELAY,1874)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE(LOGICAL,680)@65
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a <= ld_mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_b <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_b;

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1(REG,1028)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD(LOGICAL,679)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_1_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_b;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c(DELAY,1886)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC(LOGICAL,678)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_b;
        END IF;
    END PROCESS;



	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB(LOGICAL,677)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_a and mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_b;
        END IF;
    END PROCESS;



	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo(LOGICAL,692)@65
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_a <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAB_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAC_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAD_q_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_d <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_e <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andAE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_f <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBC_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_g <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_h <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_i <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andBE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_j <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCD_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_k <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_l <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andCE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_m <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_n <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andDE_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_o <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_andEF_join_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_a xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_b xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_c xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_d xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_e xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_f xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_g xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_h xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_i xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_j xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_k xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_l xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_m xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_n xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_o;

	--mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS(BITSELECT,709)@65
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_in <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorTwo_q(126 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_b <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_in(126 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ(BITJOIN,710)@65
    mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_lsb_BS_b & GND_q;

	--ld_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a(DELAY,1952)@65
    ld_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC(LOGICAL,716)@66
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a <= ld_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_1_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_q <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_a and mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_b;
        END IF;
    END PROCESS;



	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1(REG,1048)@65
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3(REG,1026)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2(REG,1027)@63
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne(LOGICAL,676)@64
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_a <= mul2xSinRes_uid67_fpSinPiTest_joined_BJ_6_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_b <= mul2xSinRes_uid67_fpSinPiTest_63COMP0_xorOne_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_2_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_d <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_0_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_3_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_e <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_f <= leftShiftStage0Idx2Pad128_uid384_alignedFxp_uid137_rrx_uid29_fpSinPiTest_q;
    mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q <= mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_a xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_b xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_c xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_d xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_e xor mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_f;

	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a(DELAY,1945)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 2 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC(LOGICAL,715)@66
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_a <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_1_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_q <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_a and mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_b;
        END IF;
    END PROCESS;



	--ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a(DELAY,1948)@64
    ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB(LOGICAL,714)@65
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_b <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_a and mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_b;
        END IF;
    END PROCESS;



	--ld_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a(DELAY,1954)@66
    ld_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne(LOGICAL,717)@67
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a <= ld_mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAB_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_b <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_andAC_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_c <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_andBC_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_q <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_a or mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_b or mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_c;

	--mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS(BITSELECT,718)@67
    mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_in <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_orOne_q(126 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_b <= mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_in(126 downto 0);

	--mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_BJ(BITJOIN,719)@67
    mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_BJ_q <= mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_lsb_BS_b & GND_q;

	--mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_b(BITJOIN,835)@67
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_b_q <= GND_q & mul2xSinRes_uid67_fpSinPiTest_comp_2_out1_BJ_q;

	--mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b(BITSELECT,838)@67
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_in <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_b_q;
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_b <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_in(88 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_in(128 downto 89);

	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2(REG,1046)@65
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_q;
        END IF;
    END PROCESS;


	--reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1(REG,1047)@65
    reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1_q <= mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne(LOGICAL,713)@66
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a <= ld_mul2xSinRes_uid67_fpSinPiTest_63COMP1_xorOne_q_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_b <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out1_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_1_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_c <= reg_mul2xSinRes_uid67_fpSinPiTest_comp_1_out2_BJ_0_to_mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_2_q;
    mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_q <= mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_a xor mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_b xor mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_c;

	--mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_a(BITJOIN,833)@66
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_a_q <= GND_q & mul2xSinRes_uid67_fpSinPiTest_32COMP2_xorOne_q;

	--mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a(BITSELECT,837)@66
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_in <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitExpansion_for_a_q;
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_b <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_in(88 downto 0);
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_in(128 downto 89);

	--reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0(REG,1050)@66
    reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0_q <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_b;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2(ADD,839)@67
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_cin <= GND_q;
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_0_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_0_q) & '1';
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_b <= STD_LOGIC_VECTOR("0" & mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_b) & mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_cin(0);
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_a) + UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_b));
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_c(0) <= mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_o(90);
    mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q <= mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_o(89 downto 1);


	--ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b(DELAY,2159)@67
    ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 40, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c, xout => ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b_q, clk => clk, aclr => areset );

	--ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c_to_reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_a(DELAY,2363)@66
    ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c_to_reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_a : dspba_delay
    GENERIC MAP ( width => 40, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c, xout => ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c_to_reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_a_q, clk => clk, aclr => areset );

	--reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0(REG,1051)@67
    reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_q <= "0000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_q <= ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_c_to_reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_a_q;
        END IF;
    END PROCESS;


	--mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2(ADD,840)@68
    mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_cin <= mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_c;
    mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_a <= STD_LOGIC_VECTOR("0" & reg_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_a_1_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_0_q) & '1';
    mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_mul2xSinRes_uid67_fpSinPiTest_ADD_BitSelect_for_b_c_to_mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b_q) & mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_cin(0);
    mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_a) + UNSIGNED(mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_b));
        END IF;
    END PROCESS;
    mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_q <= mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_o(40 downto 1);


	--ld_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q_to_mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_a(DELAY,2161)@68
    ld_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q_to_mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q, xout => ld_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q_to_mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_a_q, clk => clk, aclr => areset );

	--mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q(BITJOIN,841)@69
    mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_q <= mul2xSinRes_uid67_fpSinPiTest_ADD_p2_of_2_q & ld_mul2xSinRes_uid67_fpSinPiTest_ADD_p1_of_2_q_to_mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_a_q;

	--normBit_uid68_fpSinPiTest(BITSELECT,67)@69
    normBit_uid68_fpSinPiTest_in <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_q(109 downto 0);
    normBit_uid68_fpSinPiTest_b <= normBit_uid68_fpSinPiTest_in(109 downto 109);

	--join_uid73_fpSinPiTest(BITJOIN,72)@69
    join_uid73_fpSinPiTest_q <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_join_uid73_fpSinPiTest_b_outputreg_q & normBit_uid68_fpSinPiTest_b;

	--cstAllZWF_uid7_fpSinPiTest(CONSTANT,6)
    cstAllZWF_uid7_fpSinPiTest_q <= "0000000000000000000000000000000000000000000000000000";

	--rndOp_uid74_uid75_fpSinPiTest(BITJOIN,74)@69
    rndOp_uid74_uid75_fpSinPiTest_q <= join_uid73_fpSinPiTest_q & cstAllZWF_uid7_fpSinPiTest_q & VCC_q;

	--reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1(REG,1054)@69
    reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1_q <= rndOp_uid74_uid75_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor(LOGICAL,2446)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_b <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_q <= not (ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_a or ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_b);

	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_mem_top(CONSTANT,2442)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_mem_top_q <= "0100001";

	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp(LOGICAL,2443)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_a <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_mem_top_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q);
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_q <= "1" when ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_a = ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_b else "0";

	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg(REG,2444)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena(REG,2447)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_nor_q = "1") THEN
                ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd(LOGICAL,2448)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_a <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_sticky_ena_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_b <= VCC_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_a and ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_b;

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem(DUALMEM,2413)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_reset0 <= areset;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ia <= expXRR_uid33_fpSinPiTest_b;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_aa <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdreg_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ab <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_rdmux_q;
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_iq,
        address_a => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_aa,
        data_a => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_ia
    );
        ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_iq(10 downto 0);

	--ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg(DELAY,2412)
    ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_replace_mem_q, xout => ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg_q, clk => clk, aclr => areset );

	--reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1(REG,1052)@32
    reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1_q <= r_uid231_lzcZ_uid51_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--expHardCase_uid57_fpSinPiTest(SUB,56)@33
    expHardCase_uid57_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & biasM1_uid56_fpSinPiTest_q);
    expHardCase_uid57_fpSinPiTest_b <= STD_LOGIC_VECTOR("00000" & reg_r_uid231_lzcZ_uid51_fpSinPiTest_0_to_expHardCase_uid57_fpSinPiTest_1_q);
            expHardCase_uid57_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expHardCase_uid57_fpSinPiTest_a) - UNSIGNED(expHardCase_uid57_fpSinPiTest_b));
    expHardCase_uid57_fpSinPiTest_q <= expHardCase_uid57_fpSinPiTest_o(11 downto 0);


	--expPH_uid58_fpSinPiTest(BITSELECT,57)@33
    expPH_uid58_fpSinPiTest_in <= expHardCase_uid57_fpSinPiTest_q(10 downto 0);
    expPH_uid58_fpSinPiTest_b <= expPH_uid58_fpSinPiTest_in(10 downto 0);

	--ld_sinXIsXRR_uid36_fpSinPiTest_n_to_expP_uid59_fpSinPiTest_b(DELAY,1091)@24
    ld_sinXIsXRR_uid36_fpSinPiTest_n_to_expP_uid59_fpSinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 9 )
    PORT MAP ( xin => sinXIsXRR_uid36_fpSinPiTest_n, xout => ld_sinXIsXRR_uid36_fpSinPiTest_n_to_expP_uid59_fpSinPiTest_b_q, clk => clk, aclr => areset );

	--expP_uid59_fpSinPiTest(MUX,58)@33
    expP_uid59_fpSinPiTest_s <= ld_sinXIsXRR_uid36_fpSinPiTest_n_to_expP_uid59_fpSinPiTest_b_q;
    expP_uid59_fpSinPiTest: PROCESS (expP_uid59_fpSinPiTest_s, expPH_uid58_fpSinPiTest_b, ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg_q)
    BEGIN
            CASE expP_uid59_fpSinPiTest_s IS
                  WHEN "0" => expP_uid59_fpSinPiTest_q <= expPH_uid58_fpSinPiTest_b;
                  WHEN "1" => expP_uid59_fpSinPiTest_q <= ld_expXRR_uid33_fpSinPiTest_b_to_expP_uid59_fpSinPiTest_d_outputreg_q;
                  WHEN OTHERS => expP_uid59_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt(COUNTER,2438)
    -- every=1, low=0, high=33, step=1, init=1
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i = 32 THEN
                  ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_eq = '1') THEN
                    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i - 33;
                ELSE
                    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_i,6));


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg(REG,2439)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux(MUX,2440)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_s <= VCC_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux: PROCESS (ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_s, ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q, ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem(DUALMEM,2437)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_reset0 <= areset;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ia <= expP_uid59_fpSinPiTest_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_aa <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdreg_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ab <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_rdmux_q;
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 34,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 34,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_iq,
        address_a => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_aa,
        data_a => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_ia
    );
        ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_iq(10 downto 0);

	--ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_outputreg(DELAY,2436)
    ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_replace_mem_q, xout => ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_outputreg_q, clk => clk, aclr => areset );

	--highRes_uid69_fpSinPiTest(BITSELECT,68)@69
    highRes_uid69_fpSinPiTest_in <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_q(108 downto 0);
    highRes_uid69_fpSinPiTest_b <= highRes_uid69_fpSinPiTest_in(108 downto 56);

	--lowRes_uid70_fpSinPiTest(BITSELECT,69)@69
    lowRes_uid70_fpSinPiTest_in <= mul2xSinRes_uid67_fpSinPiTest_ADD_BitJoin_for_q_q(107 downto 0);
    lowRes_uid70_fpSinPiTest_b <= lowRes_uid70_fpSinPiTest_in(107 downto 55);

	--fracRCompPreRnd_uid71_fpSinPiTest(MUX,70)@69
    fracRCompPreRnd_uid71_fpSinPiTest_s <= normBit_uid68_fpSinPiTest_b;
    fracRCompPreRnd_uid71_fpSinPiTest: PROCESS (fracRCompPreRnd_uid71_fpSinPiTest_s, lowRes_uid70_fpSinPiTest_b, highRes_uid69_fpSinPiTest_b)
    BEGIN
            CASE fracRCompPreRnd_uid71_fpSinPiTest_s IS
                  WHEN "0" => fracRCompPreRnd_uid71_fpSinPiTest_q <= lowRes_uid70_fpSinPiTest_b;
                  WHEN "1" => fracRCompPreRnd_uid71_fpSinPiTest_q <= highRes_uid69_fpSinPiTest_b;
                  WHEN OTHERS => fracRCompPreRnd_uid71_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest(BITJOIN,71)@69
    expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_q <= ld_expP_uid59_fpSinPiTest_q_to_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_b_outputreg_q & fracRCompPreRnd_uid71_fpSinPiTest_q;

	--reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0(REG,1053)@69
    reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0_q <= expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--expRCompFracRComp_uid76_fpSinPiTest(ADD,75)@70
    expRCompFracRComp_uid76_fpSinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expRCompFracRCompPreRnd_uid72_uid72_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_0_q);
    expRCompFracRComp_uid76_fpSinPiTest_b <= STD_LOGIC_VECTOR("0000000000" & reg_rndOp_uid74_uid75_fpSinPiTest_0_to_expRCompFracRComp_uid76_fpSinPiTest_1_q);
            expRCompFracRComp_uid76_fpSinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expRCompFracRComp_uid76_fpSinPiTest_a) + UNSIGNED(expRCompFracRComp_uid76_fpSinPiTest_b));
    expRCompFracRComp_uid76_fpSinPiTest_q <= expRCompFracRComp_uid76_fpSinPiTest_o(64 downto 0);


	--expRComp_uid78_fpSinPiTest(BITSELECT,77)@70
    expRComp_uid78_fpSinPiTest_in <= expRCompFracRComp_uid76_fpSinPiTest_q(63 downto 0);
    expRComp_uid78_fpSinPiTest_b <= expRComp_uid78_fpSinPiTest_in(63 downto 53);

	--reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2(REG,1056)@70
    reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2_q <= "00000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2_q <= expRComp_uid78_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--frac_uid13_fpSinPiTest(BITSELECT,12)@0
    frac_uid13_fpSinPiTest_in <= xIn_0(51 downto 0);
    frac_uid13_fpSinPiTest_b <= frac_uid13_fpSinPiTest_in(51 downto 0);

	--fracXIsZero_uid14_fpSinPiTest(LOGICAL,13)@0
    fracXIsZero_uid14_fpSinPiTest_a <= frac_uid13_fpSinPiTest_b;
    fracXIsZero_uid14_fpSinPiTest_b <= cstAllZWF_uid7_fpSinPiTest_q;
    fracXIsZero_uid14_fpSinPiTest_q <= "1" when fracXIsZero_uid14_fpSinPiTest_a = fracXIsZero_uid14_fpSinPiTest_b else "0";

	--expXIsMax_uid12_fpSinPiTest(LOGICAL,11)@0
    expXIsMax_uid12_fpSinPiTest_a <= exp_uid9_fpSinPiTest_b;
    expXIsMax_uid12_fpSinPiTest_b <= cstAllOWE_uid6_fpSinPiTest_q;
    expXIsMax_uid12_fpSinPiTest_q <= "1" when expXIsMax_uid12_fpSinPiTest_a = expXIsMax_uid12_fpSinPiTest_b else "0";

	--And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest(LOGICAL,14)@0
    And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_a <= expXIsMax_uid12_fpSinPiTest_q;
    And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_b <= fracXIsZero_uid14_fpSinPiTest_q;
    And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_q <= And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_a and And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_b;

	--InvFracXIsZero_uid16_fpSinPiTest(LOGICAL,15)@0
    InvFracXIsZero_uid16_fpSinPiTest_a <= fracXIsZero_uid14_fpSinPiTest_q;
    InvFracXIsZero_uid16_fpSinPiTest_q <= not InvFracXIsZero_uid16_fpSinPiTest_a;

	--And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest(LOGICAL,16)@0
    And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_a <= expXIsMax_uid12_fpSinPiTest_q;
    And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_b <= InvFracXIsZero_uid16_fpSinPiTest_q;
    And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_q <= And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_a and And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_b;

	--excRNaN_uid79_fpSinPiTest(LOGICAL,78)@0
    excRNaN_uid79_fpSinPiTest_a <= And2ExpXIsMaxInvFracXIsZero_uid17_fpSinPiTest_q;
    excRNaN_uid79_fpSinPiTest_b <= And2ExpXIsMaxFracXIsZero_uid15_fpSinPiTest_q;
    excRNaN_uid79_fpSinPiTest_q <= excRNaN_uid79_fpSinPiTest_a or excRNaN_uid79_fpSinPiTest_b;

	--expXIsZero_uid10_fpSinPiTest(LOGICAL,9)@0
    expXIsZero_uid10_fpSinPiTest_a <= exp_uid9_fpSinPiTest_b;
    expXIsZero_uid10_fpSinPiTest_b <= cstAllZWE_uid8_fpSinPiTest_q;
    expXIsZero_uid10_fpSinPiTest_q <= "1" when expXIsZero_uid10_fpSinPiTest_a = expXIsZero_uid10_fpSinPiTest_b else "0";

	--excSelBits_uid80_fpSinPiTest(BITJOIN,79)@0
    excSelBits_uid80_fpSinPiTest_q <= excRNaN_uid79_fpSinPiTest_q & expXIsZero_uid10_fpSinPiTest_q & sinXIsX_uid35_fpSinPiTest_n;

	--reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0(REG,867)@0
    reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q <= excSelBits_uid80_fpSinPiTest_q;
        END IF;
    END PROCESS;


	--ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem(DUALMEM,2945)
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_reset0 <= areset;
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ia <= reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q;
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q;
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q;
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_iq,
        address_a => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_aa,
        data_a => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_ia
    );
        ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_q <= ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_iq(2 downto 0);

	--ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a(DELAY,1121)@1
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a : dspba_delay
    GENERIC MAP ( width => 3, depth => 4 )
    PORT MAP ( xin => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_split_0_replace_mem_q, xout => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_q, clk => clk, aclr => areset );

	--ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg(DELAY,2462)
    ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_q, xout => ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg_q, clk => clk, aclr => areset );

	--excSel_uid81_fpSinPiTest(LOOKUP,80)@71
    excSel_uid81_fpSinPiTest: PROCESS (ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_reg_excSelBits_uid80_fpSinPiTest_0_to_excSel_uid81_fpSinPiTest_0_q_to_excSel_uid81_fpSinPiTest_a_outputreg_q) IS
                WHEN "000" =>  excSel_uid81_fpSinPiTest_q <= "00";
                WHEN "001" =>  excSel_uid81_fpSinPiTest_q <= "01";
                WHEN "010" =>  excSel_uid81_fpSinPiTest_q <= "10";
                WHEN "011" =>  excSel_uid81_fpSinPiTest_q <= "10";
                WHEN "100" =>  excSel_uid81_fpSinPiTest_q <= "11";
                WHEN "101" =>  excSel_uid81_fpSinPiTest_q <= "11";
                WHEN "110" =>  excSel_uid81_fpSinPiTest_q <= "00";
                WHEN "111" =>  excSel_uid81_fpSinPiTest_q <= "00";
                WHEN OTHERS =>
                    excSel_uid81_fpSinPiTest_q <= "00";
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid88_fpSinPiTest(MUX,87)@71
    expRPostExc_uid88_fpSinPiTest_s <= excSel_uid81_fpSinPiTest_q;
    expRPostExc_uid88_fpSinPiTest: PROCESS (expRPostExc_uid88_fpSinPiTest_s, reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2_q, ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg_q)
    BEGIN
            CASE expRPostExc_uid88_fpSinPiTest_s IS
                  WHEN "00" => expRPostExc_uid88_fpSinPiTest_q <= reg_expRComp_uid78_fpSinPiTest_0_to_expRPostExc_uid88_fpSinPiTest_2_q;
                  WHEN "01" => expRPostExc_uid88_fpSinPiTest_q <= ld_exp_uid9_fpSinPiTest_b_to_expRPostExc_uid88_fpSinPiTest_d_outputreg_q;
                  WHEN "10" => expRPostExc_uid88_fpSinPiTest_q <= cstAllZWE_uid8_fpSinPiTest_q;
                  WHEN "11" => expRPostExc_uid88_fpSinPiTest_q <= cstAllOWE_uid6_fpSinPiTest_q;
                  WHEN OTHERS => expRPostExc_uid88_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracNaN_uid82_fpSinPiTest(CONSTANT,81)
    fracNaN_uid82_fpSinPiTest_q <= "0000000000000000000000000000000000000000000000000001";

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor(LOGICAL,2472)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_b <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_q <= not (ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_a or ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_b);

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_mem_top(CONSTANT,2468)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_mem_top_q <= "01000100";

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp(LOGICAL,2469)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_a <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_mem_top_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_q);
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_q <= "1" when ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_a = ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_b else "0";

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg(REG,2470)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena(REG,2473)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_nor_q = "1") THEN
                ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd(LOGICAL,2474)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_a <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_sticky_ena_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_b <= VCC_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_a and ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_b;

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg(REG,2467)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt(COUNTER,2466)
    -- every=1, low=0, high=68, step=1, init=1
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,7);
            ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i = 67 THEN
                  ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_eq = '1') THEN
                    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i - 68;
                ELSE
                    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_i,7));


	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem(DUALMEM,2465)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_reset0 <= areset;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ia <= frac_uid13_fpSinPiTest_b;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_aa <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_wrreg_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ab <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_rdcnt_q;
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 7,
        numwords_a => 69,
        width_b => 52,
        widthad_b => 7,
        numwords_b => 69,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_iq,
        address_a => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_aa,
        data_a => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_ia
    );
        ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_iq(51 downto 0);

	--ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg(DELAY,2464)
    ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_replace_mem_q, xout => ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg_q, clk => clk, aclr => areset );

	--fracRComp_uid77_fpSinPiTest(BITSELECT,76)@70
    fracRComp_uid77_fpSinPiTest_in <= expRCompFracRComp_uid76_fpSinPiTest_q(52 downto 0);
    fracRComp_uid77_fpSinPiTest_b <= fracRComp_uid77_fpSinPiTest_in(52 downto 1);

	--reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2(REG,1055)@70
    reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2_q <= fracRComp_uid77_fpSinPiTest_b;
        END IF;
    END PROCESS;


	--fracRPostExc_uid84_fpSinPiTest(MUX,83)@71
    fracRPostExc_uid84_fpSinPiTest_s <= excSel_uid81_fpSinPiTest_q;
    fracRPostExc_uid84_fpSinPiTest: PROCESS (fracRPostExc_uid84_fpSinPiTest_s, reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2_q, ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg_q)
    BEGIN
            CASE fracRPostExc_uid84_fpSinPiTest_s IS
                  WHEN "00" => fracRPostExc_uid84_fpSinPiTest_q <= reg_fracRComp_uid77_fpSinPiTest_0_to_fracRPostExc_uid84_fpSinPiTest_2_q;
                  WHEN "01" => fracRPostExc_uid84_fpSinPiTest_q <= ld_frac_uid13_fpSinPiTest_b_to_fracRPostExc_uid84_fpSinPiTest_d_outputreg_q;
                  WHEN "10" => fracRPostExc_uid84_fpSinPiTest_q <= cstAllZWF_uid7_fpSinPiTest_q;
                  WHEN "11" => fracRPostExc_uid84_fpSinPiTest_q <= fracNaN_uid82_fpSinPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid84_fpSinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sinXR_uid93_fpSinPiTest(BITJOIN,92)@71
    sinXR_uid93_fpSinPiTest_q <= ld_signR_uid92_fpSinPiTest_q_to_sinXR_uid93_fpSinPiTest_c_outputreg_q & expRPostExc_uid88_fpSinPiTest_q & fracRPostExc_uid84_fpSinPiTest_q;

	--ld_xIn_c_to_xOut_c_split_0_replace_mem(DUALMEM,2933)
    ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0 <= areset;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_ia <= xIn_c;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_c_to_xOut_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_c_to_xOut_c_split_0_replace_mem_iq,
        address_a => ld_xIn_c_to_xOut_c_split_0_replace_mem_aa,
        data_a => ld_xIn_c_to_xOut_c_split_0_replace_mem_ia
    );
        ld_xIn_c_to_xOut_c_split_0_replace_mem_q <= ld_xIn_c_to_xOut_c_split_0_replace_mem_iq(7 downto 0);

	--ld_xIn_c_to_xOut_c_replace_mem(DUALMEM,2373)
    ld_xIn_c_to_xOut_c_replace_mem_reset0 <= areset;
    ld_xIn_c_to_xOut_c_replace_mem_ia <= ld_xIn_c_to_xOut_c_split_0_replace_mem_q;
    ld_xIn_c_to_xOut_c_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_rdreg_q;
    ld_xIn_c_to_xOut_c_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdmux_q;
    ld_xIn_c_to_xOut_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 8,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xIn_c_to_xOut_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_c_to_xOut_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_c_to_xOut_c_replace_mem_iq,
        address_a => ld_xIn_c_to_xOut_c_replace_mem_aa,
        data_a => ld_xIn_c_to_xOut_c_replace_mem_ia
    );
        ld_xIn_c_to_xOut_c_replace_mem_q <= ld_xIn_c_to_xOut_c_replace_mem_iq(7 downto 0);

	--ld_xIn_c_to_xOut_c_outputreg(DELAY,2371)
    ld_xIn_c_to_xOut_c_outputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => ld_xIn_c_to_xOut_c_replace_mem_q, xout => ld_xIn_c_to_xOut_c_outputreg_q, clk => clk, aclr => areset );

	--ld_xIn_v_to_xOut_v_split_0_replace_mem(DUALMEM,2921)
    ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0 <= areset;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_ia <= xIn_v;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_rdreg_q;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdmux_q;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK1",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_a => "CLEAR1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        -- indata_aclr_a => "CLEAR0",
        -- indata_aclr_b => "CLEAR0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_v_to_xOut_v_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_v_to_xOut_v_split_0_replace_mem_iq,
        address_a => ld_xIn_v_to_xOut_v_split_0_replace_mem_aa,
        data_a => ld_xIn_v_to_xOut_v_split_0_replace_mem_ia
    );
        ld_xIn_v_to_xOut_v_split_0_replace_mem_q <= ld_xIn_v_to_xOut_v_split_0_replace_mem_iq(0 downto 0);

	--ld_xIn_v_to_xOut_v(DELAY,1057)@0
    ld_xIn_v_to_xOut_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => ld_xIn_v_to_xOut_v_split_0_replace_mem_q, xout => ld_xIn_v_to_xOut_v_q, clk => clk, aclr => areset );

	--ld_xIn_v_to_xOut_v_outputreg(DELAY,2369)
    ld_xIn_v_to_xOut_v_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_xIn_v_to_xOut_v_q, xout => ld_xIn_v_to_xOut_v_outputreg_q, clk => clk, aclr => areset );

	--xOut(PORTOUT,4)@71
    xOut_v <= ld_xIn_v_to_xOut_v_outputreg_q;
    xOut_c <= ld_xIn_c_to_xOut_c_outputreg_q;
    xOut_0 <= sinXR_uid93_fpSinPiTest_q;


end normal;
