

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Sat Nov 16 22:25:10 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       InitCode
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  205001|  225001|  205001|  225001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+
        |- sizeLoop          |  205000|  225000| 205 ~ 225 |          -|          -|  1000|    no    |
        | + initLoop         |       4|       4|          1|          -|          -|     4|    no    |
        | + valueAsn         |     188|     188|         47|          -|          -|     4|    no    |
        |  ++ valueAsnInner  |      44|      44|         11|          -|          -|     4|    no    |
        | + thresCheck       |       8|      24|   2 ~ 6   |          -|          -|     4|    no    |
        | + zeroAsn          |       4|       4|          1|          -|          -|     4|    no    |
        +--------------------+--------+--------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
4 --> 
	5  / (!tmp_6)
	17  / (tmp_6)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_5)
	4  / (tmp_5)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / (!tmp_s & !tmp_11)
	22  / (!tmp_s & tmp_11)
	23  / (tmp_s)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	17  / true
23 --> 
	23  / (!tmp_10 & !tmp_20)
	2  / (tmp_20) | (tmp_10)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.loopexit ]"   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 36 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %13, label %2" [../myAccel.c:23]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 40 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:28]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_1 to i64" [../myAccel.c:28]   --->   Operation 43 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:28]   --->   Operation 44 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [../myAccel.c:26]   --->   Operation 45 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:62]   --->   Operation 46 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %2 ], [ %k_2, %burstWrDataBB ]"   --->   Operation 47 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %k, -4" [../myAccel.c:26]   --->   Operation 48 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.65ns)   --->   "%k_2 = add i3 %k, 1" [../myAccel.c:26]   --->   Operation 50 'add' 'k_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader2.preheader, label %4" [../myAccel.c:26]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [../myAccel.c:27]   --->   Operation 52 'specloopname' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.13ns)   --->   "%is_0iter = icmp eq i3 %k, 0" [../myAccel.c:28]   --->   Operation 53 'icmp' 'is_0iter' <Predicate = (!tmp_2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB" [../myAccel.c:28]   --->   Operation 54 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:28]   --->   Operation 55 'writereq' 'data2_addr_4_wr_req' <Predicate = (!tmp_2 & is_0iter)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 56 'br' <Predicate = (!tmp_2 & is_0iter)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:28]   --->   Operation 57 'write' <Predicate = (!tmp_2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %3" [../myAccel.c:26]   --->   Operation 58 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:36]   --->   Operation 59 'getelementptr' 'data1_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader2" [../myAccel.c:31]   --->   Operation 60 'br' <Predicate = (tmp_2)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_3, %8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 61 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%k_1_cast4 = zext i3 %k_1 to i12" [../myAccel.c:31]   --->   Operation 62 'zext' 'k_1_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%tmp_6 = icmp eq i3 %k_1, -4" [../myAccel.c:31]   --->   Operation 63 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.65ns)   --->   "%k_3 = add i3 %k_1, 1" [../myAccel.c:31]   --->   Operation 65 'add' 'k_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader1.preheader, label %5" [../myAccel.c:31]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i3 %k_1 to i2" [../myAccel.c:31]   --->   Operation 67 'trunc' 'tmp_13' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_13, i2 0)" [../myAccel.c:36]   --->   Operation 68 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = zext i4 %tmp_7 to i64" [../myAccel.c:36]   --->   Operation 69 'zext' 'tmp_14' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 %tmp_14" [../myAccel.c:36]   --->   Operation 70 'getelementptr' 'data0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 71 'readreq' 'data0_addr_1_rd_req' <Predicate = (!tmp_6)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 72 'readreq' 'data1_addr_1_rd_req' <Predicate = (!tmp_6)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader1" [../myAccel.c:44]   --->   Operation 73 'br' <Predicate = (tmp_6)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [../myAccel.c:32]   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [../myAccel.c:32]   --->   Operation 75 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.54ns)   --->   "%tmp_8 = add i12 %tmp_1, %k_1_cast4" [../myAccel.c:36]   --->   Operation 76 'add' 'tmp_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = zext i12 %tmp_8 to i64" [../myAccel.c:36]   --->   Operation 77 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%data2_addr_1 = getelementptr inbounds float* %data2, i64 %tmp_9" [../myAccel.c:36]   --->   Operation 78 'getelementptr' 'data2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 79 'readreq' 'data0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 80 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:36]   --->   Operation 80 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 81 [1/1] (1.76ns)   --->   "br label %6" [../myAccel.c:34]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%l = phi i3 [ 0, %5 ], [ %l_3, %7 ]"   --->   Operation 82 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.13ns)   --->   "%tmp_5 = icmp eq i3 %l, -4" [../myAccel.c:34]   --->   Operation 83 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.65ns)   --->   "%l_3 = add i3 %l, 1" [../myAccel.c:34]   --->   Operation 85 'add' 'l_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %8, label %7" [../myAccel.c:34]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:36]   --->   Operation 87 'read' 'data0_addr_read' <Predicate = (!tmp_5)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 88 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:36]   --->   Operation 88 'read' 'data1_addr_read' <Predicate = (!tmp_5)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_12) nounwind" [../myAccel.c:39]   --->   Operation 89 'specregionend' 'empty_5' <Predicate = (tmp_5)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader2" [../myAccel.c:31]   --->   Operation 90 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 91 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 91 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 92 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 92 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [2/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 93 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 94 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 95 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 96 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %data0_addr_read, %data1_addr_read" [../myAccel.c:36]   --->   Operation 96 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (8.75ns)   --->   "%data2_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_1) nounwind" [../myAccel.c:36]   --->   Operation 97 'read' 'data2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 98 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 98 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 99 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 99 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 100 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 100 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 101 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 101 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 102 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %data2_addr_1_read, %tmp_15" [../myAccel.c:36]   --->   Operation 102 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [../myAccel.c:35]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (8.75ns)   --->   "%data2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:36]   --->   Operation 104 'writereq' 'data2_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 105 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float %tmp_16) nounwind" [../myAccel.c:36]   --->   Operation 105 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "br label %6" [../myAccel.c:34]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 4.24>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%l_1 = phi i3 [ 0, %.preheader1.preheader ], [ %l_4, %.preheader1.backedge ]"   --->   Operation 107 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%r = phi i32 [ 1, %.preheader1.preheader ], [ %r_be, %.preheader1.backedge ]" [../myAccel.c:49]   --->   Operation 108 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%l_1_cast2 = zext i3 %l_1 to i12" [../myAccel.c:44]   --->   Operation 109 'zext' 'l_1_cast2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %l_1, -4" [../myAccel.c:44]   --->   Operation 110 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 111 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.65ns)   --->   "%l_4 = add i3 %l_1, 1" [../myAccel.c:44]   --->   Operation 112 'add' 'l_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %11, label %9" [../myAccel.c:44]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [../myAccel.c:45]   --->   Operation 114 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_11 = icmp eq i32 %r, 0" [../myAccel.c:48]   --->   Operation 115 'icmp' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (1.76ns)   --->   "br i1 %tmp_11, label %.preheader1.backedge, label %10" [../myAccel.c:48]   --->   Operation 116 'br' <Predicate = (!tmp_s)> <Delay = 1.76>
ST_17 : Operation 117 [1/1] (1.54ns)   --->   "%tmp_17 = add i12 %l_1_cast2, %tmp_1" [../myAccel.c:49]   --->   Operation 117 'add' 'tmp_17' <Predicate = (!tmp_s & !tmp_11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i32 %r, 0" [../myAccel.c:54]   --->   Operation 118 'icmp' 'tmp_10' <Predicate = (tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.loopexit, label %.preheader.preheader" [../myAccel.c:54]   --->   Operation 119 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader" [../myAccel.c:56]   --->   Operation 120 'br' <Predicate = (tmp_s & !tmp_10)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18 = zext i12 %tmp_17 to i64" [../myAccel.c:49]   --->   Operation 121 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%data2_addr_2 = getelementptr inbounds float* %data2, i64 %tmp_18" [../myAccel.c:49]   --->   Operation 122 'getelementptr' 'data2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [2/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:49]   --->   Operation 123 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 124 [1/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:49]   --->   Operation 124 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 125 [1/1] (8.75ns)   --->   "%data2_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_2) nounwind" [../myAccel.c:49]   --->   Operation 125 'read' 'data2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 8> <Delay = 6.78>
ST_21 : Operation 126 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %data2_addr_2_read, 1.000000e+02" [../myAccel.c:49]   --->   Operation 126 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%r_1 = zext i1 %tmp_19 to i32" [../myAccel.c:49]   --->   Operation 127 'zext' 'r_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader1.backedge" [../myAccel.c:50]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%r_be = phi i32 [ %r_1, %10 ], [ %r, %9 ]"   --->   Operation 129 'phi' 'r_be' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 8.75>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%l_2 = phi i3 [ %l_5, %burstWrDataBB1 ], [ 0, %.preheader.preheader ]"   --->   Operation 131 'phi' 'l_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (1.13ns)   --->   "%tmp_20 = icmp eq i3 %l_2, -4" [../myAccel.c:56]   --->   Operation 132 'icmp' 'tmp_20' <Predicate = (!tmp_10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (1.65ns)   --->   "%l_5 = add i3 %l_2, 1" [../myAccel.c:56]   --->   Operation 134 'add' 'l_5' <Predicate = (!tmp_10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.loopexit.loopexit, label %12" [../myAccel.c:56]   --->   Operation 135 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind" [../myAccel.c:57]   --->   Operation 136 'specloopname' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (1.13ns)   --->   "%is_0iter3 = icmp eq i3 %l_2, 0" [../myAccel.c:58]   --->   Operation 137 'icmp' 'is_0iter3' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %is_0iter3, label %burstWrReqBB2, label %burstWrDataBB1" [../myAccel.c:58]   --->   Operation 138 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req4 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:28]   --->   Operation 139 'writereq' 'data2_addr_4_wr_req4' <Predicate = (!tmp_10 & !tmp_20 & is_0iter3)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "br label %burstWrDataBB1"   --->   Operation 140 'br' <Predicate = (!tmp_10 & !tmp_20 & is_0iter3)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:58]   --->   Operation 141 'write' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader" [../myAccel.c:56]   --->   Operation 142 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!tmp_10 & tmp_20)> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [../myAccel.c:61]   --->   Operation 144 'specregionend' 'empty_8' <Predicate = (tmp_20) | (tmp_10)> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 145 'br' <Predicate = (tmp_20) | (tmp_10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24          (specbitsmap      ) [ 000000000000000000000000]
StgValue_25          (specbitsmap      ) [ 000000000000000000000000]
StgValue_26          (specbitsmap      ) [ 000000000000000000000000]
StgValue_27          (specbitsmap      ) [ 000000000000000000000000]
StgValue_28          (specbitsmap      ) [ 000000000000000000000000]
StgValue_29          (specbitsmap      ) [ 000000000000000000000000]
StgValue_30          (spectopmodule    ) [ 000000000000000000000000]
StgValue_31          (specinterface    ) [ 000000000000000000000000]
StgValue_32          (specinterface    ) [ 000000000000000000000000]
StgValue_33          (specinterface    ) [ 000000000000000000000000]
StgValue_34          (br               ) [ 011111111111111111111111]
i                    (phi              ) [ 001000000000000000000000]
tmp                  (icmp             ) [ 001111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000]
i_1                  (add              ) [ 011111111111111111111111]
StgValue_39          (br               ) [ 000000000000000000000000]
StgValue_40          (specloopname     ) [ 000000000000000000000000]
tmp_3                (specregionbegin  ) [ 000111111111111111111111]
tmp_1                (bitconcatenate   ) [ 000111111111111111111110]
tmp_4                (zext             ) [ 000100000000000000000000]
data2_addr           (getelementptr    ) [ 000111111111111111111111]
StgValue_45          (br               ) [ 001111111111111111111111]
StgValue_46          (ret              ) [ 000000000000000000000000]
k                    (phi              ) [ 000100000000000000000000]
tmp_2                (icmp             ) [ 001111111111111111111111]
empty_2              (speclooptripcount) [ 000000000000000000000000]
k_2                  (add              ) [ 001111111111111111111111]
StgValue_51          (br               ) [ 000000000000000000000000]
StgValue_52          (specloopname     ) [ 000000000000000000000000]
is_0iter             (icmp             ) [ 001111111111111111111111]
StgValue_54          (br               ) [ 000000000000000000000000]
data2_addr_4_wr_req  (writereq         ) [ 000000000000000000000000]
StgValue_56          (br               ) [ 000000000000000000000000]
StgValue_57          (write            ) [ 000000000000000000000000]
StgValue_58          (br               ) [ 001111111111111111111111]
data1_addr           (getelementptr    ) [ 000011111111111110000000]
StgValue_60          (br               ) [ 001111111111111111111111]
k_1                  (phi              ) [ 000010000000000000000000]
k_1_cast4            (zext             ) [ 000001000000000000000000]
tmp_6                (icmp             ) [ 001111111111111111111111]
empty_3              (speclooptripcount) [ 000000000000000000000000]
k_3                  (add              ) [ 001111111111111111111111]
StgValue_66          (br               ) [ 000000000000000000000000]
tmp_13               (trunc            ) [ 000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 000000000000000000000000]
tmp_14               (zext             ) [ 000000000000000000000000]
data0_addr           (getelementptr    ) [ 000001111111111110000000]
StgValue_73          (br               ) [ 001111111111111111111111]
StgValue_74          (specloopname     ) [ 000000000000000000000000]
tmp_12               (specregionbegin  ) [ 000000111111111110000000]
tmp_8                (add              ) [ 000000000000000000000000]
tmp_9                (zext             ) [ 000000000000000000000000]
data2_addr_1         (getelementptr    ) [ 000000111111111110000000]
data0_addr_1_rd_req  (readreq          ) [ 000000000000000000000000]
data1_addr_1_rd_req  (readreq          ) [ 000000000000000000000000]
StgValue_81          (br               ) [ 001111111111111111111111]
l                    (phi              ) [ 000000100000000000000000]
tmp_5                (icmp             ) [ 001111111111111111111111]
empty_4              (speclooptripcount) [ 000000000000000000000000]
l_3                  (add              ) [ 001111111111111111111111]
StgValue_86          (br               ) [ 000000000000000000000000]
data0_addr_read      (read             ) [ 000000011110000000000000]
data1_addr_read      (read             ) [ 000000011110000000000000]
empty_5              (specregionend    ) [ 000000000000000000000000]
StgValue_90          (br               ) [ 001111111111111111111111]
data2_load_req       (readreq          ) [ 000000000000000000000000]
tmp_15               (fmul             ) [ 000000000001111100000000]
data2_addr_1_read    (read             ) [ 000000000001111100000000]
tmp_16               (fadd             ) [ 000000000000000010000000]
StgValue_103         (specloopname     ) [ 000000000000000000000000]
data2_addr_1_req     (writereq         ) [ 000000000000000000000000]
StgValue_105         (write            ) [ 000000000000000000000000]
StgValue_106         (br               ) [ 001111111111111111111111]
l_1                  (phi              ) [ 000000000000000001000000]
r                    (phi              ) [ 000000000000000001111110]
l_1_cast2            (zext             ) [ 000000000000000000000000]
tmp_s                (icmp             ) [ 001111111111111111111111]
empty_6              (speclooptripcount) [ 000000000000000000000000]
l_4                  (add              ) [ 001111111111111111111111]
StgValue_113         (br               ) [ 000000000000000000000000]
StgValue_114         (specloopname     ) [ 000000000000000000000000]
tmp_11               (icmp             ) [ 001111111111111111111111]
StgValue_116         (br               ) [ 001111111111111111111111]
tmp_17               (add              ) [ 000000000000000000100000]
tmp_10               (icmp             ) [ 001111111111111111111111]
StgValue_119         (br               ) [ 000000000000000000000000]
StgValue_120         (br               ) [ 001111111111111111111111]
tmp_18               (zext             ) [ 000000000000000000000000]
data2_addr_2         (getelementptr    ) [ 000000000000000000011000]
data2_load_1_req     (readreq          ) [ 000000000000000000000000]
data2_addr_2_read    (read             ) [ 000000000000000000000100]
tmp_19               (fcmp             ) [ 000000000000000000000000]
r_1                  (zext             ) [ 001111111111111111111111]
StgValue_128         (br               ) [ 001111111111111111111111]
r_be                 (phi              ) [ 001111111111111111000011]
StgValue_130         (br               ) [ 001111111111111111111111]
l_2                  (phi              ) [ 000000000000000000000001]
tmp_20               (icmp             ) [ 001111111111111111111111]
empty_7              (speclooptripcount) [ 000000000000000000000000]
l_5                  (add              ) [ 001111111111111111111111]
StgValue_135         (br               ) [ 000000000000000000000000]
StgValue_136         (specloopname     ) [ 000000000000000000000000]
is_0iter3            (icmp             ) [ 001111111111111111111111]
StgValue_138         (br               ) [ 000000000000000000000000]
data2_addr_4_wr_req4 (writereq         ) [ 000000000000000000000000]
StgValue_140         (br               ) [ 000000000000000000000000]
StgValue_141         (write            ) [ 000000000000000000000000]
StgValue_142         (br               ) [ 001111111111111111111111]
StgValue_143         (br               ) [ 000000000000000000000000]
empty_8              (specregionend    ) [ 000000000000000000000000]
StgValue_145         (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="data2_addr_4_wr_req/3 StgValue_57/3 data2_addr_4_wr_req4/23 StgValue_141/23 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_readreq_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data1_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data0_addr_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_read/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data1_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="3"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_addr_read/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="3"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="data2_load_req/8 data2_addr_1_req/16 StgValue_105/16 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data2_addr_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="5"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_addr_1_read/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_readreq_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data2_load_1_req/18 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data2_addr_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_addr_2_read/20 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="k_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="k_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="k_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="l_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="l_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="l_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="l_1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/17 "/>
</bind>
</comp>

<comp id="202" class="1005" name="r_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/17 "/>
</bind>
</comp>

<comp id="214" class="1005" name="r_be_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_be (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_be_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="5"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_be/22 "/>
</bind>
</comp>

<comp id="226" class="1005" name="l_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="1"/>
<pin id="228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_2 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="l_2_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_2/23 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_19_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/17 tmp_10/17 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data2_addr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="k_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="is_0iter_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_0iter/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data1_addr_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="12" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="k_1_cast4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast4/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="k_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_14_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="data0_addr_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="3"/>
<pin id="350" dir="0" index="1" bw="3" slack="1"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="data2_addr_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr_1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="l_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_3/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="l_1_cast2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_1_cast2/17 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="384" class="1004" name="l_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_4/17 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="3"/>
<pin id="393" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_18_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="data2_addr_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="12" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr_2/18 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_1/21 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_20_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="415" class="1004" name="l_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_5/23 "/>
</bind>
</comp>

<comp id="421" class="1004" name="is_0iter3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_0iter3/23 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="3"/>
<pin id="437" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_4_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="data2_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="k_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="data1_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="k_1_cast4_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k_1_cast4 "/>
</bind>
</comp>

<comp id="476" class="1005" name="k_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="data0_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="data2_addr_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="3"/>
<pin id="489" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data2_addr_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="l_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="data0_addr_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="data1_addr_read_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr_read "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_15_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="516" class="1005" name="data2_addr_1_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_1_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_16_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="529" class="1005" name="l_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l_4 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_17_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="1"/>
<pin id="539" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_10_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="546" class="1005" name="data2_addr_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="data2_addr_2_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_2_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="r_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="l_5_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="224"><net_src comp="202" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="206" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="151" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="151" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="151" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="162" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="162" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="162" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="173" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="173" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="173" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="173" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="341" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="355"><net_src comp="348" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="10" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="184" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="184" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="195" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="195" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="195" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="408"><net_src comp="245" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="230" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="230" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="230" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="262" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="438"><net_src comp="268" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="444"><net_src comp="276" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="449"><net_src comp="280" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="457"><net_src comp="292" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="465"><net_src comp="304" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="471"><net_src comp="309" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="479"><net_src comp="319" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="484"><net_src comp="341" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="490"><net_src comp="356" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="499"><net_src comp="368" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="504"><net_src comp="111" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="509"><net_src comp="116" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="514"><net_src comp="241" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="519"><net_src comp="128" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="524"><net_src comp="237" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="532"><net_src comp="384" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="540"><net_src comp="390" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="545"><net_src comp="250" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="398" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="555"><net_src comp="142" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="560"><net_src comp="405" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="568"><net_src comp="415" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {3 16 23 }
 - Input state : 
	Port: myFuncAccel : data0 | {4 5 6 }
	Port: myFuncAccel : data1 | {4 5 6 }
	Port: myFuncAccel : data2 | {8 9 10 18 19 20 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_39 : 2
		tmp_1 : 1
		tmp_4 : 2
		data2_addr : 3
	State 3
		tmp_2 : 1
		k_2 : 1
		StgValue_51 : 2
		is_0iter : 1
		StgValue_54 : 2
	State 4
		k_1_cast4 : 1
		tmp_6 : 1
		k_3 : 1
		StgValue_66 : 2
		tmp_13 : 1
		tmp_7 : 2
		tmp_14 : 3
		data0_addr : 4
		data0_addr_1_rd_req : 5
	State 5
		tmp_9 : 1
		data2_addr_1 : 2
	State 6
		tmp_5 : 1
		l_3 : 1
		StgValue_86 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		l_1_cast2 : 1
		tmp_s : 1
		l_4 : 1
		StgValue_113 : 2
		tmp_11 : 1
		StgValue_116 : 2
		tmp_17 : 2
		tmp_10 : 1
		StgValue_119 : 2
	State 18
		data2_addr_2 : 1
		data2_load_1_req : 2
	State 19
	State 20
	State 21
		r_1 : 1
	State 22
	State 23
		tmp_20 : 1
		l_5 : 1
		StgValue_135 : 2
		is_0iter3 : 1
		StgValue_138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_237          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_241          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |         tmp_19_fu_245         |    0    |    66   |   239   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_1_fu_262          |    0    |    0    |    14   |
|          |           k_2_fu_292          |    0    |    0    |    12   |
|          |           k_3_fu_319          |    0    |    0    |    12   |
|    add   |          tmp_8_fu_348         |    0    |    0    |    12   |
|          |           l_3_fu_368          |    0    |    0    |    12   |
|          |           l_4_fu_384          |    0    |    0    |    12   |
|          |         tmp_17_fu_390         |    0    |    0    |    12   |
|          |           l_5_fu_415          |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_250          |    0    |    0    |    18   |
|          |           tmp_fu_256          |    0    |    0    |    13   |
|          |          tmp_2_fu_286         |    0    |    0    |    9    |
|          |        is_0iter_fu_298        |    0    |    0    |    9    |
|   icmp   |          tmp_6_fu_313         |    0    |    0    |    9    |
|          |          tmp_5_fu_362         |    0    |    0    |    9    |
|          |          tmp_s_fu_378         |    0    |    0    |    9    |
|          |         tmp_20_fu_409         |    0    |    0    |    9    |
|          |        is_0iter3_fu_421       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_88        |    0    |    0    |    0    |
|          |        grp_write_fu_121       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_97       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_104      |    0    |    0    |    0    |
|          |       grp_readreq_fu_135      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  data0_addr_read_read_fu_111  |    0    |    0    |    0    |
|   read   |  data1_addr_read_read_fu_116  |    0    |    0    |    0    |
|          | data2_addr_1_read_read_fu_128 |    0    |    0    |    0    |
|          | data2_addr_2_read_read_fu_142 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_1_fu_268         |    0    |    0    |    0    |
|          |          tmp_7_fu_329         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_276         |    0    |    0    |    0    |
|          |        k_1_cast4_fu_309       |    0    |    0    |    0    |
|          |         tmp_14_fu_337         |    0    |    0    |    0    |
|   zext   |          tmp_9_fu_352         |    0    |    0    |    0    |
|          |        l_1_cast2_fu_374       |    0    |    0    |    0    |
|          |         tmp_18_fu_395         |    0    |    0    |    0    |
|          |           r_1_fu_405          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_13_fu_325         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   414   |   1142  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| data0_addr_read_reg_501 |   32   |
|    data0_addr_reg_481   |   32   |
| data1_addr_read_reg_506 |   32   |
|    data1_addr_reg_462   |   32   |
|data2_addr_1_read_reg_516|   32   |
|   data2_addr_1_reg_487  |   32   |
|data2_addr_2_read_reg_552|   32   |
|   data2_addr_2_reg_546  |   32   |
|    data2_addr_reg_446   |   32   |
|       i_1_reg_430       |   10   |
|        i_reg_147        |   10   |
|    k_1_cast4_reg_468    |   12   |
|       k_1_reg_169       |    3   |
|       k_2_reg_454       |    3   |
|       k_3_reg_476       |    3   |
|        k_reg_158        |    3   |
|       l_1_reg_191       |    3   |
|       l_2_reg_226       |    3   |
|       l_3_reg_496       |    3   |
|       l_4_reg_529       |    3   |
|       l_5_reg_565       |    3   |
|        l_reg_180        |    3   |
|       r_1_reg_557       |   32   |
|       r_be_reg_214      |   32   |
|        r_reg_202        |   32   |
|      tmp_10_reg_542     |    1   |
|      tmp_15_reg_511     |   32   |
|      tmp_16_reg_521     |   32   |
|      tmp_17_reg_537     |   12   |
|      tmp_1_reg_435      |   12   |
|      tmp_4_reg_441      |   64   |
+-------------------------+--------+
|          Total          |   599  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_88  |  p0  |   2  |   1  |    2   |
|   grp_write_fu_88  |  p2  |   2  |  32  |   64   |
|  grp_readreq_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_121  |  p0  |   3  |   1  |    3   |
|  grp_write_fu_121  |  p2  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
|      r_reg_202     |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   325  || 12.4287 ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   36   |
|  Register |    -   |    -   |   599  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |  1013  |  1178  |
+-----------+--------+--------+--------+--------+
