# Reading D:/SchoolPrograms/QuartusII/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/SchoolPrograms/QuartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/SchoolPrograms/QuartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE\ 141L/Lab\ 2 {D:/Documents/School/CSE 141L/Lab 2/processor.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:57:13 on Jul 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE 141L/Lab 2" D:/Documents/School/CSE 141L/Lab 2/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:57:13 on Jul 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
