<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1018" x="4010" y="138" />
 <generation path="" simulation="VERILOG" clear_previous="1" />
 <library expandedCategories="Library,Project,Existing IP Variants" />
</preferences>
