{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450575413876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450575413878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 23:36:53 2015 " "Processing started: Sat Dec 19 23:36:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450575413878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450575413878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorImagemGMAW -c ProcessadorImagemGMAW " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorImagemGMAW -c ProcessadorImagemGMAW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450575413879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450575414118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopoBase-comportamental " "Found design unit 1: TopoBase-comportamental" {  } { { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414630 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopoBase " "Found entity 1: TopoBase" {  } { { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorImagemGMAW-TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorImagemGMAW-TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorImagemGMAW_TB-ProcessadorImagemGMAW_arch " "Found design unit 1: ProcessadorImagemGMAW_TB-ProcessadorImagemGMAW_arch" {  } { { "ProcessadorImagemGMAW-TB.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW-TB.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorImagemGMAW_TB " "Found entity 1: ProcessadorImagemGMAW_TB" {  } { { "ProcessadorImagemGMAW-TB.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW-TB.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImagensRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ImagensRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagensram-SYN " "Found design unit 1: imagensram-SYN" {  } { { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImagensRAM " "Found entity 1: ImagensRAM" {  } { { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeletorImagem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SeletorImagem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeletorImagem-comportamental " "Found design unit 1: SeletorImagem-comportamental" {  } { { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414713 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeletorImagem " "Found entity 1: SeletorImagem" {  } { { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SomadorLinhas.vhd " "Can't analyze file -- file SomadorLinhas.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1450575414749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImagemExemplo1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ImagemExemplo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImagemExemplo1-padrao " "Found design unit 1: ImagemExemplo1-padrao" {  } { { "ImagemExemplo1.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagemExemplo1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImagemExemplo1 " "Found entity 1: ImagemExemplo1" {  } { { "ImagemExemplo1.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagemExemplo1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Common " "Found design unit 1: Common" {  } { { "common.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/common.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Common-body " "Found design unit 2: Common-body" {  } { { "common.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/common.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorImagemGMAW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorImagemGMAW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorImagemGMAW-comportamental " "Found design unit 1: ProcessadorImagemGMAW-comportamental" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorImagemGMAW " "Found entity 1: ProcessadorImagemGMAW" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575414770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575414770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorImagemGMAW " "Elaborating entity \"ProcessadorImagemGMAW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450575414868 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "endereco_escrita ProcessadorImagemGMAW.vhd(22) " "VHDL Signal Declaration warning at ProcessadorImagemGMAW.vhd(22): used explicit default value for signal \"endereco_escrita\" because signal was never assigned a value" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1450575414871 "|ProcessadorImagemGMAW"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "endereco_leitura ProcessadorImagemGMAW.vhd(23) " "VHDL Signal Declaration warning at ProcessadorImagemGMAW.vhd(23): used explicit default value for signal \"endereco_leitura\" because signal was never assigned a value" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1450575414871 "|ProcessadorImagemGMAW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q ProcessadorImagemGMAW.vhd(25) " "Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(25): object \"q\" assigned a value but never read" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450575414871 "|ProcessadorImagemGMAW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posArameTopo ProcessadorImagemGMAW.vhd(27) " "Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(27): object \"posArameTopo\" assigned a value but never read" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450575414871 "|ProcessadorImagemGMAW"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posArameBase ProcessadorImagemGMAW.vhd(28) " "Verilog HDL or VHDL warning at ProcessadorImagemGMAW.vhd(28): object \"posArameBase\" assigned a value but never read" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450575414871 "|ProcessadorImagemGMAW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImagensRAM ImagensRAM:ram " "Elaborating entity \"ImagensRAM\" for hierarchy \"ImagensRAM:ram\"" {  } { { "ProcessadorImagemGMAW.vhd" "ram" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImagensRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImagensRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "ImagensRAM.vhd" "altsyncram_component" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImagensRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImagensRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImagensRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImagensRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575414972 ""}  } { { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450575414972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2go1 " "Found entity 1: altsyncram_2go1" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575415033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575415033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2go1 ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated " "Elaborating entity \"altsyncram_2go1\" for hierarchy \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575415170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575415170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_2go1.tdf" "decode2" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tqb " "Found entity 1: mux_tqb" {  } { { "db/mux_tqb.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/mux_tqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575415263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575415263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tqb ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|mux_tqb:mux3 " "Elaborating entity \"mux_tqb\" for hierarchy \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|mux_tqb:mux3\"" {  } { { "db/altsyncram_2go1.tdf" "mux3" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorImagem SeletorImagem:bloco_receptor " "Elaborating entity \"SeletorImagem\" for hierarchy \"SeletorImagem:bloco_receptor\"" {  } { { "ProcessadorImagemGMAW.vhd" "bloco_receptor" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q SeletorImagem.vhd(19) " "Verilog HDL or VHDL warning at SeletorImagem.vhd(19): object \"q\" assigned a value but never read" {  } { { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450575415270 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopoBase TopoBase:bloco_topo_base " "Elaborating entity \"TopoBase\" for hierarchy \"TopoBase:bloco_topo_base\"" {  } { { "ProcessadorImagemGMAW.vhd" "bloco_topo_base" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Bordas.vhd 2 1 " "Using design file Bordas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bordas-comportamental " "Found design unit 1: Bordas-comportamental" {  } { { "Bordas.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/Bordas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575415359 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bordas " "Found entity 1: Bordas" {  } { { "Bordas.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/Bordas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575415359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450575415359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bordas Bordas:bloco_bordas " "Elaborating entity \"Bordas\" for hierarchy \"Bordas:bloco_bordas\"" {  } { { "ProcessadorImagemGMAW.vhd" "bloco_bordas" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575415360 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15 " "Synthesized away node \"TopoBase:bloco_topo_base\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "TopoBase.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/TopoBase.vhd" 43 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|TopoBase:bloco_topo_base|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15 " "Synthesized away node \"SeletorImagem:bloco_receptor\|ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "SeletorImagem.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/SeletorImagem.vhd" 33 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|SeletorImagem:bloco_receptor|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15 " "Synthesized away node \"ImagensRAM:ram\|altsyncram:altsyncram_component\|altsyncram_2go1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2go1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_2go1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/rudrigus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ImagensRAM.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ImagensRAM.vhd" 96 0 0 } } { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575416167 "|ProcessadorImagemGMAW|ImagensRAM:ram|altsyncram:altsyncram_component|altsyncram_2go1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1450575416167 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1450575416167 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Bordas:bloco_bordas\|somaVert_rtl_0 " "Inferred RAM node \"Bordas:bloco_bordas\|somaVert_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1450575418878 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Bordas:bloco_bordas\|somaVert_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Bordas:bloco_bordas\|somaVert_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450575422671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450575422671 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450575422671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bordas:bloco_bordas\|altsyncram:somaVert_rtl_0 " "Elaborated megafunction instantiation \"Bordas:bloco_bordas\|altsyncram:somaVert_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575422700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bordas:bloco_bordas\|altsyncram:somaVert_rtl_0 " "Instantiated megafunction \"Bordas:bloco_bordas\|altsyncram:somaVert_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450575422701 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450575422701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0h1 " "Found entity 1: altsyncram_k0h1" {  } { { "db/altsyncram_k0h1.tdf" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/db/altsyncram_k0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450575422754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450575422754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450575426598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450575431999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450575432680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575432680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[0\] " "No output dependent on input pin \"meioVert\[0\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[1\] " "No output dependent on input pin \"meioVert\[1\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[2\] " "No output dependent on input pin \"meioVert\[2\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[3\] " "No output dependent on input pin \"meioVert\[3\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[4\] " "No output dependent on input pin \"meioVert\[4\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[5\] " "No output dependent on input pin \"meioVert\[5\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[6\] " "No output dependent on input pin \"meioVert\[6\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "meioVert\[7\] " "No output dependent on input pin \"meioVert\[7\]\"" {  } { { "ProcessadorImagemGMAW.vhd" "" { Text "/home/rudrigus/UNB/TG/Programas/FPGA/ProcessadorImagemGMAW/ProcessadorImagemGMAW.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450575433386 "|ProcessadorImagemGMAW|meioVert[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450575433386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7039 " "Implemented 7039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450575433387 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450575433387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6928 " "Implemented 6928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450575433387 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450575433387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450575433387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450575433417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 23:37:13 2015 " "Processing ended: Sat Dec 19 23:37:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450575433417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450575433417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450575433417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450575433417 ""}
