// Seed: 2431438660
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4
    , id_7,
    input tri0 id_5
);
  assign id_3 = -1'd0;
  and primCall (id_3, id_5, id_8, id_2, id_0);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
