$date
	Tue Oct 29 11:56:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_my_fa $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$var reg 1 % in3 $end
$scope module mn1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 & r1 $end
$var wire 1 " r $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 & r $end
$upscope $end
$scope module ha2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' c $end
$var wire 1 " r $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
1"
1&
0%
1$
#30
0"
1!
1'
1%
#40
1"
0!
1&
0'
0%
0$
1#
#50
0"
1!
1'
1%
#60
0"
0&
0'
1(
0%
1$
#70
1"
1%
