set ::env(PROJECT_NAME) i2cslave
set ::env(DESIGN_TOP) i2cSlaveTop
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/i2cslave/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/i2cslave/rtl/i2cSlaveTop.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
