# hack-using-verilog
A hack( Harvard architecture CPU) 16 bit implementation in Verilog HDL.
![pic1](https://user-images.githubusercontent.com/63185463/123139091-72f63e00-d473-11eb-9c99-eb9e230a2ccc.png)

