{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[6577,8915,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_xLoader__1_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":59}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:59 (_yLoader__1_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_Out_channel)","type":"resource"}],"data":[33,3282,28,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[73,57,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uX_s0_b' (a.cl:114)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uX_s0_k' (a.cl:118)","type":"resource"},{"children":[{"count":2,"data":[197,1137,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[197,1137,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,68,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"33-bit Select","type":"resource"}],"data":[339,71,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"State","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[88,2,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"a.cl:136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"33-bit Select","type":"resource"}],"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"a.cl:117","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"Hardened Dot Product of Size 16","type":"resource"},{"count":1,"data":[0,0,0,0.333333,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"Hardened Floating-Point Accumulator","type":"resource"}],"data":[0,0,0,16.3333,0],"debug":[[{"filename":"a.cl","line":130}]],"name":"a.cl:130","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"Hardened Dot Product of Size 16","type":"resource"},{"count":2,"data":[0,0,0,0.833333,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"Hardened Floating-Point Accumulator","type":"resource"}],"data":[0,0,0,8.83333,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"Hardened Dot Product of Size 16","type":"resource"},{"count":2,"data":[0,0,0,0.833333,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"Hardened Floating-Point Accumulator","type":"resource"}],"data":[65.5,0,0,8.83333,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"a.cl:134","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2134,3754,0,33.99996,17],"debug":[[{"filename":"a.cl","line":114}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Z","total_kernel_resources":[2134,3754,0,34,17],"total_percent":[0.485464,0.28956,0.219686,0,2.23979],"type":"function"},{"children":[{"data":[66,53,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:145)\n - '_unloader__1_s0_b' (a.cl:147)\n - '_60' (a.cl:150)\n - '_61' (a.cl:152)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:145)\n - '_unloader__1_s0_b' (a.cl:147)\n - '_62' (a.cl:153)","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"4-bit Select","type":"resource"}],"data":[205,36,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"a.cl:147","type":"resource"},{"children":[{"count":1,"data":[12,50,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[21,50,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":145}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":145}]],"name":"a.cl:145","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"a.cl:149","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":151}]],"name":"Store","type":"resource"}],"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":151}]],"name":"a.cl:151","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"33-bit Select","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"a.cl:153","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2062,4795,0,0,46],"debug":[[{"filename":"a.cl","line":145}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_1","total_kernel_resources":[2062,4795,0,0,46],"total_percent":[0.602539,0.349017,0.280606,0,0],"type":"function"},{"children":[{"data":[83,63,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:68)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader__1_s0_b' (a.cl:69)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader__1_s0_k' (a.cl:72)","type":"resource"},{"children":[{"count":2,"data":[101,189,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[121,189,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"a.cl:69","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"State","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[88,3,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"a.cl:72","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"a.cl:68","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"a.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"a.cl:78","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2720,5318,17,0,15],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader_1","total_kernel_resources":[2720,5318,17,0,15],"total_percent":[0.639951,0.353464,0.311213,0.626613,0],"type":"function"},{"children":[{"data":[83,63,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:91)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_yLoader__1_s0_b' (a.cl:92)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_yLoader__1_s0_k' (a.cl:95)","type":"resource"},{"children":[{"count":2,"data":[101,189,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[121,189,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"State","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[88,3,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"a.cl:95","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"32-bit Integer Add","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"a.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2720,5318,17,0,15],"debug":[[{"filename":"a.cl","line":91}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader_1","total_kernel_resources":[2720,5318,17,0,15],"total_percent":[0.639951,0.353464,0.311213,0.626613,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[16246,31449,64,33.99996,93],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[150746,203901,461,34,93],"total_percent":[28.1648,17.8612,11.9324,16.9923,2.23979],"type":"module"}