<?xml version="1.0" encoding="UTF-8"?>
<package schemaVersion="1.7.36" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/Open-CMSIS-Pack/Open-CMSIS-Pack-Spec/v1.7.36/schema/PACK.xsd">
  <vendor>Keil</vendor>
  <name>STM32F4xx_DFP</name>
  <description overview="Documents/OVERVIEW.md">STMicroelectronics STM32F4 Series Device Support</description>
  <url>https://www.keil.com/pack/</url>
  <repository type="git">https://github.com/Open-CMSIS-Pack/STM32F4xx_DFP.git</repository>
  <license>LICENSE</license>
  <licenseSets>
    <licenseSet id="all" default="true" gating="true">
      <license name="LICENSE" title="Apache 2.0 open-source license" spdx="Apache-2.0"/>
    </licenseSet>
  </licenseSets>

  <releases>
    <release version="3.0.0" date="2024-10-11" tag="v3.0.0">
      Updated for new CMSIS-Toolbox CubeMX integration
      Removed CMSIS Drivers
      Removed STM32CubeMX_FW_F4
      Removed board drivers (ADC, Audio, Buttons, GLCD, Joystick, LED, Touch...)
      Removed all examples
      Updated SVD files
      Removed previous generator (gpdsc)
      Added new global generator
      Package Description (pdsc):
      - Removed Device:Startup component
      - Removed Device:STM32Cube HAL components
      - Removed Device:STM32Cube LL components
      - Removed Board descriptions
      - Removed BSP components
      - Removed compile device header from device description
      - Removed unused conditions
      - Replaced documentation files with permalinks
      - Updated memories regions
      Added LICENSE file
    </release>
    <release version="2.17.1" date="2023-07-04">
      Board Support:
      - Updated emWin examples.
      -- emWin LCD configuration for STM32F429I-Discovery.
    </release>
    <release version="2.17.0" date="2023-01-16">
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.27.1 using HAL Drivers V1.8.1.
      CMSIS Device:
      - Updated the list of devices to match STM32CubeMX
      - Updated device files to V2.6.8
      - Updated SVD files.
      Board Support:
      - Reworked Flash Algorithms.
      - Added 32F469IDISCOVERY QSPI Flash Algorithm.
      - Updated emWin examples.
      -- emWin LCD configuration for 32F469IDISCOVERY and STM32F429I-Discovery.
      CMSIS-Driver:
      - CAN:   Updated function GetTxFrameTime (solved potential LTO problems).
      - EMAC:  Updated functions GetRxFrameTime and GetTxFrameTime (solved potential LTO problems).
      - I2C:   Made variables status and cnt volatile (solved potential LTO problems).
      - MCI:   Made variable status volatile (solved potential LTO problems).
      - SPI:
      -- Corrected functionality when using DMA mode.
      -- Made variables status, num, rx_cnt and tx_cnt volatile (solved potential LTO problems).
      - USART:
      -- Corrected Rx overflow interrupt handling.
      -- Corrected Send function (removed stat variable).
      -- Made variables status, rx_num tx_num, rx_cnt and tx_cnt volatile (solved potential LTO problems).
      - USBD:  Made variables usbd_state and num_transferred_total volatile (solved potential LTO problems).
    </release>
    <release version="2.16.0" date="2022-01-19">
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.7.13.
      STM32CubeMX integration:
      - Synchronized versions of generated component ::Device:STM32Cube Framework:STM32CubeMX (in gpdsc) and its bootstrap (in pdsc).
      Package Description (pdsc):
      - Added global define USE_HAL_DRIVER to the component ::Device:STM32Cube HAL:Common.
      - Added global define USE_FULL_LL_DRIVER to the component ::Device:STM32Cube LL:Common.
      - Restructured board(32F469IDISCOVERY, STM32F429I-Discovery) components.
      - Added debugProbe board description.
      - Changed schemaVersion (1.7.2).
      CMSIS-Driver:
      - I2C: Corrected pins configuration.
      - MCI: Added DMA stream abort when calling PowerControl with ARM_POWER_OFF.
      - SPI:
      -- Corrected PowerControl function to clear transfer info.
      -- Corrected Control function (disable SPI and unconfigure Slave Select pin
         when mode ARM_SPI_MODE_INACTIVE is activated, activate internal pull-up/down on
         SCK pin according to clock/frame format setting, set Slave Select pin to
         inactive state after ARM_SPI_SS_MASTER_SW is activated).
      -- Corrected data lost detection before Reception/Transfer is started.
      - USART:
      -- Corrected capabilities with CTS change event not supported.
      -- Corrected Uninitialize function to power off the peripheral if it is powered.
      -- Corrected PowerControl function to return error if Initialize was not called
         and clear transfer information when powered off.
      -- Corrected Send function to not start reception in Synchronous Master mode
         and clear Transmission Complete status before starting Tx transfer (in DMA mode).
      -- Corrected GetTxCount to return 0 if send was not activated (in DMA mode).
      -- Corrected GetRxCount to return 0 if receive was not activated (in DMA mode).
      -- Corrected Control function to for abort Send/Transfer wait for already loaded frame to be sent,
         abort also Transmit if Receive in Synchronous Master mode is active,
         enable Tx (implicitly) if Rx is enabled for Synchronous Master mode,
         enable parity error detection if parity usage is configured, use pull-up on Rx pin,
         use pull-up on RTS/CTS pins.
      -- Corrected Tx pin configuration in single-wire mode.
      -- Corrected GetStatus to return all inactive status bits if USART is not powered.
      -- Corrected Interrupt routine with corrected RX Timeout handling,
         corrected break signal detection, commented that CTS event detection cannot work without flow control,
         corrected Tx Complete signaling.
      -- Corrected Tx DMA Handler Send complete signaling.
      - USBH:
      -- Fixed port resume occasionally getting stuck in resume signaling.
      -- Added compile time configuration for reducing Bulk IN NAK rate.
      -- USBH Device: Reduced duration of PowerControl when Power full is activated.
      Updated Boards Examples:
      - Updated Arm Compiler 6 to default compiler.
      - Updated config files to CMSIS 5.8.0.
      - Overrode default HAL_InitTick function.
      - CubeMX: Migrated CubeMX projects to V6.4.0.
      - 32F469IDISCOVERY: Added support for the target board revision.
      - ST emWin Examples:Updated LCDConf.c (from ST pack).
     Updated Documentation and SVD files.
    </release>
    <release version="2.15.0" date="2020-09-28">
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.25.1 using HAL Drivers V1.7.9.
      STM32CubeMX integration (Version 6.0.1):
      - Added support for Timebase Source TIMx (FrameworkCubeMX_gpdsc.ftl).
      - Removed non-existent include path.
      CMSIS Flash Algorithm: Corrected STM32F42xxx_43xxx_OPT Algorithm.
      CMSIS SVD: Updated STM32F42*.svd, STM32F43*.svd files.
      CMSIS-Driver:
      - I2C: Corrected 2 byte reception in master mode.
      - MCI: Replaced empty delay loops with _NOP().
      - SPI:
      -- Corrected PowerControl function (to return error if Initialize was
      not called, to abort active transfer if power off was requested).
      -- Updated GetDataCount function to give accurate count in DMA mode.
      -- Corrected Control function (abort in DMA mode,
      software controlled slave select in slave mode, TI Frame Format selection,
      ignore bus speed for slave mode).
      -- Corrected Uninitialize function (to power off the peripheral if it is powered).
      -- Corrected SPI3_SCK pin configuration.
      -- Corrected DMA MemDataAlignment configuration.
      - USART: Corrected DMA MemDataAlignment configuration.
      - USBD_HS/USBH_HS:
      -- OTG_HS ULPI clock disabled in low power if internal PHY is used
      to enable proper operation of OTG_HS port in FS mode during CPU sleep.
      - CAN/EMAC/USBD/USBH:
      -- Removed macros already provided by cmsis_compiler.h.
      Updated Boards Examples:
      - Migrated CubeMX projects to V6.0.1 and updated config files.
      - Changed variant selection to "MDK-Plus" where possible.
      - Updated all USB Host/Device examples with user templates from MDK-Middleware v7.11.1.
      - Terminating app_main thread with osThreadExit() to avoid endless loop
      - Updated MS Windows UBS driver files.
    </release>
    <release version="2.14.0" date="2019-07-24">
      Warning: --C99 is no longer enforced via the device description. Enable 'C99 Mode' in 'Options for Target' dialog's 'C/C++' tab.
      Updated Pack to include subset of STM32Cube_FW_F4 Firmware Package version V1.24.1 using HAL Drivers V1.7.6.
      - Corrected RTE_Device.h UART5 pin configuration.
      - MX_Device_h.ftl:
      -- Updated parsing of USART virtual mode.
      -- Updated generation of macros: Added handling for '(' and ')' symbols.
      Corrected launching STM32CubeMX via "play" button for existing projects overwrites with a new STM32CubeMX project file instead of loading existing project.
      Updated SVD files: Added SPI4RST missing field to STM32F401xE.svd, STM32F411xx.svd and STM32F412xG.svd.
      Updated Flash Algorithm: Added new target for STM32F4xx_1536.FLM including fix for GetSecNum() in this target.
      Updated Boards Examples:
      - MCBSTM32F400:
      -- Added USB Device RNDIS example.
      -- GUI_VNC example GUIThread priority corrected from osPriorityIdle to osPriorityNormal.
      - Updated File System Demo: corrected invalid free space value shown in case of unmounted drives.
      - Graphics examples use Segger emWin version 5.50.0.
      - All examples:
      -- Enable Event Recorder in debug targets.
      -- Updated LCDConf.c (ready for GUI_USE_ARGD = 1).
      -- Terminating app_main thread with osThreadExit() to avoid endless loop.
      CMSIS-Driver:
      - All: corrected compiler warnings if GNU extensions is enabled in C/C++ settings for ARM Compiler 5.
      - CAN:
      -- Corrected SetBitrate function to leave Silent and Loopback mode as they were.
      -- Corrected SetMode function to clear Silent and Loopback mode when NORMAL mode is activated.
      -- Corrected MessageSend function to only access required data for sending.
      - EMAC: ETH DMA initialization is done when MAC transmitter or receiver is enabled.
      - I2C:
      -- Corrected 10-bit addressing mode.
      -- Corrected ARM_I2C_EVENT_BUS_CLEAR event signaling.
      -- Replaced dead loop waiting with waiting with timeout.
      - SPI:   Added checking if pointer to SPI_PIN is valid, before it is used.
      - USART:
      -- Corrected POWER_OFF sequence. DMA is DeInitialized after it is aborted.
      -- Added checking if pointer to USART_PIN is valid, before it is used.
      - USB Device:
      -- Updated USBD_EndpointConfigure function to check that maximum packet size requested fits into configured FIFO (compile time configured).
      -- Corrected VBUS detection for STM32F469xx and STM32F479xx devices.
      -- Corrected USBD_PowerControl function not to enable ULPI clock if external PHY is not enabled.
    </release>
    <release version="2.13.0" date="2018-04-03">
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.21.0.
      - Updated HAL to version V1.7.4.
      CMSIS-Driver:
      - Added support for Arm Compiler 6.
      - CAN:
      -- Corrected abort message send functionality.
      - SPI:
      -- Corrected data shift register overrun in master mode.
      Board Examples:
      - Updated all examples:
      -- Placing Event Recorder into non-initialized memory area.
      -- Using ARM.CMSIS-Driver.2.2.0.pack and ARM.CMSIS.5.3.0.pack.
      - Added Network SNMP_Agent example.
    </release>
    <release version="2.12.0" date="2018-02-22">
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.19.0.
      - Reduced overall pack size by extracting only 'Drivers', 'Documentation' and 'Fonts' from Firmware Library pack.
      - Updated HAL to version V1.7.3.
      - Patching file: stm32f4xx_hal_def.h to support ARM Compiler 6.
      Device Support:
      - Updated file STM32F40x.svd (corrected TIM bitfield and display names).
      - Added STM32F411xx Option Byte Flash Algorithm.
      - Added OPT Flash Algorithms.
      - Added STM32F4xx_1024dual.FLM Flash Algorithm.
      - Added DBGMCU INI and DBGCONF files.
      - Updated DebugDescription.
      - Updated documentation.
      CMSIS-Driver:
      - CAN:
      -- Corrected filter setting for adding/removing maskable Standard ID.
      -- Corrected comment and code for CubeMX CAN interrupts settings (should be disabled).
      -- Corrected SetBitrate function.
      - EMAC:
      -- Corrected transmit checksum offload for IPv4 fragmented packets.
      - I2C:
      -- Updated slave event handling.
      - USART:
      -- Corrected ARM_USART_SET_IRDA_PULSE control.
      - USB Device:
      -- HS driver: On-chip PHY powered down if external ULPI PHY is used.
      -- Removed CMSIS-RTOS dependency.
      -- Corrected high-bandwidth isochronous endpoint functionality.
      - USB Host:
      -- HS driver: On-chip PHY powered down if external ULPI PHY is used.
      -- Removed CMSIS-RTOS dependency.
      Board Examples:
      - Added Board support and examples for the 32F469IDISCOVERY Board.
      - Added USB Device WinUSB_Echo examples.
      - Updated MCBSTM32F400 and STM32F429-Discovery Touch_STMPE811.c: corrected occasional incorrect coordinate reading, when touch screen is released.
      - Updated emWin examples to emWin V5.46e.
      - Updated all examples adding release and debug targets, using CMSIS-RTOS2 RTX and enabling the Event Recorder in debug targets.
      - Updated LCDConf.c (versions which use ST HAL).
      - Updated Board Support LED_*.c files.
      - Updated USB Host examples thread stack settings.
      - Removed MCBSTM32F400 board Network examples based on legacy Network API v6.
    </release>
    <release version="2.11.0" date="2016-12-07">
      Added device support for subfamilies STM32F413, STM32F423
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.14.0
      Updated HAL to version V1.6.0
      Updated CMSIS drivers:
      - CAN:   updated pin configuration, added CAN3
      - USART:
      -- updated pin configuration, adding UART9, UART10
      -- made I/O output speed configurable
      - I2C:   updated pin configuration
      - SPI:
      -- updated pin configuration
      -- made I/O output speed configurable
      - MCI:   updated pin configuration/unconfiguration
      - USB Device: Corrected resume event signaling
      Updated RTE_Device.h:
      - Updated DMA Configuration for USART3 and SPI4
      Updated examples:
      - Updated emWin examples to emWin V5.36f
      - Updated USB Device CDC ACM VirtualCOM example (corrected initial UART receive size)
    </release>
    <release version="2.10.0" date="2016-09-20">
      Add device variants STM32F410C8, STM32F410CB, STM32F410R8, STM32F410RB (LQFP48 and UFBGA64 packages)
      Updated CMSIS drivers:
      - USART: Added "Not Used" support for TX and RX pins
      - SPI:   Added "Not Used" support for MISO and MOSI pins
      - CAN: Corrected clearing of overrun flag in interrupt routine
      - USB Host: Corrected over-current pin configuration
      Updated RTE_Device configuration file:
      - Added "Not Used" support for SPI MOSI/MISO pins and USART TX/RX pins.
    </release>
    <release version="2.9.0" date="2016-05-31">
      Added device support for subfamily STM32F412
      - updated device list according STM32Cube V1.45.0
      Updated Pack to STM32Cube_FW_F4 Firmware Package version V1.12.0
      Updated HAL to version V1.5.0
      Updated CMSIS drivers:
      - CAN:
      -- reflect changes from RTE_Device.h (Ver 2.4.1) adding pin configurations
      -- corrected CAN2 initialization was disabling CAN1 filters
      -- corrected receive overrun signaling
      - USART: reflect changes from RTE_Device.h (Ver 2.4.1) adding pin configurations
      - MCI: reflect changes from RTE_Device.h (Ver 2.4.1) adding pin configurations
      - I2C: corrected rise time setting when using ARM_I2C_BUS_SPEED_FAST
      - USB Device:
      -- VBUS detection is selected automatically based on VBUS sensing pin setting (in RTE_Device.h or by STM32CubeMX)
      -- Corrected initial resume signaling after USB Bus Reset
      -- Corrected device status information
    </release>
    <release version="2.8.0" date="2016-04-14">
      Updated CMSIS drivers:
      - EMAC:
      -- Corrected Ethernet PTP functionality
      - CAN:
      -- Corrected functionality when only one CAN controller is used
      -- Corrected functionality when NULL pointer is provided for one or both signal callbacks in Initialize function call
      - USB Host full-speed:
      -- Removed interrupt priority handling
      - USB Host high-speed:
      -- Added DMA configuration to RTE_Device.h
      -- Corrected wrong result of PipeTransferGetResult for In Pipe transfers in DMA mode
      -- Added check to PipeTransfer function for 4-byte data alignment if DMA is used
      -- Removed interrupt priority handling
      - USART:
      -- Corrected CTS handling and added signal CTS change event.
      Updated examples:
      - Updated emWin examples to emWin V5.32
      - Updated CAN example
      - Updated USB Host examples
      - Updated USB Device CDC ACM VirtualCOM example for Keil MCBSTM32F400 evaluation board
    </release>
    <release version="2.7.0" date="2015-12-08">
      Updated STMicroelectronics STM32CubeF4 Firmware Package to Version 1.10.0.
      - updated affected examples
      MDK-ARM configuration via STM32CubeMX:
      - updated MX_Device.h generation: pin names characters '/', '-', ' ' converted to '_'
      Added examples using Network DualStack (IPv4/IPv6) Middleware targeting MCBSTM32F400 (Keil.MDK-Middleware.7.0.0.pack required)
      Updated all CMSIS drivers:
      - Corrected PowerControl function for Unconditional Power Off
      Updated USB Device CMSIS drivers:
      - Updated handling of Isochronous transfer
      - Updated IN Endpoint FIFO flush procedure
      Updated USB Host CMSIS drivers:
      - Corrected speed setting in high-speed port for On-chip Full-speed PHY
      - Corrected low-speed device on high-speed port functionality
      - Corrected multiple packet sending and PING functionality
      - Added DMA for high-speed port driver to reduce CPU usage for USB (enabled by default)
      - Renamed defines for overriding the maximum number of pipes used
      from USBH_MAX_PIPE_NUM to USBH0_MAX_PIPE_NUM in full-speed driver, and
      from USBH_MAX_PIPE_NUM to USBH1_MAX_PIPE_NUM for high-speed driver
      Updated SPI driver:
      - Corrected 8bit/16bit Data register access, regarding the Data frame size
      Updated CAN driver:
      - added possibility to use only CAN1
      Updated EMAC driver:
      - corrected return value of the ReadFrame function
      Updated SVD files for STM32F427 and STM32F429 fixing inconsistencies and missing information
      Added Debug Description to PDSC for trace configuration
    </release>
    <release version="2.6.0" date="2015-09-16">
      Updated STMicroelectronics STM32CubeF4 Firmware Package to Version 1.8.0 adding device support for:
      - STM32F410, STM32F469 and STM32F479 subfamilies
      Introducing MDK-ARM configuration via STM32CubeMX:
      - see documentation for component Device:STM32CubeFramework:STM32CubeMX
      CMSIS driver:
      - added CAN driver and configuration options in RTE_Device.h
      - updated EMAC driver: corrected lockup after long runtime
      - updated MCI driver: optimized Interrupt handler and corrected clock divider bypass handling
      - updated SPI driver: added support for STM32F410xx devices
      - updated USART driver:added support for STM32F410xx devices and corrected driver incorrectly stopped receiving data when calling the USART_Receive function while the receiver is busy
      - update I2C driver: added support for STM32F410xx devices and corrected 3 byte reception and POS bit handling in master mode as well as corrected acknowledge handling in slave mode
      MDK example projects:
      - added examples created using MDK and STM32CubeMX: Blinky and emWin GUI_VNC for Keil MCBSTM32F400
      - added CAN Data and RTR projects for Keil MCBSTM32F400
      - updated FTP_Server example: Heap memory increased
      - updated LCD configuration for STM32F429I-Discovery Kit (performance improvements and corrections for multi-layer)
    </release>
    <release version="2.5.0" date="2015-06-12">
      Updated to STMicroelectronics STM32CubeF4 Firmware Package V1.6.0
      Updated CMSIS drivers:
      - I2C, MCI, EMAC, USB Device, USB Host, SPI, USART: Updated initialization, uninitialization and power procedures
      - MCI: Corrected data timeout handling
      - SPI:
      -- Corrected status bit-field handling, to prevent race conditions
      -- Corrected ARM_SPI_EVENT_DATA_LOST event generation in master mode at high bus speeds
      -- Corrected bus speed configuration
      - USART:
      -- Corrected status bit-field handling, to prevent race conditions
      -- Added RX TimeOut handling
      - USB Device: Corrected transferred size during transfer
      - USB Host:
      -- Added pipe bus error signaling of active pipes on port disconnect
      -- Corrected handling on error transfers
      Updated MDK examples:
      - Boards/Keil/MCBSTM32F400/Blinky
      - USB Device Mass Storage Example
    </release>
    <release version="2.4.0" date="2015-03-20">
      Required PACKs: ARM.CMSIS.4.3.0.pack, Keil.MDK-Middleware.6.3.0.pack, Keil.ARM_Compiler.1.0.0.pack
      Updated devices:
      - added STM32F446 Series
      - removed STM32F411CCUx as it does not exist
      Updated drivers:
      - USB Host: Corrected signaling of STALL handshake
      - USB Device:
      -- Corrected IN ZLP sending
      -- VBUS sensing disabled if ARM_USBD_VBUS_DETECT is not enabled
      - USART: corrected when configured via STM32CubeMX
      - I2C:
      -- includes corrected when configured with STM32CubeMX
      -- corrected slave mode and 10-bit addressing mode, I2C2 SDA pin configuration, Enable_GPIO_Clock() function
      - MCI:
      -- includes corrected when configured with STM32CubeMX
      -- correction required due to device errata
      -- added support for SD high speed bus mode
      - SPI: corrected spi->info->mode handling
      Updated examples:
      - Compiler I/O software component is now used for I/O retargeting
      - Updated Network examples for MCBSTM32F400 V1.2 board with KSZ8081RNA Ethernet PHY
      Updated dependencies:
      - Ethernet does not require CMSIS:RTOS
    </release>
    <release version="2.3.0" date="2014-12-11">
      - USB Host:
      -- corrected interrupt pipe behavior, and PING on high-speed driver, init/deinit and power control
      -- added VBUS Power pin active high/low functionality, overcurrent state functionality (without event) added
      - USB Device: prevent simultaneous IN writes to FIFO
      - USART and SPI: corrected DMA transfer abort
      - MCI: corrected setting of bus width
      - EMAC: implemented function 'GetMacAddress'
      - EMAC, I2C, MCI, USART, SPI and USBD: corrected some basic MISRA 2004 compliances like signedness, boolean operation on logical operators
      Updated RTE_Device.h: added Receive and transmit DMA configuration for SDIO peripheral
      Renamed SDIO component in 'Device::STM32Cube HAL' to 'SD' to match HAL component name
      Updated examples:
      - File_Demo and USB Host MassStorage examples updated due to the new fdelete() API in File System Version 6.2
      - MCBSTM32F400 USB Host Keyboard example (removed USB High-speed usage)
      - STM32F429I-Discovery Board USB Host examples config files and removed USB High-speed usage from Keyboard example
    </release>
    <release version="2.2.0" date="2014-10-16">
      PACK based on STMicroelectronics STM32CubeF4 Firmware Package V1.3.0
      - STD Peripheral Library components removed
      New Device variants introduced matching ST Cube device database
      - e.g. STM32F407IG -> STM32F407IGHx or STM32F407IGTx
      CMSIS Drivers Version 2 (changed Cclass "Drivers" to "CMSIS Driver")
      - Ethernet MAC, USART, I2C, MCI, SPI, USB Device, USB Host
      MDK-ARM Example projects require MDK-Middleware 6.1.1 and CMSIS 4.2.0
      - Board Support uses Board Interface API from MDK-Middleware (header file names changed)
      - Boards: Keil MCBSTM32F400, ST Microelectronics STM32F429I-Discovery, STM32F401C-Discovery, STM32F4-Discovery
      Difference to version 2.1.0:
      - File stm32f4xx_hal_conf.h moved from component Device::STM32Cube HAL:Common into Device::STM32Cube Framework::Classic
      - Updated RTE_Device and USB Device/Host, USART, MCI and SPI drivers
      - Updated LCD board interface driver for STM32F429-I Discovery
      - Updated ADC board interface driver for MCBSTM32F400
    </release>
    <release version="2.1.0" date="2014-09-29">
      PACK Based on STMicroelectronics STM32CubeF4 Firmware Package V1.3.0
      - STD Peripheral Library components removed
      CMSIS Driver using API V2 for:
      - Ethernet MAC, I2C, MCI, SPI, USB Device, USB Host
      Board Support for:
      - Keil MCBSTM32F400, ST Microelectronics STM32F429I-Discovery, STM32F401C-Discovery, STM32F4-Discovery
      Device Support for:
      - STM32F411 Series added
      - STM32F4 Series updated
      - Flash Size for STM32F401xD, STM32F401xE corrected
    </release>
    <release version="2.0.0">
      Workshop Release not released publicly
    </release>
    <!--
        <release version="1.0.8" date="2014-05-27">
          Device: Startup files for GCC added, conditions extended to reflect toolchain dependencies
        </release>
        <release version="1.0.7" date="2014-04-29">
          Updated UART driver (Added UART7,UART8)
          Updated GPIO driver (Added UART7/UART8 alternate function)
          Updated I2C driver  (BUG Fix: 2 byte reception)
          Device:StdPeriph Drivers:Framework Version: 1.3.1: added file misc.c
          Device:Startup Version: 1.3.1: RTE_Device.h (Fixed preprocessor condition for ETH_MII_RX_ER Pin, Added UART7/UART8)
        </release>
        <release version="1.0.6">
          Added MCBSTM32F400
          Updated Features
          Updated Flash Option Byte Programming
          Added STM32F401C-Discovery Board Bundle
          USB Device drivers update: multiple packet read, EP0 unconfiguration
          Updated SPI driver (IRQ handling corrected)
          Added STM Peripheral Library V1.3.0
        </release>
        <release version="1.0.5">
          Added STM32F401 devices
        </release>
        <release version="1.0.4">
          Updated drivers (namespace prefix ARM_ added)
        </release>
        <release version="1.0.3">
          Added MCBSTM32F400 Board Support Bundle
          Added STM32F4-Discovery Board Bundle
        </release>
        <release version="1.0.2">
          Added emWin Example and GUIDemo for MCBSTM32F400
          Added emWin LCD driver for MCBSTM32F400
          Updated USBH Drivers (improved robustness)
        </release>
        <release version="1.0.1">
          Generic Drivers moved to "Drivers" Class
          Added UART and I2C Driver
          Updated USBD and USBH Drivers
          Added MCBSTM32F400 Demo example
          Added MCBSTM32F400 USB Host Keyboard example
          Added MCBSTM32F400 BSP Drivers: Joystick, Touchscreen, Accelerometer, Gyroscope, Camera
          Updated MCBSTM32F400 BSP Driver: Keyboard
          Updated STM32F4-Discovery BSP Driver: Keyboard
          Updated all MCBSTM32F400 examples
          Updated all STM32F4-Discovery examples
          Minor corrections:
          - SPI Driver
          - DMA Driver
          - MCI Driver
        </release>
        <release version="1.0.0">
          Release version of STM32F4 Device Family Pack.
        </release>
        <release version="0.0.1">
          Initial version of STM32F4 Device Family Pack.
        </release>
    -->
  </releases>

  <keywords>
    <keyword>ST</keyword>
    <keyword>Device Support</keyword>
    <keyword>Device Family Package STMicroelectronics</keyword>
    <keyword>STM32F4</keyword>
    <keyword>STM32F4xx</keyword>
  </keywords>

  <devices>
    <family Dfamily="STM32F4 Series" Dvendor="STMicroelectronics:13">
      <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="1" Dmpu="1" Dendian="Little-endian"/>

      <book name="https://www.st.com/resource/en/user_manual/um1725-description-of-stm32f4-hal-and-lowlayer-drivers-stmicroelectronics.pdf" title="STM32F4xx HAL Drivers"/>
      <book name="https://developer.arm.com/documentation/dui0553/latest"                                                                   title="Cortex-M4 Generic User Guide"/>

      <description>
The STM32F4 family incorporates high-speed embedded memories and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

  - 64-Kbyte of CCM (core coupled memory) data RAM
  - LCD parallel interface, 8080/6800 modes
  - Timer with quadrature (incremental) encoder input
  - 5 V-tolerant I/Os
  - Parallel camera interface
  - True random number generator
  - RTC: subsecond accuracy, hardware calendar
  - 96-bit unique ID
      </description>

      <sequences>
        <!-- Override for Pre-Defined Sequences -->
        <sequence name="DebugDeviceUnlock">
          <block>
            Sequence("CheckID");
          </block>
        </sequence>

        <sequence name="DebugCoreStart">
          <block>
            // Replication of Standard Functionality
            Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR

            // Device Specific Debug Setup
            Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
            Write32(0xE0042008, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
            Write32(0xE004200C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
          </block>
        </sequence>

        <!-- Override for Pre-Defined TraceStart Sequence -->
        <sequence name="TraceStart">
          <block>
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO (asynchronous) Trace Selected?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // TPIU (synchronous) Trace Selected?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("EnableTraceSWO");                                           // Call SWO Trace Setup
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("EnableTraceTPIU");                                          // Call TPIU Trace Setup
            </block>
          </control>
        </sequence>

        <sequence name="TraceStop">
          <block>
            // Nothing required for SWO Trace
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO enabled?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // Synchronous trace port enabled?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("DisableTraceSWO");
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("DisableTraceTPIU");
            </block>
          </control>
        </sequence>

        <!-- User-Defined Sequences -->
        <sequence name="CheckID">
          <block>
            __var pidr1 = 0;
            __var pidr2 = 0;
            __var jep106id = 0;
            __var ROMTableBase = 0;

            __ap = 0;      // AHB-AP

            ROMTableBase = ReadAP(0xF8) &amp; ~0x3;

            pidr1 = Read32(ROMTableBase + 0x0FE4);
            pidr2 = Read32(ROMTableBase + 0x0FE8);
            jep106id = ((pidr2 &amp; 0x7) &lt;&lt; 4 ) | ((pidr1 &gt;&gt; 4) &amp; 0xF);
          </block>

          <control if="jep106id != 0x20">
            <block>
              Query(0, "Not a genuine ST Device! Abort connection", 1);
              Message(2, "Not a genuine ST Device! Abort connection.");
            </block>
          </control>
        </sequence>

        <sequence name="EnableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup
            dbgmcu_trace_val  = (1 &lt;&lt; 5);                                           // Trace I/O Enable + Trace Mode Asynchronous

            Sequence("ConfigureTraceSWOPin");
          </block>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Asynchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="EnableTraceTPIU">
          <block>
            __var width            = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup

            Sequence("ConfigureTraceTPIUPins");
          </block>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 1 bit">
              dbgmcu_trace_val  = (3 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 2 bit">
              dbgmcu_trace_val  = (5 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 4 bit">
              dbgmcu_trace_val  = (7 &lt;&lt; 5);
            </block>
          </control>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceTPIU">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Synchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="ConfigureTraceSWOPin">
          <block>
            __var pin     = 0;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var SWO_Pin = 0x00010003;          // PB3
          </block>

            <!-- configure SWO -->
            <block info="configure SWO">
              pin     =               ((SWO_Pin            ) &amp; 0x0000FFFF);
              port    =               ((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF);
              portAdr = 0x40020000 + (((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
        </sequence>

        <sequence name="ConfigureTraceTPIUPins">
          <block>
            __var pin     = 8;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var width   = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
          </block>

            <!-- configure TRACECLK -->
            <block info="configure TRACECLK">
              pin     =                (TraceClk_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x40020000 + (((TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <!-- configure TRACED0 -->
            <block info="configure TRACED0">
              pin     =                (TraceD0_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x40020000 + (((TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <!-- configure TRACED1 -->
            <block info="configure TRACED1">
              pin     =                (TraceD1_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x40020000 + (((TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <!-- configure TRACED2 -->
            <block info="configure TRACED2">
              pin     =                (TraceD2_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x40020000 + (((TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>

            <!-- configure TRACED3 -->
            <block info="configure TRACED3">
              pin     =                (TraceD3_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x40020000 + (((TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x40023830,     ((Read32(0x40023830    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB1ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>
        </sequence>
      </sequences>

      <feature type="Timer"         n="2"       m="32"/>
      <feature type="WDT"           n="2"/>
      <feature type="RTC"           n="32768"/>
      <feature type="I2S"           n="2"/>
      <feature type="Temp"          n="-40"     m="85"/>
      <feature type="Temp"          n="-40"     m="105"/>

      <!-- ************************  Subfamily 'STM32F401'  **************************** -->
      <subFamily DsubFamily="STM32F401">
        <processor Dclock="84000000"/>
        <debug svd="CMSIS/SVD/STM32F401.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32F401xBCDE_411xCE.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0368-stm32f401xbc-and-stm32f401xde-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F401xB/C/D/E Reference Manual"/>

        <feature type="Timer"         n="6"       m="16"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="3"       m="10500000"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F401CB'  ***************************** -->
        <device Dname="STM32F401CB">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"   start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="36"/>
          <feature type="SPI"           n="3"       m="42000000"/>

          <variant Dvariant="STM32F401CBUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F401CBYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401RB'  ***************************** -->
        <device Dname="STM32F401RB">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"   start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="48"/>
          <feature type="SPI"           n="3"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401RBTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401VB'  ***************************** -->
        <device Dname="STM32F401VB">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"   start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401VBTx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F401VBHx"> <feature type="BGA" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401CC'  ***************************** -->
        <device Dname="STM32F401CC">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="36"/>
          <feature type="SPI"           n="3"       m="42000000"/>

          <variant Dvariant="STM32F401CCUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F401CCYx"> <feature type="CSP" n="49"/> </variant>
          <variant Dvariant="STM32F401CCFx"> <feature type="CSP" n="49" /> </variant>
        </device>

        <!-- *************************  Device 'STM32F401RC'  ***************************** -->
        <device Dname="STM32F401RC">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="48"/>
          <feature type="SPI"           n="3"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401RCTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401VC'  ***************************** -->
        <device Dname="STM32F401VC">
          <compile define="STM32F401xC"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401cb.pdf" title="STM32F401xB/401xC Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401VCTx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F401VCHx"> <feature type="BGA" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401CD'  ***************************** -->
        <device Dname="STM32F401CD">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00060000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_384.FLM"   start="0x08000000" size="0x00060000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401CDUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F401CDYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401RD'  ***************************** -->
        <device Dname="STM32F401RD">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00060000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_384.FLM"   start="0x08000000" size="0x00060000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401RDTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401VD'  ***************************** -->
        <device Dname="STM32F401VD">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00060000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_384.FLM"   start="0x08000000" size="0x00060000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401VDTx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F401VDHx"> <feature type="BGA" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401CE'  ***************************** -->
        <device Dname="STM32F401CE">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401CEUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F401CEYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401RE'  ***************************** -->
        <device Dname="STM32F401RE">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401RETx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F401VE'  ***************************** -->
        <device Dname="STM32F401VE">
          <compile define="STM32F401xE"/>

          <book name="https://www.st.com/resource/en/datasheet/stm32f401re.pdf" title="STM32F401xD/401xE Datasheet"/>

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00018000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F401xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="79"/>
          <feature type="SPI"           n="4"       m="42000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F401VETx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F401VEHx"> <feature type="BGA" n="100"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F410'  **************************** -->
      <subFamily DsubFamily="STM32F410">
        <processor Dclock="100000000"/>
        <debug svd="CMSIS/SVD/STM32F410.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32F410.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ
          __var TraceClk_Pin   = 0x00020006;   // PC6
          __var TraceD0_Pin    = 0x0002000A;   // PC10
          __var TraceD1_Pin    = 0x0002000B;   // PC11
          __var TraceD2_Pin    = 0x0002000C;   // PC12
          __var TraceD3_Pin    = 0x0001000B;   // PB11
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0401-stm32f410-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F410 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f410cb.pdf" title="STM32F410x8/STM32F410xB Datasheet"/>

        <!-- *************************  Device 'STM32F410CB'  ***************************** -->
        <device Dname="STM32F410CB">
          <compile define="STM32F410Cx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <variant Dvariant="STM32F410CBUx"> <feature type="QFN" n="48"/> </variant>
          <variant Dvariant="STM32F410CBTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F410RB'  ***************************** -->
        <device Dname="STM32F410RB">

        <compile define="STM32F410Rx"/>
          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <variant Dvariant="STM32F410RBTx"> <feature type="QFP" n="64"/> </variant>

          <variant Dvariant="STM32F410RBIx"> <feature type="BGA" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F410TB'  ***************************** -->
        <device Dname="STM32F410TB">
          <compile define="STM32F410Tx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <variant Dvariant="STM32F410TBYx"> <feature type="CSP" n="36"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F410C8'  ***************************** -->
        <device Dname="STM32F410C8">
          <compile define="STM32F410Cx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <variant Dvariant="STM32F410C8Ux"> <feature type="QFN" n="48"/> </variant>
          <variant Dvariant="STM32F410C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F410R8'  ***************************** -->
        <device Dname="STM32F410R8">
          <compile define="STM32F410Rx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <variant Dvariant="STM32F410R8Tx"> <feature type="QFP" n="64"/> </variant>
          <variant Dvariant="STM32F410R8Ix"> <feature type="BGA" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F410T8'  ***************************** -->
        <device Dname="STM32F410T8">
          <compile define="STM32F410Tx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00008000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_128.FLM"         start="0x08000000" size="0x00010000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <variant Dvariant="STM32F410T8Yx"> <feature type="CSP" n="36"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F411'  **************************** -->
      <subFamily DsubFamily="STM32F411">
        <processor Dclock="100000000"/>
        <debug svd="CMSIS/SVD/STM32F411.svd"/>
        <compile define="STM32F411xE"/>

        <debugvars configfile="CMSIS/Debug/STM32F401xBCDE_411xCE.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0383-stm32f411xce-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F411xC/E Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f411ce.pdf" title="STM32F411xC/411xE Datasheet"/>

        <feature type="Timer"         n="6"       m="16"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="3"       m="10500000"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F411CC'  ***************************** -->
        <device Dname="STM32F411CC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="36"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411CCUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F411CCYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F411RC'  ***************************** -->
        <device Dname="STM32F411RC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="50"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411RCTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F411VC'  ***************************** -->
        <device Dname="STM32F411VC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="81"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411VCTx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F411VCHx"> <feature type="BGA" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F411CE'  ***************************** -->
        <device Dname="STM32F411CE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="36"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411CEUx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32F411CEYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F411RE'  ***************************** -->
        <device Dname="STM32F411RE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="50"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411RETx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F411VE'  ***************************** -->
        <device Dname="STM32F411VE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F411xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="81"/>
          <feature type="SPI"           n="5"       m="45000000"/>
          <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F411VETx"> <feature type="QFP" n="100"/> </variant>
          <variant Dvariant="STM32F411VEHx"> <feature type="BGA" n="100"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F412'  **************************** -->
      <subFamily DsubFamily="STM32F412">
        <processor Dclock="100000000"/>
        <debug svd="CMSIS/SVD/STM32F412.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32F412_413_423.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0402-stm32f412-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F412 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f412ce.pdf" title="STM32F412 Datasheet"/>

        <feature type="Timer"         n="12"      m="14"/>
        <feature type="SPI"           n="5"       m="37500000"/>
        <feature type="I2C"           n="3"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="ADC"           n="16"      m="12"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="CAN"           n="2"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F412CE'  ***************************** -->
        <device Dname="STM32F412CE">
          <compile define="STM32F412Cx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412CEUx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F412CG'  ***************************** -->
        <device Dname="STM32F412CG">
          <compile define="STM32F412Cx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412CGUx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F412RE'  ***************************** -->
        <device Dname="STM32F412RE">
          <compile define="STM32F412Rx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412RETx"> <feature type="QFP" n="64"/> </variant>
          <variant Dvariant="STM32F412REYx"> <feature type="CSP" n="64"/> </variant>
          <variant Dvariant="STM32F412REYxP"> <feature type="CSP" n="64" /> </variant>
        </device>

        <!-- *************************  Device 'STM32F412RG'  ***************************** -->
        <device Dname="STM32F412RG">
          <compile define="STM32F412Rx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412RGTx"> <feature type="QFP" n="64"/> </variant>
          <variant Dvariant="STM32F412RGYx"> <feature type="CSP" n="64"/> </variant>
          <variant Dvariant="STM32F412RGYxP"> <feature type="CSP" n="64" /> </variant>
        </device>

        <!-- *************************  Device 'STM32F412VE'  ***************************** -->
        <device Dname="STM32F412VE">
          <compile define="STM32F412Vx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412VEHx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32F412VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F412VG'  ***************************** -->
        <device Dname="STM32F412VG">
          <compile define="STM32F412Vx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412VGHx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32F412VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F412ZE'  ***************************** -->
        <device Dname="STM32F412ZE">
          <compile define="STM32F412Zx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412ZEJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F412ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F412ZG'  ***************************** -->
        <device Dname="STM32F412ZG">
          <compile define="STM32F412Zx"/>

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F410xx_412xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F412ZGJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F412ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F413'  **************************** -->
      <subFamily DsubFamily="STM32F413">
        <processor Dclock="100000000"/>
        <debug svd="CMSIS/SVD/STM32F413.svd"/>
        <compile define="STM32F413xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F412_413_423.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0430-stm32f413423-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F413/423 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f413cg.pdf" title="STM32F413 Datasheet"/>

        <feature type="I2C"           n="4"/>
        <feature type="USART"         n="3"       m="10500000"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F413ZH'  ***************************** -->
        <device Dname="STM32F413ZH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413ZHJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F413ZHTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413CH'  ***************************** -->
        <device Dname="STM32F413CH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413CHUx"> <feature type="QFN" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413RH'  ***************************** -->
        <device Dname="STM32F413RH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413RHTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413VH'  ***************************** -->
        <device Dname="STM32F413VH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413VHHx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32F413VHTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413MH'  ***************************** -->
        <device Dname="STM32F413MH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413MHYx"> <feature type="CSP" n="81"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413ZG'  ***************************** -->
        <device Dname="STM32F413ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413ZGJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F413ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413CG'  ***************************** -->
        <device Dname="STM32F413CG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413CGUx"> <feature type="QFN" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413RG'  ***************************** -->
        <device Dname="STM32F413RG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413RGTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413VG'  ***************************** -->
        <device Dname="STM32F413VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413VGHx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32F413VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F413MG'  ***************************** -->
        <device Dname="STM32F413MG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F413MGYx"> <feature type="CSP" n="81"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F423'  **************************** -->
      <subFamily DsubFamily="STM32F423">
        <processor Dclock="100000000"/>
        <debug svd="CMSIS/SVD/STM32F423.svd"/>
        <compile define="STM32F423xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F412_413_423.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0430-stm32f413423-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F413/423 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f423ch.pdf" title="STM32F423 Datasheet"/>

        <feature type="I2C"           n="4"/>
        <feature type="USART"         n="3"       m="10500000"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F423ZH'  ***************************** -->
        <device Dname="STM32F423ZH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F423ZHJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F423ZHTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F423CH'  ***************************** -->
        <device Dname="STM32F423CH">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F423CHUx"> <feature type="QFN" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F423RH'  ***************************** -->
        <device Dname="STM32F423RH">
          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F423RHTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F423VH'  ***************************** -->
        <device Dname="STM32F423VH">
          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F423VHHx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32F423VHTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F423MH'  ***************************** -->
        <device Dname="STM32F423MH">
          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00180000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1536.FLM"        start="0x08000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F413xx_423xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="SPI"           n="5"       m="50000000"/>
          <feature type="SDIO"          n="1"       m="4"               name="Secure Digital IO"/>

          <variant Dvariant="STM32F423MHYx"> <feature type="CSP" n="81"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F405'  **************************** -->
      <subFamily DsubFamily="STM32F405">
        <processor Dclock="168000000"/>
        <debug svd="CMSIS/SVD/STM32F405.svd"/>
        <compile define="STM32F405xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f405rg.pdf" title="STM32F405/407 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="3"       m="37500000"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="2"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"                           name="Secure Digital IO"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>

        <!-- *************************  Device 'STM32F405RG'  ***************************** -->
        <device Dname="STM32F405RG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>

          <variant Dvariant="STM32F405RGTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F405VG'  ***************************** -->
        <device Dname="STM32F405VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>
          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F405VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F405ZG'  ***************************** -->
        <device Dname="STM32F405ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>
          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F405ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F405OG'  ***************************** -->
        <device Dname="STM32F405OG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>
          <feature type="ADC"           n="13"      m="12"/>
          <feature type="IOs"           n="72"/>

          <variant Dvariant="STM32F405OGYx"> <feature type="CSP" n="90"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F405OE'  ***************************** -->
        <device Dname="STM32F405OE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="13"      m="12"/>
          <feature type="IOs"           n="72"/>

          <variant Dvariant="STM32F405OEYx"> <feature type="CSP" n="90"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F407'  **************************** -->
      <subFamily DsubFamily="STM32F407">
        <processor Dclock="168000000"/>
        <debug svd="CMSIS/SVD/STM32F407.svd"/>
        <compile define="STM32F407xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f405rg.pdf" title="STM32F405/407 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="3"       m="37500000"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="2"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F407VG'  ***************************** -->
        <device Dname="STM32F407VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F407VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F407IG'  ***************************** -->
        <device Dname="STM32F407IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F407IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F407IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F407ZG'  ***************************** -->
        <device Dname="STM32F407ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="I2C"           n="3"/>

          <variant Dvariant="STM32F407ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F407VE'  ***************************** -->
        <device Dname="STM32F407VE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F407VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F407ZE'  ***************************** -->
        <device Dname="STM32F407ZE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F407ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F407IE'  ***************************** -->
        <device Dname="STM32F407IE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>
          <feature type="I2C"           n="3"/>

          <variant Dvariant="STM32F407IETx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F407IEHx"> <feature type="BGA" n="176"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F415'  **************************** -->
      <subFamily DsubFamily="STM32F415">
        <processor Dclock="168000000"/>
        <debug svd="CMSIS/SVD/STM32F415.svd"/>
        <compile define="STM32F415xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f415rg.pdf" title="STM32F415/417 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="3"       m="37500000"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="2"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1)"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>

        <!-- *************************  Device 'STM32F415RG'  ***************************** -->
        <device Dname="STM32F415RG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>

          <variant Dvariant="STM32F415RGTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F415VG'  ***************************** -->
        <device Dname="STM32F415VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F415VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F415ZG'  ***************************** -->
        <device Dname="STM32F415ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F415ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F415OG'  ***************************** -->
        <device Dname="STM32F415OG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="13"      m="12"/>
          <feature type="IOs"           n="72"/>

          <variant Dvariant="STM32F415OGYx"> <feature type="CSP" n="90"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F417'  **************************** -->
      <subFamily DsubFamily="STM32F417">
        <processor Dclock="168000000"/>
        <debug svd="CMSIS/SVD/STM32F417.svd"/>
        <compile define="STM32F417xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f415rg.pdf" title="STM32F415/417 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="3"       m="37500000"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="2"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1)"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F417VG'  ***************************** -->
        <device Dname="STM32F417VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F417VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F417IG'  ***************************** -->
        <device Dname="STM32F417IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F417IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F417IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F417ZG'  ***************************** -->
        <device Dname="STM32F417ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="I2C"           n="3"/>

          <variant Dvariant="STM32F417ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F417VE'  ***************************** -->
        <device Dname="STM32F417VE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F417VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F417ZE'  ***************************** -->
        <device Dname="STM32F417ZE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F417ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F417IE'  ***************************** -->
        <device Dname="STM32F417IE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00020000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>
          <feature type="I2C"           n="2"/>

          <variant Dvariant="STM32F417IETx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F417IEHx"> <feature type="BGA" n="176"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F427'  **************************** -->
      <subFamily DsubFamily="STM32F427">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F427.svd"/>
        <compile define="STM32F427xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f427vg.pdf.pdf" title="STM32F427/429 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="I2C"           n="2"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="4"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F427AG'  ***************************** -->
        <device Dname="STM32F427AG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F427AGHx"> <feature type="BGA" n="169"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427VG'  ***************************** -->
        <device Dname="STM32F427VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F427VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427ZG'  ***************************** -->
        <device Dname="STM32F427ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F427ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427IG'  ***************************** -->
        <device Dname="STM32F427IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F427IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F427IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427AI'  ***************************** -->
        <device Dname="STM32F427AI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F427AIHx"> <feature type="BGA" n="169"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427VI'  ***************************** -->
        <device Dname="STM32F427VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F427VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427ZI'  ***************************** -->
        <device Dname="STM32F427ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F427ZITx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F427II'  ***************************** -->
        <device Dname="STM32F427II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F427IITx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F427IIHx"> <feature type="BGA" n="176"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F429'  **************************** -->
      <subFamily DsubFamily="STM32F429">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F429.svd"/>
        <compile define="STM32F429xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f427vg.pdf.pdf" title="STM32F427/429 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="ComOther"      n="1"                           name="SAI Interface"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="11250000"/>
        <feature type="UART"          n="4"       m="11250000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F429AG'  ***************************** -->
        <device Dname="STM32F429AG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F429AGHx"> <feature type="BGA" n="169"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429VG'  ***************************** -->
        <device Dname="STM32F429VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F429VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429ZG'  ***************************** -->
        <device Dname="STM32F429ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F429ZGTx"> <feature type="QFP" n="144"/> </variant>
          <variant Dvariant="STM32F429ZGYx"> <feature type="CSP" n="143" /> </variant>
        </device>

        <!-- *************************  Device 'STM32F429IG'  ***************************** -->
        <device Dname="STM32F429IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F429IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F429IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429AI'  ***************************** -->
        <device Dname="STM32F429AI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F429AIHx"> <feature type="BGA" n="169"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429VI'  ***************************** -->
        <device Dname="STM32F429VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F429VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429ZI'  ***************************** -->
        <device Dname="STM32F429ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F429ZITx"> <feature type="QFP" n="144"/> </variant>
          <variant Dvariant="STM32F429ZIYx"> <feature type="CSP" n="143"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429II'  ***************************** -->
        <device Dname="STM32F429II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F429IITx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F429IIHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429VE'  ***************************** -->
        <device Dname="STM32F429VE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F429VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429ZE'  ***************************** -->
        <device Dname="STM32F429ZE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F429ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429IE'  ***************************** -->
        <device Dname="STM32F429IE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F429IETx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F429IEHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429BG'  ***************************** -->
        <device Dname="STM32F429BG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429BGTx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429BI'  ***************************** -->
        <device Dname="STM32F429BI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429BITx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429BE'  ***************************** -->
        <device Dname="STM32F429BE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429BETx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429NG'  ***************************** -->
        <device Dname="STM32F429NG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429NGHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429NI'  ***************************** -->
        <device Dname="STM32F429NI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429NIHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F429NE'  ***************************** -->
        <device Dname="STM32F429NE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F429NEHx"> <feature type="BGA" n="216"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F437'  **************************** -->
      <subFamily DsubFamily="STM32F437">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F437.svd"/>
        <compile define="STM32F437xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f437ai.pdf" title="STM32F437/439 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="I2C"           n="2"/>
        <feature type="USART"         n="4"       m="10500000"/>
        <feature type="UART"          n="4"       m="10500000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1)"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F437VG'  ***************************** -->
        <device Dname="STM32F437VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F437VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437ZG'  ***************************** -->
        <device Dname="STM32F437ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>
          <feature type="ComOther"      n="1"                           name="SAI Interface"/>

          <variant Dvariant="STM32F437ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437IG'  ***************************** -->
        <device Dname="STM32F437IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F437IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F437IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437AI'  ***************************** -->
        <device Dname="STM32F437AI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F437AIHx"> <feature type="BGA" n="169"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437VI'  ***************************** -->
        <device Dname="STM32F437VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F437VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437ZI'  ***************************** -->
        <device Dname="STM32F437ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F437ZITx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F437II'  ***************************** -->
        <device Dname="STM32F437II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F437IITx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F437IIHx"> <feature type="BGA" n="176"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F439'  **************************** -->
      <subFamily DsubFamily="STM32F439">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F439.svd"/>
        <compile define="STM32F439xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F405_415_407_417_427_437_429_439.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0090-stm32f405415-stm32f407417-stm32f427437-and-stm32f429439-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f437ai.pdf" title="STM32F437/439 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="ComOther"      n="1"                           name="SAI Interface"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="11250000"/>
        <feature type="UART"          n="4"       m="11250000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1)"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F439VG'  ***************************** -->
        <device Dname="STM32F439VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F439VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439VI'  ***************************** -->
        <device Dname="STM32F439VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="82"/>

          <variant Dvariant="STM32F439VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439ZG'  ***************************** -->
        <device Dname="STM32F439ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F439ZGTx"> <feature type="QFP" n="144"/> </variant>
          <variant Dvariant="STM32F439ZGYx"> <feature type="CSP" n="143" /> </variant>
        </device>

        <!-- *************************  Device 'STM32F439ZI'  ***************************** -->
        <device Dname="STM32F439ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="114"/>

          <variant Dvariant="STM32F439ZITx"> <feature type="QFP" n="144"/> </variant>
          <variant Dvariant="STM32F439ZIYx"> <feature type="CSP" n="143"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439IG'  ***************************** -->
        <device Dname="STM32F439IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F439IGTx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F439IGHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439II'  ***************************** -->
        <device Dname="STM32F439II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="140"/>

          <variant Dvariant="STM32F439IITx"> <feature type="QFP" n="176"/> </variant>
          <variant Dvariant="STM32F439IIHx"> <feature type="BGA" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439BG'  ***************************** -->
        <device Dname="STM32F439BG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F439BGTx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439BI'  ***************************** -->
        <device Dname="STM32F439BI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM1" access="rwx"                    start="0x20000000" size="0x00030000" default="1"/>
          <memory    name="SRAM2" access="rwx"                    start="0x10000000" size="0x00010000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F439BITx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439NG'  ***************************** -->
        <device Dname="STM32F439NG">
          <memory id="IROM1"                                      start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory id="IRAM1"                                      start="0x20000000" size="0x00030000" init   ="0" default="1"/>
          <memory id="IRAM2"                                      start="0x10000000" size="0x00010000" init   ="0" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F439NGHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439NI'  ***************************** -->
        <device Dname="STM32F439NI">
          <memory id="IROM1"                                      start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory id="IRAM1"                                      start="0x20000000" size="0x00030000" init   ="0" default="1"/>
          <memory id="IRAM2"                                      start="0x10000000" size="0x00010000" init   ="0" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="168"/>

          <variant Dvariant="STM32F439NIHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F439AI'  ***************************** -->
        <device Dname="STM32F439AI">
          <memory id="IROM1"                                      start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory id="IRAM1"                                      start="0x20000000" size="0x00030000" init   ="0" default="1"/>
          <memory id="IRAM2"                                      start="0x10000000" size="0x00010000" init   ="0" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"         start="0x1FFF7800" size="0x00000210" default="0"/>

          <feature type="ADC"           n="24"      m="12"/>
          <feature type="IOs"           n="130"/>

          <variant Dvariant="STM32F439AIHx"> <feature type="BGA" n="169"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F446'  **************************** -->
      <subFamily DsubFamily="STM32F446">
       <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F446.svd"/>
        <compile define="STM32F446xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F446.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0390-stm32f446xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F446 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f446mc.pdf" title="STM32F446xC/E Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="DAC"           n="2"       m="12"/>
        <feature type="SPI"           n="4"       m="45000000"/>
        <feature type="ComOther"      n="2"                           name="SAI Interface"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="11250000"/>
        <feature type="UART"          n="2"       m="11250000"/>
        <feature type="USBOTG"        n="1"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="SPI"           n="1"       m="42000000"        name="Queued Serial Peripheral Interface"/>
        <feature type="VCC"           n="1.80"    m="3.60"/>
        <feature type="Camera"        n="1"       m="14"/>

        <!-- *************************  Device 'STM32F446MC'  ***************************** -->
        <device Dname="STM32F446MC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446MCYx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446RC'  ***************************** -->
        <device Dname="STM32F446RC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446RCTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446VC'  ***************************** -->
        <device Dname="STM32F446VC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446VCTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446ZC'  ***************************** -->
        <device Dname="STM32F446ZC">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_256.FLM"   start="0x08000000" size="0x00040000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446ZCHx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F446ZCJx"> <feature type="BGA" n="144" /> </variant>
          <variant Dvariant="STM32F446ZCTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446ME'  ***************************** -->
        <device Dname="STM32F446ME">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446MEYx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446RE'  ***************************** -->
        <device Dname="STM32F446RE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446RETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446VE'  ***************************** -->
        <device Dname="STM32F446VE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F446ZE'  ***************************** -->
        <device Dname="STM32F446ZE">

          <memory    name="Flash" access="rx"               start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"              start="0x20000000" size="0x00020000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"   start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F446xx_OPT.FLM" start="0x1FFFC000" size="0x00000004" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_OTP.FLM"   start="0x1FFF7800" size="0x00000210" default="0"/>

          <variant Dvariant="STM32F446ZEHx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F446ZEJx"> <feature type="BGA" n="144"/> </variant>
          <variant Dvariant="STM32F446ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F469'  **************************** -->
      <subFamily DsubFamily="STM32F469">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F469.svd"/>
        <compile define="STM32F469xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F469_479.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0386-stm32f469xx-and-stm32f479xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F469/479 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f469ae.pdf" title="STM32F469 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="ADC"           n="3"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="ComOther"      n="1"                           name="SAI Interface"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="11250000"/>
        <feature type="UART"          n="4"       m="11250000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1, SHA-2) and HMAC"/>
        <feature type="Camera"        n="1"       m="14"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

        <!-- *************************  Device 'STM32F469AE'  ***************************** -->
        <device Dname="STM32F469AE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469AEHx"> <feature type="BGA" n="168"/> </variant>
          <variant Dvariant="STM32F469AEYx"> <feature type="CSP" n="168"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469AG'  ***************************** -->
        <device Dname="STM32F469AG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469AGHx"> <feature type="BGA" n="168"/> </variant>
          <variant Dvariant="STM32F469AGYx"> <feature type="CSP" n="168"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469AI'  ***************************** -->
        <device Dname="STM32F469AI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469AIHx"> <feature type="BGA" n="168"/> </variant>
          <variant Dvariant="STM32F469AIYx"> <feature type="CSP" n="168"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469IE'  ***************************** -->
        <device Dname="STM32F469IE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469IEHx"> <feature type="BGA" n="176"/> </variant>
          <variant Dvariant="STM32F469IETx"> <feature type="QFP" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469IG'  ***************************** -->
        <device Dname="STM32F469IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469IGHx"> <feature type="BGA" n="176"/> </variant>
          <variant Dvariant="STM32F469IGTx"> <feature type="QFP" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469II'  ***************************** -->
        <device Dname="STM32F469II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469IIHx"> <feature type="BGA" n="176"/> </variant>
          <variant Dvariant="STM32F469IITx"> <feature type="QFP" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469BE'  ***************************** -->
        <device Dname="STM32F469BE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469BETx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469BG'  ***************************** -->
        <device Dname="STM32F469BG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469BGTx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469BI'  ***************************** -->
        <device Dname="STM32F469BI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469BITx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469NE'  ***************************** -->
        <device Dname="STM32F469NE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469NEHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469NG'  ***************************** -->
        <device Dname="STM32F469NG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469NGHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469NI'  ***************************** -->
        <device Dname="STM32F469NI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469NIHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469VE'  ***************************** -->
        <device Dname="STM32F469VE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469VETx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469VG'  ***************************** -->
        <device Dname="STM32F469VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469VI'  ***************************** -->
        <device Dname="STM32F469VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469ZE'  ***************************** -->
        <device Dname="STM32F469ZE">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_512.FLM"         start="0x08000000" size="0x00080000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469ZETx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469ZG'  ***************************** -->
        <device Dname="STM32F469ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F469ZI'  ***************************** -->
        <device Dname="STM32F469ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F469ZITx"> <feature type="QFP" n="144"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32F479'  **************************** -->
      <subFamily DsubFamily="STM32F479">
        <processor Dclock="180000000"/>
        <debug svd="CMSIS/SVD/STM32F479.svd"/>
        <compile define="STM32F479xx"/>

        <debugvars configfile="CMSIS/Debug/STM32F469_479.dbgconf">
          __var DbgMCU_CR      = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin   = 0x00040002;   // PE2
          __var TraceD0_Pin    = 0x00040003;   // PE3
          __var TraceD1_Pin    = 0x00040004;   // PE4
          __var TraceD2_Pin    = 0x00040005;   // PE5
          __var TraceD3_Pin    = 0x00040006;   // PE6
        </debugvars>

        <book name="https://www.st.com/resource/en/reference_manual/rm0386-stm32f469xx-and-stm32f479xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32F469/479 Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32f479ai.pdf" title="STM32F479 Datasheet"/>

        <feature type="Timer"         n="12"      m="16"/>
        <feature type="ADC"           n="3"       m="12"/>
        <feature type="SPI"           n="6"       m="42000000"/>
        <feature type="ComOther"      n="1"                           name="SAI Interface"/>
        <feature type="I2C"           n="3"/>
        <feature type="USART"         n="4"       m="11250000"/>
        <feature type="UART"          n="4"       m="11250000"/>
        <feature type="USBOTG"        n="2"/>
        <feature type="CAN"           n="2"/>
        <feature type="SDIO"          n="1"       m="8"               name="Secure Digital IO"/>
        <feature type="ETH"           n="1"       m="100000000"/>
        <feature type="Crypto"        n="1"                           name="Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1, SHA-2) and HMAC"/>
        <feature type="Camera"        n="1"       m="14"/>
        <feature type="VCC"           n="1.70"    m="3.60"/>

         <!-- *************************  Device 'STM32F479AG'  ***************************** -->
         <device Dname="STM32F479AG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479AGHx"> <feature type="BGA" n="168"/> </variant>
          <variant Dvariant="STM32F479AGYx"> <feature type="CSP" n="168"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479AI'  ***************************** -->
        <device Dname="STM32F479AI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479AIHx"> <feature type="BGA" n="168"/> </variant>
          <variant Dvariant="STM32F479AIYx"> <feature type="CSP" n="168"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479IG'  ***************************** -->
        <device Dname="STM32F479IG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479IGHx"> <feature type="BGA" n="176"/> </variant>
          <variant Dvariant="STM32F479IGTx"> <feature type="QFP" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479II'  ***************************** -->
        <device Dname="STM32F479II">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479IIHx"> <feature type="BGA" n="176"/> </variant>
          <variant Dvariant="STM32F479IITx"> <feature type="QFP" n="176"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479BG'  ***************************** -->
        <device Dname="STM32F479BG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479BGTx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479BI'  ***************************** -->
        <device Dname="STM32F479BI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479BITx"> <feature type="QFP" n="208"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479NG'  ***************************** -->
        <device Dname="STM32F479NG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479NGHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479NI'  ***************************** -->
        <device Dname="STM32F479NI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479NIHx"> <feature type="BGA" n="216"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479VG'  ***************************** -->
        <device Dname="STM32F479VG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479VGTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479VI'  ***************************** -->
        <device Dname="STM32F479VI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479VITx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479ZG'  ***************************** -->
        <device Dname="STM32F479ZG">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024.FLM"        start="0x08000000" size="0x00100000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_1024dual.FLM"    start="0x08000000" size="0x00100000" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479ZGTx"> <feature type="QFP" n="144"/> </variant>
        </device>

        <!-- *************************  Device 'STM32F479ZI'  ***************************** -->
        <device Dname="STM32F479ZI">

          <memory    name="Flash" access="rx"                     start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <memory    name="SRAM"  access="rwx"                    start="0x20000000" size="0x00050000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F4xx_2048.FLM"        start="0x08000000" size="0x00200000" default="1"/>
          <algorithm name="CMSIS/Flash/STM32F469xx_479xx_OPT.FLM" start="0x1FFFC000" size="0x00000008" default="0"/>
          <algorithm name="CMSIS/Flash/STM32F469_Quad_SPI.FLM"    start="0x90000000" size="0x02000000" default="1"/>

          <variant Dvariant="STM32F479ZITx"> <feature type="QFP" n="144"/> </variant>
        </device>
      </subFamily>

    </family>

  </devices>

  <conditions>
    <!-- Device Conditions -->
    <condition id="STM32F4">
      <description>STMicroelectronics STM32F4 Series devices</description>
      <require Dvendor="STMicroelectronics:13" Dname="STM32F4*"/>
    </condition>

    <!-- Device + CMSIS Conditions -->
    <condition id="STM32F4 CMSIS">
      <description>STMicroelectronics STM32F4 Device and CMSIS-CORE</description>
      <require condition="STM32F4"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>

  </conditions>

  <components>
    <!-- CubeMX Generator -->
    <component generator="CubeMX" Cclass="Device" Cgroup="CubeMX" Cversion="1.0.0" condition="STM32F4 CMSIS">
      <description>Configuration via STM32CubeMX</description>
      <RTE_Components_h>
        #define RTE_DEVICE_CUBE_MX
        #define CMSIS_device_header "stm32f4xx.h"
      </RTE_Components_h>
      <files>
        <file category="doc" name="https://github.com/Open-CMSIS-Pack/cmsis-toolbox/blob/main/docs/CubeMX.md"/>
      </files>
    </component>
  </components>

  <csolution>
    <!-- CubeMX Basic CMSIS Solution template -->
    <template name="CubeMX Basic solution" path="Templates/CubeMX" file="CubeMX.csolution.yml" condition="STM32F4">
      <description>Create a CubeMX basic solution with project</description>
    </template>

  </csolution>
</package>
