[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19454       tick       5658769          7335          2267       5658769 
      2  19454       tick       6615156          4212          1229       6615156 
      3  19454       tick       6634515          3902           943       6634515 
      4  19454       tick       6629630          3712           943       6629630 
      5  19454       tick       6640766          3953           943       6640766 
      6  19454       tick       6621962          3731           862       6621962 
      7  19454       tick       6571001          3436           760       6571001 
      8  19454       tick       6614960          3758           882       6614960 
      9  19454       tick       6636193          3670           872       6636193 
     10  19454       tick       6629607          3690           801       6629607 
     11  19454       tick       6649865          3591           887       6649865 
     12  19454       tick       6639672          3680           915       6639672 
     13  19454       tick       6648990          3818           923       6648990 
     14  19454       tick       6582401          3596           803       6582401 
     15  19454       tick       6644223          3554           821       6644223 
     16  19454       tick       6616060          3789           839       6616060 
     17  19454       tick       6653808          3335           740       6653808 
     18  19454       tick       6630407          3537           812       6630407 
     19  19454       tick       6640346          3717           829       6640346 
     20  19454       tick       6636287          3544           693       6636287 
     21  19454       tick       6591223          3837           927       6591223 
     22  19454       exit       6036693          3790           925       6036693 
