
---------- Begin Simulation Statistics ----------
final_tick                                33655993500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195161                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   367224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.16                       # Real time elapsed on the host
host_tick_rate                              346387130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18962361                       # Number of instructions simulated
sim_ops                                      35680555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033656                       # Number of seconds simulated
sim_ticks                                 33655993500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.731199                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693220                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461175                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35066                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493541                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       26799385                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148562                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358856                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          620                       # TLB misses on write requests
system.cpu0.numCycles                        67311987                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40512602                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8962361                       # Number of instructions committed
system.cpu1.committedOps                     14703013                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.510519                       # CPI: cycles per instruction
system.cpu1.discardedOps                      4674931                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1342882                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2666                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     589182                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           95                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       37697554                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.133147                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4311571                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu1.numCycles                        67311987                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              10510      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               12629727     85.90%     85.97% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.01% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1585      0.01%     86.02% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.95%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.99% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.99% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.00% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.12%     87.12% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.12% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.12% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.19%     87.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.24%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.33%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.89% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1137892      7.74%     95.63% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               516081      3.51%     99.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.55%     99.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.31%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14703013                       # Class of committed instruction
system.cpu1.tickCycles                       29614433                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        593178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1855003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3710071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1660                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             270856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117454                       # Transaction distribution
system.membus.trans_dist::CleanEvict           178622                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26246                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        270856                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       890280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       890280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 890280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26531584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26531584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26531584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297102                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1165869000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1574339750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215707                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215707                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215707                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215707                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1142990                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1142990                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1142990                       # number of overall misses
system.cpu0.icache.overall_misses::total      1142990                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15910871000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15910871000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15910871000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15910871000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5358697                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5358697                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5358697                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5358697                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213296                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213296                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213296                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213296                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13920.393879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13920.393879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13920.393879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13920.393879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142973                       # number of writebacks
system.cpu0.icache.writebacks::total          1142973                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1142990                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1142990                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1142990                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1142990                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14767882000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14767882000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14767882000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14767882000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213296                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213296                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213296                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213296                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12920.394754                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12920.394754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12920.394754                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12920.394754                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142973                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1142990                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1142990                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15910871000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15910871000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5358697                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5358697                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13920.393879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13920.393879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1142990                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1142990                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14767882000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14767882000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12920.394754                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12920.394754                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999568                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5358696                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1142989                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.688318                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999568                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44012565                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44012565                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327482                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327482                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328430                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328430                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462113                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462113                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463219                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463219                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9930047000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9930047000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9930047000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9930047000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789595                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789595                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791649                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122168                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122168                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21488.352416                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21488.352416                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21437.045976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21437.045976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       193169                       # number of writebacks
system.cpu0.dcache.writebacks::total           193169                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76335                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76335                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386816                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386816                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7479859000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7479859000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7517716000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7517716000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101799                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101799                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102018                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19389.024257                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19389.024257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19434.863087                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19434.863087                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386800                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297592                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297592                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5610617000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5610617000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125434                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125434                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18853.386516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18853.386516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5050324500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5050324500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17740.044259                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17740.044259                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252580                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252580                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4319430000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4319430000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26254.581482                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26254.581482                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2429534500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2429534500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24032.667939                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24032.667939                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          948                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          948                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1106                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1106                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.538462                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.538462                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     37857000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     37857000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 36471.098266                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 36471.098266                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999594                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715246                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386816                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.604685                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999594                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720008                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720008                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4239469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4239469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4239469                       # number of overall hits
system.cpu1.icache.overall_hits::total        4239469                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72038                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72038                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72038                       # number of overall misses
system.cpu1.icache.overall_misses::total        72038                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1578090000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1578090000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1578090000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1578090000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4311507                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4311507                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4311507                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4311507                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.016708                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016708                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.016708                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016708                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21906.354979                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21906.354979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21906.354979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21906.354979                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        72022                       # number of writebacks
system.cpu1.icache.writebacks::total            72022                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        72038                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72038                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        72038                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72038                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1506052000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1506052000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1506052000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1506052000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.016708                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016708                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.016708                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016708                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20906.354979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20906.354979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20906.354979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20906.354979                       # average overall mshr miss latency
system.cpu1.icache.replacements                 72022                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4239469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4239469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72038                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72038                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1578090000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1578090000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4311507                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4311507                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.016708                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016708                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21906.354979                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21906.354979                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        72038                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72038                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1506052000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1506052000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.016708                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016708                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20906.354979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20906.354979                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999557                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4311507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72038                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            59.850454                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999557                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         34564094                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        34564094                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1634665                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1634665                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1634722                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1634722                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       263273                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        263273                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       263330                       # number of overall misses
system.cpu1.dcache.overall_misses::total       263330                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  19862948500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19862948500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  19862948500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19862948500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1897938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1897938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1898052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1898052                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138737                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138737                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75446.204130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75446.204130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75429.873163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75429.873163                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       105688                       # number of writebacks
system.cpu1.dcache.writebacks::total           105688                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10106                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10106                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       253167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       253167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       253224                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       253224                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18963521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18963521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18965391500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18965391500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133391                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133391                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133413                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133413                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74905.187090                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74905.187090                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74895.710912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74895.710912                       # average overall mshr miss latency
system.cpu1.dcache.replacements                253208                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1093449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1093449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       242951                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       242951                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18503413500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18503413500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1336400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1336400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.181795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.181795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76161.092154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76161.092154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1469                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1469                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       241482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       241482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18183377500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18183377500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.180696                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.180696                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75299.100968                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75299.100968                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       541216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        541216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20322                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20322                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1359535000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1359535000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       561538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       561538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.036190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66899.665387                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66899.665387                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8637                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8637                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11685                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11685                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    780144000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    780144000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.020809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66764.569961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66764.569961                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1870000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1870000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 32807.017544                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 32807.017544                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999581                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1887946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           253224                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.455636                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999581                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15437640                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15437640                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1131861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              349583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               12594                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1557966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1131861                       # number of overall hits
system.l2.overall_hits::.cpu0.data             349583                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63928                       # number of overall hits
system.l2.overall_hits::.cpu1.data              12594                       # number of overall hits
system.l2.overall_hits::total                 1557966                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             37233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            240630                       # number of demand (read+write) misses
system.l2.demand_misses::total                 297102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11129                       # number of overall misses
system.l2.overall_misses::.cpu0.data            37233                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8110                       # number of overall misses
system.l2.overall_misses::.cpu1.data           240630                       # number of overall misses
system.l2.overall_misses::total                297102                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    948477000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3198750500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    657763500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18434122000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23239113000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    948477000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3198750500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    657763500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18434122000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23239113000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1142990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           72038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          253224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1855068                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1142990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          72038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         253224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1855068                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.096255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.112579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.950265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160157                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.096255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.112579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.950265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160157                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85225.716596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85911.704671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81105.240444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76607.746333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78219.308520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85225.716596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85911.704671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81105.240444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76607.746333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78219.308520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117454                       # number of writebacks
system.l2.writebacks::total                    117454                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        11129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        37233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       240630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            297102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        37233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       240630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    837187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2826420500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    576663500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16027822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20268093000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    837187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2826420500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    576663500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16027822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20268093000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.112579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.950265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.112579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.950265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75225.716596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75911.704671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71105.240444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66607.746333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68219.308520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75225.716596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75911.704671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71105.240444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66607.746333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68219.308520                       # average overall mshr miss latency
system.l2.replacements                         297539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       298857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       298857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1214995                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1214995                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1214995                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1214995                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          197                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           197                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26246                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1361803500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    738056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2099860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.164808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.232659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81711.478459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77041.388309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80006.858188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1195143500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    642256500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1837400000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.164808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.232659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71711.478459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67041.388309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70006.858188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1131861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1195789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    948477000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    657763500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1606240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1142990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        72038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1215028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.112579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85225.716596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81105.240444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83488.772805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    837187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    576663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1413850500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.112579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75225.716596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71105.240444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73488.772805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       265125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        10489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        20567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       231050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          251617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1836947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17696065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19533012500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       241539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        527231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.071990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.477242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89315.262313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76589.766284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77629.939551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        20567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       231050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       251617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1631277000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15385565500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17016842500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.071990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.956574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.477242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79315.262313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66589.766284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67629.939551                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.025847                       # Cycle average of tags in use
system.l2.tags.total_refs                     3709874                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    298563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.425766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.596021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      307.100802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      428.377202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        8.072409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      247.879413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.299903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.418337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.007883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.242070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29979131                       # Number of tag accesses
system.l2.tags.data_accesses                 29979131                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        712256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2382912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        519040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      15400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19014528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       712256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       519040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1231296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7517056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7517056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          37233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         240630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21162828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70802010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15421919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        457580312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564967069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21162828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15421919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36584747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      223349698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223349698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      223349698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21162828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70802010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15421919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       457580312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788316767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     36713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    236719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001291675000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              702276                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117454                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4431                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2594248500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1463355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8081829750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8864.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27614.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  269606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.564052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.530190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.175120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25639     39.40%     39.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10238     15.73%     55.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4062      6.24%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2838      4.36%     65.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2029      3.12%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1921      2.95%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1524      2.34%     74.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1520      2.34%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15301     23.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.594256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.514381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    112.397741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6741     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           91      1.29%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           80      1.14%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           39      0.55%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      0.24%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           15      0.21%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           14      0.20%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           15      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.583310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.558682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4901     69.68%     69.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              314      4.46%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1678     23.86%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      1.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18730944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  283584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7465408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19014528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7517056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       556.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33655862500                       # Total gap between requests
system.mem_ctrls.avgGap                      81185.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       712256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2349632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       519040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     15150016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7465408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21162827.952174402773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69813182.011697262526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15421918.832971012220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 450143181.778306424618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221815112.960489481688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        37233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       240630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117454                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    379720000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1295286000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    244344000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6162479750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 816840345000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34119.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34788.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30128.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25609.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6954555.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246044400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130771905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1083409320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          320466240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2656474080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13069923870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1917649920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19424739735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.155440                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4840943000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1123720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27691330500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            218583960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            116176335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1006261620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          288431100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2656474080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12861740490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2092962240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19240629825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.685095                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5305106000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1123720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27227167500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1742258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       416311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1214995                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          521236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1215028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       527231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3428952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       216098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       759656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5565138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146301568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9219840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     22970368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              215610816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          297539                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7517056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2152607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2150947     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1660      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2152607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3368887500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         382600460                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108180751                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580309828                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1714528909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33655993500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
