Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Thu Mar  3 13:03:59 2016 (mem=46.5M) ---
--- Running on ee215lnx11.ecn.purdue.edu (x86_64 w/Linux 2.6.32-573.18.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Mar  3 13:04:19 2016
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Thu Mar  3 13:04:19 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 256.578M, initial mem = 46.480M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.6M) ***
Set top cell to lab7_layout_design.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.5M, fe_cpu=0.07min, fe_mem=257.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 649 stdCell insts.
** info: there are 18 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 257.789M, initial mem = 46.480M) ***
*info - Done with setDoAssign with 9 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=262.4M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.2M)
Number of Loop : 0
Start delay calculation (mem=273.215M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=277.223M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 277.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=277.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=277.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=277.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=638 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=666 #term=2243 #term/net=3.37, #fixedIo=40, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 4369 (314568 um^2) / alloc_area 7320 (527040 um^2).
Pin Density = 0.513.
            = total # of pins 2243 / total Instance area 4369.
Iteration  1: Total net bbox = 1.670e+04 (1.13e+04 5.40e+03)
              Est.  stn bbox = 1.670e+04 (1.13e+04 5.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  2: Total net bbox = 1.670e+04 (1.13e+04 5.40e+03)
              Est.  stn bbox = 1.670e+04 (1.13e+04 5.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  3: Total net bbox = 1.853e+04 (1.27e+04 5.83e+03)
              Est.  stn bbox = 1.853e+04 (1.27e+04 5.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  4: Total net bbox = 3.901e+04 (1.82e+04 2.09e+04)
              Est.  stn bbox = 3.901e+04 (1.82e+04 2.09e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 277.7M
Iteration  5: Total net bbox = 5.120e+04 (2.35e+04 2.77e+04)
              Est.  stn bbox = 5.120e+04 (2.35e+04 2.77e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 277.7M
Iteration  6: Total net bbox = 5.751e+04 (2.60e+04 3.15e+04)
              Est.  stn bbox = 5.751e+04 (2.60e+04 3.15e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 277.9M
Iteration  7: Total net bbox = 6.556e+04 (2.92e+04 3.63e+04)
              Est.  stn bbox = 6.556e+04 (2.92e+04 3.63e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 277.9M
Iteration  8: Total net bbox = 6.677e+04 (3.18e+04 3.50e+04)
              Est.  stn bbox = 6.677e+04 (3.18e+04 3.50e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 277.9M
Iteration  9: Total net bbox = 6.885e+04 (3.21e+04 3.68e+04)
              Est.  stn bbox = 8.335e+04 (3.80e+04 4.53e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 277.8M
Iteration 10: Total net bbox = 6.885e+04 (3.21e+04 3.68e+04)
              Est.  stn bbox = 8.335e+04 (3.80e+04 4.53e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.8M
Iteration 11: Total net bbox = 7.156e+04 (3.45e+04 3.70e+04)
              Est.  stn bbox = 8.614e+04 (4.05e+04 4.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.8M
*** cost = 7.156e+04 (3.45e+04 3.70e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 209 insts, mean move: 8.58 um, max move: 49.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U22): (849.60, 381.00) --> (868.80, 411.00)
Placement tweakage begins.
wire length = 7.212e+04 = 3.488e+04 H + 3.724e+04 V
wire length = 6.838e+04 = 3.137e+04 H + 3.700e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 159 insts, mean move: 24.50 um, max move: 74.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12): (583.20, 351.00) --> (657.60, 351.00)
move report: rPlace moves 310 insts, mean move: 16.59 um, max move: 79.20 um
	max move on inst (I0/LD/TIM/U12): (945.60, 1011.00) --> (1024.80, 1011.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        79.20 um
  inst (I0/LD/TIM/U12) with max move: (945.6, 1011) -> (1024.8, 1011)
  mean    (X+Y) =        16.59 um
Total instances flipped for WireLenOpt: 11
Total instances flipped, including legalization: 202
Total instances moved : 310
*** cpu=0:00:00.0   mem=278.1M  mem(used)=0.3M***
Total net length = 6.814e+04 (3.138e+04 3.676e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=278.1M) ***
default core: bins with density >  0.75 = 11.1 % ( 1 / 9 )
*** Free Virtual Timing Model ...(mem=271.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 271.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=271.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 272.9M):
Est net length = 8.949e+04um = 4.395e+04H + 4.555e+04V
Usage: (26.0%H 41.2%V) = (5.474e+04um 1.015e+05um) = (4473 3383)
Obstruct: 2146 = 1080 (38.0%H) + 1066 (37.5%V)
Overflow: 66 = 0 (0.00% H) + 66 (3.73% V)

Phase 1b route (0:00:00.0 274.1M):
Usage: (26.0%H 41.2%V) = (5.465e+04um 1.015e+05um) = (4466 3383)
Overflow: 63 = 0 (0.00% H) + 63 (3.54% V)

Phase 1c route (0:00:00.0 274.1M):
Usage: (25.9%H 41.3%V) = (5.449e+04um 1.019e+05um) = (4452 3395)
Overflow: 57 = 0 (0.00% H) + 57 (3.20% V)

Phase 1d route (0:00:00.0 274.1M):
Usage: (26.0%H 41.5%V) = (5.468e+04um 1.022e+05um) = (4468 3406)
Overflow: 35 = 0 (0.00% H) + 35 (1.96% V)

Phase 1e route (0:00:00.0 274.6M):
Usage: (25.9%H 41.6%V) = (5.453e+04um 1.026e+05um) = (4456 3420)
Overflow: 21 = 0 (0.00% H) + 21 (1.18% V)

Phase 1f route (0:00:00.0 274.6M):
Usage: (26.0%H 41.8%V) = (5.476e+04um 1.031e+05um) = (4475 3436)
Overflow: 6 = 0 (0.00% H) + 6 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.34%
--------------------------------------
  0:	0	 0.00%	286	16.12%
  1:	66	 3.75%	319	17.98%
  2:	9	 0.51%	300	16.91%
  3:	98	 5.57%	267	15.05%
  4:	97	 5.51%	167	 9.41%
  5:	157	 8.92%	370	20.86%
  6:	239	13.58%	7	 0.39%
  7:	291	16.53%	0	 0.00%
  8:	331	18.81%	0	 0.00%
  9:	237	13.47%	17	 0.96%
 10:	109	 6.19%	35	 1.97%
 13:	4	 0.23%	0	 0.00%
 14:	59	 3.35%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 273.4M)


*** After '-updateRemainTrks' operation: 

Usage: (26.0%H 41.8%V) = (5.476e+04um 1.031e+05um) = (4475 3436)
Overflow: 6 = 0 (0.00% H) + 6 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.34%
--------------------------------------
  0:	0	 0.00%	286	16.12%
  1:	66	 3.75%	319	17.98%
  2:	9	 0.51%	300	16.91%
  3:	98	 5.57%	267	15.05%
  4:	97	 5.51%	167	 9.41%
  5:	157	 8.92%	370	20.86%
  6:	239	13.58%	7	 0.39%
  7:	291	16.53%	0	 0.00%
  8:	331	18.81%	0	 0.00%
  9:	237	13.47%	17	 0.96%
 10:	109	 6.19%	35	 1.97%
 13:	4	 0.23%	0	 0.00%
 14:	59	 3.35%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 271.6M) ***


Total length: 9.360e+04um, number of vias: 4282
M1(H) length: 0.000e+00um, number of vias: 2195
M2(V) length: 5.073e+04um, number of vias: 2087
M3(H) length: 4.287e+04um
*** Completed Phase 2 route (0:00:00.0 272.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=272.1M) ***
Peak Memory Usage was 271.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=272.1M) ***

Extraction called for design 'lab7_layout_design' of instances=678 and nets=677 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 272.109M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 278.6M)
Number of Loop : 0
Start delay calculation (mem=278.625M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=278.754M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 278.8M) ***
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.7 mem=279.4M) ***
*** Finished delays update (0:00:05.8 mem=279.3M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 279.3M **
*info: Start fixing DRV (Mem = 279.26M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (279.3M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=279.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.596858
Start fixing design rules ... (0:00:00.0 279.3M)
Done fixing design rule (0:00:00.1 279.6M)

Summary:
23 buffers added on 23 nets (with 1 driver resized)

Density after buffering = 0.607104
*** Completed dpFixDRCViolation (0:00:00.1 279.6M)

Re-routed 47 nets
Extraction called for design 'lab7_layout_design' of instances=701 and nets=700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 279.598M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.6M)
Number of Loop : 0
Start delay calculation (mem=279.598M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=279.598M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 279.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 279.60M).
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 279.6M **
*** Starting optFanout (279.6M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=279.6M) ***
Start fixing timing ... (0:00:00.0 279.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 279.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.607104
*** Completed optFanout (0:00:00.0 279.6M)

**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 279.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.710% **

*** starting 1-st reclaim pass: 526 instances 
*** starting 2-nd reclaim pass: 526 instances 
*** starting 3-rd reclaim pass: 60 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 6 **
** Density Change = 0.082% **
** Density after area reclaim = 60.628% **
*** Finished Area Reclaim (0:00:00.0) ***
density before resizing = 60.628%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 60.656%
*** Starting trialRoute (mem=279.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 281.1M):
Est net length = 9.001e+04um = 4.446e+04H + 4.555e+04V
Usage: (26.3%H 41.7%V) = (5.530e+04um 1.028e+05um) = (4520 3427)
Obstruct: 2146 = 1080 (38.0%H) + 1066 (37.5%V)
Overflow: 65 = 0 (0.00% H) + 65 (3.68% V)

Phase 1b route (0:00:00.0 282.4M):
Usage: (26.2%H 41.7%V) = (5.519e+04um 1.028e+05um) = (4511 3427)
Overflow: 65 = 0 (0.00% H) + 65 (3.66% V)

Phase 1c route (0:00:00.0 282.4M):
Usage: (26.2%H 41.8%V) = (5.505e+04um 1.032e+05um) = (4499 3438)
Overflow: 54 = 0 (0.00% H) + 54 (3.07% V)

Phase 1d route (0:00:00.0 282.4M):
Usage: (26.2%H 42.0%V) = (5.521e+04um 1.036e+05um) = (4512 3454)
Overflow: 33 = 0 (0.00% H) + 33 (1.88% V)

Phase 1e route (0:00:00.0 282.9M):
Usage: (26.3%H 42.0%V) = (5.529e+04um 1.035e+05um) = (4519 3450)
Overflow: 19 = 0 (0.00% H) + 19 (1.07% V)

Phase 1f route (0:00:00.0 282.9M):
Usage: (26.4%H 42.1%V) = (5.543e+04um 1.039e+05um) = (4531 3463)
Overflow: 8 = 0 (0.00% H) + 8 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.45%
--------------------------------------
  0:	0	 0.00%	291	16.40%
  1:	62	 3.52%	316	17.81%
  2:	15	 0.85%	301	16.97%
  3:	112	 6.36%	266	14.99%
  4:	87	 4.94%	162	 9.13%
  5:	145	 8.24%	371	20.91%
  6:	263	14.94%	7	 0.39%
  7:	295	16.76%	0	 0.00%
  8:	314	17.84%	0	 0.00%
  9:	229	13.01%	17	 0.96%
 10:	112	 6.36%	35	 1.97%
 13:	4	 0.23%	0	 0.00%
 14:	59	 3.35%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 281.6M)


*** After '-updateRemainTrks' operation: 

Usage: (26.4%H 42.1%V) = (5.543e+04um 1.039e+05um) = (4531 3463)
Overflow: 8 = 0 (0.00% H) + 8 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.45%
--------------------------------------
  0:	0	 0.00%	291	16.40%
  1:	62	 3.52%	316	17.81%
  2:	15	 0.85%	301	16.97%
  3:	112	 6.36%	266	14.99%
  4:	87	 4.94%	162	 9.13%
  5:	145	 8.24%	371	20.91%
  6:	263	14.94%	7	 0.39%
  7:	295	16.76%	0	 0.00%
  8:	314	17.84%	0	 0.00%
  9:	229	13.01%	17	 0.96%
 10:	112	 6.36%	35	 1.97%
 13:	4	 0.23%	0	 0.00%
 14:	59	 3.35%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 279.9M) ***


Total length: 9.396e+04um, number of vias: 4329
M1(H) length: 0.000e+00um, number of vias: 2236
M2(V) length: 5.029e+04um, number of vias: 2093
M3(H) length: 4.367e+04um
*** Completed Phase 2 route (0:00:00.0 280.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=280.0M) ***
Peak Memory Usage was 279.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=280.0M) ***

Extraction called for design 'lab7_layout_design' of instances=701 and nets=700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 273.480M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.0M)
Number of Loop : 0
Start delay calculation (mem=279.996M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=279.996M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 280.0M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 280.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 280.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=280.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=273.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=273.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=661 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=689 #term=2289 #term/net=3.32, #fixedIo=40, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 661 single + 0 double + 0 multi
Total standard cell length = 10.6560 (mm), area = 0.3197 (mm^2)
Average module density = 0.607.
Density for the design = 0.607.
       = stdcell_area 4440 (319680 um^2) / alloc_area 7320 (527040 um^2).
Pin Density = 0.516.
            = total # of pins 2289 / total Instance area 4440.
Iteration 11: Total net bbox = 7.339e+04 (3.70e+04 3.64e+04)
              Est.  stn bbox = 8.737e+04 (4.28e+04 4.46e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.0M
Iteration 12: Total net bbox = 7.424e+04 (3.68e+04 3.75e+04)
              Est.  stn bbox = 8.835e+04 (4.27e+04 4.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.0M
*** cost = 7.424e+04 (3.68e+04 3.75e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 201 insts, mean move: 6.95 um, max move: 39.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11): (926.40, 411.00) --> (936.00, 441.00)
Placement tweakage begins.
wire length = 7.421e+04 = 3.662e+04 H + 3.759e+04 V
wire length = 7.073e+04 = 3.322e+04 H + 3.751e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 160 insts, mean move: 21.73 um, max move: 75.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U16): (559.20, 351.00) --> (604.80, 381.00)
move report: rPlace moves 300 insts, mean move: 14.89 um, max move: 68.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U16): (566.40, 351.00) --> (604.80, 381.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        68.40 um
  inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U16) with max move: (566.4, 351) -> (604.8, 381)
  mean    (X+Y) =        14.89 um
Total instances flipped for WireLenOpt: 11
Total instances flipped, including legalization: 219
Total instances moved : 300
*** cpu=0:00:00.0   mem=280.1M  mem(used)=0.1M***
Total net length = 7.046e+04 (3.323e+04 3.723e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=280.1M) ***
default core: bins with density >  0.75 = 11.1 % ( 1 / 9 )
*** Free Virtual Timing Model ...(mem=273.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 273.6M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 661
*info: Unplaced = 0
Placement Density:60.66%(319680/527040)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Mar  3 13:04:21 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg118/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx11.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_6805.conf) srouteConnectPowerBump set to false
(from .sroute_6805.conf) routeSpecial set to true
(from .sroute_6805.conf) srouteConnectBlockPin set to false
(from .sroute_6805.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6805.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6805.conf) sroutePadPinAllPorts set to true
(from .sroute_6805.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 488.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 24 used
Read in 701 components
  661 core components: 0 unplaced, 661 placed, 0 fixed
  36 pad components: 0 unplaced, 0 placed, 36 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1324 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 50
  Number of Followpin connections: 25
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 494.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Thu Mar  3 13:04:21 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Mar  3 13:04:21 2016

sroute post-processing starts at Thu Mar  3 13:04:21 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Mar  3 13:04:21 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.74 megs
sroute: Total Peak Memory used = 275.35 megs
<CMD> trialRoute
*** Starting trialRoute (mem=275.3M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 275.3M):
Est net length = 9.060e+04um = 4.457e+04H + 4.603e+04V
Usage: (26.7%H 42.5%V) = (5.602e+04um 1.048e+05um) = (4582 3492)
Obstruct: 2144 = 1080 (38.0%H) + 1064 (37.5%V)
Overflow: 89 = 0 (0.00% H) + 89 (5.01% V)

Phase 1b route (0:00:00.0 276.4M):
Usage: (26.6%H 42.5%V) = (5.585e+04um 1.048e+05um) = (4568 3492)
Overflow: 86 = 0 (0.00% H) + 86 (4.87% V)

Phase 1c route (0:00:00.0 276.4M):
Usage: (26.5%H 42.7%V) = (5.561e+04um 1.052e+05um) = (4548 3507)
Overflow: 84 = 0 (0.00% H) + 84 (4.73% V)

Phase 1d route (0:00:00.0 276.4M):
Usage: (26.5%H 42.8%V) = (5.579e+04um 1.055e+05um) = (4563 3517)
Overflow: 67 = 0 (0.00% H) + 67 (3.76% V)

Phase 1e route (0:00:00.0 276.9M):
Usage: (26.4%H 43.1%V) = (5.553e+04um 1.062e+05um) = (4541 3539)
Overflow: 46 = 0 (0.00% H) + 46 (2.58% V)

Phase 1f route (0:00:00.0 276.9M):
Usage: (26.7%H 43.4%V) = (5.605e+04um 1.069e+05um) = (4584 3563)
Overflow: 21 = 0 (0.00% H) + 21 (1.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 1.18%
--------------------------------------
  0:	0	 0.00%	318	17.91%
  1:	65	 3.69%	314	17.68%
  2:	14	 0.80%	282	15.88%
  3:	107	 6.08%	250	14.08%
  4:	88	 5.00%	162	 9.12%
  5:	162	 9.20%	371	20.89%
  6:	235	13.35%	6	 0.34%
  7:	322	18.30%	0	 0.00%
  8:	317	18.01%	0	 0.00%
  9:	234	13.30%	16	 0.90%
 10:	90	 5.11%	36	 2.03%
 13:	2	 0.11%	0	 0.00%
 14:	61	 3.47%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 275.9M)


*** After '-updateRemainTrks' operation: 

Usage: (26.7%H 43.4%V) = (5.605e+04um 1.069e+05um) = (4584 3563)
Overflow: 21 = 0 (0.00% H) + 21 (1.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 1.18%
--------------------------------------
  0:	0	 0.00%	318	17.91%
  1:	65	 3.69%	314	17.68%
  2:	14	 0.80%	282	15.88%
  3:	107	 6.08%	250	14.08%
  4:	88	 5.00%	162	 9.12%
  5:	162	 9.20%	371	20.89%
  6:	235	13.35%	6	 0.34%
  7:	322	18.30%	0	 0.00%
  8:	317	18.01%	0	 0.00%
  9:	234	13.30%	16	 0.90%
 10:	90	 5.11%	36	 2.03%
 13:	2	 0.11%	0	 0.00%
 14:	61	 3.47%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 275.3M) ***


Total length: 9.565e+04um, number of vias: 4436
M1(H) length: 0.000e+00um, number of vias: 2241
M2(V) length: 5.199e+04um, number of vias: 2195
M3(H) length: 4.367e+04um
*** Completed Phase 2 route (0:00:00.0 275.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.3M) ***
Peak Memory Usage was 275.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.3M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=275.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 275.3M):
Est net length = 9.060e+04um = 4.457e+04H + 4.603e+04V
Usage: (26.7%H 42.5%V) = (5.602e+04um 1.048e+05um) = (4582 3492)
Obstruct: 2144 = 1080 (38.0%H) + 1064 (37.5%V)
Overflow: 89 = 0 (0.00% H) + 89 (5.01% V)

Phase 1b route (0:00:00.0 276.6M):
Usage: (26.6%H 42.5%V) = (5.585e+04um 1.048e+05um) = (4568 3492)
Overflow: 86 = 0 (0.00% H) + 86 (4.87% V)

Phase 1c route (0:00:00.0 276.6M):
Usage: (26.5%H 42.7%V) = (5.561e+04um 1.052e+05um) = (4548 3507)
Overflow: 84 = 0 (0.00% H) + 84 (4.73% V)

Phase 1d route (0:00:00.0 276.6M):
Usage: (26.5%H 42.8%V) = (5.579e+04um 1.055e+05um) = (4563 3517)
Overflow: 67 = 0 (0.00% H) + 67 (3.76% V)

Phase 1e route (0:00:00.0 277.3M):
Usage: (26.4%H 43.1%V) = (5.553e+04um 1.062e+05um) = (4541 3539)
Overflow: 46 = 0 (0.00% H) + 46 (2.58% V)

Phase 1f route (0:00:00.0 277.3M):
Usage: (26.7%H 43.4%V) = (5.605e+04um 1.069e+05um) = (4584 3563)
Overflow: 21 = 0 (0.00% H) + 21 (1.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 1.18%
--------------------------------------
  0:	0	 0.00%	318	17.91%
  1:	65	 3.69%	314	17.68%
  2:	14	 0.80%	282	15.88%
  3:	107	 6.08%	250	14.08%
  4:	88	 5.00%	162	 9.12%
  5:	162	 9.20%	371	20.89%
  6:	235	13.35%	6	 0.34%
  7:	322	18.30%	0	 0.00%
  8:	317	18.01%	0	 0.00%
  9:	234	13.30%	16	 0.90%
 10:	90	 5.11%	36	 2.03%
 13:	2	 0.11%	0	 0.00%
 14:	61	 3.47%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 276.0M)


*** After '-updateRemainTrks' operation: 

Usage: (26.7%H 43.4%V) = (5.605e+04um 1.069e+05um) = (4584 3563)
Overflow: 21 = 0 (0.00% H) + 21 (1.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 1.18%
--------------------------------------
  0:	0	 0.00%	318	17.91%
  1:	65	 3.69%	314	17.68%
  2:	14	 0.80%	282	15.88%
  3:	107	 6.08%	250	14.08%
  4:	88	 5.00%	162	 9.12%
  5:	162	 9.20%	371	20.89%
  6:	235	13.35%	6	 0.34%
  7:	322	18.30%	0	 0.00%
  8:	317	18.01%	0	 0.00%
  9:	234	13.30%	16	 0.90%
 10:	90	 5.11%	36	 2.03%
 13:	2	 0.11%	0	 0.00%
 14:	61	 3.47%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 275.3M) ***


Total length: 9.565e+04um, number of vias: 4436
M1(H) length: 0.000e+00um, number of vias: 2241
M2(V) length: 5.199e+04um, number of vias: 2195
M3(H) length: 4.367e+04um
*** Completed Phase 2 route (0:00:00.0 275.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=275.3M) ***
Peak Memory Usage was 275.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=275.3M) ***

Extraction called for design 'lab7_layout_design' of instances=701 and nets=700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.348M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.131  | 94.131  | 94.842  | 97.280  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.656%
Routing Overflow: 0.00% H and 1.18% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 281.34375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=281.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=281.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.656%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
*info: Start fixing DRV (Mem = 281.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 281.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=281.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.656%
Routing Overflow: 0.00% H and 1.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.131  | 94.131  | 94.842  | 97.280  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.656%
Routing Overflow: 0.00% H and 1.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=281.9M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=286.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 287.172M)

Start to trace clock trees ...
*** Begin Tracer (mem=287.2M) ***
Tracing Clock clk ...
*** End Tracer (mem=288.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 287.172M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 135
Nr.          Rising  Sync Pins  : 135
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U7/YPAD)
Output_Pin: (U7/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (135-leaf) (mem=287.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=63[740,803] N135 B9 G1 A22(22.5) L[3,3] score=2910 cpu=0:00:01.0 mem=287M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:00:01.0, real=0:00:01.0, mem=287.2M)



**** CK_START: Update Database (mem=287.2M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
**** CK_START: Macro Models Generation (mem=287.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=287.2M)

Total 0 topdown clustering. 
Trig. Edge Skew=60[748,808] N1 B0 G2 A0(0.0) L[1,1] score=550 cpu=0:00:00.0 mem=287M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)



**** CK_START: Update Database (mem=287.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 114 insts, mean move: 4.89 um, max move: 39.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U50): (645.60, 531.00) --> (636.00, 561.00)
move report: rPlace moves 114 insts, mean move: 4.89 um, max move: 39.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U50): (645.60, 531.00) --> (636.00, 561.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        39.60 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U50) with max move: (645.6, 531) -> (636, 561)
  mean    (X+Y) =         4.89 um
Total instances moved : 114
*** cpu=0:00:00.0   mem=282.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 282.910M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 804.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/CLK 748.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 748.7~804.5(ps)        0~100000(ps)        
Fall Phase Delay               : 715.1~773.1(ps)        0~100000(ps)        
Trig. Edge Skew                : 55.8(ps)               300(ps)             
Rise Skew                      : 55.8(ps)               
Fall Skew                      : 58(ps)                 
Max. Rise Buffer Tran.         : 371.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 372(ps)                400(ps)             
Max. Rise Sink Tran.           : 291(ps)                400(ps)             
Max. Fall Sink Tran.           : 291.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 263.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 264.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 804.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/CLK 748.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 748.7~804.5(ps)        0~100000(ps)        
Fall Phase Delay               : 715.1~773.1(ps)        0~100000(ps)        
Trig. Edge Skew                : 55.8(ps)               300(ps)             
Rise Skew                      : 55.8(ps)               
Fall Skew                      : 58(ps)                 
Max. Rise Buffer Tran.         : 371.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 372(ps)                400(ps)             
Max. Rise Sink Tran.           : 291(ps)                400(ps)             
Max. Fall Sink Tran.           : 291.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 263.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 264.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 804.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/CLK 748.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 748.7~804.5(ps)        0~100000(ps)        
Fall Phase Delay               : 715.1~773.1(ps)        0~100000(ps)        
Trig. Edge Skew                : 55.8(ps)               300(ps)             
Rise Skew                      : 55.8(ps)               
Fall Skew                      : 58(ps)                 
Max. Rise Buffer Tran.         : 371.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 372(ps)                400(ps)             
Max. Rise Sink Tran.           : 291(ps)                400(ps)             
Max. Fall Sink Tran.           : 291.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 263.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 264.5(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:01.1, real=0:00:01.0, mem=282.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/4

Phase 1a route (0:00:00.0 282.9M):
Est net length = 9.253e+04um = 4.606e+04H + 4.648e+04V
Usage: (29.8%H 45.9%V) = (6.250e+04um 1.148e+05um) = (5117 3825)
Obstruct: 2143 = 1080 (38.0%H) + 1063 (37.4%V)
Overflow: 125 = 3 (0.17% H) + 122 (6.89% V)

Phase 1b route (0:00:00.0 284.2M):
Usage: (29.7%H 45.9%V) = (6.232e+04um 1.148e+05um) = (5102 3825)
Overflow: 123 = 1 (0.06% H) + 122 (6.89% V)

Phase 1c route (0:00:00.0 284.2M):
Usage: (29.6%H 46.1%V) = (6.208e+04um 1.151e+05um) = (5082 3838)
Overflow: 115 = 0 (0.00% H) + 115 (6.48% V)

Phase 1d route (0:00:00.0 284.2M):
Usage: (29.6%H 46.3%V) = (6.225e+04um 1.156e+05um) = (5096 3853)
Overflow: 100 = 0 (0.00% H) + 100 (5.64% V)

Phase 1e route (0:00:00.0 284.7M):
Usage: (29.7%H 46.5%V) = (6.231e+04um 1.162e+05um) = (5100 3875)
Overflow: 76 = 0 (0.00% H) + 76 (4.27% V)

Phase 1f route (0:00:00.0 284.7M):
Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 283.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 9.772e+04um, number of vias: 4521
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.244e+04um, number of vias: 2262
M3(H) length: 4.527e+04um
*** Completed Phase 2 route (0:00:00.0 282.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.9M) ***
Peak Memory Usage was 282.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/4

Phase 1a route (0:00:00.0 283.2M):
Est net length = 9.253e+04um = 4.606e+04H + 4.648e+04V
Usage: (29.8%H 45.9%V) = (6.250e+04um 1.148e+05um) = (5117 3825)
Obstruct: 2143 = 1080 (38.0%H) + 1063 (37.4%V)
Overflow: 125 = 3 (0.17% H) + 122 (6.89% V)

Phase 1b route (0:00:00.0 284.5M):
Usage: (29.7%H 45.9%V) = (6.232e+04um 1.148e+05um) = (5102 3825)
Overflow: 123 = 1 (0.06% H) + 122 (6.89% V)

Phase 1c route (0:00:00.0 284.5M):
Usage: (29.6%H 46.1%V) = (6.208e+04um 1.151e+05um) = (5082 3838)
Overflow: 115 = 0 (0.00% H) + 115 (6.48% V)

Phase 1d route (0:00:00.0 284.5M):
Usage: (29.6%H 46.3%V) = (6.225e+04um 1.156e+05um) = (5096 3853)
Overflow: 100 = 0 (0.00% H) + 100 (5.64% V)

Phase 1e route (0:00:00.0 285.1M):
Usage: (29.7%H 46.5%V) = (6.231e+04um 1.162e+05um) = (5100 3875)
Overflow: 76 = 0 (0.00% H) + 76 (4.27% V)

Phase 1f route (0:00:00.0 285.1M):
Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 283.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 9.772e+04um, number of vias: 4521
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.244e+04um, number of vias: 2262
M3(H) length: 4.527e+04um
*** Completed Phase 2 route (0:00:00.0 282.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.9M) ***
Peak Memory Usage was 282.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.9M) ***

Extraction called for design 'lab7_layout_design' of instances=710 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 282.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.290  | 91.290  | 93.299  | 96.389  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.270%
Routing Overflow: 0.00% H and 2.51% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.25 sec
Total Real time: 1.0 sec
Total Memory Usage: 289.425781 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=710 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 289.426M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=282.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:08.6, mem=282.9M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 289.4M)
Number of Loop : 0
Start delay calculation (mem=289.426M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=289.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 289.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:08.6, mem=289.4M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=282.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 7.766e+04 (3.714e+04 4.052e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1431600 1420500)
coreBox:    (350400 351000) (1083750 1071000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/4

Phase 1a route (0:00:00.0 283.5M):
Est net length = 9.253e+04um = 4.606e+04H + 4.648e+04V
Usage: (29.8%H 45.9%V) = (6.250e+04um 1.148e+05um) = (5117 3825)
Obstruct: 2143 = 1080 (38.0%H) + 1063 (37.4%V)
Overflow: 125 = 3 (0.17% H) + 122 (6.89% V)

Phase 1b route (0:00:00.0 284.5M):
Usage: (29.7%H 45.9%V) = (6.232e+04um 1.148e+05um) = (5102 3825)
Overflow: 123 = 1 (0.06% H) + 122 (6.89% V)

Phase 1c route (0:00:00.0 284.5M):
Usage: (29.6%H 46.1%V) = (6.208e+04um 1.151e+05um) = (5082 3838)
Overflow: 115 = 0 (0.00% H) + 115 (6.48% V)

Phase 1d route (0:00:00.0 284.5M):
Usage: (29.6%H 46.3%V) = (6.225e+04um 1.156e+05um) = (5096 3853)
Overflow: 100 = 0 (0.00% H) + 100 (5.64% V)

Phase 1e route (0:00:00.0 285.2M):
Usage: (29.7%H 46.5%V) = (6.231e+04um 1.162e+05um) = (5100 3875)
Overflow: 76 = 0 (0.00% H) + 76 (4.27% V)

Phase 1f route (0:00:00.0 285.2M):
Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%


Global route (cpu=0.0s real=0.0s 284.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.9%H 47.0%V) = (6.284e+04um 1.174e+05um) = (5144 3913)
Overflow: 45 = 0 (0.00% H) + 45 (2.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.23%
 -1:	0	 0.00%	39	 2.19%
--------------------------------------
  0:	5	 0.28%	350	19.70%
  1:	69	 3.92%	321	18.06%
  2:	25	 1.42%	267	15.03%
  3:	129	 7.33%	229	12.89%
  4:	124	 7.05%	144	 8.10%
  5:	194	11.02%	366	20.60%
  6:	250	14.20%	5	 0.28%
  7:	304	17.27%	2	 0.11%
  8:	270	15.34%	8	 0.45%
  9:	180	10.23%	14	 0.79%
 10:	84	 4.77%	28	 1.58%
 14:	63	 3.58%	0	 0.00%
 15:	63	 3.58%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 9.772e+04um, number of vias: 4521
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.244e+04um, number of vias: 2262
M3(H) length: 4.527e+04um
*** Completed Phase 2 route (0:00:00.0 282.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.9M) ***
Peak Memory Usage was 282.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.9M) ***

Extraction called for design 'lab7_layout_design' of instances=710 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 282.910M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 289.4M)
Number of Loop : 0
Start delay calculation (mem=289.426M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=289.426M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 289.4M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.400  | 90.400  | 92.573  | 96.296  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.041  |  0.455  |  0.041  |  3.455  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.270%
Routing Overflow: 0.00% H and 2.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 282.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=282.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.400  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.270%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 289.4M **
*** Starting optimizing excluded clock nets MEM= 289.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 289.4M) ***
*** Starting optimizing excluded clock nets MEM= 289.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 289.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 289.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.400  | 90.400  | 92.573  | 96.296  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.270%
Routing Overflow: 0.00% H and 2.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 289.4M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]/CLK 797.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/CLK 756.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 756.1~797.2(ps)        0~100000(ps)        
Fall Phase Delay               : 720.6~763.5(ps)        0~100000(ps)        
Trig. Edge Skew                : 41.1(ps)               300(ps)             
Rise Skew                      : 41.1(ps)               
Fall Skew                      : 42.9(ps)               
Max. Rise Buffer Tran.         : 391.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 394.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 359(ps)                400(ps)             
Max. Fall Sink Tran.           : 359.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 73.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 289(ps)                0(ps)               
Min. Fall Sink Tran.           : 290.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 37.9(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]/CLK(R)->
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=291.4M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 2835 filler insts (cell FILL / prefix FILLER).
*INFO: Total 2835 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Mar  3 13:04:25 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg118/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx11.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_6805.conf) srouteConnectPowerBump set to false
(from .sroute_6805.conf) routeSpecial set to true
(from .sroute_6805.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6805.conf) srouteFollowPadPin set to true
(from .sroute_6805.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6805.conf) sroutePadPinAllPorts set to true
(from .sroute_6805.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 506.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 3545 components
  3505 core components: 0 unplaced, 3361 placed, 144 fixed
  36 pad components: 0 unplaced, 0 placed, 36 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 7012 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 513.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.06 megs
sroute: Total Peak Memory used = 291.49 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Mar  3 13:04:25 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 291.00 (Mb)
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Mar  3 13:04:25 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  3 13:04:25 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1332      87.91%
#  Metal 2        V        1332      63.96%
#  Metal 3        H        1332      65.32%
#  ------------------------------------------
#  Total                   3996      72.40%
#
#  11 nets (1.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 306.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(2.29%)      4(0.83%)      1(0.21%)   (3.33%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     11(0.92%)      4(0.33%)      1(0.08%)   (1.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 108771 um.
#Total half perimeter of net bounding box = 77027 um.
#Total wire length on LAYER metal1 = 117 um.
#Total wire length on LAYER metal2 = 58188 um.
#Total wire length on LAYER metal3 = 50466 um.
#Total number of vias = 3286
#Up-Via Summary (total 3286):
#           
#-----------------------
#  Metal 1         1891
#  Metal 2         1395
#-----------------------
#                  3286 
#
#Max overcon = 5 tracks.
#Total overcon = 1.33%.
#Worst layer Gcell overcon rate = 3.33%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 339.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 311.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 311.00 (Mb)
#Complete Detail Routing.
#Total wire length = 105534 um.
#Total half perimeter of net bounding box = 77027 um.
#Total wire length on LAYER metal1 = 8422 um.
#Total wire length on LAYER metal2 = 54116 um.
#Total wire length on LAYER metal3 = 42996 um.
#Total number of vias = 4571
#Up-Via Summary (total 4571):
#           
#-----------------------
#  Metal 1         2350
#  Metal 2         2221
#-----------------------
#                  4571 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 339.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 299.00 (Mb)
#Peak memory = 339.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  3 13:04:26 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=3545 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NgDmje_6805.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 299.8M)
Creating parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for storing RC.
Extracted 10.0253% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 20.0311% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 30.037% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 40.0234% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 50.0292% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 60.035% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 70.0214% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 80.0273% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 90.0331% (CPU Time= 0:00:00.0  MEM= 301.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 301.8M)
Nr. Extracted Resistors     : 9657
Nr. Extracted Ground Cap.   : 10322
Nr. Extracted Coupling Cap. : 26120
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 300.8M)
Creating parasitic data file './lab7_layout_design_NgDmje_6805.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq'. 698 times net's RC data read were performed.
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 299.797M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 299.8M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 709 NETS and 0 SPECIALNETS signatures
#Created 3546 instance signatures
Begin checking placement ...
*info: Placed = 3361
*info: Unplaced = 0
Placement Density:100.00%(527040/527040)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=3545 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NgDmje_6805.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 309.8M)
Creating parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for storing RC.
Extracted 10.0253% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 20.0311% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 30.037% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 40.0234% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 50.0292% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 60.035% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 70.0214% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 80.0273% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 90.0331% (CPU Time= 0:00:00.0  MEM= 311.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 311.8M)
Nr. Extracted Resistors     : 9657
Nr. Extracted Ground Cap.   : 10322
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 309.801M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 315.1M)
Number of Loop : 0
Start delay calculation (mem=315.062M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 317.1M)
Closing parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq'. 698 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=315.062M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 315.1M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.648  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 315.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 315.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.648  | 90.648  | 92.812  | 96.354  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 315.1M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:04:27 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1433.7000, 1420.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1103.100 1091.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:04:27 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 315.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 13.3M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           3545

Ports/Pins                             0

Nets                                5221
    metal layer metal1              1122
    metal layer metal2              2828
    metal layer metal3              1271

    Via Instances                   4571

Special Nets                          84
    metal layer metal1                80
    metal layer metal2                 4

    Via Instances                     58

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 26 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 327.3M)
Closing parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq'. 698 times net's RC data read were performed.
<CMD> selectInst c03
<CMD> fit
<CMD> verifyConnectivity -type all -geomLoop -report lab7_layout_design_geom.conn.rpt -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:06:02 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1433.7000, 1420.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar  3 13:06:02 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:06:37 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1433.7000, 1420.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1103.100 1091.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:06:37 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 0.998159 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.981795868276 0.998159 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:11:30 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1433.7000, 1420.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1103.100 1091.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:11:30 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> deselectAll
<CMD> selectInst U5
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 0.998159 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.981795868276 0.998159 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1.6 0.998159 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1.26823081801 0.825196 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:12:07 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1434.6000, 1570.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net nclk__L2_N7: unconnected terminal, open, dangling Wire.
Net nclk__L2_N6: unconnected terminal, open, dangling Wire.
Net nclk__L2_N5: unconnected terminal, open, dangling Wire.
Net nclk__L2_N4: unconnected terminal, open, dangling Wire.
Net nclk__L2_N3: unconnected terminal, open, dangling Wire.
Net nclk__L2_N2: unconnected terminal, open, dangling Wire.
Net nclk__L2_N1: unconnected terminal, open, dangling Wire.
Net nclk__L2_N0: unconnected terminal, open, dangling Wire.
Net nclk__L1_N0: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN22_nfifo_full: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN21_waddr_0_: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN20_raddr_0_: unconnected terminal, open, dangling Wire.
Net nclk: unconnected terminal, open, dangling Wire.
Net nn_rst: unconnected terminal, open, dangling Wire.
Net ntransmit: unconnected terminal, open, dangling Wire.
Net nwrite_enable: unconnected terminal, open, dangling Wire.
Net nd_plus: unconnected terminal, open, dangling Wire.
Net nd_minus: unconnected terminal, open, dangling Wire.
Net nfifo_empty: unconnected terminal, open, dangling Wire.
Net nfifo_full: unconnected terminal, open, dangling Wire.
Net nwrite_data[7]: unconnected terminal, open, dangling Wire.
Net nwrite_data[6]: unconnected terminal, open, dangling Wire.
Net nwrite_data[5]: unconnected terminal, open, dangling Wire.
Net nwrite_data[4]: unconnected terminal, open, dangling Wire.
Net nwrite_data[3]: unconnected terminal, open, dangling Wire.
Net nwrite_data[2]: unconnected terminal, open, dangling Wire.
Net nwrite_data[1]: unconnected terminal, open, dangling Wire.
Net nwrite_data[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/tx_out_0_int: unconnected terminal, open.
Net I0/LD/tx_out_1_int: unconnected terminal, open, dangling Wire.
Net I0/LD/OCTRL/n10: unconnected terminal, open, dangling Wire.
Net I0/LD/OCTRL/n11: unconnected terminal, open, dangling Wire.
Net I0/LD/ENC/last_bit: unconnected terminal, open, dangling Wire.
Net I0/LD/ENC/n2: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n29: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n30: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n31: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n32: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n33: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n34: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n35: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n36: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n28: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n36: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n37: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n38: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n39: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n40: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n41: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n42: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/waddr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/waddr[1]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/raddr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/raddr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][6]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][7]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][4]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][7]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][5]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][4]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][3]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][2]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][1]: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][6]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/N5: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[1]: unconnected terminal, open, dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1[0]: unconnected terminal.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    403 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    185 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    412 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Thu Mar  3 13:12:07 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 0.82505 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.952380952381 0.825021 50.4 51.0 49.95 49.95
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:12:26 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1519.3500, 1480.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net nclk__L2_N7: unconnected terminal, open, dangling Wire.
Net nclk__L2_N6: unconnected terminal, open, dangling Wire.
Net nclk__L2_N5: unconnected terminal, open, dangling Wire.
Net nclk__L2_N4: unconnected terminal, open, dangling Wire.
Net nclk__L2_N3: unconnected terminal, open, dangling Wire.
Net nclk__L2_N2: unconnected terminal, open, dangling Wire.
Net nclk__L2_N1: unconnected terminal, open, dangling Wire.
Net nclk__L2_N0: unconnected terminal, open, dangling Wire.
Net nclk__L1_N0: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN22_nfifo_full: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN21_waddr_0_: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN20_raddr_0_: unconnected terminal, open, dangling Wire.
Net nclk: unconnected terminal, open, dangling Wire.
Net nn_rst: unconnected terminal, open, dangling Wire.
Net ntransmit: unconnected terminal, open, dangling Wire.
Net nwrite_enable: unconnected terminal, open, dangling Wire.
Net nd_plus: unconnected terminal, open, dangling Wire.
Net nd_minus: unconnected terminal, open, dangling Wire.
Net nfifo_empty: unconnected terminal, open, dangling Wire.
Net nfifo_full: unconnected terminal, open, dangling Wire.
Net nwrite_data[7]: unconnected terminal, open, dangling Wire.
Net nwrite_data[6]: unconnected terminal, open, dangling Wire.
Net nwrite_data[5]: unconnected terminal, open, dangling Wire.
Net nwrite_data[4]: unconnected terminal, open, dangling Wire.
Net nwrite_data[3]: unconnected terminal, open, dangling Wire.
Net nwrite_data[2]: unconnected terminal, open, dangling Wire.
Net nwrite_data[1]: unconnected terminal, open, dangling Wire.
Net nwrite_data[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/tx_out_0_int: unconnected terminal, open.
Net I0/LD/tx_out_1_int: unconnected terminal, open, dangling Wire.
Net I0/LD/OCTRL/n10: unconnected terminal, open, dangling Wire.
Net I0/LD/OCTRL/n11: unconnected terminal, open, dangling Wire.
Net I0/LD/ENC/last_bit: unconnected terminal, open, dangling Wire.
Net I0/LD/ENC/n2: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n29: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n30: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n31: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n32: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n33: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n34: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n35: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/n36: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_0/curr_val[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n28: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n36: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n37: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n38: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n39: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n40: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n41: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/n42: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_SR_1/curr_val[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/waddr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/waddr[1]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/raddr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/raddr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/rptr[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/wptr[0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[0][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][6]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[1][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[2][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[3][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[4][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][7]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[5][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][6]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[6][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][7]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][6]: unconnected terminal, open.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][5]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][4]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][2]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][1]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][0]: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109: dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138: unconnected terminal, open, dangling Wire.
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139: unconnected terminal, open, dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140: unconnected terminal, open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    409 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    187 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    404 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Thu Mar  3 13:12:26 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> undo
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.8M)
Number of Loop : 0
Start delay calculation (mem=322.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.766M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 322.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=322.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=322.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=322.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3484 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=677 #term=2265 #term/net=3.35, #fixedIo=40, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 3484 single + 0 double + 0 multi
Total standard cell length = 17.4120 (mm), area = 0.5224 (mm^2)
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 7255 (522360 um^2) / alloc_area 12153 (875045 um^2).
Pin Density = 0.312.
            = total # of pins 2265 / total Instance area 7255.
Identified 2835 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.958e+04 (4.51e+04 5.44e+04)
              Est.  stn bbox = 9.958e+04 (4.51e+04 5.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
Iteration  2: Total net bbox = 9.958e+04 (4.51e+04 5.44e+04)
              Est.  stn bbox = 9.958e+04 (4.51e+04 5.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
Iteration  3: Total net bbox = 9.951e+04 (4.51e+04 5.44e+04)
              Est.  stn bbox = 9.951e+04 (4.51e+04 5.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
Iteration  4: Total net bbox = 6.784e+04 (3.30e+04 3.48e+04)
              Est.  stn bbox = 6.784e+04 (3.30e+04 3.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
Iteration  5: Total net bbox = 7.026e+04 (3.35e+04 3.68e+04)
              Est.  stn bbox = 7.026e+04 (3.35e+04 3.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
Iteration  6: Total net bbox = 7.643e+04 (3.67e+04 3.97e+04)
              Est.  stn bbox = 7.643e+04 (3.67e+04 3.97e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 322.8M
Iteration  7: Total net bbox = 9.024e+04 (4.36e+04 4.67e+04)
              Est.  stn bbox = 1.077e+05 (5.13e+04 5.64e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 322.8M
Iteration  8: Total net bbox = 9.024e+04 (4.36e+04 4.67e+04)
              Est.  stn bbox = 1.077e+05 (5.13e+04 5.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 322.8M
Iteration  9: Total net bbox = 8.456e+04 (4.13e+04 4.33e+04)
              Est.  stn bbox = 1.007e+05 (4.86e+04 5.21e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 322.8M
Iteration 10: Total net bbox = 8.542e+04 (4.07e+04 4.47e+04)
              Est.  stn bbox = 1.016e+05 (4.80e+04 5.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
*** cost = 8.542e+04 (4.07e+04 4.47e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 1445 insts, mean move: 8.62 um, max move: 79.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U22): (976.80, 351.00) --> (1056.00, 351.00)
Placement tweakage begins.
wire length = 8.595e+04 = 4.151e+04 H + 4.444e+04 V
wire length = 8.093e+04 = 3.687e+04 H + 4.407e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 824 insts, mean move: 15.09 um, max move: 73.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12): (626.40, 381.00) --> (669.60, 351.00)
move report: rPlace moves 1767 insts, mean move: 12.97 um, max move: 79.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U22): (976.80, 351.00) --> (1056.00, 351.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        79.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U22) with max move: (976.8, 351) -> (1056, 351)
  mean    (X+Y) =        15.28 um
Total instances flipped for WireLenOpt: 18
Total instances flipped, including legalization: 76
Total instances moved : 392
*** cpu=0:00:00.2   mem=322.8M  mem(used)=0.0M***
Total net length = 8.086e+04 (3.687e+04 4.400e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=322.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
*** Free Virtual Timing Model ...(mem=321.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 321.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 321.0M):
Est net length = 1.012e+05um = 4.764e+04H + 5.354e+04V
Usage: (16.1%H 26.6%V) = (6.306e+04um 1.171e+05um) = (5118 3901)
Obstruct: 2014 = 952 (23.0%H) + 1062 (25.7%V)
Overflow: 121 = 0 (0.00% H) + 121 (3.93% V)

Phase 1b route (0:00:00.0 321.0M):
Usage: (16.1%H 26.6%V) = (6.291e+04um 1.171e+05um) = (5106 3901)
Overflow: 118 = 0 (0.00% H) + 118 (3.84% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (16.0%H 26.7%V) = (6.282e+04um 1.175e+05um) = (5098 3917)
Overflow: 111 = 0 (0.00% H) + 111 (3.62% V)

Phase 1d route (0:00:00.0 321.0M):
Usage: (16.1%H 26.8%V) = (6.307e+04um 1.180e+05um) = (5119 3932)
Overflow: 86 = 0 (0.00% H) + 86 (2.80% V)

Phase 1e route (0:00:00.0 321.0M):
Usage: (16.1%H 26.9%V) = (6.294e+04um 1.185e+05um) = (5108 3949)
Overflow: 65 = 0 (0.00% H) + 65 (2.13% V)

Phase 1f route (0:00:00.0 321.0M):
Usage: (16.2%H 27.2%V) = (6.352e+04um 1.196e+05um) = (5156 3986)
Overflow: 35 = 0 (0.00% H) + 35 (1.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.13%
 -1:	0	 0.00%	29	 0.94%
--------------------------------------
  0:	0	 0.00%	340	11.06%
  1:	89	 2.80%	354	11.52%
  2:	45	 1.41%	334	10.87%
  3:	133	 4.18%	302	 9.82%
  4:	129	 4.05%	212	 6.90%
  5:	251	 7.88%	1336	43.46%
  6:	286	 8.98%	69	 2.24%
  7:	357	11.21%	0	 0.00%
  8:	296	 9.30%	27	 0.88%
  9:	242	 7.60%	33	 1.07%
 10:	926	29.08%	34	 1.11%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 321.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 27.2%V) = (6.352e+04um 1.196e+05um) = (5156 3986)
Overflow: 35 = 0 (0.00% H) + 35 (1.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.13%
 -1:	0	 0.00%	29	 0.94%
--------------------------------------
  0:	0	 0.00%	340	11.06%
  1:	89	 2.80%	354	11.52%
  2:	45	 1.41%	334	10.87%
  3:	133	 4.18%	302	 9.82%
  4:	129	 4.05%	212	 6.90%
  5:	251	 7.88%	1336	43.46%
  6:	286	 8.98%	69	 2.24%
  7:	357	11.21%	0	 0.00%
  8:	296	 9.30%	27	 0.88%
  9:	242	 7.60%	33	 1.07%
 10:	926	29.08%	34	 1.11%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 321.0M) ***


Total length: 1.056e+05um, number of vias: 4248
M1(H) length: 0.000e+00um, number of vias: 2217
M2(V) length: 5.866e+04um, number of vias: 2031
M3(H) length: 4.693e+04um
*** Completed Phase 2 route (0:00:00.0 321.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=321.0M) ***
Peak Memory Usage was 321.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=321.0M) ***

Extraction called for design 'lab7_layout_design' of instances=3524 and nets=688 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.012M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.8M)
Number of Loop : 0
Start delay calculation (mem=322.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.766M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 322.8M) ***
*info: Start fixing DRV (Mem = 322.77M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (322.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=322.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.594429
Start fixing design rules ... (0:00:00.0 322.8M)
Done fixing design rule (0:00:00.1 322.8M)

Summary:
31 buffers added on 31 nets (with 3 drivers resized)

Density after buffering = 0.602622
*** Completed dpFixDRCViolation (0:00:00.1 322.8M)

Re-routed 65 nets
Extraction called for design 'lab7_layout_design' of instances=3555 and nets=719 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.766M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.8M)
Number of Loop : 0
Start delay calculation (mem=322.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.766M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 322.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.77M).
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.8M **
*** Starting optFanout (322.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=322.8M) ***
Start fixing timing ... (0:00:00.0 322.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 322.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602622
*** Completed optFanout (0:00:00.0 322.8M)

**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.262% **

*** starting 1-st reclaim pass: 536 instances 
*** starting 2-nd reclaim pass: 529 instances 
*** starting 3-rd reclaim pass: 14 instances 


** Area Reclaim Summary: Buffer Deletion = 7 Declone = 0 Downsize = 1 **
** Density Change = 0.180% **
** Density after area reclaim = 60.082% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 60.082%
density after resizing = 60.082%
*** Starting trialRoute (mem=322.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 322.8M):
Est net length = 1.012e+05um = 4.752e+04H + 5.366e+04V
Usage: (16.1%H 26.9%V) = (6.300e+04um 1.184e+05um) = (5113 3946)
Obstruct: 2014 = 952 (23.0%H) + 1062 (25.7%V)
Overflow: 125 = 2 (0.06% H) + 123 (4.02% V)

Phase 1b route (0:00:00.0 322.8M):
Usage: (16.1%H 26.9%V) = (6.288e+04um 1.184e+05um) = (5104 3946)
Overflow: 117 = 1 (0.03% H) + 116 (3.79% V)

Phase 1c route (0:00:00.0 322.8M):
Usage: (16.1%H 27.0%V) = (6.284e+04um 1.187e+05um) = (5100 3957)
Overflow: 109 = 1 (0.03% H) + 108 (3.50% V)

Phase 1d route (0:00:00.0 322.8M):
Usage: (16.1%H 27.1%V) = (6.306e+04um 1.193e+05um) = (5118 3976)
Overflow: 87 = 0 (0.00% H) + 87 (2.82% V)

Phase 1e route (0:00:00.0 323.3M):
Usage: (16.1%H 27.2%V) = (6.303e+04um 1.199e+05um) = (5116 3996)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 323.3M):
Usage: (16.3%H 27.4%V) = (6.366e+04um 1.207e+05um) = (5168 4021)
Overflow: 42 = 0 (0.00% H) + 42 (1.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.13%
 -1:	0	 0.00%	36	 1.17%
--------------------------------------
  0:	1	 0.03%	345	11.22%
  1:	87	 2.73%	345	11.22%
  2:	44	 1.38%	342	11.13%
  3:	128	 4.02%	288	 9.37%
  4:	142	 4.46%	213	 6.93%
  5:	242	 7.60%	1339	43.56%
  6:	298	 9.36%	68	 2.21%
  7:	358	11.24%	0	 0.00%
  8:	289	 9.08%	27	 0.88%
  9:	235	 7.38%	33	 1.07%
 10:	930	29.21%	34	 1.11%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 323.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 27.4%V) = (6.366e+04um 1.207e+05um) = (5168 4021)
Overflow: 42 = 0 (0.00% H) + 42 (1.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.13%
 -1:	0	 0.00%	36	 1.17%
--------------------------------------
  0:	1	 0.03%	345	11.22%
  1:	87	 2.73%	345	11.22%
  2:	44	 1.38%	342	11.13%
  3:	128	 4.02%	288	 9.37%
  4:	142	 4.46%	213	 6.93%
  5:	242	 7.60%	1339	43.56%
  6:	298	 9.36%	68	 2.21%
  7:	358	11.24%	0	 0.00%
  8:	289	 9.08%	27	 0.88%
  9:	235	 7.38%	33	 1.07%
 10:	930	29.21%	34	 1.11%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 322.8M) ***


Total length: 1.055e+05um, number of vias: 4299
M1(H) length: 0.000e+00um, number of vias: 2261
M2(V) length: 5.854e+04um, number of vias: 2038
M3(H) length: 4.696e+04um
*** Completed Phase 2 route (0:00:00.0 322.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.8M) ***
Peak Memory Usage was 322.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.8M) ***

Extraction called for design 'lab7_layout_design' of instances=3548 and nets=712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.012M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.8M)
Number of Loop : 0
Start delay calculation (mem=322.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.766M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 322.8M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 322.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 322.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=322.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=321.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=321.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=3508 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=701 #term=2313 #term/net=3.30, #fixedIo=40, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 3508 single + 0 double + 0 multi
Total standard cell length = 17.5992 (mm), area = 0.5280 (mm^2)
Average module density = 0.603.
Density for the design = 0.603.
       = stdcell_area 7333 (527976 um^2) / alloc_area 12153 (875045 um^2).
Pin Density = 0.315.
            = total # of pins 2313 / total Instance area 7333.
Identified 2835 spare or floating instances, with no clusters.
Iteration 10: Total net bbox = 7.844e+04 (4.06e+04 3.79e+04)
              Est.  stn bbox = 9.344e+04 (4.77e+04 4.58e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 322.8M
Iteration 11: Total net bbox = 7.973e+04 (4.03e+04 3.94e+04)
              Est.  stn bbox = 9.462e+04 (4.74e+04 4.73e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.8M
*** cost = 7.973e+04 (4.03e+04 3.94e+04) (cpu for global=0:00:00.3) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:01.0)
move report: preRPlace moves 963 insts, mean move: 8.56 um, max move: 90.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U23): (756.00, 381.00) --> (696.00, 411.00)
Placement tweakage begins.
wire length = 8.109e+04 = 4.132e+04 H + 3.977e+04 V
wire length = 7.678e+04 = 3.730e+04 H + 3.948e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 662 insts, mean move: 14.27 um, max move: 63.60 um
	max move on inst (I0/LD/T_SR_1/U22): (804.00, 651.00) --> (837.60, 621.00)
move report: rPlace moves 1257 insts, mean move: 12.67 um, max move: 90.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U23): (756.00, 381.00) --> (696.00, 411.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U23) with max move: (756, 381) -> (696, 411)
  mean    (X+Y) =        14.95 um
Total instances flipped for WireLenOpt: 10
Total instances flipped, including legalization: 91
Total instances moved : 394
*** cpu=0:00:00.2   mem=322.8M  mem(used)=0.0M***
Total net length = 7.649e+04 (3.730e+04 3.919e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.6, real=0:00:01.0, mem=322.8M) ***
default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
*** Free Virtual Timing Model ...(mem=321.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 321.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
Overlapping with other instance:	2
*info: Placed = 3508
*info: Unplaced = 0
Placement Density:60.08%(527976/878760)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Mar  3 13:12:53 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg118/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx11.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_6805.conf) srouteConnectPowerBump set to false
(from .sroute_6805.conf) routeSpecial set to true
(from .sroute_6805.conf) srouteConnectBlockPin set to false
(from .sroute_6805.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6805.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6805.conf) sroutePadPinAllPorts set to true
(from .sroute_6805.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 535.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 3548 components
  3508 core components: 0 unplaced, 3364 placed, 144 fixed
  36 pad components: 0 unplaced, 0 placed, 36 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 7018 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 64
  Number of Followpin connections: 32
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 535.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Thu Mar  3 13:12:53 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Mar  3 13:12:53 2016

sroute post-processing starts at Thu Mar  3 13:12:53 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Mar  3 13:12:53 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 321.01 megs
<CMD> trialRoute
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 321.0M):
Est net length = 9.492e+04um = 4.765e+04H + 4.727e+04V
Usage: (16.2%H 25.7%V) = (6.343e+04um 1.132e+05um) = (5153 3773)
Obstruct: 2019 = 952 (23.0%H) + 1067 (25.8%V)
Overflow: 141 = 8 (0.24% H) + 133 (4.35% V)

Phase 1b route (0:00:00.0 321.0M):
Usage: (16.2%H 25.7%V) = (6.334e+04um 1.132e+05um) = (5145 3773)
Overflow: 129 = 4 (0.13% H) + 125 (4.08% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (16.2%H 25.8%V) = (6.321e+04um 1.135e+05um) = (5134 3784)
Overflow: 122 = 4 (0.13% H) + 118 (3.85% V)

Phase 1d route (0:00:00.0 321.0M):
Usage: (16.2%H 25.9%V) = (6.347e+04um 1.142e+05um) = (5156 3805)
Overflow: 104 = 4 (0.13% H) + 100 (3.25% V)

Phase 1e route (0:00:00.0 321.0M):
Usage: (16.2%H 26.1%V) = (6.348e+04um 1.147e+05um) = (5157 3821)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 321.0M):
Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 321.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 321.0M) ***


Total length: 9.961e+04um, number of vias: 4352
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 5.226e+04um, number of vias: 2087
M3(H) length: 4.735e+04um
*** Completed Phase 2 route (0:00:00.0 321.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=321.0M) ***
Peak Memory Usage was 321.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=321.0M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 321.0M):
Est net length = 9.492e+04um = 4.765e+04H + 4.727e+04V
Usage: (16.2%H 25.7%V) = (6.343e+04um 1.132e+05um) = (5153 3773)
Obstruct: 2019 = 952 (23.0%H) + 1067 (25.8%V)
Overflow: 141 = 8 (0.24% H) + 133 (4.35% V)

Phase 1b route (0:00:00.0 321.0M):
Usage: (16.2%H 25.7%V) = (6.334e+04um 1.132e+05um) = (5145 3773)
Overflow: 129 = 4 (0.13% H) + 125 (4.08% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (16.2%H 25.8%V) = (6.321e+04um 1.135e+05um) = (5134 3784)
Overflow: 122 = 4 (0.13% H) + 118 (3.85% V)

Phase 1d route (0:00:00.0 321.0M):
Usage: (16.2%H 25.9%V) = (6.347e+04um 1.142e+05um) = (5156 3805)
Overflow: 104 = 4 (0.13% H) + 100 (3.25% V)

Phase 1e route (0:00:00.0 321.0M):
Usage: (16.2%H 26.1%V) = (6.348e+04um 1.147e+05um) = (5157 3821)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 321.0M):
Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 321.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 321.0M) ***


Total length: 9.961e+04um, number of vias: 4352
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 5.226e+04um, number of vias: 2087
M3(H) length: 4.735e+04um
*** Completed Phase 2 route (0:00:00.0 321.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=321.0M) ***
Peak Memory Usage was 321.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=321.0M) ***

Extraction called for design 'lab7_layout_design' of instances=3548 and nets=712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.224  | 93.224  | 94.236  | 97.221  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.27 sec
Total Real time: 0.0 sec
Total Memory Usage: 322.765625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=322.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=322.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.224  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
*info: Start fixing DRV (Mem = 322.77M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.77M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=322.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.224  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.224  | 93.224  | 94.236  | 97.221  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.8M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=322.8M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=322.8M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 322.766M)

Start to trace clock trees ...
*** Begin Tracer (mem=322.8M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=322.8M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=322.8M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=322.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 322.8M):
Est net length = 9.492e+04um = 4.765e+04H + 4.727e+04V
Usage: (16.2%H 25.7%V) = (6.343e+04um 1.132e+05um) = (5153 3773)
Obstruct: 2019 = 952 (23.0%H) + 1067 (25.8%V)
Overflow: 141 = 8 (0.24% H) + 133 (4.35% V)

Phase 1b route (0:00:00.0 322.8M):
Usage: (16.2%H 25.7%V) = (6.334e+04um 1.132e+05um) = (5145 3773)
Overflow: 129 = 4 (0.13% H) + 125 (4.08% V)

Phase 1c route (0:00:00.0 322.8M):
Usage: (16.2%H 25.8%V) = (6.321e+04um 1.135e+05um) = (5134 3784)
Overflow: 122 = 4 (0.13% H) + 118 (3.85% V)

Phase 1d route (0:00:00.0 322.8M):
Usage: (16.2%H 25.9%V) = (6.347e+04um 1.142e+05um) = (5156 3805)
Overflow: 104 = 4 (0.13% H) + 100 (3.25% V)

Phase 1e route (0:00:00.0 323.3M):
Usage: (16.2%H 26.1%V) = (6.348e+04um 1.147e+05um) = (5157 3821)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 323.3M):
Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 323.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 322.8M) ***


Total length: 9.961e+04um, number of vias: 4352
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 5.226e+04um, number of vias: 2087
M3(H) length: 4.735e+04um
*** Completed Phase 2 route (0:00:00.0 322.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.8M) ***
Peak Memory Usage was 322.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.8M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 321.0M):
Est net length = 9.492e+04um = 4.765e+04H + 4.727e+04V
Usage: (16.2%H 25.7%V) = (6.343e+04um 1.132e+05um) = (5153 3773)
Obstruct: 2019 = 952 (23.0%H) + 1067 (25.8%V)
Overflow: 141 = 8 (0.24% H) + 133 (4.35% V)

Phase 1b route (0:00:00.0 321.0M):
Usage: (16.2%H 25.7%V) = (6.334e+04um 1.132e+05um) = (5145 3773)
Overflow: 129 = 4 (0.13% H) + 125 (4.08% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (16.2%H 25.8%V) = (6.321e+04um 1.135e+05um) = (5134 3784)
Overflow: 122 = 4 (0.13% H) + 118 (3.85% V)

Phase 1d route (0:00:00.0 321.0M):
Usage: (16.2%H 25.9%V) = (6.347e+04um 1.142e+05um) = (5156 3805)
Overflow: 104 = 4 (0.13% H) + 100 (3.25% V)

Phase 1e route (0:00:00.0 321.0M):
Usage: (16.2%H 26.1%V) = (6.348e+04um 1.147e+05um) = (5157 3821)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 321.0M):
Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 321.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 321.0M) ***


Total length: 9.961e+04um, number of vias: 4352
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 5.226e+04um, number of vias: 2087
M3(H) length: 4.735e+04um
*** Completed Phase 2 route (0:00:00.0 321.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=321.0M) ***
Peak Memory Usage was 321.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=321.0M) ***

Extraction called for design 'lab7_layout_design' of instances=3548 and nets=712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 89.902  | 89.902  | 91.444  | 96.278  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.26 sec
Total Real time: 0.0 sec
Total Memory Usage: 322.765625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=3548 and nets=712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.766M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 321.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=321.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:55.1, mem=321.0M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:55.2, mem=322.8M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=321.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 7.981e+04 (3.914e+04 4.067e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1642800 1630500)
coreBox:    (350400 351000) (1294950 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 321.0M):
Est net length = 9.492e+04um = 4.765e+04H + 4.727e+04V
Usage: (16.2%H 25.7%V) = (6.343e+04um 1.132e+05um) = (5153 3773)
Obstruct: 2019 = 952 (23.0%H) + 1067 (25.8%V)
Overflow: 141 = 8 (0.24% H) + 133 (4.35% V)

Phase 1b route (0:00:00.0 321.0M):
Usage: (16.2%H 25.7%V) = (6.334e+04um 1.132e+05um) = (5145 3773)
Overflow: 129 = 4 (0.13% H) + 125 (4.08% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (16.2%H 25.8%V) = (6.321e+04um 1.135e+05um) = (5134 3784)
Overflow: 122 = 4 (0.13% H) + 118 (3.85% V)

Phase 1d route (0:00:00.0 321.0M):
Usage: (16.2%H 25.9%V) = (6.347e+04um 1.142e+05um) = (5156 3805)
Overflow: 104 = 4 (0.13% H) + 100 (3.25% V)

Phase 1e route (0:00:00.0 321.0M):
Usage: (16.2%H 26.1%V) = (6.348e+04um 1.147e+05um) = (5157 3821)
Overflow: 68 = 0 (0.00% H) + 68 (2.23% V)

Phase 1f route (0:00:00.0 321.0M):
Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%


Global route (cpu=0.0s real=0.0s 321.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 26.2%V) = (6.427e+04um 1.152e+05um) = (5223 3839)
Overflow: 33 = 0 (0.00% H) + 33 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.20%
 -1:	0	 0.00%	25	 0.81%
--------------------------------------
  0:	5	 0.16%	354	11.53%
  1:	97	 3.05%	340	11.08%
  2:	47	 1.48%	311	10.13%
  3:	148	 4.65%	261	 8.50%
  4:	151	 4.74%	203	 6.61%
  5:	262	 8.23%	1398	45.55%
  6:	240	 7.54%	77	 2.51%
  7:	328	10.30%	1	 0.03%
  8:	212	 6.66%	23	 0.75%
  9:	318	 9.99%	32	 1.04%
 10:	946	29.71%	38	 1.24%
 14:	206	 6.47%	0	 0.00%
 15:	224	 7.04%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 321.0M) ***


Total length: 9.961e+04um, number of vias: 4352
M1(H) length: 0.000e+00um, number of vias: 2265
M2(V) length: 5.226e+04um, number of vias: 2087
M3(H) length: 4.735e+04um
*** Completed Phase 2 route (0:00:00.0 321.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=321.0M) ***
Peak Memory Usage was 321.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=321.0M) ***

Extraction called for design 'lab7_layout_design' of instances=3548 and nets=712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 321.012M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.8M)
Number of Loop : 0
Start delay calculation (mem=322.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.766M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 322.8M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 89.902  | 89.902  | 91.444  | 96.278  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.454  |  0.065  |  3.372  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 321.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 321.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=321.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=321.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 89.902  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
*** Starting optimizing excluded clock nets MEM= 322.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 322.8M) ***
*** Starting optimizing excluded clock nets MEM= 322.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 322.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 89.902  | 89.902  | 91.444  | 96.278  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.8M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]/CLK 802.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/CLK 760.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 760.8~802.2(ps)        0~100000(ps)        
Fall Phase Delay               : 725.4~769.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 41.4(ps)               300(ps)             
Rise Skew                      : 41.4(ps)               
Fall Skew                      : 44(ps)                 
Max. Rise Buffer Tran.         : 396.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 399.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 361.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 362.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 79.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 72.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 293(ps)                0(ps)               
Min. Fall Sink Tran.           : 294.1(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 39.8(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]/CLK(R)->
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=322.8M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4872 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4872 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Mar  3 13:12:56 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg118/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx11.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_6805.conf) srouteConnectPowerBump set to false
(from .sroute_6805.conf) routeSpecial set to true
(from .sroute_6805.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6805.conf) srouteFollowPadPin set to true
(from .sroute_6805.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6805.conf) sroutePadPinAllPorts set to true
(from .sroute_6805.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 541.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 8420 components
  8380 core components: 0 unplaced, 8236 placed, 144 fixed
  36 pad components: 0 unplaced, 0 placed, 36 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 16762 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 543.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 326.69 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Mar  3 13:12:56 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Mar  3 13:12:56 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar  3 13:12:56 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1764      62.30%
#  Metal 2        V        1764      45.69%
#  Metal 3        H        1764      44.22%
#  ------------------------------------------
#  Total                   5292      50.74%
#
#  11 nets (1.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     13(1.35%)      3(0.31%)      1(0.10%)   (1.77%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     13(0.47%)      3(0.11%)      1(0.04%)   (0.62%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 111852 um.
#Total half perimeter of net bounding box = 79340 um.
#Total wire length on LAYER metal1 = 2691 um.
#Total wire length on LAYER metal2 = 60528 um.
#Total wire length on LAYER metal3 = 48633 um.
#Total number of vias = 3152
#Up-Via Summary (total 3152):
#           
#-----------------------
#  Metal 1         1868
#  Metal 2         1284
#-----------------------
#                  3152 
#
#Max overcon = 5 tracks.
#Total overcon = 0.62%.
#Worst layer Gcell overcon rate = 1.77%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 17
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 328.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#Complete Detail Routing.
#Total wire length = 106789 um.
#Total half perimeter of net bounding box = 79340 um.
#Total wire length on LAYER metal1 = 9610 um.
#Total wire length on LAYER metal2 = 55241 um.
#Total wire length on LAYER metal3 = 41938 um.
#Total number of vias = 4520
#Up-Via Summary (total 4520):
#           
#-----------------------
#  Metal 1         2388
#  Metal 2         2132
#-----------------------
#                  4520 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 10
#Total number of violations on LAYER metal2 = 4
#Total number of violations on LAYER metal3 = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 326.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 326.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 326.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 326.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 326.00 (Mb)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 326.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#Total wire length = 107040 um.
#Total half perimeter of net bounding box = 79340 um.
#Total wire length on LAYER metal1 = 9624 um.
#Total wire length on LAYER metal2 = 55355 um.
#Total wire length on LAYER metal3 = 42061 um.
#Total number of vias = 4529
#Up-Via Summary (total 4529):
#           
#-----------------------
#  Metal 1         2384
#  Metal 2         2145
#-----------------------
#                  4529 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 10
#Total number of violations on LAYER metal2 = 3
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = -2.00 (Mb)
#Total memory = 324.00 (Mb)
#Peak memory = 358.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar  3 13:13:06 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=8420 and nets=712 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NgDmje_6805.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 324.9M)
Creating parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for storing RC.
Extracted 10.0218% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 20.0238% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 30.0257% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 40.0277% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 50.0297% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 60.0317% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 70.0337% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 80.0357% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 90.0376% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 326.0M)
Nr. Extracted Resistors     : 9604
Nr. Extracted Ground Cap.   : 10270
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 324.938M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 324.9M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 8236
*info: Unplaced = 0
Placement Density:100.00%(878760/878760)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=8420 and nets=712 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NgDmje_6805.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 324.9M)
Creating parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for storing RC.
Extracted 10.0218% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 20.0238% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 30.0257% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 40.0277% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 50.0297% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 60.0317% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 70.0337% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 80.0357% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 90.0376% (CPU Time= 0:00:00.0  MEM= 326.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 326.0M)
Nr. Extracted Resistors     : 9604
Nr. Extracted Ground Cap.   : 10270
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 324.938M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 324.9M)
Number of Loop : 0
Start delay calculation (mem=324.938M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 325.0M)
Closing parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq'. 701 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=324.938M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 324.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.195  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 324.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 324.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.195  | 90.195  | 92.138  | 96.343  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 324.9M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:13:07 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1644.9000, 1630.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1314.300 1301.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:13:07 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 324.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  90 Viols.
  VERIFY GEOMETRY ...... SameNet        :  32 Viols.
  VERIFY GEOMETRY ...... Wiring         :  13 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 135 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 32
  Wiring      : 0
  Antenna     : 0
  Short       : 13
  Overlap     : 90
End Summary

  Verification Complete : 135 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 12.2M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8420

Ports/Pins                             0

Nets                                5126
    metal layer metal1              1001
    metal layer metal2              2875
    metal layer metal3              1250

    Via Instances                   4529

Special Nets                         105
    metal layer metal1               101
    metal layer metal2                 4

    Via Instances                     72

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 52 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 326.0M)
Closing parasitic data file './lab7_layout_design_NgDmje_6805.rcdb.d/header.seq'. 701 times net's RC data read were performed.
<CMD> selectInst U8
<CMD> fit
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:13:15 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1644.9000, 1630.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1314.300 1301.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:13:15 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar  3 13:13:29 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1644.9000, 1630.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1314.300 1301.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Mar  3 13:13:29 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> getIoFlowFlag

*** Memory Usage v0.159.2.6.2.1 (Current mem = 324.938M, initial mem = 46.480M) ***
--- Ending "Encounter" (totcpu=0:01:13, real=0:10:21, mem=324.9M) ---
