{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-590,-243",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_BTNU -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 4 -x 1040 -y 500 -defaultsOSRD
preplace portBus SEG -pg 1 -lvl 4 -x 1040 -y 60 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 4 -x 1040 -y 80 -defaultsOSRD
preplace inst button -pg 1 -lvl 1 -x 190 -y 380 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst seven_seg_0 -pg 1 -lvl 3 -x 870 -y 60 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinBusDir VALUE left -pinBusY VALUE 20L -pinBusDir CATHODE right -pinBusY CATHODE 0R -pinBusDir ANODE right -pinBusY ANODE 20R
preplace inst main_fifo -pg 1 -lvl 3 -x 870 -y 320 -defaultsOSRD -pinDir FIFO_WRITE left -pinY FIFO_WRITE 0L -pinDir FIFO_WRITE.full left -pinY FIFO_WRITE.full 20L -pinDir FIFO_WRITE.din left -pinY FIFO_WRITE.din 40L -pinDir FIFO_WRITE.wr_en left -pinY FIFO_WRITE.wr_en 60L -pinDir FIFO_READ left -pinY FIFO_READ 80L -pinDir clk left -pinY clk 100L -pinDir srst left -pinY srst 120L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 500 -swap {0 1 2 3 4 7 8 6 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 80R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 100R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst reader_0 -pg 1 -lvl 3 -x 870 -y 180 -defaultsOSRD -pinDir FIFO_READ left -pinY FIFO_READ 0L -pinDir CLK left -pinY CLK 20L -pinBusDir FEEDBACK left -pinBusY FEEDBACK 40L
preplace inst controller_0 -pg 1 -lvl 2 -x 510 -y 320 -swap {0 1 2 3 4 6 5 8 9 7} -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir CLK left -pinY CLK 0L -pinDir RESETN left -pinY RESETN 180L -pinDir BUTTON left -pinY BUTTON 60L -pinBusDir FEEDBACK_IN right -pinBusY FEEDBACK_IN 40R -pinBusDir LED right -pinBusY LED 180R -pinBusDir SEVEN_SEG right -pinBusY SEVEN_SEG 20R
preplace netloc PIN_0_1 1 0 1 NJ 400
preplace netloc RESETN_0_1 1 0 1 NJ 520
preplace netloc button_0_Q 1 1 1 N 380
preplace netloc controller_0_LED 1 2 2 NJ 500 NJ
preplace netloc seven_seg_0_CATHODE 1 3 1 NJ 60
preplace netloc seven_seg_0_ANODE 1 3 1 NJ 80
preplace netloc controller_0_SEVEN_SEG 1 2 1 660 80n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 1 N 500
preplace netloc reader_0_FEEDBACK 1 2 1 700 220n
preplace netloc CLK100MHZ_1 1 0 3 20 320 360 260 680
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 2 NJ 560 700
preplace netloc reader_0_FIFO_READ 1 2 1 720 180n
preplace netloc controller_0_FIFO_WRITE 1 2 1 N 320
levelinfo -pg 1 0 190 510 870 1040
pagesize -pg 1 -db -bbox -sgen -150 0 1160 680
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-223,-27",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
levelinfo -pg 1 0 10
pagesize -pg 1 -db -bbox -sgen 0 0 10 10
"
}
0
