module Basic_controller(

	output bitwise,
	output carry_in
	input [2:0] ALU_op

);


	wire carry_in;
	wire bitwise;
	
	
	wire not_1;
	wire not_0;
	
	
	not not_gate_0(not_0, ALU_op[0]); // ~A1
	not not_gate_1(not_1, ALU_op[1]); // ~A0
	
	
	and and_1(bet_1, not_0, not_1);
	
	
	or or_1(bet_2, bet_1, ALU_op[1]);
	
	or final ()
	
	



endmodule 