
*** Running vivado
    with args -log BtcMiner.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BtcMiner.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source BtcMiner.tcl -notrace
Command: synth_design -top BtcMiner -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 436.414 ; gain = 98.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BtcMiner' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/new/BtcMiner.v:3]
	Parameter hash_rate bound to: 8'b01000110 
INFO: [Synth 8-638] synthesizing module 'shapipe_top' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe_top.vhd:44]
INFO: [Synth 8-3491] module 'shapipe' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:19' bound to instance 'Lshapipe' of component 'shapipe' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'shapipe' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:31]
	Parameter t bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ch' (1#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:36]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-638] synthesizing module 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'maj' (2#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:36]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-638] synthesizing module 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'big_sigma_0' (3#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:27]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-638] synthesizing module 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'big_sigma_1' (4#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:27]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-638] synthesizing module 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'little_sigma_0' (5#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:27]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-638] synthesizing module 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'little_sigma_1' (6#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'shastage' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized1' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized3' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized3' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized5' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized5' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized7' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized7' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized9' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized9' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized11' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized11' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized13' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized13' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized15' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized15' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized17' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized17' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized19' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized19' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized21' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized21' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized23' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized23' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized25' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'ch' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/ch.vhd:26' bound to instance 'ch_func' of component 'ch' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:161]
INFO: [Synth 8-3491] module 'maj' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/maj.vhd:26' bound to instance 'maj_func' of component 'maj' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:162]
INFO: [Synth 8-3491] module 'big_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_0.vhd:20' bound to instance 'bs0_func' of component 'big_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:163]
INFO: [Synth 8-3491] module 'big_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/big_sigma_1.vhd:20' bound to instance 'bs1_func' of component 'big_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:164]
INFO: [Synth 8-3491] module 'little_sigma_0' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_0.vhd:20' bound to instance 'ls0_func' of component 'little_sigma_0' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:165]
INFO: [Synth 8-3491] module 'little_sigma_1' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/little_sigma_1.vhd:20' bound to instance 'ls1_func' of component 'little_sigma_1' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized25' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'shastage' declared at 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:24' bound to instance 'stage' of component 'shastage' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:109]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized27' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized27' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized29' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized29' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized31' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized31' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized33' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized33' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized35' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized35' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized37' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized37' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized39' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized39' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized41' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized41' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized43' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized43' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized45' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized45' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized47' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized47' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized49' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized49' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized51' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized51' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized53' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized53' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized55' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized55' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized57' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized57' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized59' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized59' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized61' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized61' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized63' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized63' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized65' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized65' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized67' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized67' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized69' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized69' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized71' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized71' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized73' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized73' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized75' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized75' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized77' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized77' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized79' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized79' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized81' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized81' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized83' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized83' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 43 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized85' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized85' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized87' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized87' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 45 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized89' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized89' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 46 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized91' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized91' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized93' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized93' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized95' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized95' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized97' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized97' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized99' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized99' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized101' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized101' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized103' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized103' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 53 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized105' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized105' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 54 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized107' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized107' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 55 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized109' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized109' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized111' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized111' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 57 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized113' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 57 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized113' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized115' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized115' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized117' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized117' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized119' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized119' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 61 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized121' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized121' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 62 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized123' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized123' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shastage__parameterized125' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
	Parameter t bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shastage__parameterized125' (7#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shastage.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'shapipe' (8#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'shapipe_top' (9#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/imports/Kodlar/shapipe_top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/new/uart_tx.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (10#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/new/uart_tx.vhd:17]
INFO: [Synth 8-6155] done synthesizing module 'BtcMiner' (11#1) [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/sources_1/new/BtcMiner.v:3]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][31]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][30]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][29]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][28]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][27]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][26]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][25]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][24]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][23]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][22]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][21]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][20]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][19]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][18]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][17]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][16]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][15]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][14]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][13]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][12]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][11]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][10]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][9]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][8]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][7]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][6]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][5]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][4]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][3]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][2]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][1]
WARNING: [Synth 8-3331] design shastage__parameterized125 has unconnected port w[63][0]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][31]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][30]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][29]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][28]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][27]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][26]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][25]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][24]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][23]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][22]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][21]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][20]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][19]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][18]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][17]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][16]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][15]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][14]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][13]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][12]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][11]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][10]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][9]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][8]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][7]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][6]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][5]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][4]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][3]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][2]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][1]
WARNING: [Synth 8-3331] design shastage__parameterized123 has unconnected port w[62][0]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][31]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][30]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][29]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][28]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][27]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][26]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][25]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][24]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][23]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][22]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][21]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][20]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][19]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][18]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][17]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][16]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][15]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][14]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][13]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][12]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][11]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][10]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][9]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][8]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][7]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][6]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][5]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][4]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][3]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][2]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][1]
WARNING: [Synth 8-3331] design shastage__parameterized121 has unconnected port w[61][0]
WARNING: [Synth 8-3331] design shastage__parameterized119 has unconnected port w[60][31]
WARNING: [Synth 8-3331] design shastage__parameterized119 has unconnected port w[60][30]
WARNING: [Synth 8-3331] design shastage__parameterized119 has unconnected port w[60][29]
WARNING: [Synth 8-3331] design shastage__parameterized119 has unconnected port w[60][28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 672.137 ; gain = 334.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 672.137 ; gain = 334.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 672.137 ; gain = 334.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BtcMiner_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BtcMiner_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1465.719 ; gain = 1.168
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1470.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1470.785 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1470.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_UART_tx_reg' in module 'UART_TX'
INFO: [Synth 8-5546] ROM "data_ind" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_UART_tx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sayac" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_tx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_tx_tamam" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "send" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   bosta |                              000 |                              000
                   basla |                              001 |                              001
                  gonder |                              010 |                              010
                   bitir |                              011 |                              011
                   tamam |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_UART_tx_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |shapipe__GB0     |           1|     32204|
|2     |shapipe__GB1     |           1|     32186|
|3     |shapipe__GB2     |           1|     32612|
|4     |shapipe__GB3     |           1|     29377|
|5     |shapipe__GB4     |           1|     32186|
|6     |shapipe__GB5     |           1|     32174|
|7     |shapipe__GB6     |           1|     32202|
|8     |shapipe__GB7     |           1|     28936|
|9     |shapipe_top__GC0 |           1|       383|
|10    |BtcMiner__GC0    |           1|      1145|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 48    
	   5 Input     32 Bit       Adders := 64    
	   3 Input     32 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 72    
	   2 Input     27 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 320   
	   8 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 8     
+---Registers : 
	               32 Bit    Registers := 4608  
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BtcMiner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ch__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module ch__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module maj__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_0__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module big_sigma_1__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_0__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module little_sigma_1__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module shastage__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
Module shapipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
Module shapipe_top 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 8     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx/data_ind" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "send" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[7]' (FDCE) to 'i_0/tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[6]' (FDCE) to 'i_0/tx/s_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[5]' (FDCE) to 'i_0/tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[4]' (FDCE) to 'i_0/tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[3]' (FDCE) to 'i_0/tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/tx/s_data_reg[2]' (FDCE) to 'i_0/tx/s_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\tx/s_data_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qd_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qd_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qb_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qc_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qc_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qb_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qf_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qh_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pipeline[0].stage /\qh_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].stage /\qg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'pipeline[0].stage/qe_reg[0]' (FD) to 'pipeline[0].stage/qw_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].stage/qf_reg[0]' (FD) to 'pipeline[1].stage/qw_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].stage/qg_reg[0]' (FD) to 'pipeline[2].stage/qw_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].stage/qh_reg[0]' (FD) to 'pipeline[3].stage/qw_reg[0][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:46 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |shapipe__GB0     |           1|     33068|
|2     |shapipe__GB1     |           1|     32402|
|3     |shapipe__GB2     |           1|     16325|
|4     |shapipe__GB3     |           1|     29668|
|5     |shapipe__GB4     |           1|     32397|
|6     |shapipe__GB5     |           1|     33526|
|7     |shapipe__GB6     |           1|     32431|
|8     |shapipe__GB7     |           1|     16753|
|9     |shapipe_top__GC0 |           1|       296|
|10    |BtcMiner__GC0    |           1|       211|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:59 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][0]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][1]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][2]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][3]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][4]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][5]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][6]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][7]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][8]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][9]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][10]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][11]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][12]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][13]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][14]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][15]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][16]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][17]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][18]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][19]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][20]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][21]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][22]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][23]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][24]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][25]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][26]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][27]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][28]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][29]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][30]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[15][31]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][0]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][1]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][2]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][3]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][4]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][5]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][6]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][7]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][8]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][9]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][10]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][11]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][12]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][13]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][14]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][15]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][16]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][17]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][18]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][19]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][20]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][21]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][22]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][23]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][24]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][25]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][26]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][27]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][28]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][29]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][30]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[14][31]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][0]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][1]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][2]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][3]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][4]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][5]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][6]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][7]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][8]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][9]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][10]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][11]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][12]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][13]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][14]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][15]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][16]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][17]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][18]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][19]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][20]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][21]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][22]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][23]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][24]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'Lshapipei_3/pipeline[0].stage/qw_reg[13][25]' (FD) to 'Lshapipei_3/pipeline[0].stage/qw_reg[12][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:04:01 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |shapipe__GB1     |           1|     14545|
|2     |shapipe__GB2     |           1|     10827|
|3     |shapipe__GB3     |           1|     12133|
|4     |shapipe__GB5     |           1|     22134|
|5     |shapipe__GB6     |           1|     21007|
|6     |shapipe__GB7     |           1|     16753|
|7     |shapipe_top__GC0 |           1|       296|
|8     |BtcMiner__GC0    |           1|       211|
|9     |BtcMiner_GT0     |           1|      8094|
|10    |BtcMiner_GT1     |           1|     31219|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:49 ; elapsed = 00:04:40 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |shapipe__GB1     |           1|      6613|
|2     |shapipe__GB2     |           1|      4829|
|3     |shapipe__GB3     |           1|      5061|
|4     |shapipe__GB5     |           1|     10314|
|5     |shapipe__GB6     |           1|     10256|
|6     |shapipe__GB7     |           1|      7484|
|7     |shapipe_top__GC0 |           1|        92|
|8     |BtcMiner__GC0    |           1|       121|
|9     |BtcMiner_GT0     |           1|      4094|
|10    |BtcMiner_GT1     |           1|     15104|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:00 ; elapsed = 00:04:51 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:00 ; elapsed = 00:04:51 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:09 ; elapsed = 00:05:01 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:05:01 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:05:02 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:05:02 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BtcMiner    | miner/Lshapipe/pipeline[24].stage/qw_reg[18][31] | 5      | 1280  | NO           | NO                 | YES               | 1280   | 0       | 
|BtcMiner    | miner/Lshapipe/pipeline[23].stage/qw_reg[17][31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|BtcMiner    | miner/Lshapipe/pipeline[15].stage/qw_reg[0][31]  | 16     | 31    | NO           | NO                 | YES               | 31     | 0       | 
|BtcMiner    | miner/Lshapipe/pipeline[15].stage/qw_reg[0][0]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BtcMiner    | miner/Lshapipe/pipeline[41].stage/qw_reg[27][31] | 8      | 1056  | NO           | NO                 | YES               | 1056   | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1983|
|3     |LUT1   |   219|
|4     |LUT2   |  2448|
|5     |LUT3   |  8678|
|6     |LUT4   |  1867|
|7     |LUT5   |  6076|
|8     |LUT6   |  7324|
|9     |SRL16E |  2400|
|10    |FDCE   |    17|
|11    |FDPE   |     1|
|12    |FDRE   | 22299|
|13    |IBUF   |     2|
|14    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+---------------------------+------+
|      |Instance                   |Module                     |Cells |
+------+---------------------------+---------------------------+------+
|1     |top                        |                           | 53317|
|2     |  miner                    |shapipe_top                | 53152|
|3     |    Lshapipe               |shapipe                    | 53052|
|4     |      \pipeline[0].stage   |shastage                   |   311|
|5     |      \pipeline[10].stage  |shastage__parameterized19  |   594|
|6     |      \pipeline[11].stage  |shastage__parameterized21  |   581|
|7     |      \pipeline[12].stage  |shastage__parameterized23  |   592|
|8     |      \pipeline[13].stage  |shastage__parameterized25  |   597|
|9     |      \pipeline[14].stage  |shastage__parameterized27  |   621|
|10    |      \pipeline[15].stage  |shastage__parameterized29  |   651|
|11    |      \pipeline[16].stage  |shastage__parameterized31  |   625|
|12    |      \pipeline[17].stage  |shastage__parameterized33  |   690|
|13    |      \pipeline[18].stage  |shastage__parameterized35  |   628|
|14    |      \pipeline[19].stage  |shastage__parameterized37  |   676|
|15    |      \pipeline[1].stage   |shastage__parameterized1   |   397|
|16    |      \pipeline[20].stage  |shastage__parameterized39  |   654|
|17    |      \pipeline[21].stage  |shastage__parameterized41  |   801|
|18    |      \pipeline[22].stage  |shastage__parameterized43  |   809|
|19    |      \pipeline[23].stage  |shastage__parameterized45  |   818|
|20    |      \pipeline[24].stage  |shastage__parameterized47  |   810|
|21    |      \pipeline[25].stage  |shastage__parameterized49  |   820|
|22    |      \pipeline[26].stage  |shastage__parameterized51  |   792|
|23    |      \pipeline[27].stage  |shastage__parameterized53  |   822|
|24    |      \pipeline[28].stage  |shastage__parameterized55  |   813|
|25    |      \pipeline[29].stage  |shastage__parameterized57  |   890|
|26    |      \pipeline[2].stage   |shastage__parameterized3   |   482|
|27    |      \pipeline[30].stage  |shastage__parameterized59  |   940|
|28    |      \pipeline[31].stage  |shastage__parameterized61  |   997|
|29    |      \pipeline[32].stage  |shastage__parameterized63  |   993|
|30    |      \pipeline[33].stage  |shastage__parameterized65  |   995|
|31    |      \pipeline[34].stage  |shastage__parameterized67  |   991|
|32    |      \pipeline[35].stage  |shastage__parameterized69  |  1000|
|33    |      \pipeline[36].stage  |shastage__parameterized71  |  1001|
|34    |      \pipeline[37].stage  |shastage__parameterized73  |   990|
|35    |      \pipeline[38].stage  |shastage__parameterized75  |   993|
|36    |      \pipeline[39].stage  |shastage__parameterized77  |   987|
|37    |      \pipeline[3].stage   |shastage__parameterized5   |   619|
|38    |      \pipeline[40].stage  |shastage__parameterized79  |   995|
|39    |      \pipeline[41].stage  |shastage__parameterized81  |   993|
|40    |      \pipeline[42].stage  |shastage__parameterized83  |   997|
|41    |      \pipeline[43].stage  |shastage__parameterized85  |  1064|
|42    |      \pipeline[44].stage  |shastage__parameterized87  |   994|
|43    |      \pipeline[45].stage  |shastage__parameterized89  |   994|
|44    |      \pipeline[46].stage  |shastage__parameterized91  |   992|
|45    |      \pipeline[47].stage  |shastage__parameterized93  |   991|
|46    |      \pipeline[48].stage  |shastage__parameterized95  |  1003|
|47    |      \pipeline[49].stage  |shastage__parameterized97  |   982|
|48    |      \pipeline[4].stage   |shastage__parameterized7   |   648|
|49    |      \pipeline[50].stage  |shastage__parameterized99  |   990|
|50    |      \pipeline[51].stage  |shastage__parameterized101 |  1007|
|51    |      \pipeline[52].stage  |shastage__parameterized103 |  1005|
|52    |      \pipeline[53].stage  |shastage__parameterized105 |  1004|
|53    |      \pipeline[54].stage  |shastage__parameterized107 |  1002|
|54    |      \pipeline[55].stage  |shastage__parameterized109 |   999|
|55    |      \pipeline[56].stage  |shastage__parameterized111 |  1009|
|56    |      \pipeline[57].stage  |shastage__parameterized113 |  1011|
|57    |      \pipeline[58].stage  |shastage__parameterized115 |  1010|
|58    |      \pipeline[59].stage  |shastage__parameterized117 |   991|
|59    |      \pipeline[5].stage   |shastage__parameterized9   |   596|
|60    |      \pipeline[60].stage  |shastage__parameterized119 |  1009|
|61    |      \pipeline[61].stage  |shastage__parameterized121 |   976|
|62    |      \pipeline[62].stage  |shastage__parameterized123 |   901|
|63    |      \pipeline[63].stage  |shastage__parameterized125 |   463|
|64    |      \pipeline[6].stage   |shastage__parameterized11  |   627|
|65    |      \pipeline[7].stage   |shastage__parameterized13  |   594|
|66    |      \pipeline[8].stage   |shastage__parameterized15  |   642|
|67    |      \pipeline[9].stage   |shastage__parameterized17  |   583|
|68    |  tx                       |UART_TX                    |    58|
+------+---------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:05:02 . Memory (MB): peak = 1472.039 ; gain = 1134.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:21 ; elapsed = 00:04:28 . Memory (MB): peak = 1472.039 ; gain = 334.270
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:05:03 . Memory (MB): peak = 1472.039 ; gain = 1134.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1472.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
478 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:25 ; elapsed = 00:05:17 . Memory (MB): peak = 1472.039 ; gain = 1147.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1472.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Archive/notes/Ozyegin_MSc/2021-2022_Fall/CS550/Project/BtcMiner/BtcMiner.runs/synth_1/BtcMiner.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BtcMiner_utilization_synth.rpt -pb BtcMiner_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  8 15:33:02 2022...
