module wait(memtoreg, clk_in, clk_out);
	input memtoreg, clock_in;
	output clk_out;
	reg counter = 0;
	
	always@(posedge clock)
	begin 
		if(memtoreg)
			counter = counter + 1;
		else 
			counter = 0;
	end
	
	always 
	begin
		if(memtoreg)
		begin
			if(counter == 0) ;
			else
				cll_out = clk_in;
		end
		else 
			cll_out = clk_in;
	end
endmodule
				
