tb_ecap5_dwbuart.idle.01
tb_ecap5_dwbuart.idle.02
tb_ecap5_dwbuart.idle.03
tb_ecap5_dwbuart.idle.04;F_RESET_02
tb_ecap5_dwbuart.idle.05;F_RESET_01;F_REGISTERS_01
tb_ecap5_dwbuart.write_cr.01;F_RESET_03
tb_ecap5_dwbuart.write_cr.02
tb_ecap5_dwbuart.write_cr.03;F_REGISTERS_01
tb_ecap5_dwbuart.write_txdr.01
tb_ecap5_dwbuart.write_txdr.02
tb_ecap5_dwbuart.write_txdr.03
tb_ecap5_dwbuart.write_txdr.04;F_REGISTERS_01
tb_ecap5_dwbuart.read_rxdr.01;F_UART_01;F_UART_02;F_UART_03
tb_ecap5_dwbuart.read_rxdr.02
tb_ecap5_dwbuart.read_rxdr.03;F_REGISTERS_01;F_READ_01;F_RECEIVE_02;F_RECEIVE_03
tb_ecap5_dwbuart.rxoe.01
tb_ecap5_dwbuart.rxoe.02
tb_ecap5_dwbuart.rxoe.03;F_REGISTERS_01;F_READ_02;F_RECEIVE_ERROR_03
tb_ecap5_dwbuart.pe.01
tb_ecap5_dwbuart.pe.02;F_REGISTERS_01;F_READ_02;F_RECEIVE_ERROR_01
tb_ecap5_dwbuart.fe.01
tb_ecap5_dwbuart.fe.02;F_REGISTERS_01;F_READ_02;F_RECEIVE_ERROR_02
tb_ecap5_dwbuart.full_duplex.01;F_UART_04
tb_ecap5_dwbuart.full_duplex.02;F_UART_04
tb_ecap5_dwbuart.full_duplex.03;F_REGISTERS_01;F_UART_04
tb_rx_frontend.idle.01
tb_rx_frontend.idle.02
tb_rx_frontend.valid.7N1_01
tb_rx_frontend.valid.7N1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7N1_03
tb_rx_frontend.valid.7N1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.7N2_01
tb_rx_frontend.valid.7N2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7N2_03
tb_rx_frontend.valid.7N2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.7E1_01
tb_rx_frontend.valid.7E1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7E1_03
tb_rx_frontend.valid.7E1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.7E2_01
tb_rx_frontend.valid.7E2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7E2_03
tb_rx_frontend.valid.7E2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.7O1_01
tb_rx_frontend.valid.7O1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7O1_03
tb_rx_frontend.valid.7O1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.7O2_01
tb_rx_frontend.valid.7O2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.7O2_03
tb_rx_frontend.valid.7O2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8N1_01
tb_rx_frontend.valid.8N1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8N1_03
tb_rx_frontend.valid.8N1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8N2_01
tb_rx_frontend.valid.8N2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8N2_03
tb_rx_frontend.valid.8N2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8E1_01
tb_rx_frontend.valid.8E1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8E1_03
tb_rx_frontend.valid.8E1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8E2_01
tb_rx_frontend.valid.8E2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8E2_03
tb_rx_frontend.valid.8E2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8O1_01
tb_rx_frontend.valid.8O1_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8O1_03
tb_rx_frontend.valid.8O1_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.valid.8O2_01
tb_rx_frontend.valid.8O2_02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.valid.8O2_03
tb_rx_frontend.valid.8O2_04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.baudrate.01
tb_rx_frontend.baudrate.02;F_UART_01;F_UART_02;F_RECEIVE_01
tb_rx_frontend.baudrate.03
tb_rx_frontend.baudrate.04;F_UART_02;F_UART_03;F_RECEIVE_02
tb_rx_frontend.parity.EVEN_01;F_RECEIVE_ERROR_01
tb_rx_frontend.parity.EVEN_02
tb_rx_frontend.parity.ODD_01;F_RECEIVE_ERROR_01
tb_rx_frontend.parity.ODD_02
tb_rx_frontend.framing.01
tb_rx_frontend.framing.02;F_RECEIVE_ERROR_02
tb_rx_frontend.framing.03
tb_tx_frontend.idle.01
tb_tx_frontend.idle.02
tb_tx_frontend.idle.03
tb_tx_frontend.7N1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7N1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.7N2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7N2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.7E1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7E1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.7E2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7E2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.7O1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7O1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.7O2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.7O2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8N1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8N1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8N2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8N2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8E1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8E1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8E2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8E2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8O1.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8O1.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.8O2.01;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.8O2.02;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_tx_frontend.baudrate.01
tb_tx_frontend.baudrate.02;F_UART_01;F_UART_02;F_TRANSMIT_01
tb_tx_frontend.baudrate.03;F_UART_02;F_UART_03;F_TRANSMIT_01
tb_wb_interface.reset.01;F_WISHBONE_RESET_01
tb_wb_interface.reset.02;F_WISHBONE_RESET_02
tb_wb_interface.read.01;F_WISHBONE_READ_CYCLE_01
tb_wb_interface.read.02;F_WISHBONE_TRANSFER_CYCLE_01;F_WISHBONE_HANDSHAKE_01;F_WISHBONE_READ_CYCLE_01
tb_wb_interface.write.01;F_WISHBONE_WRITE_CYCLE_01
tb_wb_interface.write.02;F_WISHBONE_WRITE_CYCLE_01
__UNTRACEABLE__;F_WISHBONE_DATASHEET_01;This requirement is covered by the hdl code.
__UNTRACEABLE__;F_WISHBONE_TIMING_01;This requirement is covered by the hdl code.
